# Library script
# 
# Exported from /home/roman/Documents/ardupic32/mikromedia-for-pic32/microchip-6.lbr at 04.12.16 14:59
# 
# EAGLE Version 7.6.0 Copyright (c) 1988-2016 CadSoft
# 
Set Wire_Bend 2;
# Grid changed to 'mm' to avoid loss of precision!
Grid mm;
Layer   1 Top;
Layer  16 Bottom;
Layer  17 Pads;
Layer  18 Vias;
Layer  19 Unrouted;
Layer  20 Dimension;
Layer  21 tPlace;
Layer  22 bPlace;
Layer  23 tOrigins;
Layer  24 bOrigins;
Layer  25 tNames;
Layer  26 bNames;
Layer  27 tValues;
Layer  28 bValues;
Layer  29 tStop;
Layer  30 bStop;
Layer  31 tCream;
Layer  32 bCream;
Layer  33 tFinish;
Layer  34 bFinish;
Layer  35 tGlue;
Layer  36 bGlue;
Layer  37 tTest;
Layer  38 bTest;
Layer  39 tKeepout;
Layer  40 bKeepout;
Layer  41 tRestrict;
Layer  42 bRestrict;
Layer  43 vRestrict;
Layer  44 Drills;
Layer  45 Holes;
Layer  46 Milling;
Layer  47 Measures;
Layer  48 Document;
Layer  49 Reference;
Layer  51 tDocu;
Layer  52 bDocu;
Layer  91 Nets;
Layer  92 Busses;
Layer  93 Pins;
Layer  94 Symbols;
Layer  95 Names;
Layer  96 Values;
Layer  97 Info;
Layer  98 Guide;
# Layer   4 Route4;
# Layer   5 Route5;
# Layer   6 Route6;
# Layer   7 Route7;
# Layer   8 Route8;
# Layer   9 Route9;
# Layer  10 Route10;
# Layer  11 Route11;
# Layer  12 Route12;
# Layer  13 Route13;
# Layer  14 Route14;
# Layer  15 Route15;
# Layer   2 Route2;
# Layer   3 Route3;
Description '\
<b>Microchip PIC Microcontrollers and other Devices</b><p>\n\
Based on the following sources :\n\
<ul>\n\
<li>Microchip Data Book, 1993\n\
<li>THE EMERGING WORLD STANDARD, 1995/1996\n\
<li>Microchip, Technical Library CD-ROM, June 1998\n\
<li>www.microchip.com\n\
</ul>\n\
<author>Created by librarian@cadsoft.de</author>';

Edit '13IO-2.sym';
Layer 94;
Change Style continuous;
Wire  0.4064 (-10.16 20.32) (10.16 20.32) (10.16 -15.24) (-10.16 -15.24) \
      (-10.16 20.32);
Layer 95;
Change Size 1.778;
Change Ratio 8;
Change Align bottom left;
Change Font proportional;
Text '>NAME' R0 (-10.16 21.59);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -17.78);
Pin 'T0CKI' in none middle R0 both 0 (-15.24 -7.62);
Pin '!MCLR' in none middle R0 both 0 (-15.24 0);
Pin 'OSC1' in none middle R0 both 0 (-15.24 10.16);
Pin 'RA0' io none middle R180 both 0 (15.24 -12.7);
Pin 'RA1' io none middle R180 both 0 (15.24 -10.16);
Pin 'RA2' io none middle R180 both 0 (15.24 -7.62);
Pin 'RA3' io none middle R180 both 0 (15.24 -5.08);
Pin 'RB0' io none middle R180 both 0 (15.24 0);
Pin 'RB1' io none middle R180 both 0 (15.24 2.54);
Pin 'RB2' io none middle R180 both 0 (15.24 5.08);
Pin 'RB3' io none middle R180 both 0 (15.24 7.62);
Pin 'RB4' io none middle R180 both 0 (15.24 10.16);
Pin 'RB5' io none middle R180 both 0 (15.24 12.7);
Pin 'RB6' io none middle R180 both 0 (15.24 15.24);
Pin 'RB7' io none middle R180 both 0 (15.24 17.78);
Pin 'OSC2' out none middle R0 both 0 (-15.24 5.08);
Pin 'VSS' pwr none middle R0 both 0 (-15.24 -12.7);
Pin 'VDD' pwr none middle R0 both 0 (-15.24 17.78);

Edit '13IO-1SS.sym';
Layer 94;
Wire  0.4064 (10.16 -20.32) (-10.16 -20.32) (-10.16 17.78) (10.16 17.78) \
      (10.16 -20.32);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 19.05);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -22.86);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VDD' R0 (-7.874 11.938);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VSS' R0 (-7.874 -18.542);
Pin '!MCLR' in none short R0 both 0 (-12.7 -5.08);
Pin 'OSC1' in none short R0 both 0 (-12.7 5.08);
Pin 'RA0' io none short R180 both 0 (12.7 -17.78);
Pin 'RA1' io none short R180 both 0 (12.7 -15.24);
Pin 'RA2' io none short R180 both 0 (12.7 -12.7);
Pin 'RA3' io none short R180 both 0 (12.7 -10.16);
Pin 'RA4' io none short R180 both 0 (12.7 -7.62);
Pin 'RB0' io none short R180 both 0 (12.7 -2.54);
Pin 'RB1' io none short R180 both 0 (12.7 0);
Pin 'RB2' io none short R180 both 0 (12.7 2.54);
Pin 'RB3' io none short R180 both 0 (12.7 5.08);
Pin 'RB4' io none short R180 both 0 (12.7 7.62);
Pin 'RB5' io none short R180 both 0 (12.7 10.16);
Pin 'RB6' io none short R180 both 0 (12.7 12.7);
Pin 'RB7' io none short R180 both 0 (12.7 15.24);
Pin 'OSC2' out none short R0 both 0 (-12.7 0);
Pin 'VSS' pwr none short R0 both 0 (-12.7 -15.24);
Pin 'VSS@1' pwr none short R0 pad 0 (-12.7 -17.78);
Pin 'VDD' pwr none short R0 both 0 (-12.7 15.24);
Pin 'VDD@1' pwr none short R0 pad 0 (-12.7 12.7);

Edit '13IO-1.sym';
Layer 94;
Wire  0.4064 (10.16 -20.32) (-10.16 -20.32) (-10.16 17.78) (10.16 17.78) \
      (10.16 -20.32);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 19.05);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -22.86);
Pin '!MCLR' in none short R0 both 0 (-12.7 -2.54);
Pin 'OSC1' in none short R0 both 0 (-12.7 7.62);
Pin 'RA0' io none short R180 both 0 (12.7 -17.78);
Pin 'RA1' io none short R180 both 0 (12.7 -15.24);
Pin 'RA2' io none short R180 both 0 (12.7 -12.7);
Pin 'RA3' io none short R180 both 0 (12.7 -10.16);
Pin 'T0CKI/RA4' io none short R180 both 0 (12.7 -7.62);
Pin 'RB0' io none short R180 both 0 (12.7 -2.54);
Pin 'RB1' io none short R180 both 0 (12.7 0);
Pin 'RB2' io none short R180 both 0 (12.7 2.54);
Pin 'RB3' io none short R180 both 0 (12.7 5.08);
Pin 'RB4' io none short R180 both 0 (12.7 7.62);
Pin 'RB5' io none short R180 both 0 (12.7 10.16);
Pin 'RB6' io none short R180 both 0 (12.7 12.7);
Pin 'RB7' io none short R180 both 0 (12.7 15.24);
Pin 'OSC2' out none short R0 both 0 (-12.7 2.54);
Pin 'VSS' pwr none short R0 both 0 (-12.7 -17.78);
Pin 'VDD' pwr none short R0 both 0 (-12.7 15.24);

Edit '20IO-2.sym';
Layer 94;
Wire  0.4064 (-7.62 -33.02) (10.16 -33.02) (10.16 25.4) (-7.62 25.4) \
      (-7.62 -33.02);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-7.62 26.67);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-7.62 -35.56);
Pin 'T0CKI' in none short R0 both 0 (-10.16 -2.54);
Pin '!MCLR' in none short R0 both 0 (-10.16 2.54);
Pin 'OSC1' in none short R0 both 0 (-10.16 12.7);
Pin 'RA0' io none short R180 both 0 (12.7 -30.48);
Pin 'RA1' io none short R180 both 0 (12.7 -27.94);
Pin 'RA2' io none short R180 both 0 (12.7 -25.4);
Pin 'RA3' io none short R180 both 0 (12.7 -22.86);
Pin 'RB0' io none short R180 both 0 (12.7 -17.78);
Pin 'RB1' io none short R180 both 0 (12.7 -15.24);
Pin 'RB2' io none short R180 both 0 (12.7 -12.7);
Pin 'RB3' io none short R180 both 0 (12.7 -10.16);
Pin 'RB4' io none short R180 both 0 (12.7 -7.62);
Pin 'RB5' io none short R180 both 0 (12.7 -5.08);
Pin 'RB6' io none short R180 both 0 (12.7 -2.54);
Pin 'RB7' io none short R180 both 0 (12.7 0);
Pin 'RC0' io none short R180 both 0 (12.7 5.08);
Pin 'RC1' io none short R180 both 0 (12.7 7.62);
Pin 'RC2' io none short R180 both 0 (12.7 10.16);
Pin 'RC3' io none short R180 both 0 (12.7 12.7);
Pin 'RC4' io none short R180 both 0 (12.7 15.24);
Pin 'RC5' io none short R180 both 0 (12.7 17.78);
Pin 'RC6' io none short R180 both 0 (12.7 20.32);
Pin 'RC7' io none short R180 both 0 (12.7 22.86);
Pin 'OSC2' out none short R0 both 0 (-10.16 7.62);
Pin 'NC' nc none point R0 off 0 (-7.62 -15.24);
Pin 'VSS' pwr none short R0 both 0 (-10.16 -30.48);
Pin 'VDD' pwr none short R0 both 0 (-10.16 22.86);
Pin 'NC@1' nc none point R0 off 0 (-7.62 -12.7);

Edit '33IO-MQ.sym';
Layer 94;
Wire  0.4064 (-10.16 -53.34) (10.16 -53.34) (10.16 43.18) (-10.16 43.18) \
      (-10.16 -53.34);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 44.45);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -55.88);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VDD' R0 (-7.874 37.338);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VSS' R0 (-7.874 -51.562);
Pin '!MCLR' in none short R0 both 0 (-12.7 17.78);
Pin 'OSC1' in none short R0 both 0 (-12.7 27.94);
Pin 'RA0' io none short R180 both 0 (12.7 -50.8);
Pin 'RA1' io none short R180 both 0 (12.7 -48.26);
Pin 'RA2' io none short R180 both 0 (12.7 -45.72);
Pin 'RA3' io none short R180 both 0 (12.7 -43.18);
Pin 'RB1' io none short R180 both 0 (12.7 -30.48);
Pin 'RB2' io none short R180 both 0 (12.7 -27.94);
Pin 'RB3' io none short R180 both 0 (12.7 -25.4);
Pin 'RA5' io none short R180 both 0 (12.7 -38.1);
Pin 'RB4' io none short R180 both 0 (12.7 -22.86);
Pin 'RB5' io none short R180 both 0 (12.7 -20.32);
Pin 'RB6' io none short R180 both 0 (12.7 -17.78);
Pin 'RB7' io none short R180 both 0 (12.7 -15.24);
Pin 'RC0' io none short R180 both 0 (12.7 -10.16);
Pin 'RC1' io none short R180 both 0 (12.7 -7.62);
Pin 'RC2' io none short R180 both 0 (12.7 -5.08);
Pin 'RC3' io none short R180 both 0 (12.7 -2.54);
Pin 'RD0' io none short R180 both 0 (12.7 12.7);
Pin 'RD1' io none short R180 both 0 (12.7 15.24);
Pin 'RD2' io none short R180 both 0 (12.7 17.78);
Pin 'RD3' io none short R180 both 0 (12.7 20.32);
Pin 'RD4' io none short R180 both 0 (12.7 22.86);
Pin 'RD5' io none short R180 both 0 (12.7 25.4);
Pin 'RD6' io none short R180 both 0 (12.7 27.94);
Pin 'RD7' io none short R180 both 0 (12.7 30.48);
Pin 'RE0' io none short R180 both 0 (12.7 35.56);
Pin 'RE1' io none short R180 both 0 (12.7 38.1);
Pin 'RE2' io none short R180 both 0 (12.7 40.64);
Pin 'NC' nc none point R0 off 0 (-10.16 -15.24);
Pin 'NC@1' nc none point R0 off 0 (-10.16 -17.78);
Pin 'NC@2' nc none point R0 off 0 (-10.16 -20.32);
Pin 'NC@3' nc none point R0 off 0 (-10.16 -22.86);
Pin 'VDD' pwr none short R0 both 0 (-12.7 40.64);
Pin 'VDD@1' pwr none short R0 pad 0 (-12.7 38.1);
Pin 'VSS' pwr none short R0 both 0 (-12.7 -48.26);
Pin 'VSS@1' pwr none short R0 pad 0 (-12.7 -50.8);
Pin 'RC4' io none short R180 both 0 (12.7 0);
Pin 'RC5' io none short R180 both 0 (12.7 2.54);
Pin 'RC6' io none short R180 both 0 (12.7 5.08);
Pin 'RC7' io none short R180 both 0 (12.7 7.62);
Pin 'OSC2' out none short R0 both 0 (-12.7 22.86);
Pin 'RB0' io none short R180 both 0 (12.7 -33.02);
Pin 'RA4' io none short R180 both 0 (12.7 -40.64);

Edit '33IO-1A.sym';
Layer 94;
Wire  0.4064 (-10.16 -48.26) (10.16 -48.26) (10.16 48.26) (-10.16 48.26) \
      (-10.16 -48.26);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 49.53);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -50.8);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VDD' R0 (-7.874 42.418);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VSS' R0 (-7.874 -46.482);
Pin '!MCLR' in none short R0 both 0 (-12.7 22.86);
Pin 'OSC1' in none short R0 both 0 (-12.7 33.02);
Pin 'RA0' io none short R180 both 0 (12.7 -45.72);
Pin 'RA1' io none short R180 both 0 (12.7 -43.18);
Pin 'RA2' io none short R180 both 0 (12.7 -40.64);
Pin 'RA3' io none short R180 both 0 (12.7 -38.1);
Pin 'RA4' io none short R180 both 0 (12.7 -35.56);
Pin 'RA5' io none short R180 both 0 (12.7 -33.02);
Pin 'RB0' io none short R180 both 0 (12.7 -27.94);
Pin 'RB1' io none short R180 both 0 (12.7 -25.4);
Pin 'RB2' io none short R180 both 0 (12.7 -22.86);
Pin 'RB3' io none short R180 both 0 (12.7 -20.32);
Pin 'RB4' io none short R180 both 0 (12.7 -17.78);
Pin 'RB5' io none short R180 both 0 (12.7 -15.24);
Pin 'RB6' io none short R180 both 0 (12.7 -12.7);
Pin 'RC0' out none short R180 both 0 (12.7 -5.08);
Pin 'RC1' out none short R180 both 0 (12.7 -2.54);
Pin 'RC2' out none short R180 both 0 (12.7 0);
Pin 'RC3' out none short R180 both 0 (12.7 2.54);
Pin 'RC4' out none short R180 both 0 (12.7 5.08);
Pin 'RC5' out none short R180 both 0 (12.7 7.62);
Pin 'RC6' out none short R180 both 0 (12.7 10.16);
Pin 'RC7' out none short R180 both 0 (12.7 12.7);
Pin 'RB7' io none short R180 both 0 (12.7 -10.16);
Pin 'RD0' io none short R180 both 0 (12.7 17.78);
Pin 'RD1' io none short R180 both 0 (12.7 20.32);
Pin 'RD2' io none short R180 both 0 (12.7 22.86);
Pin 'RD3' io none short R180 both 0 (12.7 25.4);
Pin 'RD4' io none short R180 both 0 (12.7 27.94);
Pin 'RD5' io none short R180 both 0 (12.7 30.48);
Pin 'RD6' io none short R180 both 0 (12.7 33.02);
Pin 'RD7' io none short R180 both 0 (12.7 35.56);
Pin 'OSC2' out none short R0 both 0 (-12.7 27.94);
Pin 'VSS@1' pwr none short R0 pad 0 (-12.7 -45.72);
Pin 'VSS' pwr none short R0 both 0 (-12.7 -43.18);
Pin 'VDD@1' pwr none short R0 pad 0 (-12.7 43.18);
Pin 'VDD' pwr none short R0 both 0 (-12.7 45.72);
Pin 'RE0' io none short R180 both 0 (12.7 40.64);
Pin 'RE1' io none short R180 both 0 (12.7 43.18);
Pin 'RE2' io none short R180 both 0 (12.7 45.72);

Edit '13IO-2SS.sym';
Layer 94;
Wire  0.4064 (-10.16 -17.78) (10.16 -17.78) (10.16 17.78) (-10.16 17.78) \
      (-10.16 -17.78);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 19.05);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -20.32);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VDD' R0 (-7.874 11.938);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VSS' R0 (-7.874 -16.002);
Pin 'T0CKI' in none short R0 both 0 (-12.7 -7.62);
Pin '!MCLR' in none short R0 both 0 (-12.7 -2.54);
Pin 'OSC2' out none short R0 both 0 (-12.7 2.54);
Pin 'RA0' io none short R180 both 0 (12.7 -15.24);
Pin 'RA1' io none short R180 both 0 (12.7 -12.7);
Pin 'RA2' io none short R180 both 0 (12.7 -10.16);
Pin 'RA3' io none short R180 both 0 (12.7 -7.62);
Pin 'RB0' io none short R180 both 0 (12.7 -2.54);
Pin 'RB1' io none short R180 both 0 (12.7 0);
Pin 'RB2' io none short R180 both 0 (12.7 2.54);
Pin 'RB3' io none short R180 both 0 (12.7 5.08);
Pin 'RB4' io none short R180 both 0 (12.7 7.62);
Pin 'RB5' io none short R180 both 0 (12.7 10.16);
Pin 'RB6' io none short R180 both 0 (12.7 12.7);
Pin 'RB7' io none short R180 both 0 (12.7 15.24);
Pin 'VSS@1' pwr none short R0 pad 0 (-12.7 -15.24);
Pin 'VSS' pwr none short R0 both 0 (-12.7 -12.7);
Pin 'VDD@1' pwr none short R0 pad 0 (-12.7 12.7);
Pin 'VDD' pwr none short R0 both 0 (-12.7 15.24);
Pin 'OSC1' in none short R0 both 0 (-12.7 7.62);

Edit '22IO-1.sym';
Layer 94;
Wire  0.4064 (-7.62 -33.02) (10.16 -33.02) (10.16 30.48) (-7.62 30.48) \
      (-7.62 -33.02);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-7.62 31.75);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-7.62 -35.56);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VSS' R0 (-5.334 -31.242);
Pin '!MCLR' in none short R0 both 0 (-10.16 5.08);
Pin 'OSC1' io none short R0 both 0 (-10.16 15.24);
Pin 'RA0' io none short R180 both 0 (12.7 -30.48);
Pin 'RA1' io none short R180 both 0 (12.7 -27.94);
Pin 'RA2' io none short R180 both 0 (12.7 -25.4);
Pin 'RA3' io none short R180 both 0 (12.7 -22.86);
Pin 'RA4' io none short R180 both 0 (12.7 -20.32);
Pin 'RA5' io none short R180 both 0 (12.7 -17.78);
Pin 'OSC2' io none short R0 both 0 (-10.16 10.16);
Pin 'RC7' io none short R180 both 0 (12.7 27.94);
Pin 'RC6' io none short R180 both 0 (12.7 25.4);
Pin 'RC5' io none short R180 both 0 (12.7 22.86);
Pin 'RC4' io none short R180 both 0 (12.7 20.32);
Pin 'RC3' io none short R180 both 0 (12.7 17.78);
Pin 'RC2' io none short R180 both 0 (12.7 15.24);
Pin 'RC1' io none short R180 both 0 (12.7 12.7);
Pin 'RC0' io none short R180 both 0 (12.7 10.16);
Pin 'RB7' io none short R180 both 0 (12.7 5.08);
Pin 'RB6' io none short R180 both 0 (12.7 2.54);
Pin 'RB5' io none short R180 both 0 (12.7 0);
Pin 'RB4' io none short R180 both 0 (12.7 -2.54);
Pin 'RB3' io none short R180 both 0 (12.7 -5.08);
Pin 'RB2' io none short R180 both 0 (12.7 -7.62);
Pin 'RB1' io none short R180 both 0 (12.7 -10.16);
Pin 'RB0' io none short R180 both 0 (12.7 -12.7);
Pin 'VSS@1' pwr none short R0 pad 0 (-10.16 -30.48);
Pin 'VSS' pwr none short R0 both 0 (-10.16 -27.94);
Pin 'VDD' pwr none short R0 both 0 (-10.16 27.94);

Edit '33IO-1MQ.sym';
Layer 94;
Wire  0.4064 (-10.16 -53.34) (10.16 -53.34) (10.16 43.18) (-10.16 43.18) \
      (-10.16 -53.34);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 44.45);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -55.88);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VDD' R0 (-7.874 37.338);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VSS ' R0 (-7.874 -46.482);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VSS  ' R0 (-7.874 -49.022);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VSS   ' R0 (-7.874 -51.562);
Pin '!MCLR' in none short R0 both 0 (-12.7 7.62);
Pin 'OSC1' in none short R0 both 0 (-12.7 17.78);
Pin 'RA0' io none short R180 both 0 (12.7 -50.8);
Pin 'RA1' io none short R180 both 0 (12.7 -48.26);
Pin 'RA2' io none short R180 both 0 (12.7 -45.72);
Pin 'RA3' io none short R180 both 0 (12.7 -43.18);
Pin 'RA4' io none short R180 both 0 (12.7 -40.64);
Pin 'RA5' io none short R180 both 0 (12.7 -38.1);
Pin 'RB0' io none short R180 both 0 (12.7 -33.02);
Pin 'RB1' io none short R180 both 0 (12.7 -30.48);
Pin 'RB2' io none short R180 both 0 (12.7 -27.94);
Pin 'RB3' io none short R180 both 0 (12.7 -25.4);
Pin 'RB4' io none short R180 both 0 (12.7 -22.86);
Pin 'RB5' io none short R180 both 0 (12.7 -20.32);
Pin 'RB6' io none short R180 both 0 (12.7 -17.78);
Pin 'RC0' io none short R180 both 0 (12.7 -10.16);
Pin 'RC1' io none short R180 both 0 (12.7 -7.62);
Pin 'RC2' io none short R180 both 0 (12.7 -5.08);
Pin 'RC3' io none short R180 both 0 (12.7 -2.54);
Pin 'RC4' io none short R180 both 0 (12.7 0);
Pin 'RC5' io none short R180 both 0 (12.7 2.54);
Pin 'RC6' io none short R180 both 0 (12.7 5.08);
Pin 'RC7' io none short R180 both 0 (12.7 7.62);
Pin 'RB7' io none short R180 both 0 (12.7 -15.24);
Pin 'RD0' io none short R180 both 0 (12.7 12.7);
Pin 'RD1' io none short R180 both 0 (12.7 15.24);
Pin 'RD2' io none short R180 both 0 (12.7 17.78);
Pin 'RD3' io none short R180 both 0 (12.7 20.32);
Pin 'RD4' io none short R180 both 0 (12.7 22.86);
Pin 'RD5' io none short R180 both 0 (12.7 25.4);
Pin 'RD6' io none short R180 both 0 (12.7 27.94);
Pin 'RD7' io none short R180 both 0 (12.7 30.48);
Pin 'OSC2' out none short R0 both 0 (-12.7 12.7);
Pin 'VSS@1' pwr none short R0 pad 0 (-12.7 -45.72);
Pin 'VSS' pwr none short R0 both 0 (-12.7 -43.18);
Pin 'TEST' in none short R0 both 0 (-12.7 2.54);
Pin 'VDD' pwr none short R0 both 0 (-12.7 40.64);
Pin 'RE0' io none short R180 both 0 (12.7 35.56);
Pin 'RE1' io none short R180 both 0 (12.7 38.1);
Pin 'RE2' io none short R180 both 0 (12.7 40.64);
Pin 'VSS@2' pwr none short R0 pad 0 (-12.7 -48.26);
Pin 'VSS@3' pwr none short R0 pad 0 (-12.7 -50.8);
Pin 'VDD@1' pwr none short R0 pad 0 (-12.7 38.1);
Pin 'NC' nc none point R0 off 0 (-10.16 -30.48);

Edit '33IO-1.sym';
Layer 94;
Wire  0.4064 (-10.16 -48.26) (10.16 -48.26) (10.16 48.26) (-10.16 48.26) \
      (-10.16 -48.26);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 49.53);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -50.8);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VSS' R0 (-7.874 -46.482);
Pin '!MCLR' in none short R0 both 0 (-12.7 22.86);
Pin 'OSC1' in none short R0 both 0 (-12.7 33.02);
Pin 'RA0' io none short R180 both 0 (12.7 -45.72);
Pin 'RA1' io none short R180 both 0 (12.7 -43.18);
Pin 'RA2' io none short R180 both 0 (12.7 -40.64);
Pin 'RA3' io none short R180 both 0 (12.7 -38.1);
Pin 'RA4' io none short R180 both 0 (12.7 -35.56);
Pin 'RA5' io none short R180 both 0 (12.7 -33.02);
Pin 'RB0' io none short R180 both 0 (12.7 -27.94);
Pin 'RB1' io none short R180 both 0 (12.7 -25.4);
Pin 'RB2' io none short R180 both 0 (12.7 -22.86);
Pin 'RB3' io none short R180 both 0 (12.7 -20.32);
Pin 'RB4' io none short R180 both 0 (12.7 -17.78);
Pin 'RB5' io none short R180 both 0 (12.7 -15.24);
Pin 'RB6' io none short R180 both 0 (12.7 -12.7);
Pin 'RC0' out none short R180 both 0 (12.7 -5.08);
Pin 'RC1' out none short R180 both 0 (12.7 -2.54);
Pin 'RC2' out none short R180 both 0 (12.7 0);
Pin 'RC3' out none short R180 both 0 (12.7 2.54);
Pin 'RC4' out none short R180 both 0 (12.7 5.08);
Pin 'RC5' out none short R180 both 0 (12.7 7.62);
Pin 'RC6' out none short R180 both 0 (12.7 10.16);
Pin 'RC7' out none short R180 both 0 (12.7 12.7);
Pin 'RB7' io none short R180 both 0 (12.7 -10.16);
Pin 'RD0' io none short R180 both 0 (12.7 17.78);
Pin 'RD1' io none short R180 both 0 (12.7 20.32);
Pin 'RD2' io none short R180 both 0 (12.7 22.86);
Pin 'RD3' io none short R180 both 0 (12.7 25.4);
Pin 'RD4' io none short R180 both 0 (12.7 27.94);
Pin 'RD5' io none short R180 both 0 (12.7 30.48);
Pin 'RD6' io none short R180 both 0 (12.7 33.02);
Pin 'RD7' io none short R180 both 0 (12.7 35.56);
Pin 'OSC2' out none short R0 both 0 (-12.7 27.94);
Pin 'VSS@1' pwr none short R0 pad 0 (-12.7 -45.72);
Pin 'VSS' pwr none short R0 both 0 (-12.7 -43.18);
Pin 'TEST' in none short R0 both 0 (-12.7 15.24);
Pin 'VDD' pwr none short R0 both 0 (-12.7 45.72);
Pin 'RE0' io none short R180 both 0 (12.7 40.64);
Pin 'RE1' io none short R180 both 0 (12.7 43.18);
Pin 'RE2' io none short R180 both 0 (12.7 45.72);

Edit '6IO.sym';
Layer 94;
Wire  0.4064 (-10.16 10.16) (10.16 10.16) (10.16 -7.62) (-10.16 -7.62) \
      (-10.16 10.16);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 11.176);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.414 -10.414);
Pin 'GP0' io none short R180 both 0 (12.7 -5.08);
Pin 'GP1' io none short R180 both 0 (12.7 -2.54);
Pin 'GP2' io none short R180 both 0 (12.7 0);
Pin 'GP3/MC' in none short R180 both 0 (12.7 2.54);
Pin 'GP4/COUT' io none short R180 both 0 (12.7 5.08);
Pin 'VDD' pwr none short R0 both 0 (-12.7 7.62);
Pin 'VSS' pwr none short R0 both 0 (-12.7 -5.08);
Pin 'GP5/CIN' io none short R180 both 0 (12.7 7.62);

Edit '14000.sym';
Layer 94;
Wire  0.4064 (-7.62 -30.48) (10.16 -30.48) (10.16 27.94) (-7.62 27.94) \
      (-7.62 -30.48);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-7.62 29.21);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-7.62 -33.02);
Pin '!MCLR' in none short R0 both 0 (-10.16 7.62);
Pin 'OSC1' in none short R0 both 0 (-10.16 17.78);
Pin 'RA0' io none short R180 both 0 (12.7 -27.94);
Pin 'RA1' io none short R180 both 0 (12.7 -25.4);
Pin 'RA2' io none short R180 both 0 (12.7 -22.86);
Pin 'RA3' io none short R180 both 0 (12.7 -20.32);
Pin 'VREG' out none short R0 both 0 (-10.16 0);
Pin 'SUM' out none short R0 both 0 (-10.16 -5.08);
Pin 'OSC2' out none short R0 both 0 (-10.16 12.7);
Pin 'RC7' io none short R180 both 0 (12.7 2.54);
Pin 'RC6' io none short R180 both 0 (12.7 0);
Pin 'RC5' io none short R180 both 0 (12.7 -2.54);
Pin 'RC4' io none short R180 both 0 (12.7 -5.08);
Pin 'RC3' io none short R180 both 0 (12.7 -7.62);
Pin 'RC2' io none short R180 both 0 (12.7 -10.16);
Pin 'RC1' io none short R180 both 0 (12.7 -12.7);
Pin 'RC0' io none short R180 both 0 (12.7 -15.24);
Pin 'RD7' io none short R180 both 0 (12.7 25.4);
Pin 'RD6' io none short R180 both 0 (12.7 22.86);
Pin 'RD5' io none short R180 both 0 (12.7 20.32);
Pin 'RD4' io none short R180 both 0 (12.7 17.78);
Pin 'RD3' io none short R180 both 0 (12.7 15.24);
Pin 'RD2' io none short R180 both 0 (12.7 12.7);
Pin 'RD1' io none short R180 both 0 (12.7 10.16);
Pin 'RD0' io none short R180 both 0 (12.7 7.62);
Pin 'CDAC' out none short R0 both 0 (-10.16 -10.16);
Pin 'VSS' pwr none short R0 both 0 (-10.16 -27.94);
Pin 'VDD' pwr none short R0 both 0 (-10.16 25.4);

Edit '16C9P.sym';
Layer 94;
Wire  0.4064 (-10.16 -76.2) (10.16 -76.2) (10.16 68.58) (-10.16 68.58) \
      (-10.16 -76.2);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 69.85);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -78.74);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VDD' R0 (-7.874 62.738);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VSS' R0 (-7.874 -74.422);
Pin '!MCLR' in none short R0 both 0 (-12.7 45.72);
Pin 'OSC1' in none short R0 both 0 (-12.7 55.88);
Pin 'RA0' io none short R180 both 0 (12.7 -73.66);
Pin 'RA1' io none short R180 both 0 (12.7 -71.12);
Pin 'RA2' io none short R180 both 0 (12.7 -68.58);
Pin 'RA3' io none short R180 both 0 (12.7 -66.04);
Pin 'RB1' io none short R180 both 0 (12.7 -53.34);
Pin 'RB2' io none short R180 both 0 (12.7 -50.8);
Pin 'RB3' io none short R180 both 0 (12.7 -48.26);
Pin 'RA5' io none short R180 both 0 (12.7 -60.96);
Pin 'RB4' io none short R180 both 0 (12.7 -45.72);
Pin 'RB5' io none short R180 both 0 (12.7 -43.18);
Pin 'RB6' io none short R180 both 0 (12.7 -40.64);
Pin 'RB7' io none short R180 both 0 (12.7 -38.1);
Pin 'RC0' io none short R180 both 0 (12.7 -33.02);
Pin 'RC1' io none short R180 both 0 (12.7 -30.48);
Pin 'RC2' io none short R180 both 0 (12.7 -27.94);
Pin 'RC3' io none short R180 both 0 (12.7 -25.4);
Pin 'RD0' io none short R180 both 0 (12.7 -15.24);
Pin 'RD1' io none short R180 both 0 (12.7 -12.7);
Pin 'RD2' io none short R180 both 0 (12.7 -10.16);
Pin 'RD3' io none short R180 both 0 (12.7 -7.62);
Pin 'RD4' io none short R180 both 0 (12.7 -5.08);
Pin 'RD5' io none short R180 both 0 (12.7 -2.54);
Pin 'RD6' io none short R180 both 0 (12.7 0);
Pin 'RD7' io none short R180 both 0 (12.7 2.54);
Pin 'RE0' io none short R180 both 0 (12.7 7.62);
Pin 'RE1' io none short R180 both 0 (12.7 10.16);
Pin 'RE2' io none short R180 both 0 (12.7 12.7);
Pin 'C1' in none short R0 both 0 (-12.7 40.64);
Pin 'C2' in none short R0 both 0 (-12.7 35.56);
Pin 'VLCD1' in none short R0 both 0 (-12.7 25.4);
Pin 'VLCDADJ' in none short R0 both 0 (-12.7 10.16);
Pin 'VDD' pwr none short R0 both 0 (-12.7 66.04);
Pin 'VDD@1' pwr none short R0 pad 0 (-12.7 63.5);
Pin 'VSS' pwr none short R0 both 0 (-12.7 -71.12);
Pin 'VSS@1' pwr none short R0 pad 0 (-12.7 -73.66);
Pin 'RC4' io none short R180 both 0 (12.7 -22.86);
Pin 'RC5' io none short R180 both 0 (12.7 -20.32);
Pin 'OSC2' out none short R0 both 0 (-12.7 50.8);
Pin 'RB0' io none short R180 both 0 (12.7 -55.88);
Pin 'RA4' io none short R180 both 0 (12.7 -63.5);
Pin 'RE3' io none short R180 both 0 (12.7 15.24);
Pin 'RE4' io none short R180 both 0 (12.7 17.78);
Pin 'RE5' io none short R180 both 0 (12.7 20.32);
Pin 'RE6' io none short R180 both 0 (12.7 22.86);
Pin 'RF0' io none short R180 both 0 (12.7 27.94);
Pin 'RF1' io none short R180 both 0 (12.7 30.48);
Pin 'RF2' io none short R180 both 0 (12.7 33.02);
Pin 'RF3' io none short R180 both 0 (12.7 35.56);
Pin 'RF4' io none short R180 both 0 (12.7 38.1);
Pin 'RF5' io none short R180 both 0 (12.7 40.64);
Pin 'RF6' io none short R180 both 0 (12.7 43.18);
Pin 'RF7' io none short R180 both 0 (12.7 45.72);
Pin 'RG0' io none short R180 both 0 (12.7 50.8);
Pin 'RG1' io none short R180 both 0 (12.7 53.34);
Pin 'RG2' io none short R180 both 0 (12.7 55.88);
Pin 'RG3' io none short R180 both 0 (12.7 58.42);
Pin 'RG4' io none short R180 both 0 (12.7 60.96);
Pin 'RG5' io none short R180 both 0 (12.7 63.5);
Pin 'RG6' io none short R180 both 0 (12.7 66.04);
Pin 'COM0' out none short R0 both 0 (-12.7 30.48);
Pin 'VLCD2' in none short R0 both 0 (-12.7 20.32);
Pin 'VLCD3' in none short R0 both 0 (-12.7 15.24);

Edit '16C9L.sym';
Layer 94;
Wire  0.4064 (-10.16 -78.74) (10.16 -78.74) (10.16 71.12) (-10.16 71.12) \
      (-10.16 -78.74);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 72.39);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -81.28);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VSS' R0 (-7.874 -76.962);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VDD ' R0 (-7.874 65.278);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VDD  ' R0 (-7.874 62.738);
Pin '!MCLR' in none short R0 both 0 (-12.7 40.64);
Pin 'OSC1' in none short R0 both 0 (-12.7 50.8);
Pin 'RA0' io none short R180 both 0 (12.7 -76.2);
Pin 'RA1' io none short R180 both 0 (12.7 -73.66);
Pin 'RA2' io none short R180 both 0 (12.7 -71.12);
Pin 'RA3' io none short R180 both 0 (12.7 -68.58);
Pin 'RB1' io none short R180 both 0 (12.7 -55.88);
Pin 'RB2' io none short R180 both 0 (12.7 -53.34);
Pin 'RB3' io none short R180 both 0 (12.7 -50.8);
Pin 'RA5' io none short R180 both 0 (12.7 -63.5);
Pin 'RB4' io none short R180 both 0 (12.7 -48.26);
Pin 'RB5' io none short R180 both 0 (12.7 -45.72);
Pin 'RB6' io none short R180 both 0 (12.7 -43.18);
Pin 'RB7' io none short R180 both 0 (12.7 -40.64);
Pin 'RC0' io none short R180 both 0 (12.7 -35.56);
Pin 'RC1' io none short R180 both 0 (12.7 -33.02);
Pin 'RC2' io none short R180 both 0 (12.7 -30.48);
Pin 'RC3' io none short R180 both 0 (12.7 -27.94);
Pin 'RD0' io none short R180 both 0 (12.7 -17.78);
Pin 'RD1' io none short R180 both 0 (12.7 -15.24);
Pin 'RD2' io none short R180 both 0 (12.7 -12.7);
Pin 'RD3' io none short R180 both 0 (12.7 -10.16);
Pin 'RD4' io none short R180 both 0 (12.7 -7.62);
Pin 'RD5' io none short R180 both 0 (12.7 -5.08);
Pin 'RD6' io none short R180 both 0 (12.7 -2.54);
Pin 'RD7' io none short R180 both 0 (12.7 0);
Pin 'RE0' io none short R180 both 0 (12.7 5.08);
Pin 'RE1' io none short R180 both 0 (12.7 7.62);
Pin 'RE2' io none short R180 both 0 (12.7 10.16);
Pin 'C1' in none short R0 both 0 (-12.7 35.56);
Pin 'C2' in none short R0 both 0 (-12.7 30.48);
Pin 'VLCD1' in none short R0 both 0 (-12.7 20.32);
Pin 'VLCDADJ' in none short R0 both 0 (-12.7 5.08);
Pin 'VDD' pwr none short R0 both 0 (-12.7 68.58);
Pin 'VDD@1' pwr none short R0 pad 0 (-12.7 66.04);
Pin 'VSS' pwr none short R0 both 0 (-12.7 -73.66);
Pin 'VSS@1' pwr none short R0 pad 0 (-12.7 -76.2);
Pin 'RC4' io none short R180 both 0 (12.7 -25.4);
Pin 'RC5' io none short R180 both 0 (12.7 -22.86);
Pin 'OSC2' out none short R0 both 0 (-12.7 45.72);
Pin 'RB0' io none short R180 both 0 (12.7 -58.42);
Pin 'RA4' io none short R180 both 0 (12.7 -66.04);
Pin 'RE3' io none short R180 both 0 (12.7 12.7);
Pin 'RE4' io none short R180 both 0 (12.7 15.24);
Pin 'RE5' io none short R180 both 0 (12.7 17.78);
Pin 'RE6' io none short R180 both 0 (12.7 20.32);
Pin 'RF0' io none short R180 both 0 (12.7 27.94);
Pin 'RF1' io none short R180 both 0 (12.7 30.48);
Pin 'RF2' io none short R180 both 0 (12.7 33.02);
Pin 'RF3' io none short R180 both 0 (12.7 35.56);
Pin 'RF4' io none short R180 both 0 (12.7 38.1);
Pin 'RF5' io none short R180 both 0 (12.7 40.64);
Pin 'RF6' io none short R180 both 0 (12.7 43.18);
Pin 'RF7' io none short R180 both 0 (12.7 45.72);
Pin 'RG0' io none short R180 both 0 (12.7 50.8);
Pin 'RG1' io none short R180 both 0 (12.7 53.34);
Pin 'RG2' io none short R180 both 0 (12.7 55.88);
Pin 'RG3' io none short R180 both 0 (12.7 58.42);
Pin 'RG4' io none short R180 both 0 (12.7 60.96);
Pin 'RG5' io none short R180 both 0 (12.7 63.5);
Pin 'RG6' io none short R180 both 0 (12.7 66.04);
Pin 'COM0' out none short R0 both 0 (-12.7 25.4);
Pin 'VLCD2' in none short R0 both 0 (-12.7 15.24);
Pin 'VLCD3' in none short R0 both 0 (-12.7 10.16);
Pin 'NC' nc none short R0 both 0 (-12.7 -7.62);
Pin 'VDD@2' pwr none short R0 pad 0 (-12.7 63.5);
Pin 'RE7' io none short R180 both 0 (12.7 22.86);
Pin 'RG7' io none short R180 both 0 (12.7 68.58);

Edit 'SEEPROM.sym';
Layer 94;
Wire  0.254 (-10.16 7.62) (12.7 7.62) (12.7 2.54) (12.7 -2.54) \
      (12.7 -7.62) (-10.16 -7.62) (-10.16 -5.08) (-10.16 -2.54) \
      (-10.16 0) (-10.16 5.08) (-10.16 7.62);
Wire  0.1524 (-2.54 6.35) (4.826 6.35) (4.826 -2.54) (4.826 -6.604) \
      (-1.016 -6.604) (-2.54 -6.604) (-2.54 -5.08) (-2.54 -2.54) \
      (-2.54 0) (-2.54 1.016) (-2.54 5.08) (-2.54 6.35);
Wire  0.1524 (-4.826 0) (-2.54 0);
Wire  0.1524 (-4.826 -2.54) (-2.54 -2.54);
Wire  0.1524 (-4.826 -5.08) (-2.54 -5.08);
Wire  0.1524 (-10.16 0) (-8.636 0);
Wire  0.1524 (-10.16 -2.54) (-8.636 -2.54);
Wire  0.1524 (-10.16 -5.08) (-8.636 -5.08);
Wire  0.1524 (-10.16 5.08) (-8.636 5.08);
Wire  0.1524 (-3.81 5.08) (-2.54 5.08);
Wire  0.1524 (12.7 -2.54) (10.922 -2.54);
Wire  0.1524 (5.588 -2.54) (4.826 -2.54);
Wire  0.1524 (-2.54 1.016) (-1.016 1.016) (-1.016 -6.604);
Wire  0.1524 (12.7 2.54) (11.176 2.54);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'Array' R90 (3.81 -4.826);
Layer 95;
Change Size 1.6764;
Change Align bottom left;
Text 'VCC' R0 (6.35 5.334);
Layer 95;
Change Size 1.6764;
Change Align bottom left;
Text 'GND' R0 (6.858 -6.858);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 8.89);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -10.16);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'EEPROM' R90 (1.524 -4.826);
Pin 'VCC' pwr none short R270 pad 0 (7.62 10.16);
Pin 'GND' pwr none short R90 pad 0 (7.62 -10.16);
Pin 'SCL' in none short R0 both 0 (-12.7 5.08);
Pin 'SDA' io none short R180 both 0 (15.24 -2.54);
Pin 'A0' in none short R0 both 0 (-12.7 -5.08);
Pin 'A1' in none short R0 both 0 (-12.7 -2.54);
Pin 'A2' in none short R0 both 0 (-12.7 0);
Pin 'TST' pas none short R180 both 0 (15.24 2.54);

Edit '24C02.sym';
Layer 94;
Wire  0.254 (-10.16 10.16) (12.7 10.16) (12.7 0) (12.7 -7.62) \
      (-10.16 -7.62) (-10.16 -5.08) (-10.16 -2.54) (-10.16 0) \
      (-10.16 5.08) (-10.16 7.62) (-10.16 10.16);
Wire  0.1524 (-2.54 8.89) (4.826 8.89) (4.826 0) (4.826 -6.604) \
      (-1.016 -6.604) (-2.54 -6.604) (-2.54 -5.08) (-2.54 -2.54) \
      (-2.54 0) (-2.54 5.08) (-2.54 6.096) (-2.54 7.62) \
      (-2.54 8.89);
Wire  0.1524 (-4.826 0) (-2.54 0);
Wire  0.1524 (-4.826 -2.54) (-2.54 -2.54);
Wire  0.1524 (-4.826 -5.08) (-2.54 -5.08);
Wire  0.1524 (-10.16 0) (-8.636 0);
Wire  0.1524 (-10.16 -2.54) (-8.636 -2.54);
Wire  0.1524 (-10.16 -5.08) (-8.636 -5.08);
Wire  0.1524 (-10.16 7.62) (-8.636 7.62);
Wire  0.1524 (-3.81 7.62) (-2.54 7.62);
Wire  0.1524 (12.7 0) (10.922 0);
Wire  0.1524 (5.588 0) (4.826 0);
Wire  0.1524 (-1.016 6.096) (-1.016 -6.604);
Wire  0.1524 (-10.16 5.08) (-8.636 5.08);
Wire  0.1524 (-4.572 5.08) (-2.54 5.08);
Wire  0.1524 (-2.54 6.096) (-1.016 6.096);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'Array' R90 (3.81 -4.826);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'VCC' R0 (6.604 7.62);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'GND' R0 (6.858 -6.858);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 11.43);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -10.16);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'EEPROM' R90 (1.524 -4.826);
Pin 'VCC' pwr none short R270 pad 0 (7.62 12.7);
Pin 'GND' pwr none short R90 pad 0 (7.62 -10.16);
Pin 'SCL' in none short R0 both 0 (-12.7 7.62);
Pin 'SDA' io none short R180 both 0 (15.24 0);
Pin 'A0' in none short R0 both 0 (-12.7 -5.08);
Pin 'A1' in none short R0 both 0 (-12.7 -2.54);
Pin 'A2' in none short R0 both 0 (-12.7 0);
Pin 'WP' in none short R0 both 0 (-12.7 5.08);

Edit 'NC.sym';
Pin 'NC' nc none point R0 both 0 (-2.54 0);

Edit '59C11.sym';
Layer 94;
Wire  0.254 (-10.16 10.16) (12.7 10.16) (12.7 5.08) (12.7 -2.54) \
      (12.7 -7.62) (-10.16 -7.62) (-10.16 -5.08) (-10.16 0) \
      (-10.16 2.54) (-10.16 7.62) (-10.16 10.16);
Wire  0.1524 (-2.54 8.89) (-1.016 8.89) (3.556 8.89) (5.08 8.89) \
      (5.08 4.572) (5.08 -2.54) (5.08 -6.604) (-2.54 -6.604) \
      (-2.54 -1.524) (-2.54 0) (-2.54 2.54) (-2.54 4.572) \
      (-2.54 7.62) (-2.54 8.89);
Wire  0.1524 (-10.16 0) (-8.636 0);
Wire  0.1524 (-10.16 -5.08) (-8.636 -5.08);
Wire  0.1524 (-10.16 7.62) (-8.636 7.62);
Wire  0.1524 (-3.556 7.62) (-2.54 7.62);
Wire  0.1524 (12.7 -2.54) (10.922 -2.54);
Wire  0.1524 (6.35 -2.54) (5.08 -2.54);
Wire  0.1524 (-1.016 4.572) (-1.016 -1.524);
Wire  0.1524 (-10.16 2.54) (-8.636 2.54);
Wire  0.1524 (-4.572 2.54) (-2.54 2.54);
Wire  0.1524 (-2.54 4.572) (-1.016 4.572);
Wire  0.1524 (12.7 5.08) (11.176 5.08);
Wire  0.1524 (-4.572 0) (-2.54 0);
Wire  0.1524 (-2.54 -1.524) (-1.016 -1.524);
Wire  0.1524 (-1.016 8.89) (-1.016 4.572);
Wire  0.1524 (5.08 4.572) (3.556 4.572);
Wire  0.1524 (3.556 8.89) (3.556 4.572);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'Array' R90 (3.81 -4.826);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'VCC' R0 (6.604 7.62);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'GND' R0 (6.858 -6.858);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 11.43);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -10.16);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'EEPROM' R90 (1.524 -4.826);
Pin 'VCC' pwr none short R270 pad 0 (7.62 12.7);
Pin 'GND' pwr none short R90 pad 0 (7.62 -10.16);
Pin 'CLK' in none short R0 both 0 (-12.7 7.62);
Pin 'DO' hiz none short R180 both 0 (15.24 -2.54);
Pin 'RDY' out none short R180 both 0 (15.24 5.08);
Pin 'ORG' in none short R0 both 0 (-12.7 -5.08);
Pin 'DI' in none short R0 both 0 (-12.7 0);
Pin 'CS' in none short R0 both 0 (-12.7 2.54);

Edit '85C72.sym';
Layer 94;
Wire  0.254 (-10.16 7.62) (12.7 7.62) (12.7 0) (12.7 -7.62) \
      (-10.16 -7.62) (-10.16 -5.08) (-10.16 -2.54) (-10.16 0) \
      (-10.16 5.08) (-10.16 7.62);
Wire  0.1524 (-2.54 6.35) (-1.016 6.35) (4.826 6.35) (4.826 0) \
      (4.826 -6.604) (-1.016 -6.604) (-2.54 -6.604) (-2.54 -5.08) \
      (-2.54 -2.54) (-2.54 0) (-2.54 2.54) (-2.54 5.08) \
      (-2.54 6.35);
Wire  0.1524 (-4.826 0) (-2.54 0);
Wire  0.1524 (-4.826 -2.54) (-2.54 -2.54);
Wire  0.1524 (-4.826 -5.08) (-2.54 -5.08);
Wire  0.1524 (-10.16 0) (-8.636 0);
Wire  0.1524 (-10.16 -2.54) (-8.636 -2.54);
Wire  0.1524 (-10.16 -5.08) (-8.636 -5.08);
Wire  0.1524 (12.7 0) (10.922 0);
Wire  0.1524 (5.588 0) (4.826 0);
Wire  0.1524 (-1.016 6.35) (-1.016 2.54) (-1.016 -6.604);
Wire  0.1524 (-10.16 5.08) (-8.636 5.08);
Wire  0.1524 (-3.81 5.08) (-2.54 5.08);
Wire  0.1524 (-1.016 2.54) (-2.54 2.54);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'Array' R90 (3.81 -4.826);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'VCC' R0 (6.604 5.08);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'GND' R0 (6.858 -6.858);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 8.89);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -10.16);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'EEPROM' R90 (1.524 -4.826);
Pin 'VCC' pwr none short R270 pad 0 (7.62 10.16);
Pin 'GND' pwr none short R90 pad 0 (7.62 -10.16);
Pin 'SDA' hiz none short R180 both 0 (15.24 0);
Pin 'A0' in none short R0 both 0 (-12.7 -5.08);
Pin 'A1' in none short R0 both 0 (-12.7 -2.54);
Pin 'A2' in none short R0 both 0 (-12.7 0);
Pin 'SCL' in none short R0 both 0 (-12.7 5.08);

Edit '93C06.sym';
Layer 94;
Wire  0.254 (-10.16 7.62) (12.7 7.62) (12.7 -2.54) (12.7 -7.62) \
      (-10.16 -7.62) (-10.16 -2.54) (-10.16 2.54) (-10.16 5.08) \
      (-10.16 7.62);
Wire  0.1524 (-2.54 6.35) (-1.016 6.35) (4.826 6.35) (4.826 -2.54) \
      (4.826 -6.604) (-1.016 -6.604) (-2.54 -6.604) (-2.54 -2.54) \
      (-2.54 2.54) (-2.54 5.08) (-2.54 6.35);
Wire  0.1524 (-4.826 -2.54) (-2.54 -2.54);
Wire  0.1524 (-10.16 2.54) (-8.636 2.54);
Wire  0.1524 (-10.16 -2.54) (-8.636 -2.54);
Wire  0.1524 (12.7 -2.54) (10.922 -2.54);
Wire  0.1524 (5.588 -2.54) (4.826 -2.54);
Wire  0.1524 (-1.016 6.35) (-1.016 2.54) (-1.016 -6.604);
Wire  0.1524 (-10.16 5.08) (-8.636 5.08);
Wire  0.1524 (-3.81 5.08) (-2.54 5.08);
Wire  0.1524 (-1.016 2.54) (-2.54 2.54);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'Array' R90 (3.81 -4.826);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'VCC' R0 (6.604 5.08);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'GND' R0 (6.858 -6.858);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 8.89);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -10.16);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'EEPROM' R90 (1.524 -4.826);
Pin 'VCC' pwr none short R270 pad 0 (7.62 10.16);
Pin 'GND' pwr none short R90 pad 0 (7.62 -10.16);
Pin 'DO' hiz none short R180 both 0 (15.24 -2.54);
Pin 'DI' in none short R0 both 0 (-12.7 -2.54);
Pin 'CLK' in none short R0 both 0 (-12.7 2.54);
Pin 'CS' in none short R0 both 0 (-12.7 5.08);

Edit '93C56.sym';
Layer 94;
Wire  0.254 (-10.16 10.16) (12.7 10.16) (12.7 5.08) (12.7 -2.54) \
      (12.7 -7.62) (-10.16 -7.62) (-10.16 -5.08) (-10.16 0) \
      (-10.16 2.54) (-10.16 7.62) (-10.16 10.16);
Wire  0.1524 (-2.54 8.89) (-1.016 8.89) (5.08 8.89) (5.08 -2.54) \
      (5.08 -6.604) (-2.54 -6.604) (-2.54 -1.524) (-2.54 0) \
      (-2.54 2.54) (-2.54 4.572) (-2.54 7.62) (-2.54 8.89);
Wire  0.1524 (-10.16 0) (-8.636 0);
Wire  0.1524 (-10.16 -5.08) (-8.636 -5.08);
Wire  0.1524 (-10.16 7.62) (-8.636 7.62);
Wire  0.1524 (-3.556 7.62) (-2.54 7.62);
Wire  0.1524 (12.7 -2.54) (10.922 -2.54);
Wire  0.1524 (6.35 -2.54) (5.08 -2.54);
Wire  0.1524 (-1.016 4.572) (-1.016 -1.524);
Wire  0.1524 (-10.16 2.54) (-8.636 2.54);
Wire  0.1524 (-4.572 2.54) (-2.54 2.54);
Wire  0.1524 (-2.54 4.572) (-1.016 4.572);
Wire  0.1524 (12.7 5.08) (11.176 5.08);
Wire  0.1524 (-4.572 0) (-2.54 0);
Wire  0.1524 (-2.54 -1.524) (-1.016 -1.524);
Wire  0.1524 (-1.016 8.89) (-1.016 4.572);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'Array' R90 (3.81 -4.826);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'VCC' R0 (6.604 7.62);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'GND' R0 (6.858 -6.858);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 11.43);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -10.16);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'EEPROM' R90 (1.524 -4.826);
Pin 'VCC' pwr none short R270 pad 0 (7.62 12.7);
Pin 'GND' pwr none short R90 pad 0 (7.62 -10.16);
Pin 'CLK' in none short R0 both 0 (-12.7 7.62);
Pin 'DO' hiz none short R180 both 0 (15.24 -2.54);
Pin 'TST' pas none short R180 both 0 (15.24 5.08);
Pin 'ORG' in none short R0 both 0 (-12.7 -5.08);
Pin 'DI' in none short R0 both 0 (-12.7 0);
Pin 'CS' in none short R0 both 0 (-12.7 2.54);

Edit '93LC46.sym';
Layer 94;
Wire  0.254 (-10.16 10.16) (12.7 10.16) (12.7 -2.54) (12.7 -7.62) \
      (-10.16 -7.62) (-10.16 -5.08) (-10.16 0) (-10.16 2.54) \
      (-10.16 7.62) (-10.16 10.16);
Wire  0.1524 (-2.54 8.89) (-1.016 8.89) (5.08 8.89) (5.08 -2.54) \
      (5.08 -6.604) (-2.54 -6.604) (-2.54 -1.524) (-2.54 0) \
      (-2.54 2.54) (-2.54 4.572) (-2.54 7.62) (-2.54 8.89);
Wire  0.1524 (-10.16 0) (-8.636 0);
Wire  0.1524 (-10.16 -5.08) (-8.636 -5.08);
Wire  0.1524 (-10.16 7.62) (-8.636 7.62);
Wire  0.1524 (-3.556 7.62) (-2.54 7.62);
Wire  0.1524 (12.7 -2.54) (10.922 -2.54);
Wire  0.1524 (6.35 -2.54) (5.08 -2.54);
Wire  0.1524 (-1.016 4.572) (-1.016 -1.524);
Wire  0.1524 (-10.16 2.54) (-8.636 2.54);
Wire  0.1524 (-4.572 2.54) (-2.54 2.54);
Wire  0.1524 (-2.54 4.572) (-1.016 4.572);
Wire  0.1524 (-4.572 0) (-2.54 0);
Wire  0.1524 (-2.54 -1.524) (-1.016 -1.524);
Wire  0.1524 (-1.016 8.89) (-1.016 4.572);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'Array' R90 (3.81 -4.826);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'VCC' R0 (6.604 7.62);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'GND' R0 (6.858 -6.858);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 11.43);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -10.16);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'EEPROM' R90 (1.524 -4.826);
Pin 'VCC' pwr none short R270 pad 0 (7.62 12.7);
Pin 'GND' pwr none short R90 pad 0 (7.62 -10.16);
Pin 'CLK' in none short R0 both 0 (-12.7 7.62);
Pin 'DO' hiz none short R180 both 0 (15.24 -2.54);
Pin 'NU' pas none point R180 off 0 (12.7 5.08);
Pin 'ORG' in none short R0 both 0 (-12.7 0);
Pin 'DI' in none short R0 both 0 (-12.7 -5.08);
Pin 'CS' in none short R0 both 0 (-12.7 2.54);

Edit '37LV.sym';
Layer 94;
Wire  0.254 (-10.16 10.16) (7.62 10.16) (7.62 -10.16) (-10.16 -10.16) \
      (-10.16 10.16);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'VCC' R0 (1.524 7.62);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'GND' R0 (1.778 -9.398);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 11.43);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -12.7);
Pin 'VCC' pwr none short R270 pad 0 (2.54 12.7);
Pin 'GND' pwr none short R90 pad 0 (2.54 -12.7);
Pin 'CLK' in none short R0 both 0 (-12.7 5.08);
Pin 'DATA' hiz none short R180 both 0 (10.16 -5.08);
Pin '!OE' in none short R0 both 0 (-12.7 0);
Pin '!CE' in none short R0 both 0 (-12.7 -5.08);
Pin 'VPP' in none short R180 both 0 (10.16 5.08);
Pin '!CEO' out none short R180 both 0 (10.16 0);

Edit '24AA.sym';
Layer 94;
Wire  0.254 (-10.16 10.16) (12.7 10.16) (12.7 0) (12.7 -7.62) \
      (-10.16 -7.62) (-10.16 -5.08) (-10.16 -2.54) (-10.16 0) \
      (-10.16 5.08) (-10.16 7.62) (-10.16 10.16);
Wire  0.1524 (-2.54 8.89) (4.826 8.89) (4.826 0) (4.826 -6.604) \
      (-1.016 -6.604) (-2.54 -6.604) (-2.54 -5.08) (-2.54 -2.54) \
      (-2.54 0) (-2.54 1.016) (-2.54 3.556) (-2.54 5.08) \
      (-2.54 7.62) (-2.54 8.89);
Wire  0.1524 (-4.826 0) (-2.54 0);
Wire  0.1524 (-4.826 -2.54) (-2.54 -2.54);
Wire  0.1524 (-4.826 -5.08) (-2.54 -5.08);
Wire  0.1524 (-10.16 0) (-8.636 0);
Wire  0.1524 (-10.16 -2.54) (-8.636 -2.54);
Wire  0.1524 (-10.16 -5.08) (-8.636 -5.08);
Wire  0.1524 (-10.16 7.62) (-8.636 7.62);
Wire  0.1524 (12.7 0) (10.922 0);
Wire  0.1524 (5.588 0) (4.826 0);
Wire  0.1524 (-1.016 8.636) (-1.016 3.556);
Wire  0.1524 (-1.016 1.016) (-1.016 -6.604);
Wire  0.1524 (-10.16 5.08) (-8.636 5.08);
Wire  0.1524 (-4.572 5.08) (-2.54 5.08);
Wire  0.1524 (-2.54 3.556) (-1.016 3.556);
Wire  0.1524 (-3.81 7.62) (-2.54 7.62);
Wire  0.1524 (-2.54 1.016) (-1.016 1.016);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'Array' R90 (3.81 -4.826);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'VCC' R0 (6.604 7.62);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'GND' R0 (6.858 -6.858);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 11.43);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -10.16);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'EEPROM' R90 (1.524 -4.826);
Pin 'VCC' pwr none short R270 pad 0 (7.62 12.7);
Pin 'GND' pwr none short R90 pad 0 (7.62 -10.16);
Pin 'SCL' in none short R0 both 0 (-12.7 7.62);
Pin 'SDA' io none short R180 both 0 (15.24 0);
Pin 'A0' in none short R0 both 0 (-12.7 -5.08);
Pin 'A1' in none short R0 both 0 (-12.7 -2.54);
Pin 'A2' in none short R0 both 0 (-12.7 0);
Pin 'WP' in none short R0 both 0 (-12.7 5.08);

Edit '24C65.sym';
Layer 94;
Wire  0.254 (-10.16 10.16) (12.7 10.16) (12.7 0) (12.7 -7.62) \
      (-10.16 -7.62) (-10.16 -5.08) (-10.16 -2.54) (-10.16 0) \
      (-10.16 7.62) (-10.16 10.16);
Wire  0.1524 (-2.54 8.89) (4.826 8.89) (4.826 0) (4.826 -6.604) \
      (-1.016 -6.604) (-2.54 -6.604) (-2.54 -5.08) (-2.54 -2.54) \
      (-2.54 0) (-2.54 1.016) (-2.54 6.096) (-2.54 7.62) \
      (-2.54 8.89);
Wire  0.1524 (-4.826 0) (-2.54 0);
Wire  0.1524 (-4.826 -2.54) (-2.54 -2.54);
Wire  0.1524 (-4.826 -5.08) (-2.54 -5.08);
Wire  0.1524 (-10.16 0) (-8.636 0);
Wire  0.1524 (-10.16 -2.54) (-8.636 -2.54);
Wire  0.1524 (-10.16 -5.08) (-8.636 -5.08);
Wire  0.1524 (-10.16 7.62) (-8.636 7.62);
Wire  0.1524 (12.7 0) (10.922 0);
Wire  0.1524 (5.588 0) (4.826 0);
Wire  0.1524 (-1.016 8.636) (-1.016 6.096);
Wire  0.1524 (-1.016 1.016) (-1.016 -6.604);
Wire  0.1524 (-2.54 6.096) (-1.016 6.096);
Wire  0.1524 (-3.81 7.62) (-2.54 7.62);
Wire  0.1524 (-2.54 1.016) (-1.016 1.016);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'Array' R90 (3.81 -4.826);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'VCC' R0 (6.604 7.62);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'GND' R0 (6.858 -6.858);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 11.43);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -10.16);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'EEPROM' R90 (1.524 -4.826);
Pin 'VCC' pwr none short R270 pad 0 (7.62 12.7);
Pin 'GND' pwr none short R90 pad 0 (7.62 -10.16);
Pin 'SCL' in none short R0 both 0 (-12.7 7.62);
Pin 'SDA' io none short R180 both 0 (15.24 0);
Pin 'A0' in none short R0 both 0 (-12.7 -5.08);
Pin 'A1' in none short R0 both 0 (-12.7 -2.54);
Pin 'A2' in none short R0 both 0 (-12.7 0);
Pin 'NC' nc none point R0 off 0 (-10.16 5.08);

Edit '28C04.sym';
Layer 94;
Wire  0.254 (-10.16 20.32) (7.62 20.32) (7.62 -25.4) (-10.16 -25.4) \
      (-10.16 20.32);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 21.59);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -27.94);
Pin 'A0' in none short R0 both 0 (-12.7 2.54);
Pin 'A1' in none short R0 both 0 (-12.7 0);
Pin 'A2' in none short R0 both 0 (-12.7 -2.54);
Pin 'A3' in none short R0 both 0 (-12.7 -5.08);
Pin 'A4' in none short R0 both 0 (-12.7 -7.62);
Pin 'A5' in none short R0 both 0 (-12.7 -10.16);
Pin 'A6' in none short R0 both 0 (-12.7 -12.7);
Pin 'A7' in none short R0 both 0 (-12.7 -15.24);
Pin 'A8' in none short R0 both 0 (-12.7 -17.78);
Pin '!WE' in none short R0 both 0 (-12.7 12.7);
Pin '!CE' in none short R0 both 0 (-12.7 7.62);
Pin '!OE' in none short R0 both 0 (-12.7 10.16);
Pin 'D0' hiz none short R180 both 0 (10.16 2.54);
Pin 'D1' hiz none short R180 both 0 (10.16 0);
Pin 'D2' hiz none short R180 both 0 (10.16 -2.54);
Pin 'D3' hiz none short R180 both 0 (10.16 -5.08);
Pin 'D4' hiz none short R180 both 0 (10.16 -7.62);
Pin 'D5' hiz none short R180 both 0 (10.16 -10.16);
Pin 'D6' hiz none short R180 both 0 (10.16 -12.7);
Pin 'D7' hiz none short R180 both 0 (10.16 -15.24);
Pin 'VCC' pwr none short R0 both 0 (-12.7 17.78);
Pin 'GND' pwr none short R0 both 0 (-12.7 -22.86);
Pin 'NC19' nc none point R0 off 0 (0 12.7);
Pin 'NC22' nc none point R0 off 0 (0 10.16);

Edit '28C16.sym';
Layer 94;
Wire  0.254 (-7.62 25.4) (7.62 25.4) (7.62 -25.4) (-7.62 -25.4) \
      (-7.62 25.4);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-7.62 26.67);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-7.62 -27.94);
Pin 'A0' in none short R0 both 0 (-10.16 7.62);
Pin 'A1' in none short R0 both 0 (-10.16 5.08);
Pin 'A2' in none short R0 both 0 (-10.16 2.54);
Pin 'A3' in none short R0 both 0 (-10.16 0);
Pin 'A4' in none short R0 both 0 (-10.16 -2.54);
Pin 'A5' in none short R0 both 0 (-10.16 -5.08);
Pin 'A6' in none short R0 both 0 (-10.16 -7.62);
Pin 'A7' in none short R0 both 0 (-10.16 -10.16);
Pin 'A8' in none short R0 both 0 (-10.16 -12.7);
Pin '!WE' in none short R0 both 0 (-10.16 17.78);
Pin '!CE' in none short R0 both 0 (-10.16 12.7);
Pin '!OE' in none short R0 both 0 (-10.16 15.24);
Pin 'D0' hiz none short R180 both 0 (10.16 7.62);
Pin 'D1' hiz none short R180 both 0 (10.16 5.08);
Pin 'D2' hiz none short R180 both 0 (10.16 2.54);
Pin 'D3' hiz none short R180 both 0 (10.16 0);
Pin 'D4' hiz none short R180 both 0 (10.16 -2.54);
Pin 'D5' hiz none short R180 both 0 (10.16 -5.08);
Pin 'D6' hiz none short R180 both 0 (10.16 -7.62);
Pin 'D7' hiz none short R180 both 0 (10.16 -10.16);
Pin 'VCC' pwr none short R0 both 0 (-10.16 22.86);
Pin 'GND' pwr none short R0 both 0 (-10.16 -22.86);
Pin 'A9' in none short R0 both 0 (-10.16 -15.24);
Pin 'A10' in none short R0 both 0 (-10.16 -17.78);

Edit '28C17.sym';
Layer 94;
Wire  0.254 (-10.16 25.4) (10.16 25.4) (10.16 -25.4) (-10.16 -25.4) \
      (-10.16 25.4);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 26.67);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -27.94);
Pin 'A0' in none short R0 both 0 (-12.7 7.62);
Pin 'A1' in none short R0 both 0 (-12.7 5.08);
Pin 'A2' in none short R0 both 0 (-12.7 2.54);
Pin 'A3' in none short R0 both 0 (-12.7 0);
Pin 'A4' in none short R0 both 0 (-12.7 -2.54);
Pin 'A5' in none short R0 both 0 (-12.7 -5.08);
Pin 'A6' in none short R0 both 0 (-12.7 -7.62);
Pin 'A7' in none short R0 both 0 (-12.7 -10.16);
Pin 'A8' in none short R0 both 0 (-12.7 -12.7);
Pin '!WE' in none short R0 both 0 (-12.7 17.78);
Pin '!CE' in none short R0 both 0 (-12.7 12.7);
Pin '!OE' in none short R0 both 0 (-12.7 15.24);
Pin 'D0' hiz none short R180 both 0 (12.7 7.62);
Pin 'D1' hiz none short R180 both 0 (12.7 5.08);
Pin 'D2' hiz none short R180 both 0 (12.7 2.54);
Pin 'D3' hiz none short R180 both 0 (12.7 0);
Pin 'D4' hiz none short R180 both 0 (12.7 -2.54);
Pin 'D5' hiz none short R180 both 0 (12.7 -5.08);
Pin 'D6' hiz none short R180 both 0 (12.7 -7.62);
Pin 'D7' hiz none short R180 both 0 (12.7 -10.16);
Pin 'VCC' pwr none short R0 both 0 (-12.7 22.86);
Pin 'GND' pwr none short R0 both 0 (-12.7 -22.86);
Pin 'A9' in none short R0 both 0 (-12.7 -15.24);
Pin 'A10' in none short R0 both 0 (-12.7 -17.78);
Pin 'RDY/!BSY' out none short R180 both 0 (12.7 12.7);

Edit '28C64.sym';
Layer 94;
Wire  0.254 (-10.16 25.4) (10.16 25.4) (10.16 -30.48) (-10.16 -30.48) \
      (-10.16 25.4);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 29.21);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -33.02);
Pin 'A0' in none short R0 both 0 (-12.7 -22.86);
Pin 'A1' in none short R0 both 0 (-12.7 -20.32);
Pin 'A2' in none short R0 both 0 (-12.7 -17.78);
Pin 'A3' in none short R0 both 0 (-12.7 -15.24);
Pin 'A4' in none short R0 both 0 (-12.7 -12.7);
Pin 'A5' in none short R0 both 0 (-12.7 -10.16);
Pin 'A6' in none short R0 both 0 (-12.7 -7.62);
Pin 'A7' in none short R0 both 0 (-12.7 -5.08);
Pin 'A8' in none short R0 both 0 (-12.7 -2.54);
Pin '!WE' in none short R0 both 0 (-12.7 17.78);
Pin '!CE' in none short R0 both 0 (-12.7 12.7);
Pin '!OE' in none short R0 both 0 (-12.7 15.24);
Pin 'D0' hiz none short R180 both 0 (12.7 -10.16);
Pin 'D1' hiz none short R180 both 0 (12.7 -7.62);
Pin 'D2' hiz none short R180 both 0 (12.7 -5.08);
Pin 'D3' hiz none short R180 both 0 (12.7 -2.54);
Pin 'D4' hiz none short R180 both 0 (12.7 0);
Pin 'D5' hiz none short R180 both 0 (12.7 2.54);
Pin 'D6' hiz none short R180 both 0 (12.7 5.08);
Pin 'D7' hiz none short R180 both 0 (12.7 7.62);
Pin 'VCC' pwr none short R0 both 0 (-12.7 22.86);
Pin 'GND' pwr none short R0 both 0 (-12.7 -27.94);
Pin 'A9' in none short R0 both 0 (-12.7 0);
Pin 'A10' in none short R0 both 0 (-12.7 2.54);
Pin 'RDY/!BSY' out none short R180 both 0 (12.7 12.7);
Pin 'A11' in none short R0 both 0 (-12.7 5.08);
Pin 'A12' in none short R0 both 0 (-12.7 7.62);

Edit '27C64.sym';
Layer 94;
Wire  0.254 (-7.62 30.48) (10.16 30.48) (10.16 -30.48) (-7.62 -30.48) \
      (-7.62 30.48);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-7.62 31.75);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-7.62 -33.02);
Pin 'A0' in none short R0 both 0 (-10.16 7.62);
Pin 'A1' in none short R0 both 0 (-10.16 5.08);
Pin 'A2' in none short R0 both 0 (-10.16 2.54);
Pin 'A3' in none short R0 both 0 (-10.16 0);
Pin 'A4' in none short R0 both 0 (-10.16 -2.54);
Pin 'A5' in none short R0 both 0 (-10.16 -5.08);
Pin 'A6' in none short R0 both 0 (-10.16 -7.62);
Pin 'A7' in none short R0 both 0 (-10.16 -10.16);
Pin 'A8' in none short R0 both 0 (-10.16 -12.7);
Pin '!CE' in none short R0 both 0 (-10.16 12.7);
Pin '!OE' in none short R0 both 0 (-10.16 15.24);
Pin 'D0' hiz none short R180 both 0 (12.7 7.62);
Pin 'D1' hiz none short R180 both 0 (12.7 5.08);
Pin 'D2' hiz none short R180 both 0 (12.7 2.54);
Pin 'D3' hiz none short R180 both 0 (12.7 0);
Pin 'D4' hiz none short R180 both 0 (12.7 -2.54);
Pin 'D5' hiz none short R180 both 0 (12.7 -5.08);
Pin 'D6' hiz none short R180 both 0 (12.7 -7.62);
Pin 'D7' hiz none short R180 both 0 (12.7 -10.16);
Pin 'VCC' pwr none short R0 both 0 (-10.16 27.94);
Pin 'GND' pwr none short R0 both 0 (-10.16 -27.94);
Pin 'A9' in none short R0 both 0 (-10.16 -15.24);
Pin 'A10' in none short R0 both 0 (-10.16 -17.78);
Pin 'PGM' in none short R0 both 0 (-10.16 20.32);
Pin 'A11' in none short R0 both 0 (-10.16 -20.32);
Pin 'A12' in none short R0 both 0 (-10.16 -22.86);
Pin 'VPP' in none short R0 both 0 (-10.16 25.4);
Pin 'NC' nc none point R0 off 0 (2.54 -15.24);

Edit '27C128.sym';
Layer 94;
Wire  0.254 (-7.62 30.48) (10.16 30.48) (10.16 -33.02) (-7.62 -33.02) \
      (-7.62 30.48);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-7.62 31.75);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-7.62 -35.56);
Pin 'A0' in none short R0 both 0 (-10.16 7.62);
Pin 'A1' in none short R0 both 0 (-10.16 5.08);
Pin 'A2' in none short R0 both 0 (-10.16 2.54);
Pin 'A3' in none short R0 both 0 (-10.16 0);
Pin 'A4' in none short R0 both 0 (-10.16 -2.54);
Pin 'A5' in none short R0 both 0 (-10.16 -5.08);
Pin 'A6' in none short R0 both 0 (-10.16 -7.62);
Pin 'A7' in none short R0 both 0 (-10.16 -10.16);
Pin 'A8' in none short R0 both 0 (-10.16 -12.7);
Pin '!CE' in none short R0 both 0 (-10.16 12.7);
Pin '!OE' in none short R0 both 0 (-10.16 15.24);
Pin 'D0' hiz none short R180 both 0 (12.7 7.62);
Pin 'D1' hiz none short R180 both 0 (12.7 5.08);
Pin 'D2' hiz none short R180 both 0 (12.7 2.54);
Pin 'D3' hiz none short R180 both 0 (12.7 0);
Pin 'D4' hiz none short R180 both 0 (12.7 -2.54);
Pin 'D5' hiz none short R180 both 0 (12.7 -5.08);
Pin 'D6' hiz none short R180 both 0 (12.7 -7.62);
Pin 'D7' hiz none short R180 both 0 (12.7 -10.16);
Pin 'VCC' pwr none short R0 both 0 (-10.16 27.94);
Pin 'GND' pwr none short R0 both 0 (-10.16 -30.48);
Pin 'A9' in none short R0 both 0 (-10.16 -15.24);
Pin 'A10' in none short R0 both 0 (-10.16 -17.78);
Pin '!PGM' pas none short R0 both 0 (-10.16 20.32);
Pin 'A11' in none short R0 both 0 (-10.16 -20.32);
Pin 'A12' in none short R0 both 0 (-10.16 -22.86);
Pin 'VPP' in none short R0 both 0 (-10.16 25.4);
Pin 'A13' in none short R0 both 0 (-10.16 -25.4);

Edit '27C256.sym';
Layer 94;
Wire  0.254 (-7.62 30.48) (10.16 30.48) (10.16 -30.48) (-7.62 -30.48) \
      (-7.62 30.48);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-7.62 31.75);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-7.62 -33.02);
Pin 'A0' in none short R0 both 0 (-10.16 12.7);
Pin 'A1' in none short R0 both 0 (-10.16 10.16);
Pin 'A2' in none short R0 both 0 (-10.16 7.62);
Pin 'A3' in none short R0 both 0 (-10.16 5.08);
Pin 'A4' in none short R0 both 0 (-10.16 2.54);
Pin 'A5' in none short R0 both 0 (-10.16 0);
Pin 'A6' in none short R0 both 0 (-10.16 -2.54);
Pin 'A7' in none short R0 both 0 (-10.16 -5.08);
Pin 'A8' in none short R0 both 0 (-10.16 -7.62);
Pin '!CE' in none short R0 both 0 (-10.16 17.78);
Pin '!OE' in none short R0 both 0 (-10.16 20.32);
Pin 'D0' hiz none short R180 both 0 (12.7 12.7);
Pin 'D1' hiz none short R180 both 0 (12.7 10.16);
Pin 'D2' hiz none short R180 both 0 (12.7 7.62);
Pin 'D3' hiz none short R180 both 0 (12.7 5.08);
Pin 'D4' hiz none short R180 both 0 (12.7 2.54);
Pin 'D5' hiz none short R180 both 0 (12.7 0);
Pin 'D6' hiz none short R180 both 0 (12.7 -2.54);
Pin 'D7' hiz none short R180 both 0 (12.7 -5.08);
Pin 'VCC' pwr none short R0 both 0 (-10.16 27.94);
Pin 'GND' pwr none short R0 both 0 (-10.16 -27.94);
Pin 'A9' in none short R0 both 0 (-10.16 -10.16);
Pin 'A10' in none short R0 both 0 (-10.16 -12.7);
Pin 'A14' in none short R0 both 0 (-10.16 -22.86);
Pin 'A11' in none short R0 both 0 (-10.16 -15.24);
Pin 'A12' in none short R0 both 0 (-10.16 -17.78);
Pin 'VPP' in none short R0 both 0 (-10.16 25.4);
Pin 'A13' in none short R0 both 0 (-10.16 -20.32);

Edit '27C512.sym';
Layer 94;
Wire  0.254 (-7.62 30.48) (10.16 30.48) (10.16 -30.48) (-7.62 -30.48) \
      (-7.62 30.48);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-7.62 31.75);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-7.62 -33.02);
Pin 'A0' in none short R0 both 0 (-10.16 15.24);
Pin 'A1' in none short R0 both 0 (-10.16 12.7);
Pin 'A2' in none short R0 both 0 (-10.16 10.16);
Pin 'A3' in none short R0 both 0 (-10.16 7.62);
Pin 'A4' in none short R0 both 0 (-10.16 5.08);
Pin 'A5' in none short R0 both 0 (-10.16 2.54);
Pin 'A6' in none short R0 both 0 (-10.16 0);
Pin 'A7' in none short R0 both 0 (-10.16 -2.54);
Pin 'A8' in none short R0 both 0 (-10.16 -5.08);
Pin '!CE' in none short R0 both 0 (-10.16 20.32);
Pin 'VPP/!OE' in none short R0 both 0 (-10.16 22.86);
Pin 'D0' hiz none short R180 both 0 (12.7 15.24);
Pin 'D1' hiz none short R180 both 0 (12.7 12.7);
Pin 'D2' hiz none short R180 both 0 (12.7 10.16);
Pin 'D3' hiz none short R180 both 0 (12.7 7.62);
Pin 'D4' hiz none short R180 both 0 (12.7 5.08);
Pin 'D5' hiz none short R180 both 0 (12.7 2.54);
Pin 'D6' hiz none short R180 both 0 (12.7 0);
Pin 'D7' hiz none short R180 both 0 (12.7 -2.54);
Pin 'VCC' pwr none short R0 both 0 (-10.16 27.94);
Pin 'GND' pwr none short R0 both 0 (-10.16 -27.94);
Pin 'A9' in none short R0 both 0 (-10.16 -7.62);
Pin 'A10' in none short R0 both 0 (-10.16 -10.16);
Pin 'A14' in none short R0 both 0 (-10.16 -20.32);
Pin 'A11' in none short R0 both 0 (-10.16 -12.7);
Pin 'A12' in none short R0 both 0 (-10.16 -15.24);
Pin 'A15' in none short R0 both 0 (-10.16 -22.86);
Pin 'A13' in none short R0 both 0 (-10.16 -17.78);

Edit '27HC1616.sym';
Layer 94;
Wire  0.254 (-7.62 30.48) (10.16 30.48) (10.16 -35.56) (-7.62 -35.56) \
      (-7.62 30.48);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-7.62 31.75);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-7.62 -38.1);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'GND' R0 (-5.334 -33.782);
Pin 'A0' in none short R0 both 0 (-10.16 7.62);
Pin 'A1' in none short R0 both 0 (-10.16 5.08);
Pin 'A2' in none short R0 both 0 (-10.16 2.54);
Pin 'A3' in none short R0 both 0 (-10.16 0);
Pin 'A4' in none short R0 both 0 (-10.16 -2.54);
Pin 'A5' in none short R0 both 0 (-10.16 -5.08);
Pin 'A6' in none short R0 both 0 (-10.16 -7.62);
Pin 'A7' in none short R0 both 0 (-10.16 -10.16);
Pin 'A8' in none short R0 both 0 (-10.16 -12.7);
Pin '!CE' in none short R0 both 0 (-10.16 12.7);
Pin 'VPP' pas none short R0 both 0 (-10.16 22.86);
Pin 'D0' hiz none short R180 both 0 (12.7 7.62);
Pin 'D1' hiz none short R180 both 0 (12.7 5.08);
Pin 'D2' hiz none short R180 both 0 (12.7 2.54);
Pin 'D3' hiz none short R180 both 0 (12.7 0);
Pin 'D4' hiz none short R180 both 0 (12.7 -2.54);
Pin 'D5' hiz none short R180 both 0 (12.7 -5.08);
Pin 'D6' hiz none short R180 both 0 (12.7 -7.62);
Pin 'D7' hiz none short R180 both 0 (12.7 -10.16);
Pin 'VCC' pwr none short R0 both 0 (-10.16 27.94);
Pin 'GND' pwr none short R0 both 0 (-10.16 -30.48);
Pin 'A9' in none short R0 both 0 (-10.16 -15.24);
Pin 'A10' in none short R0 both 0 (-10.16 -17.78);
Pin 'NU36' nc none point R0 off 0 (5.08 17.78);
Pin 'A11' in none short R0 both 0 (-10.16 -20.32);
Pin 'A12' in none short R0 both 0 (-10.16 -22.86);
Pin 'NU37' nc none point R0 off 0 (5.08 20.32);
Pin 'A13' in none short R0 both 0 (-10.16 -25.4);
Pin 'D8' hiz none short R180 both 0 (12.7 -12.7);
Pin 'D9' hiz none short R180 both 0 (12.7 -15.24);
Pin 'D10' hiz none short R180 both 0 (12.7 -17.78);
Pin 'D11' hiz none short R180 both 0 (12.7 -20.32);
Pin 'D12' hiz none short R180 both 0 (12.7 -22.86);
Pin 'D13' hiz none short R180 both 0 (12.7 -25.4);
Pin 'D14' hiz none short R180 both 0 (12.7 -27.94);
Pin 'D15' hiz none short R180 both 0 (12.7 -30.48);
Pin 'GND@1' pwr none short R0 pad 0 (-10.16 -33.02);
Pin '!OE' in none short R0 both 0 (-10.16 15.24);
Pin 'PGM' pas none short R0 both 0 (-10.16 20.32);
Pin 'NU38' nc none point R0 off 0 (5.08 15.24);

Edit 'AY0438.sym';
Layer 94;
Wire  0.254 (10.16 45.72) (-10.16 45.72) (-10.16 -48.26) (10.16 -48.26) \
      (10.16 45.72);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 46.99);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -50.8);
Pin 'SEG1' out none short R180 both 0 (12.7 -40.64);
Pin 'SEG2' out none short R180 both 0 (12.7 -38.1);
Pin 'SEG3' out none short R180 both 0 (12.7 -35.56);
Pin 'SEG4' out none short R180 both 0 (12.7 -33.02);
Pin 'SEG5' out none short R180 both 0 (12.7 -30.48);
Pin 'SEG6' out none short R180 both 0 (12.7 -27.94);
Pin 'SEG7' out none short R180 both 0 (12.7 -25.4);
Pin 'SEG8' out none short R180 both 0 (12.7 -22.86);
Pin 'SEG9' out none short R180 both 0 (12.7 -20.32);
Pin 'SEG10' out none short R180 both 0 (12.7 -17.78);
Pin 'SEG11' out none short R180 both 0 (12.7 -15.24);
Pin 'SEG12' out none short R180 both 0 (12.7 -12.7);
Pin 'SEG13' out none short R180 both 0 (12.7 -10.16);
Pin 'SEG14' out none short R180 both 0 (12.7 -7.62);
Pin 'SEG15' out none short R180 both 0 (12.7 -5.08);
Pin 'SEG16' out none short R180 both 0 (12.7 -2.54);
Pin 'SEG17' out none short R180 both 0 (12.7 0);
Pin 'SEG18' out none short R180 both 0 (12.7 2.54);
Pin 'SEG19' out none short R180 both 0 (12.7 5.08);
Pin 'SEG20' out none short R180 both 0 (12.7 7.62);
Pin 'SEG21' out none short R180 both 0 (12.7 10.16);
Pin 'SEG22' out none short R180 both 0 (12.7 12.7);
Pin 'SEG23' out none short R180 both 0 (12.7 15.24);
Pin 'SEG24' out none short R180 both 0 (12.7 17.78);
Pin 'SEG25' out none short R180 both 0 (12.7 20.32);
Pin 'SEG26' out none short R180 both 0 (12.7 22.86);
Pin 'SEG27' out none short R180 both 0 (12.7 25.4);
Pin 'SEG28' out none short R180 both 0 (12.7 27.94);
Pin 'SEG29' out none short R180 both 0 (12.7 30.48);
Pin 'SEG30' out none short R180 both 0 (12.7 33.02);
Pin 'SEG31' out none short R180 both 0 (12.7 35.56);
Pin 'SEG32' out none short R180 both 0 (12.7 38.1);
Pin 'DO' out none short R180 both 0 (12.7 -45.72);
Pin 'LOAD' in none short R0 both 0 (-12.7 -35.56);
Pin 'LCD0' in none short R0 both 0 (-12.7 43.18);
Pin 'DI' in none short R0 both 0 (-12.7 -45.72);
Pin 'CLK' in none short R0 both 0 (-12.7 -40.64);
Pin 'GND' pwr none short R0 both 0 (-12.7 2.54);
Pin 'VCC' pwr none short R0 both 0 (-12.7 10.16);
Pin 'BP' out none short R180 both 0 (12.7 43.18);

Edit 'PIC16C54.sym';
Layer 94;
Wire  0.4064 (10.16 12.7) (-7.62 12.7) (-7.62 -12.7) (10.16 -12.7) \
      (10.16 12.7);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-7.62 13.97);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-7.62 -15.24);
Pin 'RA2' io none short R0 both 0 (-10.16 10.16);
Pin 'RA3' io none short R0 both 0 (-10.16 7.62);
Pin 'RTCC' in none short R0 both 0 (-10.16 5.08);
Pin 'MCLR' in none short R0 both 0 (-10.16 2.54);
Pin 'VSS' pwr none short R0 both 0 (-10.16 0);
Pin 'RB0' io none short R0 both 0 (-10.16 -2.54);
Pin 'RB1' io none short R0 both 0 (-10.16 -5.08);
Pin 'RB2' io none short R0 both 0 (-10.16 -7.62);
Pin 'RB3' io none short R0 both 0 (-10.16 -10.16);
Pin 'RB4' io none short R180 both 0 (12.7 -10.16);
Pin 'RB5' io none short R180 both 0 (12.7 -7.62);
Pin 'RB6' io none short R180 both 0 (12.7 -5.08);
Pin 'RB7' io none short R180 both 0 (12.7 -2.54);
Pin 'VDD' pwr none short R180 both 0 (12.7 0);
Pin 'OSC2' out none short R180 both 0 (12.7 2.54);
Pin 'OSC1' in none short R180 both 0 (12.7 5.08);
Pin 'RA0' io none short R180 both 0 (12.7 7.62);
Pin 'RA1' io none short R180 both 0 (12.7 10.16);

Edit 'PIC16C56.sym';
Layer 94;
Wire  0.4064 (10.16 12.7) (-7.62 12.7) (-7.62 -12.7) (10.16 -12.7) \
      (10.16 12.7);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-7.62 13.97);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-7.62 -15.24);
Pin 'RA2' io none middle R0 both 0 (-12.7 10.16);
Pin 'RA3' io none middle R0 both 0 (-12.7 7.62);
Pin 'RTCC' in none middle R0 both 0 (-12.7 5.08);
Pin 'MCLR' in none middle R0 both 0 (-12.7 2.54);
Pin 'VSS' pwr none middle R0 both 0 (-12.7 0);
Pin 'RB0' io none middle R0 both 0 (-12.7 -2.54);
Pin 'RB1' io none middle R0 both 0 (-12.7 -5.08);
Pin 'RB2' io none middle R0 both 0 (-12.7 -7.62);
Pin 'RB3' io none middle R0 both 0 (-12.7 -10.16);
Pin 'RB4' io none middle R180 both 0 (15.24 -10.16);
Pin 'RB5' io none middle R180 both 0 (15.24 -7.62);
Pin 'RB6' io none middle R180 both 0 (15.24 -5.08);
Pin 'RB7' io none middle R180 both 0 (15.24 -2.54);
Pin 'VDD' pwr none middle R180 both 0 (15.24 0);
Pin 'OSC2' out none middle R180 both 0 (15.24 2.54);
Pin 'OSC1' in none middle R180 both 0 (15.24 5.08);
Pin 'RA0' io none middle R180 both 0 (15.24 7.62);
Pin 'RA1' io none middle R180 both 0 (15.24 10.16);

Edit 'PIC16C55.sym';
Layer 94;
Wire  0.4064 (-10.16 17.78) (10.16 17.78) (10.16 -20.32) (-10.16 -20.32) \
      (-10.16 17.78);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 19.05);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -22.86);
Pin 'RTCC' in none short R0 both 0 (-12.7 15.24);
Pin 'VDD' pwr none short R0 both 0 (-12.7 12.7);
Pin 'N/C@1' nc none short R0 both 0 (-12.7 10.16);
Pin 'VSS' pwr none short R0 both 0 (-12.7 7.62);
Pin 'N/C@2' nc none short R0 both 0 (-12.7 5.08);
Pin 'RA0' io none short R0 both 0 (-12.7 2.54);
Pin 'RA1' io none short R0 both 0 (-12.7 0);
Pin 'RA2' io none short R0 both 0 (-12.7 -2.54);
Pin 'RA3' io none short R0 both 0 (-12.7 -5.08);
Pin 'RB0' io none short R0 both 0 (-12.7 -7.62);
Pin 'RB1' io none short R0 both 0 (-12.7 -10.16);
Pin 'RB2' io none short R0 both 0 (-12.7 -12.7);
Pin 'RB3' io none short R0 both 0 (-12.7 -15.24);
Pin 'RB4' io none short R0 both 0 (-12.7 -17.78);
Pin 'RB5' io none short R180 both 0 (12.7 -17.78);
Pin 'RB6' io none short R180 both 0 (12.7 -15.24);
Pin 'RB7' io none short R180 both 0 (12.7 -12.7);
Pin 'RC0' io none short R180 both 0 (12.7 -10.16);
Pin 'RC1' io none short R180 both 0 (12.7 -7.62);
Pin 'RC2' io none short R180 both 0 (12.7 -5.08);
Pin 'RC3' io none short R180 both 0 (12.7 -2.54);
Pin 'RC4' io none short R180 both 0 (12.7 0);
Pin 'RC5' io none short R180 both 0 (12.7 2.54);
Pin 'RC6' io none short R180 both 0 (12.7 5.08);
Pin 'RC7' io none short R180 both 0 (12.7 7.62);
Pin 'OSC2' out none short R180 both 0 (12.7 10.16);
Pin 'OSC1' in none short R180 both 0 (12.7 12.7);
Pin 'MCLR' in none short R180 both 0 (12.7 15.24);

Edit 'PIC16C71.sym';
Layer 94;
Wire  0.4064 (15.24 17.78) (-12.7 17.78) (-12.7 -17.78) (15.24 -17.78) \
      (15.24 17.78);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-12.7 19.05);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-12.7 -20.32);
Pin 'RA2/AIN2' io none short R0 both 0 (-15.24 -5.08);
Pin 'RA3/AIN3' io none short R0 both 0 (-15.24 -7.62);
Pin 'RA4/T0CKI' in none short R0 both 0 (-15.24 -10.16);
Pin 'MCLR' in none short R0 both 0 (-15.24 2.54);
Pin 'VSS' pwr none short R0 both 0 (-15.24 -15.24);
Pin 'INT/RB0' io none short R180 both 0 (17.78 7.62);
Pin 'RB1' io none short R180 both 0 (17.78 5.08);
Pin 'RB2' io none short R180 both 0 (17.78 2.54);
Pin 'RB3' io none short R180 both 0 (17.78 0);
Pin 'RB4' io none short R180 both 0 (17.78 -10.16);
Pin 'RB5' io none short R180 both 0 (17.78 -7.62);
Pin 'RB6' io none short R180 both 0 (17.78 -5.08);
Pin 'RB7' io none short R180 both 0 (17.78 -2.54);
Pin 'VDD' pwr none short R0 both 0 (-15.24 15.24);
Pin 'OSC2' out none short R0 both 0 (-15.24 7.62);
Pin 'OSC1' in none short R0 both 0 (-15.24 10.16);
Pin 'RA0/AIN0' io none short R0 both 0 (-15.24 -2.54);
Pin 'RA1/AIN1' io none short R0 both 0 (-15.24 0);

Edit 'HCS410.sym';
Layer 94;
Wire  0.254 (-10.16 10.16) (10.16 10.16) (10.16 -10.16) (-10.16 -10.16) \
      (-10.16 10.16);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 11.43);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -12.7);
Pin 'VDD' pwr none short R0 both 0 (-12.7 7.62);
Pin 'GND' pwr none short R0 both 0 (-12.7 -7.62);
Pin 'S0' in none short R0 both 0 (-12.7 2.54);
Pin 'S1' in none short R0 both 0 (-12.7 0);
Pin 'LC0' io none short R180 both 0 (12.7 2.54);
Pin 'LC1' io none short R180 both 0 (12.7 0);
Pin 'S2/LED' io none short R0 both 0 (-12.7 -2.54);
Pin 'PWM' io none short R180 both 0 (12.7 -5.08);

Edit '93LC46B.sym';
Layer 94;
Wire  0.254 (-12.7 7.62) (10.16 7.62) (10.16 -2.54) (10.16 -7.62) \
      (-12.7 -7.62) (-12.7 -5.08) (-12.7 0) (-12.7 5.08) \
      (-12.7 7.62);
Wire  0.1524 (-5.08 6.35) (-3.556 6.35) (2.54 6.35) (2.54 -2.54) \
      (2.54 -6.604) (-5.08 -6.604) (-5.08 -5.08) (-5.08 -1.524) \
      (-5.08 0) (-5.08 2.032) (-5.08 5.08) (-5.08 6.35);
Wire  0.1524 (-12.7 -5.08) (-11.176 -5.08);
Wire  0.1524 (-12.7 5.08) (-11.176 5.08);
Wire  0.1524 (-6.096 5.08) (-5.08 5.08);
Wire  0.1524 (10.16 -2.54) (8.382 -2.54);
Wire  0.1524 (3.81 -2.54) (2.54 -2.54);
Wire  0.1524 (-3.556 2.032) (-3.556 -1.524);
Wire  0.1524 (-12.7 0) (-11.176 0);
Wire  0.1524 (-7.112 0) (-5.08 0);
Wire  0.1524 (-5.08 2.032) (-3.556 2.032);
Wire  0.1524 (-5.08 -1.524) (-3.556 -1.524);
Wire  0.1524 (-3.556 6.35) (-3.556 2.032);
Wire  0.1524 (-5.08 -5.08) (-6.604 -5.08);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'Array' R90 (1.27 -4.826);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'VCC' R0 (4.064 5.08);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'GND' R0 (4.318 -6.858);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-12.7 8.89);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-12.7 -10.16);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'EEPROM' R90 (-1.016 -4.826);
Pin 'VCC' pwr none short R270 pad 0 (5.08 10.16);
Pin 'GND' pwr none short R90 pad 0 (5.08 -10.16);
Pin 'CLK' in none short R0 both 0 (-15.24 5.08);
Pin 'DO' hiz none short R180 both 0 (12.7 -2.54);
Pin 'NC2' nc none point R180 off 0 (10.16 2.54);
Pin 'NC1' nc none point R180 off 0 (10.16 0);
Pin 'DI' in none short R0 both 0 (-15.24 -5.08);
Pin 'CS' in none short R0 both 0 (-15.24 0);

Edit 'SERIALEEPROM.sym';
Layer 94;
Wire  0.254 (-10.16 7.62) (12.7 7.62) (12.7 0) (12.7 -7.62) \
      (-10.16 -7.62) (-10.16 0) (-10.16 7.62);
Wire  0.1524 (-2.54 6.35) (4.826 6.35) (4.826 0) (4.826 -6.604) \
      (-1.016 -6.604) (-2.54 -6.604) (-2.54 0) (-2.54 1.016) \
      (-2.54 6.35);
Wire  0.1524 (-10.16 0) (-8.636 0);
Wire  0.1524 (-3.81 0) (-2.54 0);
Wire  0.1524 (12.7 0) (10.922 0);
Wire  0.1524 (5.588 0) (4.826 0);
Wire  0.1524 (-2.54 1.016) (-1.016 1.016) (-1.016 -6.604);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'Array' R90 (3.81 -4.826);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 8.89);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -10.16);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'EEPROM' R90 (1.524 -4.826);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'I  C' R0 (-8.382 3.81);
Layer 94;
Change Size 1.27;
Change Align bottom left;
Text '2' R0 (-7.366 5.08);
Pin 'VCC' pwr none short R180 both 0 (15.24 5.08);
Pin 'GND' pwr none short R180 both 0 (15.24 -5.08);
Pin 'SCL' in none short R0 both 0 (-12.7 0);
Pin 'SDA' io none short R180 both 0 (15.24 0);

Edit 'SERIAL-EEPROM-DUAL.sym';
Layer 94;
Wire  0.254 (-12.7 7.62) (12.7 7.62) (12.7 0) (12.7 -7.62) \
      (-12.7 -7.62) (-12.7 -2.54) (-12.7 0) (-12.7 5.08) \
      (-12.7 7.62);
Wire  0.1524 (-2.54 6.35) (4.826 6.35) (4.826 0) (4.826 -6.604) \
      (-2.54 -6.604);
Wire  0.1524 (-2.54 0) (-2.54 1.016);
Wire  0.1524 (-2.54 -6.604) (-2.54 -4.064) (-2.54 -2.54) (-2.54 0) \
      (-2.54 5.08) (-2.54 6.35);
Wire  0.1524 (-12.7 0) (-11.176 0);
Wire  0.1524 (12.7 0) (10.922 0);
Wire  0.1524 (5.588 0) (4.826 0);
Wire  0.1524 (-1.016 6.096) (-1.016 -4.064);
Wire  0.1524 (-12.7 -2.54) (-11.176 -2.54);
Wire  0.1524 (-5.08 -2.54) (-2.54 -2.54);
Wire  0.1524 (-2.54 -4.064) (-1.016 -4.064);
Wire  0.1524 (-5.588 0) (-2.54 0);
Wire  0.1524 (-3.81 5.08) (-2.54 5.08);
Wire  0.1524 (-12.7 5.08) (-11.176 5.08);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'Array' R90 (3.81 -4.826);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'VCC' R0 (6.604 5.08);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'GND' R0 (6.858 -6.858);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-12.7 8.89);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-12.7 -10.16);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'EEPROM' R90 (1.524 -4.826);
Pin 'VCC' pwr none short R270 pad 0 (7.62 10.16);
Pin 'GND' pwr none short R90 pad 0 (7.62 -10.16);
Pin 'SCL' in none short R0 both 0 (-15.24 0);
Pin 'SDA' io none short R180 both 0 (15.24 0);
Pin 'VCLK' in none short R0 both 0 (-15.24 5.08);
Pin '!WP' in none short R0 both 0 (-15.24 -2.54);

Edit '24-LC.sym';
Layer 94;
Wire  0.254 (-12.7 7.62) (12.7 7.62) (12.7 0) (12.7 -7.62) \
      (-12.7 -7.62) (-12.7 -2.54) (-12.7 2.54) (-12.7 7.62);
Wire  0.1524 (-2.54 6.35) (4.826 6.35) (4.826 0) (4.826 -6.604) \
      (-2.54 -6.604) (-2.54 -4.064) (-2.54 -2.54) (-2.54 -1.524);
Wire  0.1524 (-2.54 -2.54) (-2.54 2.54) (-2.54 6.35);
Wire  0.1524 (-12.7 -2.54) (-11.176 -2.54);
Wire  0.1524 (12.7 0) (10.922 0);
Wire  0.1524 (5.588 0) (4.826 0);
Wire  0.1524 (-1.016 6.096) (-1.016 -4.064);
Wire  0.1524 (-2.54 -4.064) (-1.016 -4.064);
Wire  0.1524 (-5.588 -2.54) (-2.54 -2.54);
Wire  0.1524 (-3.81 2.54) (-2.54 2.54);
Wire  0.1524 (-12.7 2.54) (-11.176 2.54);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'Array' R90 (3.81 -4.826);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'VCC' R0 (6.604 5.08);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'GND' R0 (6.858 -6.858);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-12.7 8.89);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-12.7 -10.16);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'EEPROM' R90 (1.524 -4.826);
Pin 'VCC' pwr none short R270 pad 0 (7.62 10.16);
Pin 'GND' pwr none short R90 pad 0 (7.62 -10.16);
Pin 'SCL' in none short R0 both 0 (-15.24 -2.54);
Pin 'SDA' io none short R180 both 0 (15.24 0);
Pin 'VCLK' in none short R0 both 0 (-15.24 2.54);

Edit '24LC41.sym';
Layer 94;
Wire  0.254 (-12.7 10.16) (15.24 10.16) (15.24 2.54) (15.24 0) \
      (15.24 -2.54) (15.24 -7.62) (-12.7 -7.62) (-12.7 -2.54) \
      (-12.7 0) (-12.7 2.54) (-12.7 10.16);
Wire  0.1524 (-6.858 8.89) (5.08 8.89) (5.08 3.556) (5.08 2.54) \
      (5.08 0) (5.08 -2.54) (5.08 -4.064) (3.556 -4.064) \
      (-1.016 -4.064) (-2.54 -4.064) (-2.54 -2.54) (-2.54 0) \
      (-2.54 2.54) (-2.54 3.556) (-2.54 5.08) (-6.858 5.08) \
      (-6.858 8.89);
Wire  0.1524 (-4.064 2.54) (-2.54 2.54);
Wire  0.1524 (-3.556 0) (-2.54 0);
Wire  0.1524 (-3.556 -2.54) (-2.54 -2.54);
Wire  0.1524 (-12.7 2.54) (-11.176 2.54);
Wire  0.1524 (-12.7 0) (-11.176 0);
Wire  0.1524 (-12.7 -2.54) (-11.176 -2.54);
Wire  0.1524 (15.24 -2.54) (13.716 -2.54);
Wire  0.1524 (6.35 -2.54) (5.08 -2.54);
Wire  0.1524 (-2.54 3.556) (-1.016 3.556) (-1.016 -4.064);
Wire  0.1524 (15.24 2.54) (13.716 2.54);
Wire  0.1524 (15.24 0) (13.716 0);
Wire  0.1524 (6.35 2.54) (5.08 2.54);
Wire  0.1524 (6.35 0) (5.08 0);
Wire  0.1524 (3.556 3.556) (3.556 -4.064);
Wire  0.1524 (5.08 3.556) (3.556 3.556);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'Array' R90 (1.778 -2.286);
Layer 95;
Change Size 1.6764;
Change Align bottom left;
Text 'VCC' R0 (8.89 7.874);
Layer 95;
Change Size 1.6764;
Change Align bottom left;
Text 'GND' R0 (9.398 -6.858);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-12.7 11.43);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-12.7 -10.16);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'EEPROM' R0 (-6.35 6.35);
Layer 95;
Change Size 1.6764;
Change Align bottom left;
Text 'VCLK' R0 (7.366 3.81);
Pin 'VCC' pwr none short R270 pad 0 (10.16 12.7);
Pin 'GND' pwr none short R90 pad 0 (10.16 -10.16);
Pin 'DSCL' in none short R180 both 0 (17.78 -2.54);
Pin 'DSDA' io none short R180 both 0 (17.78 0);
Pin 'MWP' in none short R0 both 0 (-15.24 2.54);
Pin 'MSDA' io none short R0 both 0 (-15.24 0);
Pin '!DWP' in none short R180 both 0 (17.78 2.54);
Pin 'MSCL' in none short R0 both 0 (-15.24 -2.54);

Edit '24LC61.sym';
Layer 94;
Wire  0.254 (-12.7 10.16) (15.24 10.16) (15.24 2.54) (15.24 -2.54) \
      (-12.7 -2.54) (-12.7 0) (-12.7 2.54) (-12.7 10.16);
Wire  0.1524 (-6.858 8.89) (5.08 8.89) (5.08 3.556) (5.08 2.54) \
      (5.08 -1.524) (3.556 -1.524) (-1.016 -1.524) (-2.54 -1.524) \
      (-2.54 0) (-2.54 2.54) (-2.54 3.556) (-2.54 5.08) \
      (-6.858 5.08) (-6.858 8.89);
Wire  0.1524 (-3.556 2.54) (-2.54 2.54);
Wire  0.1524 (-3.556 0) (-2.54 0);
Wire  0.1524 (-12.7 2.54) (-11.176 2.54);
Wire  0.1524 (-12.7 0) (-11.176 0);
Wire  0.1524 (-2.54 3.556) (-1.016 3.556) (-1.016 -1.524);
Wire  0.1524 (15.24 2.54) (13.716 2.54);
Wire  0.1524 (6.35 2.54) (5.08 2.54);
Wire  0.1524 (3.556 3.556) (3.556 -1.524);
Wire  0.1524 (5.08 3.556) (3.556 3.556);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'Array' R90 (2.032 -0.508);
Layer 95;
Change Size 1.6764;
Change Align bottom left;
Text 'VCC' R0 (8.89 7.874);
Layer 95;
Change Size 1.6764;
Change Align bottom left;
Text 'GND' R0 (9.398 -1.778);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-12.7 11.43);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-12.7 -5.08);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'EEPROM' R0 (-6.35 6.35);
Pin 'VCC' pwr none short R270 pad 0 (10.16 12.7);
Pin 'GND' pwr none short R90 pad 0 (10.16 -5.08);
Pin 'SDA' io none short R0 both 0 (-15.24 2.54);
Pin '!EDS' out none short R180 both 0 (17.78 2.54);
Pin 'SCL' in none short R0 both 0 (-15.24 0);

Edit '24AA32.sym';
Layer 94;
Wire  0.254 (-10.16 10.16) (12.7 10.16) (12.7 0) (12.7 -7.62) \
      (-10.16 -7.62) (-10.16 -5.08) (-10.16 -2.54) (-10.16 0) \
      (-10.16 7.62) (-10.16 10.16);
Wire  0.1524 (-2.54 8.89) (4.826 8.89) (4.826 0) (4.826 -6.604) \
      (-1.016 -6.604) (-2.54 -6.604) (-2.54 -5.08) (-2.54 -2.54) \
      (-2.54 0) (-2.54 1.016) (-2.54 6.096) (-2.54 7.62) \
      (-2.54 8.89);
Wire  0.1524 (-4.826 0) (-2.54 0);
Wire  0.1524 (-4.826 -2.54) (-2.54 -2.54);
Wire  0.1524 (-4.826 -5.08) (-2.54 -5.08);
Wire  0.1524 (-10.16 0) (-8.636 0);
Wire  0.1524 (-10.16 -2.54) (-8.636 -2.54);
Wire  0.1524 (-10.16 -5.08) (-8.636 -5.08);
Wire  0.1524 (-10.16 7.62) (-8.636 7.62);
Wire  0.1524 (12.7 0) (10.922 0);
Wire  0.1524 (5.588 0) (4.826 0);
Wire  0.1524 (-1.016 8.636) (-1.016 6.096);
Wire  0.1524 (-1.016 1.016) (-1.016 -6.604);
Wire  0.1524 (-2.54 6.096) (-1.016 6.096);
Wire  0.1524 (-3.81 7.62) (-2.54 7.62);
Wire  0.1524 (-2.54 1.016) (-1.016 1.016);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'Array' R90 (3.81 -4.826);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'VCC' R0 (6.604 7.62);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'GND' R0 (6.858 -6.858);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 11.43);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -10.16);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'EEPROM' R90 (1.524 -4.826);
Pin 'VCC' pwr none short R270 pad 0 (7.62 12.7);
Pin 'GND' pwr none short R90 pad 0 (7.62 -10.16);
Pin 'SCL' in none short R0 both 0 (-12.7 7.62);
Pin 'SDA' io none short R180 both 0 (15.24 0);
Pin 'A0' in none short R0 both 0 (-12.7 -5.08);
Pin 'A1' in none short R0 both 0 (-12.7 -2.54);
Pin 'A2' in none short R0 both 0 (-12.7 0);

Edit '93LCS.sym';
Layer 94;
Wire  0.254 (-10.16 10.16) (12.7 10.16) (12.7 0) (12.7 -10.16) \
      (-10.16 -10.16) (-10.16 -7.62) (-10.16 0) (-10.16 2.54) \
      (-10.16 7.62) (-10.16 10.16);
Wire  0.1524 (-2.54 8.89) (-1.016 8.89) (5.08 8.89) (5.08 0) \
      (5.08 -9.144) (-2.54 -9.144) (-2.54 -7.62) (-2.54 -4.064) \
      (-2.54 -2.54) (-2.54 0) (-2.54 4.572) (-2.54 7.62) \
      (-2.54 8.89);
Wire  0.1524 (-10.16 0) (-8.636 0);
Wire  0.1524 (-10.16 -7.62) (-8.636 -7.62);
Wire  0.1524 (-10.16 7.62) (-8.636 7.62);
Wire  0.1524 (-3.556 7.62) (-2.54 7.62);
Wire  0.1524 (12.7 0) (10.922 0);
Wire  0.1524 (6.35 0) (5.08 0);
Wire  0.1524 (-1.016 4.572) (-1.016 -4.064);
Wire  0.1524 (-10.16 2.54) (-8.636 2.54);
Wire  0.1524 (-4.572 0) (-2.54 0);
Wire  0.1524 (-2.54 4.572) (-1.016 4.572);
Wire  0.1524 (-4.572 -2.54) (-2.54 -2.54);
Wire  0.1524 (-2.54 -4.064) (-1.016 -4.064);
Wire  0.1524 (-1.016 8.89) (-1.016 4.572);
Wire  0.1524 (-4.572 -7.62) (-2.54 -7.62);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'Array' R90 (3.81 -7.366);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'VCC' R0 (6.604 7.62);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'GND' R0 (6.858 -9.398);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 11.43);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -12.7);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'EEPROM' R90 (1.524 -7.366);
Pin 'VCC' pwr none short R270 pad 0 (7.62 12.7);
Pin 'GND' pwr none short R90 pad 0 (7.62 -12.7);
Pin 'CLK' in none short R0 both 0 (-12.7 7.62);
Pin 'DO' hiz none short R180 both 0 (15.24 0);
Pin 'PRE' in none short R0 both 0 (-12.7 2.54);
Pin 'PE' in none short R0 both 0 (-12.7 -2.54);
Pin 'DI' in none short R0 both 0 (-12.7 -7.62);
Pin 'CS' in none short R0 both 0 (-12.7 0);

Edit '25SERIAL.sym';
Layer 94;
Wire  0.254 (-10.16 10.06) (12.7 10.06) (12.7 -0.1) (12.7 -7.72) \
      (-10.16 -7.72) (-10.16 9.806);
Wire  0.1524 (-1.016 8.79) (0.508 8.79) (6.35 8.79) (6.35 -0.1) \
      (6.35 -6.704) (0.508 -6.704) (-1.016 -6.704) (-1.016 3.456) \
      (-1.016 5.996) (-1.016 8.79);
Wire  0.1524 (12.7 -0.1) (11.43 -0.1);
Wire  0.1524 (6.858 -0.1) (6.35 -0.1);
Wire  0.1524 (0.508 8.79) (0.508 5.996) (-1.016 5.996);
Wire  0.1524 (0.508 3.456) (0.508 -6.704);
Wire  0.1524 (-1.016 3.456) (0.508 3.456);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'Array' R90 (5.334 -4.926);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'VCC' R0 (6.604 7.52);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'GND' R0 (6.858 -6.958);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 11.33);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -10.26);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'EEPROM' R90 (3.048 -4.926);
Pin 'VCC' pwr none short R270 pad 0 (7.62 12.7);
Pin 'GND' pwr none short R90 pad 0 (7.62 -10.16);
Pin '!CS' in none short R0 both 0 (-12.7 2.54);
Pin 'SO' io none short R180 both 0 (15.24 0);
Pin '!HOLD' in none short R0 both 0 (-12.7 -5.08);
Pin 'SCK' in none short R0 both 0 (-12.7 -2.54);
Pin 'SI' in none short R0 both 0 (-12.7 0);
Pin '!WP' in none short R0 both 0 (-12.7 7.62);

Edit 'PIC16F871.sym';
Layer 94;
Wire  0.254 (-20.32 27.94) (17.78 27.94) (17.78 -30.48) (-20.32 -30.48) \
      (-20.32 27.94);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-20.32 29.21);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (2.54 -33.02);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VDD' R0 (-3.81 25.4);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VSS' R0 (-3.81 -29.21);
Pin '!MCLR/THV' in none short R0 both 0 (-22.86 22.86);
Pin 'RA0/AN0' io none short R0 both 0 (-22.86 17.78);
Pin 'RA1/AN1' io none short R0 both 0 (-22.86 15.24);
Pin 'RA2/AN2' io none short R0 both 0 (-22.86 12.7);
Pin 'RA3/AN3' io none short R0 both 0 (-22.86 10.16);
Pin 'RA4/T0CKI' io none short R0 both 0 (-22.86 7.62);
Pin 'RA5/AN4' io none short R0 both 0 (-22.86 5.08);
Pin 'RE0/!RD/AN5' io none short R0 both 0 (-22.86 2.54);
Pin 'RE1/!WR/AN6' io none short R0 both 0 (-22.86 0);
Pin 'RE2/!CS/AN7' io none short R0 both 0 (-22.86 -2.54);
Pin 'OSC1/CLKIN' in none short R0 both 0 (-22.86 -7.62);
Pin 'OSC2/CLKOUT' out none short R0 both 0 (-22.86 -10.16);
Pin 'RC0/T1OSO' io none short R0 both 0 (-22.86 -12.7);
Pin 'RC1/T1OSI' io none short R0 both 0 (-22.86 -15.24);
Pin 'RC2/CCP1' io none short R0 both 0 (-22.86 -17.78);
Pin 'RC3' io none short R0 both 0 (-22.86 -20.32);
Pin 'RD0/PSP0' io none short R0 both 0 (-22.86 -22.86);
Pin 'RD1/PSP1' io none short R0 both 0 (-22.86 -25.4);
Pin 'RD2/PSP2' io none short R180 both 0 (20.32 -25.4);
Pin 'RD3/PSP3' io none short R180 both 0 (20.32 -22.86);
Pin 'RC4' io none short R180 both 0 (20.32 -20.32);
Pin 'RC5' io none short R180 both 0 (20.32 -17.78);
Pin 'TX/RC6' io none short R180 both 0 (20.32 -15.24);
Pin 'RX/RC7' io none short R180 both 0 (20.32 -12.7);
Pin 'PSP4/RD4' io none short R180 both 0 (20.32 -10.16);
Pin 'PSP5/RD5' io none short R180 both 0 (20.32 -7.62);
Pin 'PSP6/RD6' io none short R180 both 0 (20.32 -5.08);
Pin 'PSP7/RD7' io none short R180 both 0 (20.32 -2.54);
Pin 'VSS' pwr none short R90 pad 0 (0 -33.02);
Pin 'VDD' pwr none short R270 pad 0 (0 30.48);
Pin 'INT/RB0' io none short R180 both 0 (20.32 2.54);
Pin 'RB1' io none short R180 both 0 (20.32 5.08);
Pin 'RB2' io none short R180 both 0 (20.32 7.62);
Pin 'PGM/RB3' io none short R180 both 0 (20.32 10.16);
Pin 'RB4' io none short R180 both 0 (20.32 12.7);
Pin 'RB5' io none short R180 both 0 (20.32 15.24);
Pin 'PGC/RB6' io none short R180 both 0 (20.32 17.78);
Pin 'PGD/RB7' io none short R180 both 0 (20.32 20.32);
Pin 'VDD@1' pwr none short R270 pad 0 (-2.54 30.48);
Pin 'VSS@1' pwr none short R90 pad 0 (-2.54 -33.02);

Edit 'PIC16F870.sym';
Layer 94;
Wire  0.254 (-20.32 25.4) (17.78 25.4) (17.78 -17.78) (-20.32 -17.78) \
      (-20.32 25.4);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-20.32 26.67);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (2.54 -20.32);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VDD' R0 (-3.81 22.86);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VSS' R0 (-3.81 -16.51);
Pin '!MCLR/THV' in none short R0 both 0 (-22.86 20.32);
Pin 'RA0/AN0' io none short R0 both 0 (-22.86 15.24);
Pin 'RA1/AN1' io none short R0 both 0 (-22.86 12.7);
Pin 'RA2/AN2' io none short R0 both 0 (-22.86 10.16);
Pin 'RA3/AN3' io none short R0 both 0 (-22.86 7.62);
Pin 'RA4/T0CKI' io none short R0 both 0 (-22.86 5.08);
Pin 'RA5/AN4' io none short R0 both 0 (-22.86 2.54);
Pin 'OSC1/CLKIN' in none short R0 both 0 (-22.86 -2.54);
Pin 'OSC2/CLKOUT' out none short R0 both 0 (-22.86 -5.08);
Pin 'RC0/T1OSO' io none short R0 both 0 (-22.86 -7.62);
Pin 'RC1/T1OSI' io none short R0 both 0 (-22.86 -10.16);
Pin 'RC2/CCP1' io none short R0 both 0 (-22.86 -12.7);
Pin 'RC3' io none short R0 both 0 (-22.86 -15.24);
Pin 'RC4' io none short R180 both 0 (20.32 -12.7);
Pin 'RC5' io none short R180 both 0 (20.32 -10.16);
Pin 'TX/RC6' io none short R180 both 0 (20.32 -7.62);
Pin 'RX/RC7' io none short R180 both 0 (20.32 -5.08);
Pin 'VSS' pwr none short R90 pad 0 (0 -20.32);
Pin 'VDD' pwr none short R270 pad 0 (-2.54 27.94);
Pin 'INT/RB0' io none short R180 both 0 (20.32 2.54);
Pin 'RB1' io none short R180 both 0 (20.32 5.08);
Pin 'RB2' io none short R180 both 0 (20.32 7.62);
Pin 'PGM/RB3' io none short R180 both 0 (20.32 10.16);
Pin 'RB4' io none short R180 both 0 (20.32 12.7);
Pin 'RB5' io none short R180 both 0 (20.32 15.24);
Pin 'PGC/RB6' io none short R180 both 0 (20.32 17.78);
Pin 'PGD/RB7' io none short R180 both 0 (20.32 20.32);
Pin 'VSS@1' pwr none short R90 pad 0 (-2.54 -20.32);

Edit 'PIC16F872.sym';
Layer 94;
Wire  0.254 (-17.78 22.86) (20.32 22.86) (20.32 -22.86) (-17.78 -22.86) \
      (-17.78 22.86);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-17.78 24.13);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (7.62 -25.4);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VDD' R0 (-1.27 20.32);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VSS' R0 (-1.27 -21.59);
Pin '!MCLR/THV' in none short R0 both 0 (-20.32 17.78);
Pin 'RA0/AN0' io none short R0 both 0 (-20.32 12.7);
Pin 'RA1/AN1' io none short R0 both 0 (-20.32 10.16);
Pin 'RA2/AN2' io none short R0 both 0 (-20.32 7.62);
Pin 'RA3/AN3' io none short R0 both 0 (-20.32 5.08);
Pin 'RA4/T0CKI' io none short R0 both 0 (-20.32 2.54);
Pin 'RA5/AN4' io none short R0 both 0 (-20.32 0);
Pin 'OSC1/CLKIN' in none short R0 both 0 (-20.32 -5.08);
Pin 'OSC2/CLKOUT' out none short R0 both 0 (-20.32 -7.62);
Pin 'RC0/T1OSO' io none short R0 both 0 (-20.32 -12.7);
Pin 'RC1/T1OSI' io none short R0 both 0 (-20.32 -15.24);
Pin 'RC2/CCP1' io none short R0 both 0 (-20.32 -17.78);
Pin 'RC3/SCK' io none short R0 both 0 (-20.32 -20.32);
Pin 'SDI/RC4' io none short R180 both 0 (22.86 -15.24);
Pin 'SDO/RC5' io none short R180 both 0 (22.86 -12.7);
Pin 'RC6' io none short R180 both 0 (22.86 -10.16);
Pin 'RC7' io none short R180 both 0 (22.86 -7.62);
Pin 'VSS' pwr none short R90 pad 0 (2.54 -25.4);
Pin 'VDD' pwr none short R270 pad 0 (0 25.4);
Pin 'INT/RB0' io none short R180 both 0 (22.86 -2.54);
Pin 'RB1' io none short R180 both 0 (22.86 0);
Pin 'RB2' io none short R180 both 0 (22.86 2.54);
Pin 'PGM/RB3' io none short R180 both 0 (22.86 5.08);
Pin 'RB4' io none short R180 both 0 (22.86 7.62);
Pin 'RB5' io none short R180 both 0 (22.86 10.16);
Pin 'PGC/RB6' io none short R180 both 0 (22.86 12.7);
Pin 'PGD/RB7' io none short R180 both 0 (22.86 15.24);
Pin 'VSS@1' pwr none short R90 pad 0 (0 -25.4);

Edit 'PIC17F874.sym';
Layer 94;
Wire  0.254 (-20.32 27.94) (17.78 27.94) (17.78 -30.48) (-20.32 -30.48) \
      (-20.32 27.94);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-20.32 29.21);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (2.54 -33.02);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VDD' R0 (-3.81 25.4);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VSS' R0 (-3.81 -29.21);
Pin '!MCLR/THV' in none short R0 both 0 (-22.86 22.86);
Pin 'RA0/AN0' io none short R0 both 0 (-22.86 17.78);
Pin 'RA1/AN1' io none short R0 both 0 (-22.86 15.24);
Pin 'RA2/AN2' io none short R0 both 0 (-22.86 12.7);
Pin 'RA3/AN3' io none short R0 both 0 (-22.86 10.16);
Pin 'RA4/T0CKI' io none short R0 both 0 (-22.86 7.62);
Pin 'RA5/AN4' io none short R0 both 0 (-22.86 5.08);
Pin 'RE0/!RD/AN5' io none short R0 both 0 (-22.86 2.54);
Pin 'RE1/!WR/AN6' io none short R0 both 0 (-22.86 0);
Pin 'RE2/!CS/AN7' io none short R0 both 0 (-22.86 -2.54);
Pin 'OSC1/CLKIN' in none short R0 both 0 (-22.86 -7.62);
Pin 'OSC2/CLKOUT' out none short R0 both 0 (-22.86 -10.16);
Pin 'RC0/T1OSO' io none short R0 both 0 (-22.86 -12.7);
Pin 'RC1/T1OSI' io none short R0 both 0 (-22.86 -15.24);
Pin 'RC2/CCP1' io none short R0 both 0 (-22.86 -17.78);
Pin 'RC3/SCK' io none short R0 both 0 (-22.86 -20.32);
Pin 'RD0/PSP0' io none short R0 both 0 (-22.86 -22.86);
Pin 'RD1/PSP1' io none short R0 both 0 (-22.86 -25.4);
Pin 'RD2/PSP2' io none short R180 both 0 (20.32 -25.4);
Pin 'RD3/PSP3' io none short R180 both 0 (20.32 -22.86);
Pin 'SDI/RC4' io none short R180 both 0 (20.32 -20.32);
Pin 'SDO/RC5' io none short R180 both 0 (20.32 -17.78);
Pin 'TX/RC6' io none short R180 both 0 (20.32 -15.24);
Pin 'RX/RC7' io none short R180 both 0 (20.32 -12.7);
Pin 'PSP4/RD4' io none short R180 both 0 (20.32 -10.16);
Pin 'PSP5/RD5' io none short R180 both 0 (20.32 -7.62);
Pin 'PSP6/RD6' io none short R180 both 0 (20.32 -5.08);
Pin 'PSP7/RD7' io none short R180 both 0 (20.32 -2.54);
Pin 'VSS' pwr none short R90 pad 0 (0 -33.02);
Pin 'VDD' pwr none short R270 pad 0 (0 30.48);
Pin 'INT/RB0' io none short R180 both 0 (20.32 2.54);
Pin 'RB1' io none short R180 both 0 (20.32 5.08);
Pin 'RB2' io none short R180 both 0 (20.32 7.62);
Pin 'PGM/RB3' io none short R180 both 0 (20.32 10.16);
Pin 'RB4' io none short R180 both 0 (20.32 12.7);
Pin 'RB5' io none short R180 both 0 (20.32 15.24);
Pin 'PGC/RB6' io none short R180 both 0 (20.32 17.78);
Pin 'PGD/RB7' io none short R180 both 0 (20.32 20.32);
Pin 'VDD@1' pwr none short R270 pad 0 (-2.54 30.48);
Pin 'VSS@1' pwr none short R90 pad 0 (-2.54 -33.02);

Edit 'PIC17C75X.sym';
Layer 94;
Wire  0.254 (-15.24 53.34) (15.24 53.34) (15.24 -58.42) (-15.24 -58.42) \
      (-15.24 53.34);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-15.24 54.61);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-15.24 -60.96);
Pin 'RD0/AD8' io none short R180 both 0 (17.78 10.16);
Pin 'RD1/AD9' io none short R180 both 0 (17.78 7.62);
Pin 'RD2/AD10' io none short R180 both 0 (17.78 5.08);
Pin 'RD3/AD11' io none short R180 both 0 (17.78 2.54);
Pin 'RD4/AD12' io none short R180 both 0 (17.78 0);
Pin 'RD5/AD13' io none short R180 both 0 (17.78 -2.54);
Pin 'RD6/AD14' io none short R180 both 0 (17.78 -5.08);
Pin 'RD7/AD15' io none short R180 both 0 (17.78 -7.62);
Pin 'RE0/ALE' io none short R180 both 0 (17.78 -12.7);
Pin 'RE1/!OE' io none short R180 both 0 (17.78 -15.24);
Pin 'RE2/!WR' io none short R180 both 0 (17.78 -17.78);
Pin 'RE3/CAP4' io none short R180 both 0 (17.78 -20.32);
Pin '!MCLR' in none short R0 both 0 (-17.78 50.8);
Pin 'TEST' in none short R0 both 0 (-17.78 48.26);
Pin 'RF0/AN4' io none short R0 both 0 (-17.78 -30.48);
Pin 'RF1/AN5' io none short R0 both 0 (-17.78 -33.02);
Pin 'RF2/AN6' io none short R0 both 0 (-17.78 -35.56);
Pin 'RF3/AN7' io none short R0 both 0 (-17.78 -38.1);
Pin 'RF4/AN8' io none short R0 both 0 (-17.78 -40.64);
Pin 'RF5/AN9' io none short R0 both 0 (-17.78 -43.18);
Pin 'RF6/AN10' io none short R0 both 0 (-17.78 -45.72);
Pin 'RF7/AN11' io none short R0 both 0 (-17.78 -48.26);
Pin 'RG0/AN3' io none short R0 both 0 (-17.78 -25.4);
Pin 'RG1/AN2' io none short R0 both 0 (-17.78 -22.86);
Pin 'RG2/AN1' io none short R0 both 0 (-17.78 -20.32);
Pin 'RG3/AN0' io none short R0 both 0 (-17.78 -17.78);
Pin 'RG4/CAP3' io none short R0 both 0 (-17.78 -5.08);
Pin 'RG5/PWM3' io none short R0 both 0 (-17.78 -7.62);
Pin 'RG6/RX2' io none short R0 both 0 (-17.78 -10.16);
Pin 'RG7/TX2' io none short R0 both 0 (-17.78 -12.7);
Pin 'RA0/INT' in none short R0 both 0 (-17.78 35.56);
Pin 'RA1/TOCKI' in none short R0 both 0 (-17.78 33.02);
Pin 'RA2/SCL' io none short R0 both 0 (-17.78 30.48);
Pin 'RA3/SDA' io none short R0 both 0 (-17.78 27.94);
Pin 'RA4/RX1' io none short R0 both 0 (-17.78 25.4);
Pin 'RA5/TX1' io none short R0 both 0 (-17.78 22.86);
Pin 'RB0/CAP1' io none short R0 both 0 (-17.78 17.78);
Pin 'RB1/CAP2' io none short R0 both 0 (-17.78 15.24);
Pin 'RB2/PWM1' io none short R0 both 0 (-17.78 12.7);
Pin 'RB3/PWM2' io none short R0 both 0 (-17.78 10.16);
Pin 'RB4/TCLK12' io none short R0 both 0 (-17.78 7.62);
Pin 'RB5/TCLK3' io none short R0 both 0 (-17.78 5.08);
Pin 'RB6/SCK' io none short R0 both 0 (-17.78 2.54);
Pin 'RB7/SDO' io none short R0 both 0 (-17.78 0);
Pin 'RC0/AD0' io none short R180 both 0 (17.78 35.56);
Pin 'RC1/AD1' io none short R180 both 0 (17.78 33.02);
Pin 'RC2/AD2' io none short R180 both 0 (17.78 30.48);
Pin 'RC3/AD3' io none short R180 both 0 (17.78 27.94);
Pin 'RC4/AD4' io none short R180 both 0 (17.78 25.4);
Pin 'RC5/AD5' io none short R180 both 0 (17.78 22.86);
Pin 'RC6/AD6' io none short R180 both 0 (17.78 20.32);
Pin 'RC7/AD7' io none short R180 both 0 (17.78 17.78);
Pin 'AVDD' pwr none short R0 both 0 (-17.78 -53.34);
Pin 'AVSS' pwr none short R0 both 0 (-17.78 -55.88);
Pin 'OSC1/CKIN' in none short R0 both 0 (-17.78 43.18);
Pin 'OSC2/CKOUT' out none short R0 both 0 (-17.78 40.64);

Edit 'VSS.sym';
Pin 'VSS' pwr none short R90 both 0 (0 -2.54);

Edit 'VDD.sym';
Pin 'VDD' pwr none short R270 both 0 (0 2.54);

Edit 'PIC18F1220.sym';
Layer 94;
Wire  0.4064 (25.4 17.78) (-27.94 17.78) (-27.94 -17.78) (25.4 -17.78) \
      (25.4 17.78);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-27.94 19.05);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-27.94 -20.32);
Pin 'RA2/AN2/VREF-' io none short R0 both 0 (-30.48 -5.08);
Pin 'RA3/AN3/VREF+' io none short R0 both 0 (-30.48 -7.62);
Pin 'RA4/T0CKI' io none short R0 both 0 (-30.48 -10.16);
Pin 'RA5/!MCLR' in none short R0 both 0 (-30.48 -12.7);
Pin 'VSS@AVSS' pwr none short R0 both 0 (-30.48 -15.24);
Pin 'INT0/AN4/RB0' io none short R180 both 0 (27.94 7.62);
Pin 'INT1/CK/TX/AN5/RB1' io none short R180 both 0 (27.94 5.08);
Pin 'INT2/P1B/RB2' io none short R180 both 0 (27.94 2.54);
Pin 'P1A/CCP1/RB3' io none short R180 both 0 (27.94 0);
Pin 'BKI0/DT/RX/AN6/RB4' io none short R180 both 0 (27.94 -2.54);
Pin 'KBI1/PGM/RB5' io none short R180 both 0 (27.94 -5.08);
Pin 'KBI2/P1C/T13CKI/T1OSO/RB6' io none short R180 both 0 (27.94 -7.62);
Pin 'KBI3/P1D/T1OSI/PGD/RB7' io none short R180 both 0 (27.94 -10.16);
Pin 'VDD@AVDD' pwr none short R0 both 0 (-30.48 15.24);
Pin 'RA6/CLKO/OSC2' io none short R0 both 0 (-30.48 7.62);
Pin 'RA7/CLKI/OSC1' io none short R0 both 0 (-30.48 10.16);
Pin 'RA0/AN0' io none short R0 both 0 (-30.48 0);
Pin 'RA1/AN1/LVDIN' io none short R0 both 0 (-30.48 -2.54);

Edit 'PIC18F1320.sym';
Layer 94;
Wire  0.4064 (25.4 20.32) (-27.94 20.32) (-27.94 -20.32) (25.4 -20.32) \
      (25.4 20.32);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-27.94 21.59);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-27.94 -22.86);
Pin 'RA2/AN2/VREF-' io none short R0 both 0 (-30.48 -2.54);
Pin 'RA3/AN3/VREF+' io none short R0 both 0 (-30.48 -5.08);
Pin 'RA4/T0CKI' io none short R0 both 0 (-30.48 -7.62);
Pin 'RA5/!MCLR' in none short R0 both 0 (-30.48 -10.16);
Pin 'VSS' pwr none short R0 both 0 (-30.48 -17.78);
Pin 'INT0/AN4/RB0' io none short R180 both 0 (27.94 7.62);
Pin 'INT1/CK/TX/AN5/RB1' io none short R180 both 0 (27.94 5.08);
Pin 'INT2/P1B/RB2' io none short R180 both 0 (27.94 2.54);
Pin 'P1A/CCP1/RB3' io none short R180 both 0 (27.94 0);
Pin 'BKI0/DT/RX/AN6/RB4' io none short R180 both 0 (27.94 -2.54);
Pin 'KBI1/PGM/RB5' io none short R180 both 0 (27.94 -5.08);
Pin 'KBI2/P1C/T13CKI/T1OSO/RB6' io none short R180 both 0 (27.94 -7.62);
Pin 'KBI3/P1D/T1OSI/PGD/RB7' io none short R180 both 0 (27.94 -10.16);
Pin 'VDD' pwr none short R0 both 0 (-30.48 17.78);
Pin 'RA6/CLKO/OSC2' io none short R0 both 0 (-30.48 7.62);
Pin 'RA7/CLKI/OSC1' io none short R0 both 0 (-30.48 10.16);
Pin 'RA0/AN0' io none short R0 both 0 (-30.48 2.54);
Pin 'RA1/AN1/LVDIN' io none short R0 both 0 (-30.48 0);
Pin 'AVDD' pwr none short R0 both 0 (-30.48 15.24);
Pin 'AVSS' pwr none short R0 both 0 (-30.48 -15.24);

Edit 'PIC12F629.sym';
Layer 94;
Wire  0.254 (-10.16 10.16) (12.7 10.16) (12.7 -7.62) (-10.16 -7.62) \
      (-10.16 10.16);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VDD' R0 (-2.286 7.62);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VSS' R0 (0.508 -6.858);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 11.43);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -10.16);
Pin 'VDD' pwr none short R270 pad 0 (0 12.7);
Pin 'VSS' pwr none short R90 pad 0 (2.54 -10.16);
Pin 'GP5/CLKIN' io none short R0 both 0 (-12.7 5.08);
Pin 'GP0' io none short R180 both 0 (15.24 7.62);
Pin 'GP4/CLKOUT' io none short R0 both 0 (-12.7 0);
Pin 'GP2' io none short R180 both 0 (15.24 -2.54);
Pin 'GP1' io none short R180 both 0 (15.24 2.54);
Pin 'GP3' in none short R0 both 0 (-12.7 -5.08);

Edit 'PIC18F2580.sym';
Layer 94;
Wire  0.254 (-22.86 20.32) (22.86 20.32) (22.86 -17.78) (-22.86 -17.78) \
      (-22.86 20.32);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-22.86 21.59);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-22.86 -20.32);
Pin 'RE3/!MCLR/VPP' in none short R0 both 0 (-25.4 17.78);
Pin 'RA0/AN0' io none short R0 both 0 (-25.4 15.24);
Pin 'RA1/AN1' io none short R0 both 0 (-25.4 12.7);
Pin 'RA2/AN2/VREF-' io none short R0 both 0 (-25.4 10.16);
Pin 'RA3/AN3/VREF+' io none short R0 both 0 (-25.4 7.62);
Pin 'RA4/T0CKI' io none short R0 both 0 (-25.4 5.08);
Pin 'RA5/AN4/!SS/HLVDIN' io none short R0 both 0 (-25.4 2.54);
Pin 'VSS' pwr none short R0 both 0 (-25.4 0);
Pin 'RA7/CLKI/OSC1' in none short R0 both 0 (-25.4 -2.54);
Pin 'RA6/CLKO/OSC2' out none short R0 both 0 (-25.4 -5.08);
Pin 'RC0/T1OSO/T13CKI' io none short R0 both 0 (-25.4 -7.62);
Pin 'RC1/T1OSI' io none short R0 both 0 (-25.4 -10.16);
Pin 'RC2/CCP1' io none short R0 both 0 (-25.4 -12.7);
Pin 'RC3/SCK/SCL' io none short R0 both 0 (-25.4 -15.24);
Pin 'RC4/SDI/SDA' io none short R180 both 0 (25.4 -15.24);
Pin 'RC5/SDO' io none short R180 both 0 (25.4 -12.7);
Pin 'RC6/TX/CK' io none short R180 both 0 (25.4 -10.16);
Pin 'RC7/RX/DT' io none short R180 both 0 (25.4 -7.62);
Pin 'VSS@1' pwr none short R180 both 0 (25.4 -5.08);
Pin 'VDD' pwr none short R180 both 0 (25.4 -2.54);
Pin 'INT0/AN10/RB0' io none short R180 both 0 (25.4 0);
Pin 'INT1/AN8/RB1' io none short R180 both 0 (25.4 2.54);
Pin 'INT2/CANTX/RB2' io none short R180 both 0 (25.4 5.08);
Pin 'CANRX/RB3' io none short R180 both 0 (25.4 7.62);
Pin 'KBI0/AN9/RB4' io none short R180 both 0 (25.4 10.16);
Pin 'KBI1/PGM/RB5' io none short R180 both 0 (25.4 12.7);
Pin 'KBI2/PGC/RB6' io none short R180 both 0 (25.4 15.24);
Pin 'KBI3/PGD/RB7' io none short R180 both 0 (25.4 17.78);

Edit 'PIC18F6XJ10.sym';
Layer 94;
Wire  0.254 (-38.1 40.64) (40.64 40.64) (40.64 -38.1) (-38.1 -38.1) \
      (-38.1 40.64);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 2.54);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-7.62 -5.08);
Pin 'RE1/!WR/P2C' io none short R0 both 0 (-40.64 20.32);
Pin 'RE0/!RD/P2D' io none short R0 both 0 (-40.64 17.78);
Pin 'RG0/ECCP3/P3A' io none short R0 both 0 (-40.64 15.24);
Pin 'RG1/TX2/CK2' io none short R0 both 0 (-40.64 12.7);
Pin 'RG2/RX2/DT2' io none short R0 both 0 (-40.64 10.16);
Pin 'RG3/CCP4/P3D' io none short R0 both 0 (-40.64 7.62);
Pin '!MCLR' in none short R0 both 0 (-40.64 5.08);
Pin 'RG4/CCP5/P1D' io none short R0 both 0 (-40.64 2.54);
Pin 'VSS' pwr none short R0 both 0 (-40.64 0);
Pin 'VDDCORE/VCAP' pwr none short R0 both 0 (-40.64 -2.54);
Pin 'RF7/!SS1' io none short R0 both 0 (-40.64 -5.08);
Pin 'RF6/AN11' io none short R0 both 0 (-40.64 -7.62);
Pin 'RF5/AN10/CVREF' io none short R0 both 0 (-40.64 -10.16);
Pin 'RF4/AN9' io none short R0 both 0 (-40.64 -12.7);
Pin 'RF3/AN8' io none short R0 both 0 (-40.64 -15.24);
Pin 'RF2/AN7/C1OUT' io none short R0 both 0 (-40.64 -17.78);
Pin 'RF1/AN6/C2OUT' io none short R90 both 0 (-17.78 -40.64);
Pin 'ENVREG' in none short R90 both 0 (-15.24 -40.64);
Pin 'AVDD' pwr none short R90 both 0 (-12.7 -40.64);
Pin 'AVSS' pwr none short R90 both 0 (-10.16 -40.64);
Pin 'RA3/AN3/VREF+' io none short R90 both 0 (-7.62 -40.64);
Pin 'RA2/AN2/VREF-' io none short R90 both 0 (-5.08 -40.64);
Pin 'RA1/AN1' io none short R90 both 0 (-2.54 -40.64);
Pin 'RA0/AN0' io none short R90 both 0 (0 -40.64);
Pin 'VSS@1' pwr none short R90 both 0 (2.54 -40.64);
Pin 'VDD@1' pwr none short R90 both 0 (5.08 -40.64);
Pin 'RA5/AN4' io none short R90 both 0 (7.62 -40.64);
Pin 'RA4/T0CK' io none short R90 both 0 (10.16 -40.64);
Pin 'RC1/T1OSI/ECCP2/P2A' io none short R90 both 0 (12.7 -40.64);
Pin 'RC0/T1OSO/T13CKI' io none short R90 both 0 (15.24 -40.64);
Pin 'RC6/TX1/CK1' io none short R90 both 0 (17.78 -40.64);
Pin 'RC7/RX1/DT1' io none short R90 both 0 (20.32 -40.64);
Pin 'RC2/ECCP1/P1A' io none short R180 both 0 (43.18 -17.78);
Pin 'RC3/SCK1/SCL1' io none short R180 both 0 (43.18 -15.24);
Pin 'RC4/SDI1/SDA1' io none short R180 both 0 (43.18 -12.7);
Pin 'RC5/SDO1' io none short R180 both 0 (43.18 -10.16);
Pin 'RB7/KBI2/PGD' io none short R180 both 0 (43.18 -7.62);
Pin 'VDD' pwr none short R180 both 0 (43.18 -5.08);
Pin 'OSC1/CLKI' in none short R180 both 0 (43.18 -2.54);
Pin 'OSC2/CLKO' out none short R180 both 0 (43.18 0);
Pin 'VSS@2' pwr none short R180 both 0 (43.18 2.54);
Pin 'RB6/KBI2/PGC' io none short R180 both 0 (43.18 5.08);
Pin 'RB5/KBI1' io none short R180 both 0 (43.18 7.62);
Pin 'RB4/KBI0' io none short R180 both 0 (43.18 10.16);
Pin 'RB3/INT3' io none short R180 both 0 (43.18 12.7);
Pin 'RB2/INT2' io none short R180 both 0 (43.18 15.24);
Pin 'RB1/INT1' io none short R180 both 0 (43.18 17.78);
Pin 'RB0/INT0/FLT0' io none short R180 both 0 (43.18 20.32);
Pin 'RD7/PSP7/!SS2' io none short R270 both 0 (20.32 43.18);
Pin 'RD6/PSP6/SCK2/SCL2' io none short R270 both 0 (17.78 43.18);
Pin 'RD5/PSP5/SDI2/SDA2' io none short R270 both 0 (15.24 43.18);
Pin 'RD4/PSP4/SDO2' io none short R270 both 0 (12.7 43.18);
Pin 'RD3/PSP3' io none short R270 both 0 (10.16 43.18);
Pin 'RD2/PSP2' io none short R270 both 0 (7.62 43.18);
Pin 'RD1/PSP1' io none short R270 both 0 (5.08 43.18);
Pin 'RD0/PSP0' io none short R270 both 0 (-2.54 43.18);
Pin 'VSS@3' pwr none short R270 both 0 (2.54 43.18);
Pin 'VDD@2' pwr none short R270 both 0 (0 43.18);
Pin 'RE7/ECCP2/P2A' io none short R270 both 0 (-5.08 43.18);
Pin 'RE6/P1B' io none short R270 both 0 (-7.62 43.18);
Pin 'RE5/P1C' io none short R270 both 0 (-10.16 43.18);
Pin 'RE4/P3B' io none short R270 both 0 (-12.7 43.18);
Pin 'RE3/P3C' io none short R270 both 0 (-15.24 43.18);
Pin 'RE2/!CS/P2B' io none short R270 both 0 (-17.78 43.18);

Edit 'PIC18F87J10.sym';
Layer 94;
Wire  0.254 (-43.18 45.72) (45.72 45.72) (45.72 -43.18) (-43.18 -43.18) \
      (-43.18 45.72);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 2.54);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-7.62 -5.08);
Pin 'RE1/AD9/!WR/P2C' io none short R0 both 0 (-45.72 20.32);
Pin 'RE0/AD8/!RD/P2D' io none short R0 both 0 (-45.72 17.78);
Pin 'RG0/ECCP3/P3A' io none short R0 both 0 (-45.72 15.24);
Pin 'RG1/TX2/CK2' io none short R0 both 0 (-45.72 12.7);
Pin 'RG2/RX2/DT2' io none short R0 both 0 (-45.72 10.16);
Pin 'RG3/CCP4/P3D' io none short R0 both 0 (-45.72 7.62);
Pin '!MCLR' in none short R0 both 0 (-45.72 5.08);
Pin 'RG4/CCP5/P1D' io none short R0 both 0 (-45.72 2.54);
Pin 'VSS' pwr none short R0 both 0 (-45.72 0);
Pin 'VDDCORE/VCAP' pwr none short R0 both 0 (-45.72 -2.54);
Pin 'RF7/!SS1' io none short R0 both 0 (-45.72 -5.08);
Pin 'RF6/AN11' io none short R0 both 0 (-45.72 -7.62);
Pin 'RF5/AN10/CVREF' io none short R0 both 0 (-45.72 -10.16);
Pin 'RF4/AN9' io none short R0 both 0 (-45.72 -12.7);
Pin 'RF3/AN8' io none short R0 both 0 (-45.72 -15.24);
Pin 'RF2/AN7/C1OUT' io none short R0 both 0 (-45.72 -17.78);
Pin 'RF1/AN6/C2OUT' io none short R90 both 0 (-17.78 -45.72);
Pin 'ENVREG' in none short R90 both 0 (-15.24 -45.72);
Pin 'AVDD' pwr none short R90 both 0 (-12.7 -45.72);
Pin 'AVSS' pwr none short R90 both 0 (-10.16 -45.72);
Pin 'RA3/AN3/VREF+' io none short R90 both 0 (-7.62 -45.72);
Pin 'RA2/AN2/VREF-' io none short R90 both 0 (-5.08 -45.72);
Pin 'RA1/AN1' io none short R90 both 0 (-2.54 -45.72);
Pin 'RA0/AN0' io none short R90 both 0 (0 -45.72);
Pin 'VSS@1' pwr none short R90 both 0 (2.54 -45.72);
Pin 'VDD@1' pwr none short R90 both 0 (5.08 -45.72);
Pin 'RA5/AN4' io none short R90 both 0 (7.62 -45.72);
Pin 'RA4/T0CK' io none short R90 both 0 (10.16 -45.72);
Pin 'RC1/T1OSI/ECCP2/P2A' io none short R90 both 0 (12.7 -45.72);
Pin 'RC0/T1OSO/T13CKI' io none short R90 both 0 (15.24 -45.72);
Pin 'RC6/TX1/CK1' io none short R90 both 0 (17.78 -45.72);
Pin 'RC7/RX1/DT1' io none short R90 both 0 (20.32 -45.72);
Pin 'RC2/ECCP1/P1A' io none short R180 both 0 (48.26 -17.78);
Pin 'RC3/SCK1/SCL1' io none short R180 both 0 (48.26 -15.24);
Pin 'RC4/SDI1/SDA1' io none short R180 both 0 (48.26 -12.7);
Pin 'RC5/SDO1' io none short R180 both 0 (48.26 -10.16);
Pin 'RB7/KBI2/PGD' io none short R180 both 0 (48.26 -7.62);
Pin 'VDD' pwr none short R180 both 0 (48.26 -5.08);
Pin 'OSC1/CLKI' in none short R180 both 0 (48.26 -2.54);
Pin 'OSC2/CLKO' out none short R180 both 0 (48.26 0);
Pin 'VSS@2' pwr none short R180 both 0 (48.26 2.54);
Pin 'RB6/KBI2/PGC' io none short R180 both 0 (48.26 5.08);
Pin 'RB5/KBI1' io none short R180 both 0 (48.26 7.62);
Pin 'RB4/KBI0' io none short R180 both 0 (48.26 10.16);
Pin 'RB3/INT3/ACCP2/P2A' io none short R180 both 0 (48.26 12.7);
Pin 'RB2/INT2' io none short R180 both 0 (48.26 15.24);
Pin 'RB1/INT1' io none short R180 both 0 (48.26 17.78);
Pin 'RB0/INT0/FLT0' io none short R180 both 0 (48.26 20.32);
Pin 'RD7/AD7/PSP7/!SS2' io none short R270 both 0 (20.32 48.26);
Pin 'RD6/AD6/PSP6/SCK2/SCL2' io none short R270 both 0 (17.78 48.26);
Pin 'RD5/AD5/PSP5/SDI2/SDA2' io none short R270 both 0 (15.24 48.26);
Pin 'RD4/AD4/PSP4/SDO2' io none short R270 both 0 (12.7 48.26);
Pin 'RD3/AD3/PSP3' io none short R270 both 0 (10.16 48.26);
Pin 'RD2/AD2/PSP2' io none short R270 both 0 (7.62 48.26);
Pin 'RD1/AD1/PSP1' io none short R270 both 0 (5.08 48.26);
Pin 'RD0/AD0/PSP0' io none short R270 both 0 (-2.54 48.26);
Pin 'VSS@3' pwr none short R270 both 0 (2.54 48.26);
Pin 'VDD@2' pwr none short R270 both 0 (0 48.26);
Pin 'RE7/AD15/ECCP2/P2A' io none short R270 both 0 (-5.08 48.26);
Pin 'RE6/AD14/P1B' io none short R270 both 0 (-7.62 48.26);
Pin 'RE5/AD13/P1C' io none short R270 both 0 (-10.16 48.26);
Pin 'RE4/AD12/P3B' io none short R270 both 0 (-12.7 48.26);
Pin 'RE3/AD11/P3C' io none short R270 both 0 (-15.24 48.26);
Pin 'RE2/!AD10CS/P2B' io none short R270 both 0 (-17.78 48.26);
Pin 'RH2/A18' io none short R0 both 0 (-45.72 25.4);
Pin 'RH3/A19' io none short R0 both 0 (-45.72 22.86);
Pin 'RH7/AN15/P1B' io none short R0 both 0 (-45.72 -20.32);
Pin 'RH6/AN14/P1C' io none short R0 both 0 (-45.72 -22.86);
Pin 'RH5/AN13/P3B' io none short R90 both 0 (-22.86 -45.72);
Pin 'RH4/AN12/P3C' io none short R90 both 0 (-20.32 -45.72);
Pin 'RJ4/BA0' io none short R90 both 0 (22.86 -45.72);
Pin 'RJ5/!CE' io none short R90 both 0 (25.4 -45.72);
Pin 'RJ6/!LB' io none short R180 both 0 (48.26 -22.86);
Pin 'RJ7/!UB' io none short R180 both 0 (48.26 -20.32);
Pin 'RJ3/!WRH' io none short R180 both 0 (48.26 22.86);
Pin 'RJ2/!WRL' io none short R180 both 0 (48.26 25.4);
Pin 'RJ1/!OE' io none short R270 both 0 (25.4 48.26);
Pin 'RJ0/ALE' io none short R270 both 0 (22.86 48.26);
Pin 'RH0/A16' io none short R270 both 0 (-20.32 48.26);
Pin 'RH1/A17' io none short R270 both 0 (-22.86 48.26);

Edit 'PIC18F4455_44TQFP.sym';
Layer 94;
Wire  0.254 (-33.02 27.94) (33.02 27.94) (33.02 -30.48) (-33.02 -30.48) \
      (-33.02 27.94);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-33.02 29.21);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-33.02 -33.02);
Pin 'RC7/RX/DT/SDO' io none short R0 both 0 (-35.56 25.4);
Pin 'RD4/SPP4' io none short R0 both 0 (-35.56 22.86);
Pin 'RD5/SPP5/P1B' io none short R0 both 0 (-35.56 20.32);
Pin 'RD6/SPP6/P1C' io none short R0 both 0 (-35.56 17.78);
Pin 'RD7/SPP7/P1D' io none short R0 both 0 (-35.56 15.24);
Pin 'VSS' pwr none short R0 both 0 (-35.56 12.7);
Pin 'VDD' pwr none short R0 both 0 (-35.56 10.16);
Pin 'RB0/AN12/INT0/LFT0/SDI/SDA' io none short R0 both 0 (-35.56 7.62);
Pin 'RB1/AN10/INT1/SCK/SCL' io none short R0 both 0 (-35.56 5.08);
Pin 'RB2/AN8/INT2/VMO' io none short R0 both 0 (-35.56 2.54);
Pin 'RB3/AN9/CCP2/VPO' io none short R0 both 0 (-35.56 0);
Pin 'NC/ICCK/ICPGC' io none short R0 both 0 (-35.56 -2.54);
Pin 'NC/ICDT/ICPGD' io none short R0 both 0 (-35.56 -5.08);
Pin 'RB4/AN11/KBI0/CSSPP' io none short R0 both 0 (-35.56 -7.62);
Pin 'RB5/KBI1/PGM' io none short R0 both 0 (-35.56 -10.16);
Pin 'RB6/KBI2/PGC' io none short R0 both 0 (-35.56 -12.7);
Pin 'RB7/BKI3/PGD' io none short R0 both 0 (-35.56 -15.24);
Pin '!MCLR!/VPP/RE3' in none short R0 both 0 (-35.56 -17.78);
Pin 'RA0/AN0' io none short R0 both 0 (-35.56 -20.32);
Pin 'RA1/AN1' io none short R0 both 0 (-35.56 -22.86);
Pin 'RA2/AN2/VREF-/CVREF' io none short R0 both 0 (-35.56 -25.4);
Pin 'RA3/AN3/VREF+' io none short R0 both 0 (-35.56 -27.94);
Pin 'RA4/T0CKI/CIOUT/RCV' io none short R180 both 0 (35.56 -27.94);
Pin 'RA5/AN4/!SS!/HLVDIN/C2OUT' io none short R180 both 0 (35.56 -25.4);
Pin 'RE0/AN5/CK1SPP' io none short R180 both 0 (35.56 -22.86);
Pin 'RE1/AN6/CK2SPP' io none short R180 both 0 (35.56 -20.32);
Pin 'RE2/AN7/OESPP' io none short R180 both 0 (35.56 -17.78);
Pin 'VDD@1' pwr none short R180 both 0 (35.56 -15.24);
Pin 'VSS@1' pwr none short R180 both 0 (35.56 -12.7);
Pin 'OSC1/CLKI' in none short R180 both 0 (35.56 -10.16);
Pin 'RA6/OSC2/CLKO' out none short R180 both 0 (35.56 -7.62);
Pin 'RC0/TIOSO/T13CKI' io none short R180 both 0 (35.56 -5.08);
Pin 'NC/!ICRST!/IVVPP' in none short R180 both 0 (35.56 -2.54);
Pin 'NC/ICPORTS' in none short R180 both 0 (35.56 0);
Pin 'RC1/T1OSI/ICCP2/!UOE' io none short R180 both 0 (35.56 2.54);
Pin 'RC2/CCP1/P1A' io none short R180 both 0 (35.56 5.08);
Pin 'VUSB' io none short R180 both 0 (35.56 7.62);
Pin 'RD0/SPP0' io none short R180 both 0 (35.56 10.16);
Pin 'RD1/SPP1' io none short R180 both 0 (35.56 12.7);
Pin 'RD2/SPP2' io none short R180 both 0 (35.56 15.24);
Pin 'RD3/SPP3' io none short R180 both 0 (35.56 17.78);
Pin 'RC4/D-/VM' io none short R180 both 0 (35.56 20.32);
Pin 'RC5/D+/VP' io none short R180 both 0 (35.56 22.86);
Pin 'RC6/TX/CK' io none short R180 both 0 (35.56 25.4);

Edit 'PIC18F4455_44QFN.sym';
Layer 94;
Wire  0.254 (-33.02 30.48) (33.02 30.48) (33.02 -27.94) (-33.02 -27.94) \
      (-33.02 30.48);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-33.02 31.75);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-33.02 -30.48);
Pin 'RC7/RX/DT/SDO' io none short R0 both 0 (-35.56 27.94);
Pin 'RD4/SPP4' io none short R0 both 0 (-35.56 25.4);
Pin 'RD5/SPP5/P1B' io none short R0 both 0 (-35.56 22.86);
Pin 'RD6/SPP6/P1C' io none short R0 both 0 (-35.56 20.32);
Pin 'RD7/SPP7/P1D' io none short R0 both 0 (-35.56 17.78);
Pin 'VSS' pwr none short R0 both 0 (-35.56 15.24);
Pin 'VDD' pwr none short R0 both 0 (-35.56 12.7);
Pin 'RB0/AN12/INT0/LFT0/SDI/SDA' io none short R0 both 0 (-35.56 7.62);
Pin 'RB1/AN10/INT1/SCK/SCL' io none short R0 both 0 (-35.56 5.08);
Pin 'RB2/AN8/INT2/VMO' io none short R0 both 0 (-35.56 2.54);
Pin 'RB3/AN9/CCP2/VPO' io none short R0 both 0 (-35.56 0);
Pin 'NC' io none short R0 both 0 (-35.56 -2.54);
Pin 'RB4/AN11/KBI0/CSSPP' io none short R0 both 0 (-35.56 -5.08);
Pin 'RB5/KBI1/PGM' io none short R0 both 0 (-35.56 -7.62);
Pin 'RB6/KBI2/PGC' io none short R0 both 0 (-35.56 -10.16);
Pin 'RB7/BKI3/PGD' io none short R0 both 0 (-35.56 -12.7);
Pin '!MCLR!/VPP/RE3' in none short R0 both 0 (-35.56 -15.24);
Pin 'RA0/AN0' io none short R0 both 0 (-35.56 -17.78);
Pin 'RA1/AN1' io none short R0 both 0 (-35.56 -20.32);
Pin 'RA2/AN2/VREF-/CVREF' io none short R0 both 0 (-35.56 -22.86);
Pin 'RA3/AN3/VREF+' io none short R0 both 0 (-35.56 -25.4);
Pin 'RA4/T0CKI/CIOUT/RCV' io none short R180 both 0 (35.56 -25.4);
Pin 'RA5/AN4/!SS!/HLVDIN/C2OUT' io none short R180 both 0 (35.56 -22.86);
Pin 'RE0/AN5/CK1SPP' io none short R180 both 0 (35.56 -20.32);
Pin 'RE1/AN6/CK2SPP' io none short R180 both 0 (35.56 -17.78);
Pin 'RE2/AN7/OESPP' io none short R180 both 0 (35.56 -15.24);
Pin 'VDD@1' pwr none short R0 both 0 (-35.56 10.16);
Pin 'VSS@1' pwr none short R180 both 0 (35.56 -7.62);
Pin 'OSC1/CLKI' in none short R180 both 0 (35.56 -2.54);
Pin 'RA6/OSC2/CLKO' out none short R180 both 0 (35.56 0);
Pin 'RC0/TIOSO/T13CKI' io none short R180 both 0 (35.56 2.54);
Pin 'RC1/T1OSI/ICCP2/!UOE' io none short R180 both 0 (35.56 5.08);
Pin 'RC2/CCP1/P1A' io none short R180 both 0 (35.56 7.62);
Pin 'VUSB' io none short R180 both 0 (35.56 10.16);
Pin 'RD0/SPP0' io none short R180 both 0 (35.56 12.7);
Pin 'RD1/SPP1' io none short R180 both 0 (35.56 15.24);
Pin 'RD2/SPP2' io none short R180 both 0 (35.56 17.78);
Pin 'RD3/SPP3' io none short R180 both 0 (35.56 20.32);
Pin 'RC4/D-/VM' io none short R180 both 0 (35.56 22.86);
Pin 'RC5/D+/VP' io none short R180 both 0 (35.56 25.4);
Pin 'RC6/TX/CK' io none short R180 both 0 (35.56 27.94);
Pin 'VDD@2' pwr none short R180 both 0 (35.56 -12.7);
Pin 'VDD@3' pwr none short R180 both 0 (35.56 -10.16);
Pin 'VSS@2' pwr none short R180 both 0 (35.56 -5.08);
Pin 'EXP' pas none short R270 both 0 (7.62 33.02);

Edit 'PIC18F4455_40.sym';
Layer 94;
Wire  0.254 (-33.02 27.94) (33.02 27.94) (33.02 -25.4) (-33.02 -25.4) \
      (-33.02 27.94);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-33.02 29.21);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-33.02 -27.94);
Pin 'RC7/RX/DT/SDO' io none short R180 both 0 (35.56 -10.16);
Pin 'RD4/SPP4' io none short R180 both 0 (35.56 -7.62);
Pin 'RD5/SPP5/P1B' io none short R180 both 0 (35.56 -5.08);
Pin 'RD6/SPP6/P1C' io none short R180 both 0 (35.56 -2.54);
Pin 'RD7/SPP7/P1D' io none short R180 both 0 (35.56 0);
Pin 'VSS' pwr none short R0 both 0 (-35.56 -2.54);
Pin 'VDD' pwr none short R0 both 0 (-35.56 0);
Pin 'RB0/AN12/INT0/LFT0/SDI/SDA' io none short R180 both 0 (35.56 7.62);
Pin 'RB1/AN10/INT1/SCK/SCL' io none short R180 both 0 (35.56 10.16);
Pin 'RB2/AN8/INT2/VMO' io none short R180 both 0 (35.56 12.7);
Pin 'RB3/AN9/CCP2/VPO' io none short R180 both 0 (35.56 15.24);
Pin 'RB4/AN11/KBI0/CSSPP' io none short R180 both 0 (35.56 17.78);
Pin 'RB5/KBI1/PGM' io none short R180 both 0 (35.56 20.32);
Pin 'RB6/KBI2/PGC' io none short R180 both 0 (35.56 22.86);
Pin 'RB7/BKI3/PGD' io none short R180 both 0 (35.56 25.4);
Pin '!MCLR!/VPP/RE3' in none short R0 both 0 (-35.56 25.4);
Pin 'RA0/AN0' io none short R0 both 0 (-35.56 22.86);
Pin 'RA1/AN1' io none short R0 both 0 (-35.56 20.32);
Pin 'RA2/AN2/VREF-/CVREF' io none short R0 both 0 (-35.56 17.78);
Pin 'RA3/AN3/VREF+' io none short R0 both 0 (-35.56 15.24);
Pin 'RA4/T0CKI/CIOUT/RCV' io none short R0 both 0 (-35.56 12.7);
Pin 'RA5/AN4/!SS!/HLVDIN/C2OUT' io none short R0 both 0 (-35.56 10.16);
Pin 'RE0/AN5/CK1SPP' io none short R0 both 0 (-35.56 7.62);
Pin 'RE1/AN6/CK2SPP' io none short R0 both 0 (-35.56 5.08);
Pin 'RE2/AN7/OESPP' io none short R0 both 0 (-35.56 2.54);
Pin 'VDD@1' pwr none short R180 both 0 (35.56 5.08);
Pin 'VSS@1' pwr none short R180 both 0 (35.56 2.54);
Pin 'OSC1/CLKI' in none short R0 both 0 (-35.56 -5.08);
Pin 'RA6/OSC2/CLKO' out none short R0 both 0 (-35.56 -7.62);
Pin 'RC0/TIOSO/T13CKI' io none short R0 both 0 (-35.56 -10.16);
Pin 'RC1/T1OSI/ICCP2/!UOE' io none short R0 both 0 (-35.56 -12.7);
Pin 'RC2/CCP1/P1A' io none short R0 both 0 (-35.56 -15.24);
Pin 'VUSB' io none short R0 both 0 (-35.56 -17.78);
Pin 'RD0/SPP0' io none short R0 both 0 (-35.56 -20.32);
Pin 'RD1/SPP1' io none short R0 both 0 (-35.56 -22.86);
Pin 'RD2/SPP2' io none short R180 both 0 (35.56 -22.86);
Pin 'RD3/SPP3' io none short R180 both 0 (35.56 -20.32);
Pin 'RC4/D-/VM' io none short R180 both 0 (35.56 -17.78);
Pin 'RC5/D+/VP' io none short R180 both 0 (35.56 -15.24);
Pin 'RC6/TX/CK' io none short R180 both 0 (35.56 -12.7);

Edit 'PIC18F4455_28.sym';
Layer 94;
Wire  0.254 (-35.56 17.78) (35.56 17.78) (35.56 -20.32) (-35.56 -20.32) \
      (-35.56 17.78);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-35.56 19.05);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-35.56 -22.86);
Pin 'RC7/RX/DT/SDO' io none short R180 both 0 (38.1 -10.16);
Pin 'VSS' pwr none short R0 both 0 (-38.1 -2.54);
Pin 'VDD' pwr none short R180 both 0 (38.1 -5.08);
Pin 'RB0/AN12/INT0/LFT0/SDI/SDA' io none short R180 both 0 (38.1 -2.54);
Pin 'RB1/AN10/INT1/SCK/SCL' io none short R180 both 0 (38.1 0);
Pin 'RB2/AN8/INT2/VMO' io none short R180 both 0 (38.1 2.54);
Pin 'RB3/AN9/CCP2/VPO' io none short R180 both 0 (38.1 5.08);
Pin 'RB4/AN11/KBI0/CSSPP' io none short R180 both 0 (38.1 7.62);
Pin 'RB5/KBI1/PGM' io none short R180 both 0 (38.1 10.16);
Pin 'RB6/KBI2/PGC' io none short R180 both 0 (38.1 12.7);
Pin 'RB7/BKI3/PGD' io none short R180 both 0 (38.1 15.24);
Pin '!MCLR!/VPP/RE3' in none short R0 both 0 (-38.1 15.24);
Pin 'RA0/AN0' io none short R0 both 0 (-38.1 12.7);
Pin 'RA1/AN1' io none short R0 both 0 (-38.1 10.16);
Pin 'RA2/AN2/VREF-/CVREF' io none short R0 both 0 (-38.1 7.62);
Pin 'RA3/AN3/VREF+' io none short R0 both 0 (-38.1 5.08);
Pin 'RA4/T0CKI/CIOUT/RCV' io none short R0 both 0 (-38.1 2.54);
Pin 'RA5/AN4/!SS!/HLVDIN/C2OUT' io none short R0 both 0 (-38.1 0);
Pin 'VSS@1' pwr none short R180 both 0 (38.1 -7.62);
Pin 'OSC1/CLKI' in none short R0 both 0 (-38.1 -5.08);
Pin 'RA6/OSC2/CLKO' out none short R0 both 0 (-38.1 -7.62);
Pin 'RC0/TIOSO/T13CKI' io none short R0 both 0 (-38.1 -10.16);
Pin 'RC1/T1OSI/ICCP2/!UOE' io none short R0 both 0 (-38.1 -12.7);
Pin 'RC2/CCP1/P1A' io none short R0 both 0 (-38.1 -15.24);
Pin 'VUSB' io none short R0 both 0 (-38.1 -17.78);
Pin 'RC4/D-/VM' io none short R180 both 0 (38.1 -17.78);
Pin 'RC5/D+/VP' io none short R180 both 0 (38.1 -15.24);
Pin 'RC6/TX/CK' io none short R180 both 0 (38.1 -12.7);

Edit 'MCP23S17.sym';
Layer 94;
Wire  0.254 (-10.16 22.86) (10.16 22.86) (10.16 -22.86) (-10.16 -22.86) \
      (-10.16 22.86);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 24.13);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -25.4);
Pin '!CS' in none short R0 both 0 (-12.7 2.54);
Pin 'SCK' in none short R0 both 0 (-12.7 0);
Pin 'SI' in none short R0 both 0 (-12.7 -2.54);
Pin 'SO' out none short R0 both 0 (-12.7 -5.08);
Pin 'A0' in none short R0 both 0 (-12.7 -10.16);
Pin 'A1' in none short R0 both 0 (-12.7 -12.7);
Pin 'A2' in none short R0 both 0 (-12.7 -15.24);
Pin '!RESET' in none short R0 both 0 (-12.7 15.24);
Pin 'INTA' out none short R0 both 0 (-12.7 10.16);
Pin 'INTB' out none short R0 both 0 (-12.7 7.62);
Pin 'GPB0' io none short R180 both 0 (12.7 -2.54);
Pin 'GPB1' io none short R180 both 0 (12.7 -5.08);
Pin 'GPB2' io none short R180 both 0 (12.7 -7.62);
Pin 'GPB3' io none short R180 both 0 (12.7 -10.16);
Pin 'GPB4' io none short R180 both 0 (12.7 -12.7);
Pin 'GPB5' io none short R180 both 0 (12.7 -15.24);
Pin 'GPB6' io none short R180 both 0 (12.7 -17.78);
Pin 'GPB7' io none short R180 both 0 (12.7 -20.32);
Pin 'GPA0' io none short R180 both 0 (12.7 20.32);
Pin 'GPA1' io none short R180 both 0 (12.7 17.78);
Pin 'GPA2' io none short R180 both 0 (12.7 15.24);
Pin 'GPA3' io none short R180 both 0 (12.7 12.7);
Pin 'GPA4' io none short R180 both 0 (12.7 10.16);
Pin 'GPA5' io none short R180 both 0 (12.7 7.62);
Pin 'GPA6' io none short R180 both 0 (12.7 5.08);
Pin 'GPA7' io none short R180 both 0 (12.7 2.54);
Pin 'VDD' pwr none short R0 both 0 (-12.7 20.32);
Pin 'VSS' pwr none short R0 both 0 (-12.7 -20.32);

Edit 'MCP23017.sym';
Layer 94;
Wire  0.254 (-10.16 22.86) (10.16 22.86) (10.16 -22.86) (-10.16 -22.86) \
      (-10.16 22.86);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 24.13);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -25.4);
Pin 'SCL' in none short R0 both 0 (-12.7 -2.54);
Pin 'SDA' io none short R0 both 0 (-12.7 -5.08);
Pin 'A0' in none short R0 both 0 (-12.7 -10.16);
Pin 'A1' in none short R0 both 0 (-12.7 -12.7);
Pin 'A2' in none short R0 both 0 (-12.7 -15.24);
Pin '!RESET' in none short R0 both 0 (-12.7 15.24);
Pin 'INTA' out none short R0 both 0 (-12.7 10.16);
Pin 'INTB' out none short R0 both 0 (-12.7 7.62);
Pin 'GPB0' io none short R180 both 0 (12.7 -2.54);
Pin 'GPB1' io none short R180 both 0 (12.7 -5.08);
Pin 'GPB2' io none short R180 both 0 (12.7 -7.62);
Pin 'GPB3' io none short R180 both 0 (12.7 -10.16);
Pin 'GPB4' io none short R180 both 0 (12.7 -12.7);
Pin 'GPB5' io none short R180 both 0 (12.7 -15.24);
Pin 'GPB6' io none short R180 both 0 (12.7 -17.78);
Pin 'GPB7' io none short R180 both 0 (12.7 -20.32);
Pin 'GPA0' io none short R180 both 0 (12.7 20.32);
Pin 'GPA1' io none short R180 both 0 (12.7 17.78);
Pin 'GPA2' io none short R180 both 0 (12.7 15.24);
Pin 'GPA3' io none short R180 both 0 (12.7 12.7);
Pin 'GPA4' io none short R180 both 0 (12.7 10.16);
Pin 'GPA5' io none short R180 both 0 (12.7 7.62);
Pin 'GPA6' io none short R180 both 0 (12.7 5.08);
Pin 'GPA7' io none short R180 both 0 (12.7 2.54);
Pin 'VDD' pwr none short R0 both 0 (-12.7 20.32);
Pin 'VSS' pwr none short R0 both 0 (-12.7 -20.32);

Edit 'PIC16F62X.sym';
Layer 94;
Wire  0.4064 (15.24 -22.86) (-15.24 -22.86) (-15.24 22.86) (15.24 22.86) \
      (15.24 -22.86);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-15.24 24.13);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-15.24 -25.4);
Pin 'RA0/AN0' io none short R0 both 0 (-17.78 -20.32);
Pin 'RA1/AN1' io none short R0 both 0 (-17.78 -17.78);
Pin 'RA2/AN2/VREF' io none short R0 both 0 (-17.78 -15.24);
Pin 'RA3/AN3/CMP1' io none short R0 both 0 (-17.78 -12.7);
Pin 'RB0/INT' io none short R0 both 0 (-17.78 2.54);
Pin 'RB1/RX/DT' io none short R0 both 0 (-17.78 5.08);
Pin 'RB2/TX/CK' io none short R0 both 0 (-17.78 7.62);
Pin 'RB3/CCP1' io none short R0 both 0 (-17.78 10.16);
Pin 'RB4/PGM' io none short R0 both 0 (-17.78 12.7);
Pin 'RB5' io none short R0 both 0 (-17.78 15.24);
Pin 'RB6/T1OSO/1ICKI/PGC' io none short R0 both 0 (-17.78 17.78);
Pin 'RB7/T1OSI/PGD' io none short R0 both 0 (-17.78 20.32);
Pin 'VSS' pwr none short R180 both 0 (17.78 -20.32);
Pin 'VDD' pwr none short R180 both 0 (17.78 20.32);
Pin 'RA4/TOCKI/CMP2' io none short R0 both 0 (-17.78 -10.16);
Pin 'RA5/MCLR/VPP' in none short R0 both 0 (-17.78 -7.62);
Pin 'RA6/OSC2/CLKOUT' io none short R0 both 0 (-17.78 -5.08);
Pin 'RA7/ASC1/CLKIN' io none short R0 both 0 (-17.78 -2.54);

Edit 'PIC16F62X-SSOP.sym';
Layer 94;
Wire  0.4064 (15.24 -22.86) (-15.24 -22.86) (-15.24 22.86) (15.24 22.86) \
      (15.24 -22.86);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-15.24 24.13);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-15.24 -25.4);
Pin 'RA0/AN0' io none short R0 both 0 (-17.78 2.54);
Pin 'RA1/AN1' io none short R0 both 0 (-17.78 5.08);
Pin 'RA2/AN2/VREF' io none short R0 both 0 (-17.78 7.62);
Pin 'RA3/AN3/CMP1' io none short R0 both 0 (-17.78 10.16);
Pin 'RB0/INT' io none short R0 both 0 (-17.78 -20.32);
Pin 'RB1/RX/DT' io none short R0 both 0 (-17.78 -17.78);
Pin 'RB2/TX/CK' io none short R0 both 0 (-17.78 -15.24);
Pin 'RB3/CCP1' io none short R0 both 0 (-17.78 -12.7);
Pin 'RB4/PGM' io none short R0 both 0 (-17.78 -10.16);
Pin 'RB5' io none short R0 both 0 (-17.78 -7.62);
Pin 'RB6/T1OSO/1ICKI/PGC' io none short R0 both 0 (-17.78 -5.08);
Pin 'RB7/T1OSI/PGD' io none short R0 both 0 (-17.78 -2.54);
Pin 'VSS' pwr none short R180 both 0 (17.78 -12.7);
Pin 'VDD' pwr none short R180 both 0 (17.78 10.16);
Pin 'RA4/TOCKI/CMP2' io none short R0 both 0 (-17.78 12.7);
Pin 'RA5/MCLR/VPP' in none short R0 both 0 (-17.78 15.24);
Pin 'RA6/OSC2/CLKOUT' io none short R0 both 0 (-17.78 17.78);
Pin 'RA7/ASC1/CLKIN' io none short R0 both 0 (-17.78 20.32);
Pin 'VDD@1' pwr none short R180 both 0 (17.78 7.62);
Pin 'VSS@1' pwr none short R180 both 0 (17.78 -10.16);

Edit '93AA76.sym';
Layer 94;
Wire  0.254 (-10.16 10.16) (12.7 10.16) (12.7 0) (12.7 -10.16) \
      (-10.16 -10.16) (-10.16 -7.62) (-10.16 0) (-10.16 2.54) \
      (-10.16 7.62) (-10.16 10.16);
Wire  0.1524 (-2.54 8.89) (-1.016 8.89) (5.08 8.89) (5.08 0) \
      (5.08 -9.144) (-2.54 -9.144) (-2.54 -7.62) (-2.54 -4.064) \
      (-2.54 -2.54) (-2.54 0) (-2.54 4.572) (-2.54 7.62) \
      (-2.54 8.89);
Wire  0.1524 (-10.16 0) (-8.636 0);
Wire  0.1524 (-10.16 -7.62) (-8.636 -7.62);
Wire  0.1524 (-10.16 7.62) (-8.636 7.62);
Wire  0.1524 (-3.556 7.62) (-2.54 7.62);
Wire  0.1524 (12.7 0) (10.922 0);
Wire  0.1524 (6.35 0) (5.08 0);
Wire  0.1524 (-1.016 4.572) (-1.016 -4.064);
Wire  0.1524 (-10.16 2.54) (-8.636 2.54);
Wire  0.1524 (-4.572 0) (-2.54 0);
Wire  0.1524 (-2.54 4.572) (-1.016 4.572);
Wire  0.1524 (-4.572 -2.54) (-2.54 -2.54);
Wire  0.1524 (-2.54 -4.064) (-1.016 -4.064);
Wire  0.1524 (-1.016 8.89) (-1.016 4.572);
Wire  0.1524 (-4.572 -7.62) (-2.54 -7.62);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'Array' R90 (3.81 -7.366);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'VCC' R0 (6.604 7.62);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'GND' R0 (6.858 -9.398);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 11.43);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -12.7);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'EEPROM' R90 (1.524 -7.366);
Pin 'VCC' pwr none short R270 pad 0 (7.62 12.7);
Pin 'GND' pwr none short R90 pad 0 (7.62 -12.7);
Pin 'CLK' in none short R0 both 0 (-12.7 7.62);
Pin 'DO' hiz none short R180 both 0 (15.24 0);
Pin 'ORG' in none short R0 both 0 (-12.7 2.54);
Pin 'PE' in none short R0 both 0 (-12.7 -2.54);
Pin 'DI' in none short R0 both 0 (-12.7 -7.62);
Pin 'CS' in none short R0 both 0 (-12.7 0);

Edit '93AA76-OT.sym';
Layer 94;
Wire  0.254 (-10.16 7.62) (12.7 7.62) (12.7 0) (12.7 -7.62) \
      (-10.16 -7.62) (-10.16 -5.08) (-10.16 0) (-10.16 5.08) \
      (-10.16 7.62);
Wire  0.1524 (-2.54 6.35) (-1.016 6.35) (5.08 6.35) (5.08 0) \
      (5.08 -6.604) (-2.54 -6.604) (-2.54 -5.08) (-2.54 -1.524) \
      (-2.54 0) (-2.54 2.032) (-2.54 5.08) (-2.54 6.35);
Wire  0.1524 (-10.16 0) (-8.636 0);
Wire  0.1524 (-10.16 -5.08) (-8.636 -5.08);
Wire  0.1524 (-10.16 5.08) (-8.636 5.08);
Wire  0.1524 (-3.556 5.08) (-2.54 5.08);
Wire  0.1524 (12.7 0) (10.922 0);
Wire  0.1524 (6.35 0) (5.08 0);
Wire  0.1524 (-1.016 2.032) (-1.016 -1.524);
Wire  0.1524 (-4.572 0) (-2.54 0);
Wire  0.1524 (-2.54 2.032) (-1.016 2.032);
Wire  0.1524 (-2.54 -1.524) (-1.016 -1.524);
Wire  0.1524 (-1.016 6.35) (-1.016 2.032);
Wire  0.1524 (-4.572 -5.08) (-2.54 -5.08);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'Array' R90 (3.81 -5.588);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'VCC' R0 (6.096 5.08);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text 'GND' R0 (6.35 -6.858);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 8.89);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -10.16);
Layer 94;
Change Size 1.778;
Change Align bottom left;
Text 'EEPROM' R90 (1.524 -5.588);
Pin 'VCC' pwr none short R270 pad 0 (7.62 10.16);
Pin 'GND' pwr none short R90 pad 0 (7.62 -10.16);
Pin 'CLK' in none short R0 both 0 (-12.7 5.08);
Pin 'DO' hiz none short R180 both 0 (15.24 0);
Pin 'DI' in none short R0 both 0 (-12.7 -5.08);
Pin 'CS' in none short R0 both 0 (-12.7 0);

Edit 'TC4467.sym';
Layer 94;
Wire  0.4064 (-7.62 5.08) -180 (-7.62 -5.08);
Wire  0.4064 (-7.62 5.08) (-7.62 -5.08);
Wire  0.254 (7.62 0) (2.54 5.08) (2.54 0) (2.54 -5.08) \
      (7.62 0);
Wire  0.254 (-0.508 0) (2.54 0);
Layer 94;
Circle 0.254 (-1.524 0) (-0.508 0);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-7.62 5.715);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-7.62 -7.62);
Pin 'A' in none middle R0 pad 1 (-12.7 2.54);
Pin 'B' in none middle R0 pad 1 (-12.7 -2.54);
Pin 'Y' out none middle R180 pad 0 (12.7 0);

Edit 'TC4468.sym';
Layer 94;
Wire  0.4064 (-7.62 5.08) -90 (-2.54 0) -90 (-7.62 -5.08);
Wire  0.4064 (-7.62 5.08) (-7.62 -5.08);
Wire  0.254 (5.08 0) (0 5.08) (0 0) (0 -5.08) \
      (5.08 0);
Wire  0.254 (-2.54 0) (0 0);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-7.62 5.715);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-7.62 -7.62);
Pin 'A' in none middle R0 pad 1 (-12.7 2.54);
Pin 'B' in none middle R0 pad 1 (-12.7 -2.54);
Pin 'Y' out none middle R180 pad 0 (10.16 0);

Edit 'TC4469.sym';
Layer 94;
Wire  0.4064 (-7.62 5.08) -180 (-7.62 -5.08);
Wire  0.4064 (-7.62 5.08) (-7.62 -5.08);
Wire  0.254 (5.08 0) (0 5.08) (0 0) (0 -5.08) \
      (5.08 0);
Wire  0.254 (-2.54 0) (0 0);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-7.62 5.715);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-7.62 -7.62);
Pin 'A' in none middle R0 pad 1 (-12.7 2.54);
Pin 'B' in dot middle R0 pad 1 (-12.7 -2.54);
Pin 'Y' out none middle R180 pad 0 (10.16 0);

Edit 'VDD-GND.sym';
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VDD' R0 (-2.032 0.762);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'GND' R0 (-2.286 -4.826);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text '>NAME' R0 (-3.81 -2.032);
Pin 'VDD' pwr none short R270 pad 0 (0 5.08);
Pin 'GND' pwr none short R90 pad 0 (0 -7.62);

Edit 'VDD-GND-2.sym';
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VDD' R0 (-1.016 0.762);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'GND' R0 (-1.016 -4.826);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text '>NAME' R0 (-2.54 -2.032);
Pin 'VDD' pwr none short R270 pad 0 (0 5.08);
Pin 'GND' pwr none short R90 pad 0 (0 -7.62);
Pin 'VDD@1' pwr none short R270 pad 0 (2.54 5.08);
Pin 'GND@1' pwr none short R90 pad 0 (2.54 -7.62);

Edit 'PIC18F97J60-100.sym';
Layer 94;
Wire  0.254 (-48.26 48.26) (45.72 48.26) (45.72 -45.72) (-48.26 -45.72) \
      (-48.26 48.26);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-7.62 2.54);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-7.62 -5.08);
Pin 'RE1/AD9/!WR/P2C' io none short R0 both 0 (-50.8 27.94);
Pin 'RE0/AD8/!RD/P2D' io none short R0 both 0 (-50.8 25.4);
Pin 'RG0/ECCP3/P3A' io none short R180 both 0 (48.26 22.86);
Pin 'RG1/TX2/CK2' io none short R180 both 0 (48.26 20.32);
Pin 'RG2/RX2/DT2' io none short R180 both 0 (48.26 -25.4);
Pin 'RG3/CCP4/P3D' io none short R180 both 0 (48.26 -27.94);
Pin '!MCLR' in none short R0 both 0 (-50.8 5.08);
Pin 'RG4/CCP5/P1D' io none short R0 both 0 (-50.8 2.54);
Pin 'VSS' pwr none short R0 both 0 (-50.8 0);
Pin 'VDDCORE/VCAP' pwr none short R0 both 0 (-50.8 -2.54);
Pin 'RF7/!SS1' io none short R0 both 0 (-50.8 -7.62);
Pin 'RF6/AN11' io none short R0 both 0 (-50.8 -10.16);
Pin 'RF5/AN10/CVREF' io none short R0 both 0 (-50.8 -12.7);
Pin 'RF4/AN9' io none short R0 both 0 (-50.8 -15.24);
Pin 'RF3/AN8' io none short R0 both 0 (-50.8 -17.78);
Pin 'RF2/AN7/C1OUT' io none short R0 both 0 (-50.8 -20.32);
Pin 'RF1/AN6/C2OUT' io none short R90 both 0 (-25.4 -48.26);
Pin 'ENVREG' in none short R90 both 0 (-22.86 -48.26);
Pin 'AVDD' pwr none short R90 both 0 (-20.32 -48.26);
Pin 'AVSS' pwr none short R90 both 0 (-17.78 -48.26);
Pin 'RA3/AN3/VREF+' io none short R90 both 0 (-15.24 -48.26);
Pin 'RA2/AN2/VREF-' io none short R90 both 0 (-12.7 -48.26);
Pin 'RA1/AN1' io none short R90 both 0 (-10.16 -48.26);
Pin 'RA0/AN0' io none short R90 both 0 (-7.62 -48.26);
Pin 'VSS@1' pwr none short R90 both 0 (-5.08 -48.26);
Pin 'VDD@1' pwr none short R90 both 0 (-2.54 -48.26);
Pin 'RA5/AN4' io none short R90 both 0 (7.62 -48.26);
Pin 'RA4/T0CK' io none short R90 both 0 (10.16 -48.26);
Pin 'RC1/T1OSI/ECCP2/P2A' io none short R90 both 0 (12.7 -48.26);
Pin 'RC0/T1OSO/T13CKI' io none short R90 both 0 (15.24 -48.26);
Pin 'RC6/TX1/CK1' io none short R90 both 0 (17.78 -48.26);
Pin 'RC7/RX1/DT1' io none short R90 both 0 (20.32 -48.26);
Pin 'RC2/ECCP1/P1A' io none short R180 both 0 (48.26 -22.86);
Pin 'RC3/SCK1/SCL1' io none short R180 both 0 (48.26 -20.32);
Pin 'RC4/SDI1/SDA1' io none short R180 both 0 (48.26 -17.78);
Pin 'RC5/SDO1' io none short R180 both 0 (48.26 -15.24);
Pin 'RB7/KBI2/PGD' io none short R180 both 0 (48.26 -12.7);
Pin 'VDD' pwr none short R0 both 0 (-50.8 -5.08);
Pin 'OSC1/CLKI' in none short R180 both 0 (48.26 2.54);
Pin 'OSC2/CLKO' out none short R180 both 0 (48.26 5.08);
Pin 'VSS@2' pwr none short R90 both 0 (5.08 -48.26);
Pin 'RB6/KBI2/PGC' io none short R180 both 0 (48.26 12.7);
Pin 'RB5/KBI1' io none short R180 both 0 (48.26 15.24);
Pin 'RB4/KBI0' io none short R180 both 0 (48.26 17.78);
Pin 'RB3/INT3/ACCP2/P2A' io none short R0 both 0 (-50.8 15.24);
Pin 'RB2/INT2' io none short R0 both 0 (-50.8 17.78);
Pin 'RB1/INT1' io none short R0 both 0 (-50.8 20.32);
Pin 'RB0/INT0/FLT0' io none short R0 both 0 (-50.8 22.86);
Pin 'RD7/AD7/PSP7/!SS2' io none short R270 both 0 (12.7 50.8);
Pin 'RD6/AD6/PSP6/SCK2/SCL2' io none short R270 both 0 (10.16 50.8);
Pin 'RD5/AD5/PSP5/SDI2/SDA2' io none short R270 both 0 (2.54 50.8);
Pin 'RD4/AD4/PSP4/SDO2' io none short R270 both 0 (0 50.8);
Pin 'RD3/AD3/PSP3' io none short R270 both 0 (-2.54 50.8);
Pin 'RD2/AD2/PSP2' io none short R270 both 0 (-5.08 50.8);
Pin 'RD1/AD1/PSP1' io none short R270 both 0 (-7.62 50.8);
Pin 'RD0/AD0/PSP0' io none short R270 both 0 (-10.16 50.8);
Pin 'VSS@3' pwr none short R180 both 0 (48.26 -5.08);
Pin 'VDD@2' pwr none short R180 both 0 (48.26 -7.62);
Pin 'RE7/AD15/ECCP2/P2A' io none short R270 both 0 (-12.7 50.8);
Pin 'RE6/AD14/P1B' io none short R270 both 0 (-15.24 50.8);
Pin 'RE5/AD13/P1C' io none short R270 both 0 (-17.78 50.8);
Pin 'RE4/AD12/P3B' io none short R270 both 0 (-20.32 50.8);
Pin 'RE3/AD11/P3C' io none short R270 both 0 (-22.86 50.8);
Pin 'RE2/!AD10CS/P2B' io none short R270 both 0 (-25.4 50.8);
Pin 'RH2/A18' io none short R0 both 0 (-50.8 33.02);
Pin 'RH3/A19' io none short R0 both 0 (-50.8 30.48);
Pin 'RH7/AN15/P1B' io none short R0 both 0 (-50.8 -22.86);
Pin 'RH6/AN14/P1C' io none short R0 both 0 (-50.8 -25.4);
Pin 'RH5/AN13/P3B' io none short R90 both 0 (-30.48 -48.26);
Pin 'RH4/AN12/P3C' io none short R90 both 0 (-27.94 -48.26);
Pin 'RJ4/BA0' io none short R90 both 0 (22.86 -48.26);
Pin 'RJ5/!CE' io none short R90 both 0 (25.4 -48.26);
Pin 'RJ6/!LB' io none short R180 both 0 (48.26 -10.16);
Pin 'RJ7/!UB' io none short R90 both 0 (2.54 -48.26);
Pin 'RJ3/!WRH' io none short R180 both 0 (48.26 -2.54);
Pin 'RJ2/!WRL' io none short R180 both 0 (48.26 10.16);
Pin 'RJ1/!OE' io none short R90 both 0 (30.48 -48.26);
Pin 'RJ0/ALE' io none short R90 both 0 (27.94 -48.26);
Pin 'RH0/A16' io none short R270 both 0 (-27.94 50.8);
Pin 'RH1/A17' io none short R270 both 0 (-30.48 50.8);
Pin 'RG5' io none short R0 both 0 (-50.8 10.16);
Pin 'RG6' io none short R0 both 0 (-50.8 12.7);
Pin 'RF0/AN5' io none short R0 both 0 (-50.8 7.62);
Pin 'RG7' io none short R90 both 0 (0 -48.26);
Pin 'VDD@3' pwr none short R180 both 0 (48.26 0);
Pin 'VSS@4' pwr none short R180 both 0 (48.26 7.62);
Pin 'VSSRX' pwr none short R180 both 0 (48.26 25.4);
Pin 'TPIN-' in none short R180 both 0 (48.26 27.94);
Pin 'TPIN+' in none short R180 both 0 (48.26 30.48);
Pin 'VDDRX' pwr none short R180 both 0 (48.26 33.02);
Pin 'VDDTX' pwr none short R270 both 0 (30.48 50.8);
Pin 'TPOUT-' out none short R270 both 0 (27.94 50.8);
Pin 'TPOUT+' out none short R270 both 0 (25.4 50.8);
Pin 'VSSTX' pwr none short R270 both 0 (22.86 50.8);
Pin 'VDDPLL' pwr none short R270 both 0 (17.78 50.8);
Pin 'VSSPLL' pwr none short R270 both 0 (15.24 50.8);
Pin 'VSS@5' pwr none short R270 both 0 (7.62 50.8);
Pin 'VDD@4' pwr none short R270 both 0 (5.08 50.8);
Pin 'RBIAS' io none short R270 both 0 (20.32 50.8);

Edit 'PIC18F86-80.sym';
Layer 94;
Wire  0.254 (-43.18 45.72) (45.72 45.72) (45.72 -43.18) (-43.18 -43.18) \
      (-43.18 45.72);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 2.54);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-7.62 -5.08);
Pin 'RE1/AD9/!WR/P2C' io none short R0 both 0 (-45.72 22.86);
Pin 'RE0/AD8/!RD/P2D' io none short R0 both 0 (-45.72 20.32);
Pin 'RG0/ECCP3/P3A' io none short R180 both 0 (48.26 17.78);
Pin 'RG1/TX2/CK2' io none short R180 both 0 (48.26 15.24);
Pin 'RG2/RX2/DT2' io none short R180 both 0 (48.26 -17.78);
Pin 'RG3/CCP4/P3D' io none short R180 both 0 (48.26 -20.32);
Pin '!MCLR' in none short R0 both 0 (-45.72 7.62);
Pin 'RG4/CCP5/P1D' io none short R0 both 0 (-45.72 5.08);
Pin 'VSS' pwr none short R0 both 0 (-45.72 2.54);
Pin 'VDDCORE/VCAP' pwr none short R0 both 0 (-45.72 0);
Pin 'RF7/!SS1' io none short R0 both 0 (-45.72 -2.54);
Pin 'RF6/AN11' io none short R0 both 0 (-45.72 -5.08);
Pin 'RF5/AN10/CVREF' io none short R0 both 0 (-45.72 -7.62);
Pin 'RF4/AN9' io none short R0 both 0 (-45.72 -10.16);
Pin 'RF3/AN8' io none short R0 both 0 (-45.72 -12.7);
Pin 'RF2/AN7/C1OUT' io none short R0 both 0 (-45.72 -15.24);
Pin 'RF1/AN6/C2OUT' io none short R90 both 0 (-17.78 -45.72);
Pin 'ENVREG' in none short R90 both 0 (-15.24 -45.72);
Pin 'AVDD' pwr none short R90 both 0 (-12.7 -45.72);
Pin 'AVSS' pwr none short R90 both 0 (-10.16 -45.72);
Pin 'RA3/AN3/VREF+' io none short R90 both 0 (-7.62 -45.72);
Pin 'RA2/AN2/VREF-' io none short R90 both 0 (-5.08 -45.72);
Pin 'RA1/AN1' io none short R90 both 0 (-2.54 -45.72);
Pin 'RA0/AN0' io none short R90 both 0 (0 -45.72);
Pin 'VSS@1' pwr none short R90 both 0 (2.54 -45.72);
Pin 'VDD@1' pwr none short R90 both 0 (5.08 -45.72);
Pin 'RA5/AN4' io none short R90 both 0 (7.62 -45.72);
Pin 'RA4/T0CK' io none short R90 both 0 (10.16 -45.72);
Pin 'RC1/T1OSI/ECCP2/P2A' io none short R90 both 0 (12.7 -45.72);
Pin 'RC0/T1OSO/T13CKI' io none short R90 both 0 (15.24 -45.72);
Pin 'RC6/TX1/CK1' io none short R90 both 0 (17.78 -45.72);
Pin 'RC7/RX1/DT1' io none short R90 both 0 (20.32 -45.72);
Pin 'RC2/ECCP1/P1A' io none short R180 both 0 (48.26 -15.24);
Pin 'RC3/SCK1/SCL1' io none short R180 both 0 (48.26 -12.7);
Pin 'RC4/SDI1/SDA1' io none short R180 both 0 (48.26 -10.16);
Pin 'RC5/SDO1' io none short R180 both 0 (48.26 -7.62);
Pin 'RB7/KBI2/PGD' io none short R180 both 0 (48.26 -5.08);
Pin 'VDD' pwr none short R180 both 0 (48.26 -2.54);
Pin 'OSC1/CLKI' in none short R180 both 0 (48.26 0);
Pin 'OSC2/CLKO' out none short R180 both 0 (48.26 2.54);
Pin 'VSS@2' pwr none short R180 both 0 (48.26 5.08);
Pin 'RB6/KBI2/PGC' io none short R180 both 0 (48.26 7.62);
Pin 'RB5/KBI1' io none short R180 both 0 (48.26 10.16);
Pin 'RB4/KBI0' io none short R180 both 0 (48.26 12.7);
Pin 'RB3/INT3/ACCP2/P2A' io none short R0 both 0 (-45.72 10.16);
Pin 'RB2/INT2' io none short R0 both 0 (-45.72 12.7);
Pin 'VSSRX' io none short R180 both 0 (48.26 20.32);
Pin 'TPIN-' io none short R180 both 0 (48.26 22.86);
Pin 'TPOUT+' io none short R270 both 0 (20.32 48.26);
Pin 'VSSTX' io none short R270 both 0 (17.78 48.26);
Pin 'RBIAS' io none short R270 both 0 (15.24 48.26);
Pin 'VDDPLL' io none short R270 both 0 (12.7 48.26);
Pin 'VSSPLL' io none short R270 both 0 (10.16 48.26);
Pin 'RD2' io none short R270 both 0 (7.62 48.26);
Pin 'RD1' io none short R270 both 0 (5.08 48.26);
Pin 'RD0/AD0/PSP0' io none short R270 both 0 (-2.54 48.26);
Pin 'VSS@3' pwr none short R270 both 0 (2.54 48.26);
Pin 'VDD@2' pwr none short R270 both 0 (0 48.26);
Pin 'RE7/AD15/ECCP2/P2A' io none short R270 both 0 (-5.08 48.26);
Pin 'RE6/AD14/P1B' io none short R270 both 0 (-7.62 48.26);
Pin 'RE5/AD13/P1C' io none short R270 both 0 (-10.16 48.26);
Pin 'RE4/AD12/P3B' io none short R270 both 0 (-12.7 48.26);
Pin 'RE3/AD11/P3C' io none short R270 both 0 (-15.24 48.26);
Pin 'RE2/!AD10CS/P2B' io none short R270 both 0 (-17.78 48.26);
Pin 'RH2' io none short R0 both 0 (-45.72 27.94);
Pin 'RH3' io none short R0 both 0 (-45.72 25.4);
Pin 'RH7/AN15/P1B' io none short R0 both 0 (-45.72 -17.78);
Pin 'RH6/AN14/P1C' io none short R0 both 0 (-45.72 -20.32);
Pin 'RH5/AN13/P3B' io none short R90 both 0 (-22.86 -45.72);
Pin 'RH4/AN12/P3C' io none short R90 both 0 (-20.32 -45.72);
Pin 'RJ4/BA0' io none short R90 both 0 (22.86 -45.72);
Pin 'RJ5/!CE' io none short R90 both 0 (25.4 -45.72);
Pin 'RB1/INT1' io none short R0 both 0 (-45.72 15.24);
Pin 'RB0/INT0/FLT0' io none short R0 both 0 (-45.72 17.78);
Pin 'TPIN+' io none short R180 both 0 (48.26 25.4);
Pin 'VDDRX' io none short R180 both 0 (48.26 27.94);
Pin 'VDDTX' io none short R270 both 0 (25.4 48.26);
Pin 'TPOUT-' io none short R270 both 0 (22.86 48.26);
Pin 'RH0/A16' io none short R270 both 0 (-20.32 48.26);
Pin 'RH1/A17' io none short R270 both 0 (-22.86 48.26);

Edit 'PIC12F675.sym';
Layer 94;
Wire  0.254 (-10.16 12.7) (12.7 12.7) (12.7 -10.16) (-10.16 -10.16) \
      (-10.16 12.7);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 13.97);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -12.7);
Pin 'VCC' pwr none short R0 both 0 (-12.7 10.16);
Pin 'GND' pwr none short R0 both 0 (-12.7 -7.62);
Pin 'GP5/CLKIN' io none short R0 both 0 (-12.7 -5.08);
Pin 'GP0/AN0' io none short R180 both 0 (15.24 5.08);
Pin 'GP4/AN3' io none short R180 both 0 (15.24 -2.54);
Pin 'GP2/AN2' io none short R180 both 0 (15.24 0);
Pin 'VREF/GP1/AN1' io none short R180 both 0 (15.24 2.54);
Pin 'GP3/!MCLR' in none short R0 both 0 (-12.7 7.62);

Edit 'PIC24FJ128GA010.sym';
Layer 94;
Wire  0.254 (-66.04 35.56) (63.5 35.56) (63.5 -35.56) (-66.04 -35.56) \
      (-66.04 35.56);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-66.04 36.83);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-19.05 0);
Pin 'RG15' io none short R0 both 0 (-68.58 30.48);
Pin 'VDD@1' pwr none short R0 both 0 (-68.58 27.94);
Pin 'PMD5/RE5' io none short R0 both 0 (-68.58 25.4);
Pin 'PMD6/RE6' io none short R0 both 0 (-68.58 22.86);
Pin 'PMD7/RE7' io none short R0 both 0 (-68.58 20.32);
Pin 'T2CK/RC1' io none short R0 both 0 (-68.58 17.78);
Pin 'T3CK/RC2' io none short R0 both 0 (-68.58 15.24);
Pin 'T4CK/RC3' io none short R0 both 0 (-68.58 12.7);
Pin 'T5CK/RC4' io none short R0 both 0 (-68.58 10.16);
Pin 'PMA5/SCK2/CN8/RG6' io none short R0 both 0 (-68.58 7.62);
Pin 'PMA4/SDI2/CN9/RG7' io none short R0 both 0 (-68.58 5.08);
Pin 'PMA3/SDO2/CN10/RG8' io none short R0 both 0 (-68.58 2.54);
Pin '!MCLR' io none short R0 both 0 (-68.58 0);
Pin 'PMA2/!SS2/CN11/RG9' io none short R0 both 0 (-68.58 -2.54);
Pin 'VSS@1' pwr none short R0 both 0 (-68.58 -5.08);
Pin 'VDD@2' pwr none short R0 both 0 (-68.58 -7.62);
Pin 'TMS/RA0' io none short R0 both 0 (-68.58 -10.16);
Pin 'INT1/RE8' io none short R0 both 0 (-68.58 -12.7);
Pin 'INT2/RE9' io none short R0 both 0 (-68.58 -15.24);
Pin 'C1IN+/AN5/CN7/RB5' io none short R0 both 0 (-68.58 -17.78);
Pin 'C1IN-/AN4/CN6/RB4' io none short R0 both 0 (-68.58 -20.32);
Pin 'C2IN+/AN3/CN5/RB3' io none short R0 both 0 (-68.58 -22.86);
Pin 'C2IN-/AN2/SS1/CN4/RB2' io none short R0 both 0 (-68.58 -25.4);
Pin 'PGC1/EMUC1/AN1/CN3/RB1' io none short R0 both 0 (-68.58 -27.94);
Pin 'PGD1/EMUD1/AN0/CN2/RB0' io none short R0 both 0 (-68.58 -30.48);
Pin 'PGC2/EMUC2/AN6/OCFA/RB6' io none short R90 both 0 (-30.48 -38.1);
Pin 'PGD2/EMUD2/AN7/RB7' io none short R90 both 0 (-27.94 -38.1);
Pin 'PMA7/VREF-/RA9' io none short R90 both 0 (-25.4 -38.1);
Pin 'PMA6/VREF+/RA10' io none short R90 both 0 (-22.86 -38.1);
Pin 'AVDD' pwr none short R90 both 0 (-20.32 -38.1);
Pin 'AVSS' pwr none short R90 both 0 (-17.78 -38.1);
Pin 'C1OUT/AN8/RB8' io none short R90 both 0 (-15.24 -38.1);
Pin 'C2OUT/AN9/RB9' io none short R90 both 0 (-12.7 -38.1);
Pin 'PMA13/CVREF/AN10/RB10' io none short R90 both 0 (-10.16 -38.1);
Pin 'PMA12/AN11/RB11' io none short R90 both 0 (-7.62 -38.1);
Pin 'VSS@2' pwr none short R90 both 0 (-5.08 -38.1);
Pin 'VDD@3' pwr none short R90 both 0 (-2.54 -38.1);
Pin 'TCK/RA1' io none short R90 both 0 (0 -38.1);
Pin '!U2RTS/BCLK2/RF13' io none short R90 both 0 (2.54 -38.1);
Pin '!U2CTS/RF12' io none short R90 both 0 (5.08 -38.1);
Pin 'PMA11/AN12/RB12' io none short R90 both 0 (7.62 -38.1);
Pin 'PMA10/AN13/RB13' io none short R90 both 0 (10.16 -38.1);
Pin 'PMA1/AN14/RB14' io none short R90 both 0 (12.7 -38.1);
Pin 'PMA0/AN15/OCFB/CN12/RB15' io none short R90 both 0 (15.24 -38.1);
Pin 'VSS@3' pwr none short R90 both 0 (17.78 -38.1);
Pin 'VDD@4' pwr none short R90 both 0 (20.32 -38.1);
Pin '!U1CTS/CN20/RD14' io none short R90 both 0 (22.86 -38.1);
Pin '!U1RTS/BCLK1/CN21/RD15' io none short R90 both 0 (25.4 -38.1);
Pin 'PMA9/U2RX/CN17/RF4' io none short R90 both 0 (27.94 -38.1);
Pin 'PMA8/U2TX/CN18/RF5' io none short R90 both 0 (30.48 -38.1);
Pin 'U1TX/RF3' io none short R180 both 0 (66.04 -30.48);
Pin 'U1RX/RF2' io none short R180 both 0 (66.04 -27.94);
Pin 'SDO1/RF8' io none short R180 both 0 (66.04 -25.4);
Pin 'SDI1/RF7' io none short R180 both 0 (66.04 -22.86);
Pin 'SCK1/INT0/RF6' io none short R180 both 0 (66.04 -20.32);
Pin 'SDA1/RG3' io none short R180 both 0 (66.04 -17.78);
Pin 'SCL1/RG2' io none short R180 both 0 (66.04 -15.24);
Pin 'SCL2/RA2' io none short R180 both 0 (66.04 -12.7);
Pin 'SDA2/RA3' io none short R180 both 0 (66.04 -10.16);
Pin 'TDI/RA4' io none short R180 both 0 (66.04 -7.62);
Pin 'TDO/RA5' io none short R180 both 0 (66.04 -5.08);
Pin 'VDD@5' pwr none short R180 both 0 (66.04 -2.54);
Pin 'OSC1/CLKI/RC12' io none short R180 both 0 (66.04 0);
Pin 'OSC2/CLKO/RC15' io none short R180 both 0 (66.04 2.54);
Pin 'VSS@4' pwr none short R180 both 0 (66.04 5.08);
Pin 'INT3/RA14' io none short R180 both 0 (66.04 7.62);
Pin 'INT4/RA15' io none short R180 both 0 (66.04 10.16);
Pin 'IC1/RTCC/RD8' io none short R180 both 0 (66.04 12.7);
Pin 'IC2/RD9' io none short R180 both 0 (66.04 15.24);
Pin 'IC3/PMCS2/RD10' io none short R180 both 0 (66.04 17.78);
Pin 'IC4/PMCS1/RD11' io none short R180 both 0 (66.04 20.32);
Pin 'OC1/RD0' io none short R180 both 0 (66.04 22.86);
Pin 'SOSCI/CN1/RC13' io none short R180 both 0 (66.04 25.4);
Pin 'SOSCO/T1CK/CN0/RC14' io none short R180 both 0 (66.04 27.94);
Pin 'VSS@5' pwr none short R180 both 0 (66.04 30.48);
Pin 'OC2/RD1' io none short R270 both 0 (30.48 38.1);
Pin 'OC3/RD2' io none short R270 both 0 (27.94 38.1);
Pin 'PMBE/OC4/RD3' io none short R270 both 0 (25.4 38.1);
Pin 'IC5/RD12' io none short R270 both 0 (22.86 38.1);
Pin 'CN19/RD13' io none short R270 both 0 (20.32 38.1);
Pin 'PMWR/OC5/CN13/RD4' io none short R270 both 0 (17.78 38.1);
Pin 'PMRD/CN14/RD5' io none short R270 both 0 (15.24 38.1);
Pin 'CN15/RD6' io none short R270 both 0 (12.7 38.1);
Pin 'CN16/RD7' io none short R270 both 0 (10.16 38.1);
Pin 'VCAP/VDDCORE' io none short R270 both 0 (7.62 38.1);
Pin 'ENVREG' io none short R270 both 0 (5.08 38.1);
Pin 'RF0' io none short R270 both 0 (2.54 38.1);
Pin 'RF1' io none short R270 both 0 (0 38.1);
Pin 'RG1' io none short R270 both 0 (-2.54 38.1);
Pin 'RG0' io none short R270 both 0 (-5.08 38.1);
Pin 'RA6' io none short R270 both 0 (-7.62 38.1);
Pin 'RA7' io none short R270 both 0 (-10.16 38.1);
Pin 'PMD0/RE0' io none short R270 both 0 (-12.7 38.1);
Pin 'PMD1/RE1' io none short R270 both 0 (-15.24 38.1);
Pin 'RG14' io none short R270 both 0 (-17.78 38.1);
Pin 'RG12' io none short R270 both 0 (-20.32 38.1);
Pin 'RG13' io none short R270 both 0 (-22.86 38.1);
Pin 'PMD2/RE2' io none short R270 both 0 (-25.4 38.1);
Pin 'PMD3/RE3' io none short R270 both 0 (-27.94 38.1);
Pin 'PMD4/RE4' io none short R270 both 0 (-30.48 38.1);

Edit 'PIC24FJ128GA008.sym';
Layer 94;
Wire  0.254 (-58.42 30.48) (58.42 30.48) (58.42 -35.56) (-58.42 -35.56) \
      (-58.42 30.48);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-58.42 31.75);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-11.43 -5.08);
Pin 'PMD5/RE5' io none short R0 both 0 (-60.96 20.32);
Pin 'PMD6/RE6' io none short R0 both 0 (-60.96 17.78);
Pin 'PMD7/RE7' io none short R0 both 0 (-60.96 15.24);
Pin 'T2CK/RC1' io none short R0 both 0 (-60.96 12.7);
Pin 'T4CK/RC3' io none short R0 both 0 (-60.96 10.16);
Pin 'PMA5/SCK2/CN8/RG6' io none short R0 both 0 (-60.96 7.62);
Pin 'PMA4/SDI2/CN9/RG7' io none short R0 both 0 (-60.96 5.08);
Pin 'PMA3/SDO2/CN10/RG8' io none short R0 both 0 (-60.96 2.54);
Pin '!MCLR' io none short R0 both 0 (-60.96 0);
Pin 'PMA2/!SS2/CN11/RG9' io none short R0 both 0 (-60.96 -2.54);
Pin 'VSS@1' pwr none short R0 both 0 (-60.96 -5.08);
Pin 'VDD@2' pwr none short R0 both 0 (-60.96 -7.62);
Pin 'TMS/INT1/RE8' io none short R0 both 0 (-60.96 -10.16);
Pin 'C1IN+/AN5/CN7/RB5' io none short R0 both 0 (-60.96 -15.24);
Pin 'C1IN-/AN4/CN6/RB4' io none short R0 both 0 (-60.96 -17.78);
Pin 'C2IN+/AN3/CN5/RB3' io none short R0 both 0 (-60.96 -20.32);
Pin 'C2IN-/AN2/SS1/CN4/RB2' io none short R0 both 0 (-60.96 -22.86);
Pin 'PGC1/EMUC1/AN1/CN3/RB1' io none short R0 both 0 (-60.96 -25.4);
Pin 'PGD1/EMUD1/AN0/CN2/RB0' io none short R0 both 0 (-60.96 -27.94);
Pin 'PGC2/EMUC2/AN6/OCFA/RB6' io none short R90 both 0 (-22.86 -38.1);
Pin 'PGD2/EMUD2/AN7/RB7' io none short R90 both 0 (-20.32 -38.1);
Pin 'PMA7/VREF-/RA9' io none short R90 both 0 (-17.78 -38.1);
Pin 'PMA6/VREF+/RA10' io none short R90 both 0 (-15.24 -38.1);
Pin 'AVDD' pwr none short R90 both 0 (-12.7 -38.1);
Pin 'AVSS' pwr none short R90 both 0 (-10.16 -38.1);
Pin '!U2CTS/C1OUT/AN8/RB8' io none short R90 both 0 (-7.62 -38.1);
Pin 'C2OUT/AN9/RB9' io none short R90 both 0 (-5.08 -38.1);
Pin 'PMA13/CVREF/AN10/RB10' io none short R90 both 0 (-2.54 -38.1);
Pin 'PMA12/AN11/RB11' io none short R90 both 0 (0 -38.1);
Pin 'VSS@2' pwr none short R90 both 0 (2.54 -38.1);
Pin 'VDD@3' pwr none short R90 both 0 (5.08 -38.1);
Pin 'TCK/PMA11/AN12/RB12' io none short R90 both 0 (7.62 -38.1);
Pin 'TDI/PMA10/AN13/RB13' io none short R90 both 0 (10.16 -38.1);
Pin 'PMA1/!U2RTS/BCLK2/AN14/RB14' io none short R90 both 0 (12.7 -38.1);
Pin 'PMA0/AN15/OCFB/CN12/RB15' io none short R90 both 0 (15.24 -38.1);
Pin '!U1CTS/CN20/RD14' io none short R90 both 0 (17.78 -38.1);
Pin '!U1RTS/BCLK1/CN21/RD15' io none short R90 both 0 (20.32 -38.1);
Pin 'PMA9/U2RX/CN17/RF4' io none short R90 both 0 (22.86 -38.1);
Pin 'PMA8/U2TX/CN18/RF5' io none short R90 both 0 (25.4 -38.1);
Pin 'U1TX/RF3' io none short R180 both 0 (60.96 -27.94);
Pin 'U1RX/RF2' io none short R180 both 0 (60.96 -25.4);
Pin 'SDO1/RF8' io none short R180 both 0 (60.96 -22.86);
Pin 'SDI1/RF7' io none short R180 both 0 (60.96 -20.32);
Pin 'SCK1/INT0/RF6' io none short R180 both 0 (60.96 -17.78);
Pin 'SDA1/RG3' io none short R180 both 0 (60.96 -15.24);
Pin 'SCL1/RG2' io none short R180 both 0 (60.96 -12.7);
Pin 'SCL2/INT3/RA14' io none short R180 both 0 (60.96 0);
Pin 'SDA2/INT4/RA15' io none short R180 both 0 (60.96 2.54);
Pin 'VDD@5' pwr none short R180 both 0 (60.96 -10.16);
Pin 'OSC1/CLKI/RC12' io none short R180 both 0 (60.96 -7.62);
Pin 'OSC2/CLKO/RC15' io none short R180 both 0 (60.96 -5.08);
Pin 'VSS@4' pwr none short R180 both 0 (60.96 -2.54);
Pin 'IC1/RTCC/RD8' io none short R180 both 0 (60.96 5.08);
Pin 'IC2/RD9' io none short R180 both 0 (60.96 7.62);
Pin 'IC3/PMCS2/RD10' io none short R180 both 0 (60.96 10.16);
Pin 'IC4/PMCS1/RD11' io none short R180 both 0 (60.96 12.7);
Pin 'OC1/RD0' io none short R180 both 0 (60.96 15.24);
Pin 'SOSCI/CN1/RC13' io none short R180 both 0 (60.96 17.78);
Pin 'SOSCO/T1CK/CN0/RC14' io none short R180 both 0 (60.96 20.32);
Pin 'OC2/RD1' io none short R270 both 0 (25.4 33.02);
Pin 'OC3/RD2' io none short R270 both 0 (22.86 33.02);
Pin 'PMBE/OC4/RD3' io none short R270 both 0 (20.32 33.02);
Pin 'IC5/RD12' io none short R270 both 0 (17.78 33.02);
Pin 'CN19/RD13' io none short R270 both 0 (15.24 33.02);
Pin 'PMWR/OC5/CN13/RD4' io none short R270 both 0 (12.7 33.02);
Pin 'PMRD/CN14/RD5' io none short R270 both 0 (10.16 33.02);
Pin 'CN15/RD6' io none short R270 both 0 (7.62 33.02);
Pin 'CN16/RD7' io none short R270 both 0 (5.08 33.02);
Pin 'VCAP/VDDCORE' io none short R270 both 0 (2.54 33.02);
Pin 'ENVREG' io none short R270 both 0 (0 33.02);
Pin 'RF0' io none short R270 both 0 (-2.54 33.02);
Pin 'RF1' io none short R270 both 0 (-5.08 33.02);
Pin 'RG1' io none short R270 both 0 (-7.62 33.02);
Pin 'RG0' io none short R270 both 0 (-10.16 33.02);
Pin 'PMD0/RE0' io none short R270 both 0 (-12.7 33.02);
Pin 'PMD1/RE1' io none short R270 both 0 (-15.24 33.02);
Pin 'PMD2/RE2' io none short R270 both 0 (-17.78 33.02);
Pin 'PMD3/RE3' io none short R270 both 0 (-20.32 33.02);
Pin 'PMD4/RE4' io none short R270 both 0 (-22.86 33.02);
Pin 'TDO/INT2/RE9' io none short R0 both 0 (-60.96 -12.7);

Edit 'PIC24FJ128GA006.sym';
Layer 94;
Wire  0.254 (-58.42 33.02) (55.88 33.02) (55.88 -33.02) (-58.42 -33.02) \
      (-58.42 33.02);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-58.42 34.29);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-25.4 5.08);
Pin 'PMD5/RE5' io none short R0 both 0 (-60.96 17.78);
Pin 'PMD6/RE6' io none short R0 both 0 (-60.96 15.24);
Pin 'PMD7/RE7' io none short R0 both 0 (-60.96 12.7);
Pin 'PMA5/SCK2/CN8/RG6' io none short R0 both 0 (-60.96 10.16);
Pin 'PMA4/SDI2/CN9/RG7' io none short R0 both 0 (-60.96 7.62);
Pin 'PMA3/SDO2/CN10/RG8' io none short R0 both 0 (-60.96 5.08);
Pin '!MCLR' io none short R0 both 0 (-60.96 2.54);
Pin 'PMA2/!SS2/CN11/RG9' io none short R0 both 0 (-60.96 0);
Pin 'VSS@1' pwr none short R0 both 0 (-60.96 -2.54);
Pin 'VDD@2' pwr none short R0 both 0 (-60.96 -5.08);
Pin 'C1IN+/AN5/CN7/RB5' io none short R0 both 0 (-60.96 -7.62);
Pin 'C1IN-/AN4/CN6/RB4' io none short R0 both 0 (-60.96 -10.16);
Pin 'C2IN+/AN3/CN5/RB3' io none short R0 both 0 (-60.96 -12.7);
Pin 'C2IN-/AN2/SS1/CN4/RB2' io none short R0 both 0 (-60.96 -15.24);
Pin 'PGC1/EMUC1/AN1/CN3/RB1' io none short R0 both 0 (-60.96 -17.78);
Pin 'PGD1/EMUD1/AN0/CN2/RB0' io none short R0 both 0 (-60.96 -20.32);
Pin 'PGC2/EMUC2/AN6/OCFA/RB6' io none short R90 both 0 (-20.32 -35.56);
Pin 'PGD2/EMUD2/AN7/RB7' io none short R90 both 0 (-17.78 -35.56);
Pin 'AVDD' pwr none short R90 both 0 (-15.24 -35.56);
Pin 'AVSS' pwr none short R90 both 0 (-12.7 -35.56);
Pin '!U2CTS/C1OUT/AN8/RB8' io none short R90 both 0 (-10.16 -35.56);
Pin 'PMA7/C2OUT/AN9/RB9' io none short R90 both 0 (-7.62 -35.56);
Pin 'TMS/PMA13/CVREF/AN10/RB10' io none short R90 both 0 (-5.08 -35.56);
Pin 'TDO/PMA12/AN11/RB11' io none short R90 both 0 (-2.54 -35.56);
Pin 'VSS@2' pwr none short R90 both 0 (0 -35.56);
Pin 'VDD@3' pwr none short R90 both 0 (2.54 -35.56);
Pin 'TCK/PMA11/AN12/RB12' io none short R90 both 0 (5.08 -35.56);
Pin 'TDI/PMA10/AN13/RB13' io none short R90 both 0 (7.62 -35.56);
Pin 'PMA1/!U2RTS/BCLK2/AN14/RB14' io none short R90 both 0 (10.16 -35.56);
Pin 'PMA0/AN15/OCFB/CN12/RB15' io none short R90 both 0 (12.7 -35.56);
Pin 'PMA9/U2RX/SDA2/CN17/RF4' io none short R90 both 0 (15.24 -35.56);
Pin 'PMA8/U2TX/SCL2/CN18/RF5' io none short R90 both 0 (17.78 -35.56);
Pin 'U1TX/RF3' io none short R180 both 0 (58.42 -20.32);
Pin 'U1RX/RF2' io none short R180 both 0 (58.42 -17.78);
Pin '!U1RTS/BCLK1/SCK1/INT0/RF6' io none short R180 both 0 (58.42 -15.24);
Pin 'SDA1/RG3' io none short R180 both 0 (58.42 -12.7);
Pin 'SCL1/RG2' io none short R180 both 0 (58.42 -10.16);
Pin 'VDD@5' pwr none short R180 both 0 (58.42 -7.62);
Pin 'OSC1/CLKI/RC12' io none short R180 both 0 (58.42 -5.08);
Pin 'OSC2/CLKO/RC15' io none short R180 both 0 (58.42 -2.54);
Pin 'VSS@4' pwr none short R180 both 0 (58.42 0);
Pin 'IC1/RTCC/INT1/RD8' io none short R180 both 0 (58.42 2.54);
Pin 'IC2/!U1CTS/INT2/RD9' io none short R180 both 0 (58.42 5.08);
Pin 'IC3/PMCS2/INT3/RD10' io none short R180 both 0 (58.42 7.62);
Pin 'IC4/PMCS1/INT4/RD11' io none short R180 both 0 (58.42 10.16);
Pin 'OC1/RD0' io none short R180 both 0 (58.42 12.7);
Pin 'SOSCI/CN1/RC13' io none short R180 both 0 (58.42 15.24);
Pin 'SOSCO/T1CK/CN0/RC14' io none short R180 both 0 (58.42 17.78);
Pin 'OC2/RD1' io none short R270 both 0 (17.78 35.56);
Pin 'OC3/RD2' io none short R270 both 0 (15.24 35.56);
Pin 'PMBE/OC4/RD3' io none short R270 both 0 (12.7 35.56);
Pin 'PMWR/OC5/CN13/RD4' io none short R270 both 0 (10.16 35.56);
Pin 'PMRD/CN14/RD5' io none short R270 both 0 (7.62 35.56);
Pin 'CN15/RD6' io none short R270 both 0 (5.08 35.56);
Pin 'CN16/RD7' io none short R270 both 0 (2.54 35.56);
Pin 'VCAP/VDDCORE' io none short R270 both 0 (0 35.56);
Pin 'ENVREG' io none short R270 both 0 (-2.54 35.56);
Pin 'RF0' io none short R270 both 0 (-5.08 35.56);
Pin 'RF1' io none short R270 both 0 (-7.62 35.56);
Pin 'PMD0/RE0' io none short R270 both 0 (-10.16 35.56);
Pin 'PMD1/RE1' io none short R270 both 0 (-12.7 35.56);
Pin 'PMD2/RE2' io none short R270 both 0 (-15.24 35.56);
Pin 'PMD3/RE3' io none short R270 both 0 (-17.78 35.56);
Pin 'PMD4/RE4' io none short R270 both 0 (-20.32 35.56);

Edit 'PIC16F676.sym';
Layer 94;
Wire  0.254 (-22.86 10.16) (25.4 10.16) (25.4 -12.7) (-22.86 -12.7) \
      (-22.86 10.16);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VDD' R0 (-9.652 7.62);
Layer 95;
Change Size 1.524;
Change Align bottom left;
Text 'VSS' R0 (-9.906 -11.938);
Pin 'VDD' pwr none short R270 pad 0 (-7.62 12.7);
Pin 'OSC1/CLKIN/T1CKI/RA5' io none short R0 both 0 (-25.4 2.54);
Pin 'T1G/OSC2/CLKOUT/AN3/RA4' io none short R0 both 0 (-25.4 0);
Pin 'VPP/MCLR/RA3' in none short R0 both 0 (-25.4 5.08);
Pin 'RC5' io none short R180 both 0 (27.94 5.08);
Pin 'RC4' io none short R180 both 0 (27.94 2.54);
Pin 'RC3/AN7' io none short R180 both 0 (27.94 0);
Pin 'RC2/AN6' io none short R180 both 0 (27.94 -2.54);
Pin 'RC1/AN5' io none short R180 both 0 (27.94 -5.08);
Pin 'RC0/AN4' io none short R180 both 0 (27.94 -7.62);
Pin 'COUT/T0CKI/INT/AN2/RA2' io none short R0 both 0 (-25.4 -2.54);
Pin 'CIN-/VREF/ICSPCLK/AN1/RA1' io none short R0 both 0 (-25.4 -5.08);
Pin 'CIN+/ICSPDAT/AN0/RA0' io none short R0 both 0 (-25.4 -7.62);
Pin 'VSS' pwr none short R90 pad 0 (-7.62 -15.24);

Edit 'PIC18F452-44.sym';
Layer 94;
Wire  0.254 (-20.32 35.56) (20.32 35.56) (20.32 -40.64) (-20.32 -40.64) \
      (-20.32 35.56);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-20.32 36.83);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-20.32 -44.45);
Pin 'RC7/RX/DT' io none short R0 both 0 (-22.86 -10.16);
Pin 'RD4/PSP4' io none short R180 both 0 (22.86 25.4);
Pin 'RD5/PSP5' io none short R180 both 0 (22.86 27.94);
Pin 'RD6/PSP6' io none short R180 both 0 (22.86 30.48);
Pin 'RD7/PSP7' io none short R180 both 0 (22.86 33.02);
Pin 'GND' pwr none short R0 both 0 (-22.86 -33.02);
Pin 'VCC' pwr none short R0 both 0 (-22.86 33.02);
Pin 'RB0/INT0' io none short R180 both 0 (22.86 -7.62);
Pin 'RB1/INT1' io none short R180 both 0 (22.86 -5.08);
Pin 'RB2/INT2' io none short R180 both 0 (22.86 -2.54);
Pin 'RB3/CCP2' io none short R180 both 0 (22.86 0);
Pin 'NC' nc none point R90 off 0 (-5.08 -40.64);
Pin 'RB4' io none short R180 both 0 (22.86 2.54);
Pin 'RB5/PGM' io none short R180 both 0 (22.86 5.08);
Pin 'RB6/PGC' io none short R180 both 0 (22.86 7.62);
Pin 'RB7/PGD' io none short R180 both 0 (22.86 10.16);
Pin '!MCLR!/VPP' in none short R0 both 0 (-22.86 22.86);
Pin 'RA0/AN0' io none short R180 both 0 (22.86 -27.94);
Pin 'RA1/AN1' io none short R180 both 0 (22.86 -25.4);
Pin 'RA2/AN2/VREF-' io none short R180 both 0 (22.86 -22.86);
Pin 'RA3/AN3/VREF+' io none short R180 both 0 (22.86 -20.32);
Pin 'RA4/T0CKI' io none short R180 both 0 (22.86 -17.78);
Pin 'RA5/AN4/!SS!/LVDIN' io none short R180 both 0 (22.86 -15.24);
Pin 'RE0/AN5/!RD' io none short R180 both 0 (22.86 -38.1);
Pin 'RE1/AN6/!WR' io none short R180 both 0 (22.86 -35.56);
Pin 'RE2/AN7/!CS' io none short R180 both 0 (22.86 -33.02);
Pin 'VCC@1' pwr none short R0 both 0 (-22.86 30.48);
Pin 'GND@1' pwr none short R0 both 0 (-22.86 -35.56);
Pin 'OSC1/CLKI' in none short R0 both 0 (-22.86 12.7);
Pin 'RA6/OSC2/CLKO' out none short R0 both 0 (-22.86 5.08);
Pin 'RC0/T1OSO/T1CKI' io none short R0 both 0 (-22.86 -27.94);
Pin 'RC1/T1OSI/ICCP2' io none short R0 both 0 (-22.86 -25.4);
Pin 'RC2/CCP1' io none short R0 both 0 (-22.86 -22.86);
Pin 'RD0/PSP0' io none short R180 both 0 (22.86 15.24);
Pin 'RD1/PSP1' io none short R180 both 0 (22.86 17.78);
Pin 'RD2/PSP2' io none short R180 both 0 (22.86 20.32);
Pin 'RD3/PSP3' io none short R180 both 0 (22.86 22.86);
Pin 'RC4/SDI/SDA' io none short R0 both 0 (-22.86 -17.78);
Pin 'RC5/SDO' io none short R0 both 0 (-22.86 -15.24);
Pin 'RC6/TX/CK' io none short R0 both 0 (-22.86 -12.7);
Pin 'RC3/SCK/SCL' io none short R0 both 0 (-22.86 -20.32);
Pin 'NC@1' nc none point R90 off 0 (-2.54 -40.64);
Pin 'NC@2' nc none point R90 off 0 (0 -40.64);
Pin 'NC@3' nc none point R90 off 0 (2.54 -40.64);

Edit 'MCP1525.sym';
Layer 94;
Wire  0.254 (-7.62 5.08) (7.62 5.08) (7.62 -5.08) (-7.62 -5.08) \
      (-7.62 5.08);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-7.62 6.35);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-7.62 -7.62);
Pin 'VIN' in none short R0 both 0 (-10.16 2.54);
Pin 'VO' out none short R180 both 0 (10.16 2.54);
Pin 'GND' pas none short R0 both 0 (-10.16 -2.54);

Edit 'PIC18F87J50-64.sym';

Edit 'PIC18F6XJ5X.sym';
Layer 94;
Wire  0.254 (-43.18 -45.72) (40.64 -45.72) (40.64 45.72) (-43.18 45.72) \
      (-43.18 -45.72);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-43.18 46.99);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-43.18 -48.26);
Pin 'RE1/PMWR/P2C' io none middle R0 both 0 (-48.26 17.78);
Pin 'RE0/PMRD/P2D' io none middle R0 both 0 (-48.26 15.24);
Pin 'RG0/PMA8/ECCP3/P3A' io none middle R0 both 0 (-48.26 12.7);
Pin 'RG1/PMA7/TX2/CK2' io none middle R0 both 0 (-48.26 10.16);
Pin 'RG2/PMA6/RX2/DT2' io none middle R0 both 0 (-48.26 7.62);
Pin 'RG3/PMCS1/CCP4/P3D' io none middle R0 both 0 (-48.26 5.08);
Pin '!MCLR' in none middle R0 both 0 (-48.26 2.54);
Pin 'RG4/PMCS2/CCP5/P1D' io none middle R0 both 0 (-48.26 0);
Pin 'VSS' pwr none middle R0 both 0 (-48.26 -2.54);
Pin 'VDDCORE/VCAP' io none middle R0 both 0 (-48.26 -5.08);
Pin 'RF7/!SS1!/C1OUT' io none middle R0 both 0 (-48.26 -7.62);
Pin 'RF6/AN11/C1INA' io none middle R0 both 0 (-48.26 -10.16);
Pin 'RF5/AN10/C1INB/CVREF' io none middle R0 both 0 (-48.26 -12.7);
Pin 'RF4/D+' io none middle R0 both 0 (-48.26 -15.24);
Pin 'RF3/DRF2/' io none middle R0 both 0 (-48.26 -17.78);
Pin 'PMA5/AN7/C2INB' io none middle R0 both 0 (-48.26 -20.32);
Pin 'VUSB' io none middle R90 both 0 (-20.32 -50.8);
Pin 'ENVREG' in none middle R90 both 0 (-17.78 -50.8);
Pin 'AVDD' io none middle R90 both 0 (-15.24 -50.8);
Pin 'AVSS' io none middle R90 both 0 (-12.7 -50.8);
Pin 'RA3/AN3/VREF+' io none middle R90 both 0 (-10.16 -50.8);
Pin 'RA2/AN2/VREF-' io none middle R90 both 0 (-7.62 -50.8);
Pin 'RA1/AN1' io none middle R90 both 0 (-5.08 -50.8);
Pin 'RA0/AN0' io none middle R90 both 0 (-2.54 -50.8);
Pin 'VSS@1' pwr none middle R90 both 0 (0 -50.8);
Pin 'VDD' pwr none middle R90 both 0 (2.54 -50.8);
Pin 'RA5/AN4/C2INA' io none middle R90 both 0 (5.08 -50.8);
Pin 'RA4/T0CKI' io none middle R90 both 0 (7.62 -50.8);
Pin 'RC1/T1OSI/ECCP2/P2A' io none middle R90 both 0 (10.16 -50.8);
Pin 'RC0/T1OSO/T13CKI' io none middle R90 both 0 (12.7 -50.8);
Pin 'RC6/TX1/CK1' io none middle R90 both 0 (15.24 -50.8);
Pin 'RC7/RX1/DT1' io none middle R90 both 0 (17.78 -50.8);
Pin 'RC2/ECCP1/P1A' io none middle R180 both 0 (45.72 -20.32);
Pin 'RC3/SCK1/SCL1' io none middle R180 both 0 (45.72 -17.78);
Pin 'RC4/SDI1/SDA1' io none middle R180 both 0 (45.72 -15.24);
Pin 'RC5/SDO1/C2OUT' io none middle R180 both 0 (45.72 -12.7);
Pin 'RB7/KBI3/PGD' io none middle R180 both 0 (45.72 -10.16);
Pin 'VDD@1' pwr none middle R180 both 0 (45.72 -7.62);
Pin 'OSC1/CLKI/RA7' io none middle R180 both 0 (45.72 -5.08);
Pin 'OSC2/CLKO/RA6' io none middle R180 both 0 (45.72 -2.54);
Pin 'VSS@2' pwr none middle R180 both 0 (45.72 0);
Pin 'RB6/KBI2/PGC' io none middle R180 both 0 (45.72 2.54);
Pin 'RB5/KBI1/PMA0' io none middle R180 both 0 (45.72 5.08);
Pin 'RB4/KBI0/PMA1' io none middle R180 both 0 (45.72 7.62);
Pin 'RB3/INT3/PMA2' io none middle R180 both 0 (45.72 10.16);
Pin 'RB2/INT2/PMA3' io none middle R180 both 0 (45.72 12.7);
Pin 'RB1/INT1/PMA4' io none middle R180 both 0 (45.72 15.24);
Pin 'RB0/FLT0/INT0' io none middle R180 both 0 (45.72 17.78);
Pin 'RD7/PMD7/!SS2' io none middle R270 both 0 (17.78 50.8);
Pin 'RD6/PMD6/SCK2/SCL2' io none middle R270 both 0 (15.24 50.8);
Pin 'RD5/PMD5/SDI2/SDA2' io none middle R270 both 0 (12.7 50.8);
Pin 'RD4/PMD4/SDO2' io none middle R270 both 0 (10.16 50.8);
Pin 'RD3/PMD3' io none middle R270 both 0 (7.62 50.8);
Pin 'RD2/PMD2' io none middle R270 both 0 (5.08 50.8);
Pin 'RD1/PMD1' io none middle R270 both 0 (2.54 50.8);
Pin 'VSS@3' pwr none middle R270 both 0 (0 50.8);
Pin 'VDD@2' pwr none middle R270 both 0 (-2.54 50.8);
Pin 'RD0/PMD0' io none middle R270 both 0 (-5.08 50.8);
Pin 'RE7/PMA9/ECCP2/P2A' io none middle R270 both 0 (-7.62 50.8);
Pin 'RE6/PMA10/P1B' io none middle R270 both 0 (-10.16 50.8);
Pin 'RE5/PMA11/P1C' io none middle R270 both 0 (-12.7 50.8);
Pin 'RE4/PMA12/P3B' io none middle R270 both 0 (-15.24 50.8);
Pin 'RE3/PMA13/P3C/REFO' io none middle R270 both 0 (-17.78 50.8);
Pin 'RE2/PMBE/P2B' io none middle R270 both 0 (-20.32 50.8);

Edit 'PIC18F8XJ5X.sym';
Layer 94;
Wire  0.254 (-48.26 -66.04) (45.72 -66.04) (45.72 53.34) (-48.26 53.34) \
      (-48.26 -66.04);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-48.26 54.61);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-48.26 -68.58);
Pin 'RH2/A18/PMD7' io none middle R0 both 0 (-53.34 22.86);
Pin 'RH3/A19/PMD6' io none middle R0 both 0 (-53.34 20.32);
Pin 'RE1/AD9/PMWR/P2C' io none middle R0 both 0 (-53.34 17.78);
Pin 'RE0/AD8/PMRD/P2D' io none middle R0 both 0 (-53.34 15.24);
Pin 'RG0/PMA8/ECCP3/P3A' io none middle R0 both 0 (-53.34 12.7);
Pin 'RG1/PMA7/TX2/CK2' io none middle R0 both 0 (-53.34 10.16);
Pin 'RG2/PMA6/RX2/DT2' io none middle R0 both 0 (-53.34 7.62);
Pin 'RG3/PMCS1/CCP4/P3D' io none middle R0 both 0 (-53.34 5.08);
Pin '!MCLR' in none middle R0 both 0 (-53.34 2.54);
Pin 'RG4/PMCS2/CCP5/P1D' io none middle R0 both 0 (-53.34 0);
Pin 'VSS' pwr none middle R0 both 0 (-53.34 -2.54);
Pin 'VDDCORE/VCAP' io none middle R0 both 0 (-53.34 -5.08);
Pin 'RF7/PMD0/!SS1!/C1OUT' io none middle R0 both 0 (-53.34 -7.62);
Pin 'RF6/PMD1/AN11/C1INA' io none middle R0 both 0 (-53.34 -10.16);
Pin 'RF5/PMD2/AN10/C1INB/CVREF' io none middle R0 both 0 (-53.34 -12.7);
Pin 'RF4/D+' io none middle R0 both 0 (-53.34 -15.24);
Pin 'RF3/D-' io none middle R0 both 0 (-53.34 -17.78);
Pin 'RF2/PMA5/AN7/C2INB' io none middle R0 both 0 (-53.34 -20.32);
Pin 'RH7/PMWR/AN15/P1B' io none middle R0 both 0 (-53.34 -22.86);
Pin 'RH6/PMRD/AN14/P1C/C1INC' io none middle R0 both 0 (-53.34 -25.4);
Pin 'RH5/PMBE/AN13/P3B/C2IND' io none middle R90 both 0 (-25.4 -71.12);
Pin 'RH4/PMD3/AN12/P3C/C2INC' io none middle R90 both 0 (-22.86 -71.12);
Pin 'VUSB' in none middle R90 both 0 (-20.32 -71.12);
Pin 'ENVREG' in none middle R90 both 0 (-17.78 -71.12);
Pin 'AVDD' io none middle R90 both 0 (-15.24 -71.12);
Pin 'AVSS' io none middle R90 both 0 (-12.7 -71.12);
Pin 'RA3/AN3/VREF+' io none middle R90 both 0 (-10.16 -71.12);
Pin 'RA2/AN2/VREF-' io none middle R90 both 0 (-7.62 -71.12);
Pin 'RA1/AN1' io none middle R90 both 0 (-5.08 -71.12);
Pin 'RA0/AN0' io none middle R90 both 0 (-2.54 -71.12);
Pin 'VSS@1' pwr none middle R90 both 0 (0 -71.12);
Pin 'VDD' pwr none middle R90 both 0 (2.54 -71.12);
Pin 'RA5/PMD4/AN4/C2INA' io none middle R90 both 0 (5.08 -71.12);
Pin 'RA4/PMD5/T0CKI' io none middle R90 both 0 (7.62 -71.12);
Pin 'RC1/T1OSI/ECCP2/P2A' io none middle R90 both 0 (10.16 -71.12);
Pin 'RC0/T1OSO/T13CKI' io none middle R90 both 0 (12.7 -71.12);
Pin 'RC6/TX1/CK1' io none middle R90 both 0 (15.24 -71.12);
Pin 'RC7/RX1/DT1' io none middle R90 both 0 (17.78 -71.12);
Pin 'RJ4/BA0' io none middle R90 both 0 (20.32 -71.12);
Pin 'RJ5/!CE' io none middle R90 both 0 (22.86 -71.12);
Pin 'RJ6/!LB' io none middle R180 both 0 (50.8 -25.4);
Pin 'RJ7/!UB' io none middle R180 both 0 (50.8 -22.86);
Pin 'RC2/ECCP1/P1A' io none middle R180 both 0 (50.8 -20.32);
Pin 'RC3/SCK1/SCL1' io none middle R180 both 0 (50.8 -17.78);
Pin 'RC4/SDI1/SDA1' io none middle R180 both 0 (50.8 -15.24);
Pin 'RC5/SDO1/C2OUT' io none middle R180 both 0 (50.8 -12.7);
Pin 'RB7/KBI3/PGD' io none middle R180 both 0 (50.8 -10.16);
Pin 'VDD@1' pwr none middle R180 both 0 (50.8 -7.62);
Pin 'OSC1/CLKI/RA7' io none middle R180 both 0 (50.8 -5.08);
Pin 'OSC2/CLKO/RA6' io none middle R180 both 0 (50.8 -2.54);
Pin 'VSS@2' pwr none middle R180 both 0 (50.8 0);
Pin 'RB6/KBI2/PGC' io none middle R180 both 0 (50.8 2.54);
Pin 'RB5/KBI1/PMA0' io none middle R180 both 0 (50.8 5.08);
Pin 'RB4/KBI0/PMA1' io none middle R180 both 0 (50.8 7.62);
Pin 'RB3/INT3/ECCP2/P2A/PMA2' io none middle R180 both 0 (50.8 10.16);
Pin 'RB2/INT2/PMA3' io none middle R180 both 0 (50.8 12.7);
Pin 'RB1/INT1/PMA4' io none middle R180 both 0 (50.8 15.24);
Pin 'RB0/FLT0/INT0' io none middle R180 both 0 (50.8 17.78);
Pin 'RJ3/!WRH' io none middle R180 both 0 (50.8 20.32);
Pin 'RJ2/!WRL' io none middle R180 both 0 (50.8 22.86);
Pin 'RJ1/!OE' io none middle R270 both 0 (22.86 58.42);
Pin 'RJ0/ALE' io none middle R270 both 0 (20.32 58.42);
Pin 'RD7/AD7/PMD7/!SS2' io none middle R270 both 0 (17.78 58.42);
Pin 'RD6/AD6/PMD6/SCK2/SCL2' io none middle R270 both 0 (15.24 58.42);
Pin 'RD5/AD5/PMD5/SDI2/SDA2' io none middle R270 both 0 (12.7 58.42);
Pin 'RD4/AD4/PMD4/SDO2' io none middle R270 both 0 (10.16 58.42);
Pin 'RD3/AD3/PMD3' io none middle R270 both 0 (7.62 58.42);
Pin 'RD2/AD2/PMD2' io none middle R270 both 0 (5.08 58.42);
Pin 'RD1/AD1/PMD1' io none middle R270 both 0 (2.54 58.42);
Pin 'VSS@3' pwr none middle R270 both 0 (0 58.42);
Pin 'VDD@2' pwr none middle R270 both 0 (-2.54 58.42);
Pin 'RD0/AD0/PMD0' io none middle R270 both 0 (-5.08 58.42);
Pin 'RE7/AD15/PMA9/ECCP2/P2A' io none middle R270 both 0 (-7.62 58.42);
Pin 'RE6/AD14/PMA10/P1B' io none middle R270 both 0 (-10.16 58.42);
Pin 'RE5/AD13/PMA11/P1C' io none middle R270 both 0 (-12.7 58.42);
Pin 'RE4/AD12/PMA12/P3B' io none middle R270 both 0 (-15.24 58.42);
Pin 'RE3/AD11/PMA13/P3C/REFO' io none middle R270 both 0 (-17.78 58.42);
Pin 'RE2/AD10/PMBE/P2B' io none middle R270 both 0 (-20.32 58.42);
Pin 'RH0/A16' io none middle R270 both 0 (-22.86 58.42);
Pin 'RH1/A17' io none middle R270 both 0 (-25.4 58.42);

Edit 'PIC18F6XJ6X.sym';
Layer 94;
Wire  0.2032 (-40.64 -40.64) (38.1 -40.64) (38.1 40.64) (-40.64 40.64) \
      (-40.64 -40.64);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Change Font vector;
Text '>NAME' R0 (-40.64 41.91);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-40.64 -43.18);
Pin 'RE1/P2C' io none middle R0 both 0 (-45.72 22.86);
Pin 'RE0/P2D' io none middle R0 both 0 (-45.72 20.32);
Pin 'RB0/INT0/FLT0' io none middle R0 both 0 (-45.72 17.78);
Pin 'RB1/INT1' io none middle R0 both 0 (-45.72 15.24);
Pin 'RB2/INT2' io none middle R0 both 0 (-45.72 12.7);
Pin 'RB3/INT3' io none middle R0 both 0 (-45.72 10.16);
Pin '!MCLR' io none middle R0 both 0 (-45.72 7.62);
Pin 'RG4/CCP5/P1D' io none middle R0 both 0 (-45.72 5.08);
Pin 'VSS' io none middle R0 both 0 (-45.72 2.54);
Pin 'VDDCORE/VCAP' io none middle R0 both 0 (-45.72 0);
Pin 'RF7/!SS1' io none middle R0 both 0 (-45.72 -2.54);
Pin 'RF6/AN11' io none middle R0 both 0 (-45.72 -5.08);
Pin 'RF5/AN10/CVREF' io none middle R0 both 0 (-45.72 -7.62);
Pin 'RF4/AN9' io none middle R0 both 0 (-45.72 -10.16);
Pin 'RF3/AN8' io none middle R0 both 0 (-45.72 -12.7);
Pin 'RF2/AN7/C1OUT' io none middle R0 both 0 (-45.72 -15.24);
Pin 'RF1/AN6/C2OUT' io none middle R90 both 0 (-20.32 -45.72);
Pin 'ENVREG' io none middle R90 both 0 (-17.78 -45.72);
Pin 'AVDD' io none middle R90 both 0 (-15.24 -45.72);
Pin 'AVSS' io none middle R90 both 0 (-12.7 -45.72);
Pin 'RA3/AN3/VREF+' io none middle R90 both 0 (-10.16 -45.72);
Pin 'RA2/AN2/VREF-' io none middle R90 both 0 (-7.62 -45.72);
Pin 'RA1/LEDB/AN1' io none middle R90 both 0 (-5.08 -45.72);
Pin 'RA0/LEDA/AN0' io none middle R90 both 0 (-2.54 -45.72);
Pin 'VSS@1' io none middle R90 both 0 (0 -45.72);
Pin 'VDD' io none middle R90 both 0 (2.54 -45.72);
Pin 'RA5/AN4' io none middle R90 both 0 (5.08 -45.72);
Pin 'RA4/T0CKI' io none middle R90 both 0 (7.62 -45.72);
Pin 'RC1/T1OSI/ECCP2/P2A' io none middle R90 both 0 (10.16 -45.72);
Pin 'RC0/T1OSO/T13CKI' io none middle R90 both 0 (12.7 -45.72);
Pin 'RC6/TX1/CK1' io none middle R90 both 0 (15.24 -45.72);
Pin 'RC7/RX1/DT1' io none middle R90 both 0 (17.78 -45.72);
Pin 'RC2/ECCP1/P1A' io none middle R180 both 0 (43.18 -15.24);
Pin 'RC3/SCK1/SCL1' io none middle R180 both 0 (43.18 -12.7);
Pin 'RC4/SDI1/SDA1' io none middle R180 both 0 (43.18 -10.16);
Pin 'RC5/SDO1' io none middle R180 both 0 (43.18 -7.62);
Pin 'RB7/KBI3/PGD' io none middle R180 both 0 (43.18 -5.08);
Pin 'VDD@1' io none middle R180 both 0 (43.18 -2.54);
Pin 'OSC1/CLKI' io none middle R180 both 0 (43.18 0);
Pin 'OSC2/CLKO' io none middle R180 both 0 (43.18 2.54);
Pin 'VSS@2' io none middle R180 both 0 (43.18 5.08);
Pin 'RB6/KBI2/PGC' io none middle R180 both 0 (43.18 7.62);
Pin 'RB5/KBI1' io none middle R180 both 0 (43.18 10.16);
Pin 'RB4/KBI0' io none middle R180 both 0 (43.18 12.7);
Pin 'VSSRX' io none middle R180 both 0 (43.18 15.24);
Pin 'TPIN-' io none middle R180 both 0 (43.18 17.78);
Pin 'TPIN+' io none middle R180 both 0 (43.18 20.32);
Pin 'VDDRX' io none middle R180 both 0 (43.18 22.86);
Pin 'VDDTX' io none middle R270 both 0 (17.78 45.72);
Pin 'TPOUT-' io none middle R270 both 0 (15.24 45.72);
Pin 'TPOUT+' io none middle R270 both 0 (12.7 45.72);
Pin 'VSSTX' io none middle R270 both 0 (10.16 45.72);
Pin 'RBIAS' io none middle R270 both 0 (7.62 45.72);
Pin 'VDDPLL' io none middle R270 both 0 (5.08 45.72);
Pin 'VSSPLL' io none middle R270 both 0 (2.54 45.72);
Pin 'VSS@3' io none middle R270 both 0 (0 45.72);
Pin 'VDD@2' io none middle R270 both 0 (-2.54 45.72);
Pin 'RD2/CCP4/P3D' io none middle R270 both 0 (-5.08 45.72);
Pin 'RD1/ECCP3/P3A' io none middle R270 both 0 (-7.62 45.72);
Pin 'RD0/P1B' io none middle R270 both 0 (-10.16 45.72);
Pin 'RE5/P1C' io none middle R270 both 0 (-12.7 45.72);
Pin 'RE4/P3B' io none middle R270 both 0 (-15.24 45.72);
Pin 'RE3/P3C' io none middle R270 both 0 (-17.78 45.72);
Pin 'RE2/P2B' io none middle R270 both 0 (-20.32 45.72);

Edit 'PIC18F8XJ6X.sym';
Layer 94;
Wire  0.254 (-43.18 -48.26) (40.64 -48.26) (40.64 43.18) (-43.18 43.18) \
      (-43.18 -48.26);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-43.18 44.45);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-43.18 -50.8);
Pin 'RH2' io none middle R0 both 0 (-48.26 25.4);
Pin 'RH3' io none middle R0 both 0 (-48.26 22.86);
Pin 'RE1/P2C' io none middle R0 both 0 (-48.26 20.32);
Pin 'RE0/P2D' io none middle R0 both 0 (-48.26 17.78);
Pin 'RB0/INT0/FLT0' io none middle R0 both 0 (-48.26 15.24);
Pin 'RB1/INT1' io none middle R0 both 0 (-48.26 12.7);
Pin 'RB2/INT2' io none middle R0 both 0 (-48.26 10.16);
Pin 'RB3/INT3' io none middle R0 both 0 (-48.26 7.62);
Pin '!MCLR' in none middle R0 both 0 (-48.26 5.08);
Pin 'RG4/CCP5/P1D' io none middle R0 both 0 (-48.26 2.54);
Pin 'VSS' pwr none middle R0 both 0 (-48.26 0);
Pin 'VDDCORE/VCAP' in none middle R0 both 0 (-48.26 -2.54);
Pin 'RF7/!SS1' io none middle R0 both 0 (-48.26 -5.08);
Pin 'RF6/AN11' io none middle R0 both 0 (-48.26 -7.62);
Pin 'RF5/AN10/CVREF' io none middle R0 both 0 (-48.26 -10.16);
Pin 'RF4/AN9' io none middle R0 both 0 (-48.26 -12.7);
Pin 'RF3/AN8' io none middle R0 both 0 (-48.26 -15.24);
Pin 'RF2/AN7/C1OUT' io none middle R0 both 0 (-48.26 -17.78);
Pin 'RH7/AN15/P1B' io none middle R0 both 0 (-48.26 -20.32);
Pin 'RH6/AN14/P1C' io none middle R0 both 0 (-48.26 -22.86);
Pin 'RH5/AN13/P3B' io none middle R90 both 0 (-25.4 -53.34);
Pin 'RH4/AN12/P3C' io none middle R90 both 0 (-22.86 -53.34);
Pin 'RF1/AN6/C2OUT' io none middle R90 both 0 (-20.32 -53.34);
Pin 'ENVREG' in none middle R90 both 0 (-17.78 -53.34);
Pin 'AVDD' in none middle R90 both 0 (-15.24 -53.34);
Pin 'AVSS' in none middle R90 both 0 (-12.7 -53.34);
Pin 'RA3/AN3/VREF+' io none middle R90 both 0 (-10.16 -53.34);
Pin 'RA2/AN2/VREF-' io none middle R90 both 0 (-7.62 -53.34);
Pin 'RA1/LEDB/AN1' io none middle R90 both 0 (-5.08 -53.34);
Pin 'RA0/LEDA/AN0' io none middle R90 both 0 (-2.54 -53.34);
Pin 'VSS@1' pwr none middle R90 both 0 (0 -53.34);
Pin 'VDD' pwr none middle R90 both 0 (2.54 -53.34);
Pin 'RA5/AN4' io none middle R90 both 0 (5.08 -53.34);
Pin 'RA4/T0CKI' io none middle R90 both 0 (7.62 -53.34);
Pin 'RC1/T1OSI/ECCP2/P2A' io none middle R90 both 0 (10.16 -53.34);
Pin 'RC0/T1OSO/T13CKI' io none middle R90 both 0 (12.7 -53.34);
Pin 'RC6/TX1/CK1' io none middle R90 both 0 (15.24 -53.34);
Pin 'RC7/RX1/DT1' io none middle R90 both 0 (17.78 -53.34);
Pin 'RJ5' io none middle R90 both 0 (20.32 -53.34);
Pin 'RJ4' io none middle R90 both 0 (22.86 -53.34);
Pin 'RG3/CCP4/P3D' io none middle R180 both 0 (45.72 -22.86);
Pin 'RG2/RX2/DT2' io none middle R180 both 0 (45.72 -20.32);
Pin 'RC2/ECCP1/P1A' io none middle R180 both 0 (45.72 -17.78);
Pin 'RC3/SCK1/SCL1' io none middle R180 both 0 (45.72 -15.24);
Pin 'RC4/SDI1/SDA1' io none middle R180 both 0 (45.72 -12.7);
Pin 'RC5/SDO1' io none middle R180 both 0 (45.72 -10.16);
Pin 'RB7/KBI3/PGD' io none middle R180 both 0 (45.72 -7.62);
Pin 'VDD@1' pwr none middle R180 both 0 (45.72 -5.08);
Pin 'OSC1/CLKI' in none middle R180 both 0 (45.72 -2.54);
Pin 'OSC2/CLKO' out none middle R180 both 0 (45.72 0);
Pin 'VSS@2' pwr none middle R180 both 0 (45.72 2.54);
Pin 'RB6/KBI2/PGC' io none middle R180 both 0 (45.72 5.08);
Pin 'RB5/KBI1' io none middle R180 both 0 (45.72 7.62);
Pin 'RB4/KBI0' io none middle R180 both 0 (45.72 10.16);
Pin 'RG1/TX2/CK2' io none middle R180 both 0 (45.72 12.7);
Pin 'RG0/ECCP3/P3A' io none middle R180 both 0 (45.72 15.24);
Pin 'VSSRX' in none middle R180 both 0 (45.72 17.78);
Pin 'TPIN-' in none middle R180 both 0 (45.72 20.32);
Pin 'TPIN+' in none middle R180 both 0 (45.72 22.86);
Pin 'VDDRX' in none middle R180 both 0 (45.72 25.4);
Pin 'VDDTX' in none middle R270 both 0 (22.86 48.26);
Pin 'TPOUT-' out none middle R270 both 0 (20.32 48.26);
Pin 'TPOUT+' out none middle R270 both 0 (17.78 48.26);
Pin 'VSSTX' in none middle R270 both 0 (15.24 48.26);
Pin 'RBIAS' in none middle R270 both 0 (12.7 48.26);
Pin 'VDDPLL' in none middle R270 both 0 (10.16 48.26);
Pin 'VSSPLL' in none middle R270 both 0 (7.62 48.26);
Pin 'RD2' io none middle R270 both 0 (5.08 48.26);
Pin 'RD1' io none middle R270 both 0 (2.54 48.26);
Pin 'VSS@3' pwr none middle R270 both 0 (0 48.26);
Pin 'VDD@2' pwr none middle R270 both 0 (-2.54 48.26);
Pin 'RD0' io none middle R270 both 0 (-5.08 48.26);
Pin 'RE7/ECCP2/P2A' io none middle R270 both 0 (-7.62 48.26);
Pin 'RE6/P1B' io none middle R270 both 0 (-10.16 48.26);
Pin 'RE5/P1C' io none middle R270 both 0 (-12.7 48.26);
Pin 'RE4/P3B' io none middle R270 both 0 (-15.24 48.26);
Pin 'RE3/P3C' io none middle R270 both 0 (-17.78 48.26);
Pin 'RE2/P2B' io none middle R270 both 0 (-20.32 48.26);
Pin 'RH0' io none middle R270 both 0 (-22.86 48.26);
Pin 'RH1' io none middle R270 both 0 (-25.4 48.26);

Edit 'PIC18F9XJ6.sym';
Layer 94;
Wire  0.254 (-48.26 -55.88) (48.26 -55.88) (48.26 53.34) (-48.26 53.34) \
      (-48.26 -55.88);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-48.26 54.61);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-48.26 -58.42);
Pin 'RH2/A18' io none middle R0 both 0 (-53.34 30.48);
Pin 'RH3/A19' io none middle R0 both 0 (-53.34 27.94);
Pin 'RE1/AD9/!WR!/P2C' io none middle R0 both 0 (-53.34 25.4);
Pin 'RE0/AD8/!RD!/P2D/T' io none middle R0 both 0 (-53.34 22.86);
Pin 'RB0/INT0/FLT0' io none middle R0 both 0 (-53.34 20.32);
Pin 'RB1/INT1' io none middle R0 both 0 (-53.34 17.78);
Pin 'RB2/INT2' io none middle R0 both 0 (-53.34 15.24);
Pin 'RB3/INT3/ECCP2/P2A' io none middle R0 both 0 (-53.34 12.7);
Pin 'NC' nc none middle R0 both 0 (-53.34 10.16);
Pin 'RG6' io none middle R0 both 0 (-53.34 7.62);
Pin 'RG5' io none middle R0 both 0 (-53.34 5.08);
Pin 'RF0/AN5' io none middle R0 both 0 (-53.34 2.54);
Pin '!MCLR' in none middle R0 both 0 (-53.34 0);
Pin 'RG4/CCP5/P1D' io none middle R0 both 0 (-53.34 -2.54);
Pin 'VSS' pwr none middle R0 both 0 (-53.34 -5.08);
Pin 'VDDCORE/VCAP3' io none middle R0 both 0 (-53.34 -7.62);
Pin 'VDD' pwr none middle R0 both 0 (-53.34 -10.16);
Pin 'RF7/!SS1' io none middle R0 both 0 (-53.34 -12.7);
Pin 'RF6/AN11' io none middle R0 both 0 (-53.34 -15.24);
Pin 'RF5/AN10/CVREF' io none middle R0 both 0 (-53.34 -17.78);
Pin 'RF4/AN9' io none middle R0 both 0 (-53.34 -20.32);
Pin 'RF3/AN8' io none middle R0 both 0 (-53.34 -22.86);
Pin 'RF2/AN7/C1OUT' io none middle R0 both 0 (-53.34 -25.4);
Pin 'RH7/AN15/P1B' io none middle R0 both 0 (-53.34 -27.94);
Pin 'RH6/AN14/P1C' io none middle R0 both 0 (-53.34 -30.48);
Pin 'RH5/AN13/P3B' io none middle R90 both 0 (-30.48 -60.96);
Pin 'RH4/AN12/P3C' io none middle R90 both 0 (-27.94 -60.96);
Pin 'RF1/AN6/C2OUT' io none middle R90 both 0 (-25.4 -60.96);
Pin 'ENVREG' in none middle R90 both 0 (-22.86 -60.96);
Pin 'AVDD' in none middle R90 both 0 (-20.32 -60.96);
Pin 'AVSS' in none middle R90 both 0 (-17.78 -60.96);
Pin 'RA3/AN3/VREF+' io none middle R90 both 0 (-15.24 -60.96);
Pin 'RA2/AN2/VREF-' io none middle R90 both 0 (-12.7 -60.96);
Pin 'RA1/LEDB/AN1' io none middle R90 both 0 (-10.16 -60.96);
Pin 'RA0/LEDA/AN0' io none middle R90 both 0 (-7.62 -60.96);
Pin 'VSS@1' pwr none middle R90 both 0 (-5.08 -60.96);
Pin 'VDD@1' pwr none middle R90 both 0 (-2.54 -60.96);
Pin 'RG7' io none middle R90 both 0 (0 -60.96);
Pin 'RJ7/!UB' io none middle R90 both 0 (2.54 -60.96);
Pin 'VSS@2' io none middle R90 both 0 (5.08 -60.96);
Pin 'RA5/AN4' io none middle R90 both 0 (7.62 -60.96);
Pin 'RA4/T0CKI' io none middle R90 both 0 (10.16 -60.96);
Pin 'RC1/T1OSI/ECCP2/P2A' io none middle R90 both 0 (12.7 -60.96);
Pin 'RC0/T1OSO/T13CKI' io none middle R90 both 0 (15.24 -60.96);
Pin 'RC6/TX1/CK1' io none middle R90 both 0 (17.78 -60.96);
Pin 'RC7/RX1/DT1' io none middle R90 both 0 (20.32 -60.96);
Pin 'RJ4/BA0' io none middle R90 both 0 (22.86 -60.96);
Pin 'RJ5/!CE' io none middle R90 both 0 (25.4 -60.96);
Pin 'RJ0/ALE' io none middle R90 both 0 (27.94 -60.96);
Pin 'RJ1/!OE' io none middle R90 both 0 (30.48 -60.96);
Pin 'RG3/CCP4/P3D' io none middle R180 both 0 (53.34 -30.48);
Pin 'RG2/RX2/DT2' io none middle R180 both 0 (53.34 -27.94);
Pin 'RC2/ECCP1/P1A' io none middle R180 both 0 (53.34 -25.4);
Pin 'RC3/SCK1/SCL1' io none middle R180 both 0 (53.34 -22.86);
Pin 'RC4/SDI1/SDA1' io none middle R180 both 0 (53.34 -20.32);
Pin 'RC5/SDO1' io none middle R180 both 0 (53.34 -17.78);
Pin 'RB7/KBI3/PGD' io none middle R180 both 0 (53.34 -15.24);
Pin 'RJ6/!LB' io none middle R180 both 0 (53.34 -12.7);
Pin 'VDD@2' pwr none middle R180 both 0 (53.34 -10.16);
Pin 'VSS@3' pwr none middle R180 both 0 (53.34 -7.62);
Pin 'RJ3/!WRH' io none middle R180 both 0 (53.34 -5.08);
Pin 'VDD@3' pwr none middle R180 both 0 (53.34 -2.54);
Pin 'OSC1/CLKI' in none middle R180 both 0 (53.34 0);
Pin 'OSC2/CLKO' out none middle R180 both 0 (53.34 2.54);
Pin 'VSS@4' pwr none middle R180 both 0 (53.34 5.08);
Pin 'RJ2/!WRL' io none middle R180 both 0 (53.34 7.62);
Pin 'RB6/KBI2/PGC' io none middle R180 both 0 (53.34 10.16);
Pin 'RB5/KBI1' io none middle R180 both 0 (53.34 12.7);
Pin 'RB4/KBI0' io none middle R180 both 0 (53.34 15.24);
Pin 'RG1/TX2/CK2' io none middle R180 both 0 (53.34 17.78);
Pin 'RG0/ECCP3/P3A' io none middle R180 both 0 (53.34 20.32);
Pin 'VSSRX' in none middle R180 both 0 (53.34 22.86);
Pin 'TPIN-' in none middle R180 both 0 (53.34 25.4);
Pin 'TPIN+' in none middle R180 both 0 (53.34 27.94);
Pin 'VDDRX' in none middle R180 both 0 (53.34 30.48);
Pin 'VDDTX' in none middle R270 both 0 (30.48 58.42);
Pin 'TPOUT-' io none middle R270 both 0 (27.94 58.42);
Pin 'TPOUT+' io none middle R270 both 0 (25.4 58.42);
Pin 'VSSTX' in none middle R270 both 0 (22.86 58.42);
Pin 'RBIAS' in none middle R270 both 0 (20.32 58.42);
Pin 'VDDPLL' in none middle R270 both 0 (17.78 58.42);
Pin 'VSSPLL' in none middle R270 both 0 (15.24 58.42);
Pin 'D7/AD7/PSP7/!SS2' io none middle R270 both 0 (12.7 58.42);
Pin 'RD6/AD6/PSP6/SCK2/SCL2' io none middle R270 both 0 (10.16 58.42);
Pin 'VSS@5' pwr none middle R270 both 0 (7.62 58.42);
Pin 'VDD@4' pwr none middle R270 both 0 (5.08 58.42);
Pin 'RD5/AD5/PSP5/SDI2/SDA2' io none middle R270 both 0 (2.54 58.42);
Pin 'RD4/AD4/PSP4/SDO2/SD' io none middle R270 both 0 (0 58.42);
Pin 'RD3/AD3/PSP3' io none middle R270 both 0 (-2.54 58.42);
Pin 'RD2/AD2/PSP2' io none middle R270 both 0 (-5.08 58.42);
Pin 'RD1/AD1/PSP1' io none middle R270 both 0 (-7.62 58.42);
Pin 'RD0/AD0/PSP0' io none middle R270 both 0 (-10.16 58.42);
Pin 'RE7/AD15/ECCP2/P2A' io none middle R270 both 0 (-12.7 58.42);
Pin 'RE6/AD14/P1B' io none middle R270 both 0 (-15.24 58.42);
Pin 'RE5/AD13/P1C' io none middle R270 both 0 (-17.78 58.42);
Pin 'RE4/AD12/P3B' io none middle R270 both 0 (-20.32 58.42);
Pin 'RE3/AD11/P3C' io none middle R270 both 0 (-22.86 58.42);
Pin 'RE2/AD10/!CS!/P2B' io none middle R270 both 0 (-25.4 58.42);
Pin 'RH0/A16' io none middle R270 both 0 (-27.94 58.42);
Pin 'RH1/A17' io none middle R270 both 0 (-30.48 58.42);

Edit 'PIC12F683.sym';
Layer 94;
Wire  0.254 (-20.32 17.78) (20.32 17.78) (20.32 -5.08) (-20.32 -5.08) \
      (-20.32 17.78);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-20.32 19.05);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-20.32 -7.62);
Pin 'VDD' pwr none short R0 both 0 (-22.86 15.24);
Pin 'GP5/T1CKI/OSC1/CLKIN' io none short R0 both 0 (-22.86 12.7);
Pin 'GP4/AN3/T1G/OSC2/CLKOUT' io none short R0 both 0 (-22.86 10.16);
Pin 'GP3/!MCLR!/VPP' io none short R0 both 0 (-22.86 7.62);
Pin 'GP2/AN2/T0CKI/INT/COUT/CCP1' io none short R0 both 0 (-22.86 5.08);
Pin 'GP1/AN1/CIN-/VREF/ICSPCLK' io none short R0 both 0 (-22.86 2.54);
Pin 'GP0/AN0/CIN+/ICSPDAT/ULPWU' io none short R0 both 0 (-22.86 0);
Pin 'VSS' pwr none short R0 both 0 (-22.86 -2.54);

Edit 'MCP3550.sym';
Layer 94;
Wire  0.254 (-7.62 12.7) (10.16 12.7) (10.16 -12.7) (-7.62 -12.7) \
      (-7.62 12.7);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Change Font proportional;
Text '>NAME' R0 (-7.62 13.97);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-7.62 -15.24);
Pin 'VREF' in none short R0 both 0 (-10.16 5.08);
Pin 'VIN+' in none short R0 both 0 (-10.16 0);
Pin 'VIN-' in none short R0 both 0 (-10.16 -5.08);
Pin 'VDD' pwr none short R0 both 0 (-10.16 10.16);
Pin 'VSS' pwr none short R0 both 0 (-10.16 -10.16);
Pin '!CS' in none short R180 both 0 (12.7 2.54);
Pin 'SDO/!RDY' out none short R180 both 0 (12.7 -7.62);
Pin 'SCK' in none short R180 both 0 (12.7 -2.54);

Edit 'ENC28J60.sym';
Layer 94;
Wire  0.254 (-12.7 27.94) (12.7 27.94) (12.7 -30.48) (-12.7 -30.48) \
      (-12.7 27.94);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-12.7 29.21);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-12.7 -33.02);
Pin 'VCAP' in none short R0 both 0 (-15.24 -15.24);
Pin 'VSS' in none short R0 both 0 (-15.24 -27.94);
Pin 'CLKOUT' out none short R0 both 0 (-15.24 15.24);
Pin '!INT' out none short R0 both 0 (-15.24 12.7);
Pin 'NC*' out none short R0 both 0 (-15.24 -7.62);
Pin 'SO' out none short R0 both 0 (-15.24 2.54);
Pin 'SI' in none short R0 both 0 (-15.24 5.08);
Pin 'SCK' in none short R0 both 0 (-15.24 0);
Pin '!CS' in none short R0 both 0 (-15.24 7.62);
Pin '!RESET' in none short R0 both 0 (-15.24 17.78);
Pin 'VSSRX' in none short R180 both 0 (15.24 -2.54);
Pin 'TPIN+' in none short R180 both 0 (15.24 2.54);
Pin 'TPIN-' in none short R180 both 0 (15.24 0);
Pin 'RBIAS' in none short R180 both 0 (15.24 -7.62);
Pin 'VDDTX' in none short R180 both 0 (15.24 17.78);
Pin 'TPOUT-' out none short R180 both 0 (15.24 12.7);
Pin 'TPOUT+' out none short R180 both 0 (15.24 15.24);
Pin 'VSSTX' in none short R180 both 0 (15.24 10.16);
Pin 'VDDRX' in none short R180 both 0 (15.24 5.08);
Pin 'VDDPLL' in none short R180 both 0 (15.24 -25.4);
Pin 'VSSPLL' in none short R180 both 0 (15.24 -27.94);
Pin 'VSSOSC' in none short R180 both 0 (15.24 -20.32);
Pin 'OSC1' in none short R180 both 0 (15.24 -15.24);
Pin 'OSC2' out none short R180 both 0 (15.24 -17.78);
Pin 'VDDOSC' in none short R180 both 0 (15.24 -12.7);
Pin 'LEDB' out none short R180 both 0 (15.24 22.86);
Pin 'LEDA' out none short R180 both 0 (15.24 25.4);
Pin 'VDD' in none short R0 both 0 (-15.24 25.4);

Edit 'MCP3202.sym';
Layer 94;
Wire  0.254 (-10.16 7.62) (10.16 7.62) (10.16 -10.16) (-10.16 -10.16) \
      (-10.16 7.62);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.16 8.89);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -12.7);
Pin '!CS!/SHDN' in none short R0 both 0 (-12.7 -2.54);
Pin 'CH0' in none short R180 both 0 (12.7 2.54);
Pin 'CH1' in none short R180 both 0 (12.7 -5.08);
Pin 'VSS' in none short R0 both 0 (-12.7 -7.62);
Pin 'DIN' in none short R0 both 0 (-12.7 0);
Pin 'DOUT' in none short R0 both 0 (-12.7 -5.08);
Pin 'CLK' in none short R0 both 0 (-12.7 2.54);
Pin 'VDD/VREF' in none short R0 both 0 (-12.7 5.08);

Edit 'PIC24FJ256GB110.sym';
Layer 94;
Wire  0.4064 (-48.26 -48.26) (48.26 -48.26) (48.26 48.26) (-48.26 48.26) \
      (-48.26 -48.26);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RG15' io none middle R0 both 0 (-53.34 30.48);
Pin 'VDD@1' pwr none middle R0 both 0 (-53.34 27.94);
Pin 'RE5' io none middle R0 both 0 (-53.34 25.4);
Pin 'RE6' io none middle R0 both 0 (-53.34 22.86);
Pin 'RE7' io none middle R0 both 0 (-53.34 20.32);
Pin 'RC1' io none middle R0 both 0 (-53.34 17.78);
Pin 'RC2' io none middle R0 both 0 (-53.34 15.24);
Pin 'RC3' io none middle R0 both 0 (-53.34 12.7);
Pin 'RC4' io none middle R0 both 0 (-53.34 10.16);
Pin 'RG6' io none middle R0 both 0 (-53.34 7.62);
Pin 'RG7' io none middle R0 both 0 (-53.34 5.08);
Pin 'RG8' io none middle R0 both 0 (-53.34 2.54);
Pin '!MCLR' io none middle R0 both 0 (-53.34 0);
Pin 'RG9' io none middle R0 both 0 (-53.34 -2.54);
Pin 'VSS@2' pwr none middle R0 both 0 (-53.34 -5.08);
Pin 'VDD@2' pwr none middle R0 both 0 (-53.34 -7.62);
Pin 'TMS' in none middle R0 both 0 (-53.34 -10.16);
Pin 'RE8' io none middle R0 both 0 (-53.34 -12.7);
Pin 'RE9' io none middle R0 both 0 (-53.34 -15.24);
Pin 'RB5' io none middle R0 both 0 (-53.34 -17.78);
Pin 'RB4' io none middle R0 both 0 (-53.34 -20.32);
Pin 'RB3' io none middle R0 both 0 (-53.34 -22.86);
Pin 'RB2' io none middle R0 both 0 (-53.34 -25.4);
Pin 'RB1' io none middle R0 both 0 (-53.34 -27.94);
Pin 'RB0' io none middle R0 both 0 (-53.34 -30.48);
Pin 'RB6' io none middle R90 both 0 (-30.48 -53.34);
Pin 'RB7' io none middle R90 both 0 (-27.94 -53.34);
Pin 'RA9' io none middle R90 both 0 (-25.4 -53.34);
Pin 'RA10' io none middle R90 both 0 (-22.86 -53.34);
Pin 'AVDD' pwr none middle R90 both 0 (-20.32 -53.34);
Pin 'AVSS' pwr none middle R90 both 0 (-17.78 -53.34);
Pin 'RB8' io none middle R90 both 0 (-15.24 -53.34);
Pin 'RB9' io none middle R90 both 0 (-12.7 -53.34);
Pin 'RB10' io none middle R90 both 0 (-10.16 -53.34);
Pin 'RB11' io none middle R90 both 0 (-7.62 -53.34);
Pin 'VSS@3' pwr none middle R90 both 0 (-5.08 -53.34);
Pin 'VDD@3' pwr none middle R90 both 0 (-2.54 -53.34);
Pin 'TCK' in none middle R90 both 0 (0 -53.34);
Pin 'RF13' io none middle R90 both 0 (2.54 -53.34);
Pin 'RF12' io none middle R90 both 0 (5.08 -53.34);
Pin 'RB12' io none middle R90 both 0 (7.62 -53.34);
Pin 'RB13' io none middle R90 both 0 (10.16 -53.34);
Pin 'RB14' io none middle R90 both 0 (12.7 -53.34);
Pin 'RB15' io none middle R90 both 0 (15.24 -53.34);
Pin 'VSS@4' pwr none middle R90 both 0 (17.78 -53.34);
Pin 'VDD@4' pwr none middle R90 both 0 (20.32 -53.34);
Pin 'RD14' io none middle R90 both 0 (22.86 -53.34);
Pin 'RD15' io none middle R90 both 0 (25.4 -53.34);
Pin 'RF4' io none middle R90 both 0 (27.94 -53.34);
Pin 'RF5' io none middle R90 both 0 (30.48 -53.34);
Pin 'RF3' io none middle R180 both 0 (53.34 -30.48);
Pin 'RF2' io none middle R180 both 0 (53.34 -27.94);
Pin 'RF8' io none middle R180 both 0 (53.34 -25.4);
Pin 'VBUS' pas none middle R180 both 0 (53.34 -22.86);
Pin 'VUSB' pas none middle R180 both 0 (53.34 -20.32);
Pin 'RG3' io none middle R180 both 0 (53.34 -17.78);
Pin 'RG2' io none middle R180 both 0 (53.34 -15.24);
Pin 'RA2' io none middle R180 both 0 (53.34 -12.7);
Pin 'RA3' io none middle R180 both 0 (53.34 -10.16);
Pin 'TDI' in none middle R180 both 0 (53.34 -7.62);
Pin 'TDO' out none middle R180 both 0 (53.34 -5.08);
Pin 'VDD@5' pwr none middle R180 both 0 (53.34 -2.54);
Pin 'RC12' io none middle R180 both 0 (53.34 0);
Pin 'RC15' io none middle R180 both 0 (53.34 2.54);
Pin 'VSS@5' pwr none middle R180 both 0 (53.34 5.08);
Pin 'RA14' io none middle R180 both 0 (53.34 7.62);
Pin 'RA15' io none middle R180 both 0 (53.34 10.16);
Pin 'RD8' io none middle R180 both 0 (53.34 12.7);
Pin 'RD9' io none middle R180 both 0 (53.34 15.24);
Pin 'RD10' io none middle R180 both 0 (53.34 17.78);
Pin 'RD11' io none middle R180 both 0 (53.34 20.32);
Pin 'RD0' io none middle R180 both 0 (53.34 22.86);
Pin 'RC13' io none middle R180 both 0 (53.34 25.4);
Pin 'RC14' io none middle R180 both 0 (53.34 27.94);
Pin 'VSS@1' pwr none middle R180 both 0 (53.34 30.48);
Pin 'RD1' io none middle R270 both 0 (30.48 53.34);
Pin 'RD2' io none middle R270 both 0 (27.94 53.34);
Pin 'RD3' io none middle R270 both 0 (25.4 53.34);
Pin 'RD12' io none middle R270 both 0 (22.86 53.34);
Pin 'RD13' io none middle R270 both 0 (20.32 53.34);
Pin 'RD4' io none middle R270 both 0 (17.78 53.34);
Pin 'RD5' io none middle R270 both 0 (15.24 53.34);
Pin 'RD6' io none middle R270 both 0 (12.7 53.34);
Pin 'RD7' io none middle R270 both 0 (10.16 53.34);
Pin 'VDDCORE' pwr none middle R270 both 0 (7.62 53.34);
Pin 'ENVREG' pas none middle R270 both 0 (5.08 53.34);
Pin 'RF0' io none middle R270 both 0 (2.54 53.34);
Pin 'RF1' io none middle R270 both 0 (0 53.34);
Pin 'RG1' io none middle R270 both 0 (-2.54 53.34);
Pin 'RG0' io none middle R270 both 0 (-5.08 53.34);
Pin 'RA6' io none middle R270 both 0 (-7.62 53.34);
Pin 'RA7' io none middle R270 both 0 (-10.16 53.34);
Pin 'RE0' io none middle R270 both 0 (-12.7 53.34);
Pin 'RE1' io none middle R270 both 0 (-15.24 53.34);
Pin 'RG14' io none middle R270 both 0 (-17.78 53.34);
Pin 'RG12' io none middle R270 both 0 (-20.32 53.34);
Pin 'RG13' io none middle R270 both 0 (-22.86 53.34);
Pin 'RE2' io none middle R270 both 0 (-25.4 53.34);
Pin 'RE3' io none middle R270 both 0 (-27.94 53.34);
Pin 'RE4' io none middle R270 both 0 (-30.48 53.34);

Edit 'PIC32MX320F064H.sym';
Layer 94;
Wire  0.2032 (-38.1 -38.1) (35.56 -38.1) (35.56 35.56) (-38.1 35.56) \
      (-38.1 -38.1);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Change Font vector;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RE5' io none middle R0 both 0 (-43.18 17.78);
Pin 'RE6' io none middle R0 both 0 (-43.18 15.24);
Pin 'RE7' io none middle R0 both 0 (-43.18 12.7);
Pin 'RG6' io none middle R0 both 0 (-43.18 10.16);
Pin 'RG7' io none middle R0 both 0 (-43.18 7.62);
Pin 'RG8' io none middle R0 both 0 (-43.18 5.08);
Pin '!MCLR' in none middle R0 both 0 (-43.18 2.54);
Pin 'RG9' io none middle R0 both 0 (-43.18 0);
Pin 'VSS@2' pwr none middle R0 both 0 (-43.18 -2.54);
Pin 'VDD@2' pwr none middle R0 both 0 (-43.18 -5.08);
Pin 'RB5' io none middle R0 both 0 (-43.18 -7.62);
Pin 'RB4' io none middle R0 both 0 (-43.18 -10.16);
Pin 'RB3' io none middle R0 both 0 (-43.18 -12.7);
Pin 'RB2' io none middle R0 both 0 (-43.18 -15.24);
Pin 'RB1' io none middle R0 both 0 (-43.18 -17.78);
Pin 'RB0' io none middle R0 both 0 (-43.18 -20.32);
Pin 'RB6' io none middle R90 both 0 (-20.32 -43.18);
Pin 'RB7' io none middle R90 both 0 (-17.78 -43.18);
Pin 'AVDD' pwr none middle R90 both 0 (-15.24 -43.18);
Pin 'AVSS' pwr none middle R90 both 0 (-12.7 -43.18);
Pin 'RB8' io none middle R90 both 0 (-10.16 -43.18);
Pin 'RB9' io none middle R90 both 0 (-7.62 -43.18);
Pin 'TMS' in none middle R90 both 0 (-5.08 -43.18);
Pin 'TDO' out none middle R90 both 0 (-2.54 -43.18);
Pin 'VSS@3' pwr none middle R90 both 0 (0 -43.18);
Pin 'VDD@3' pwr none middle R90 both 0 (2.54 -43.18);
Pin 'TCK' in none middle R90 both 0 (5.08 -43.18);
Pin 'TDI' in none middle R90 both 0 (7.62 -43.18);
Pin 'RB14' io none middle R90 both 0 (10.16 -43.18);
Pin 'RB15' io none middle R90 both 0 (12.7 -43.18);
Pin 'RF4' io none middle R90 both 0 (15.24 -43.18);
Pin 'RF5' io none middle R90 both 0 (17.78 -43.18);
Pin 'RF3' io none middle R180 both 0 (40.64 -20.32);
Pin 'RF2' io none middle R180 both 0 (40.64 -17.78);
Pin 'RF6' io none middle R180 both 0 (40.64 -15.24);
Pin 'RG3' io none middle R180 both 0 (40.64 -12.7);
Pin 'RG2' io none middle R180 both 0 (40.64 -10.16);
Pin 'VDD@5' pwr none middle R180 both 0 (40.64 -7.62);
Pin 'RC12' io none middle R180 both 0 (40.64 -5.08);
Pin 'RC15' io none middle R180 both 0 (40.64 -2.54);
Pin 'VSS@5' pwr none middle R180 both 0 (40.64 0);
Pin 'RD8' io none middle R180 both 0 (40.64 2.54);
Pin 'RD9' io none middle R180 both 0 (40.64 5.08);
Pin 'RD10' io none middle R180 both 0 (40.64 7.62);
Pin 'RD11' io none middle R180 both 0 (40.64 10.16);
Pin 'RD0' io none middle R180 both 0 (40.64 12.7);
Pin 'RC13' io none middle R180 both 0 (40.64 15.24);
Pin 'RC14' io none middle R180 both 0 (40.64 17.78);
Pin 'RD1' io none middle R270 both 0 (17.78 40.64);
Pin 'RD2' io none middle R270 both 0 (15.24 40.64);
Pin 'RD3' io none middle R270 both 0 (12.7 40.64);
Pin 'RD4' io none middle R270 both 0 (10.16 40.64);
Pin 'RD5' io none middle R270 both 0 (7.62 40.64);
Pin 'RD6' io none middle R270 both 0 (5.08 40.64);
Pin 'RD7' io none middle R270 both 0 (2.54 40.64);
Pin 'VDDCORE' pwr none middle R270 both 0 (0 40.64);
Pin 'VREG' pas none middle R270 both 0 (-2.54 40.64);
Pin 'RF0' io none middle R270 both 0 (-5.08 40.64);
Pin 'RF1' io none middle R270 both 0 (-7.62 40.64);
Pin 'RE0' io none middle R270 both 0 (-10.16 40.64);
Pin 'RE1' io none middle R270 both 0 (-12.7 40.64);
Pin 'RE2' io none middle R270 both 0 (-15.24 40.64);
Pin 'RE3' io none middle R270 both 0 (-17.78 40.64);
Pin 'RE4' io none middle R270 both 0 (-20.32 40.64);

Edit 'PIC32MX320F128L.sym';
Layer 94;
Wire  0.2032 (-48.26 -48.26) (48.26 -48.26) (48.26 48.26) (-48.26 48.26) \
      (-48.26 -48.26);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RG15' io none middle R0 both 0 (-53.34 30.48);
Pin 'VDD@1' pwr none middle R0 both 0 (-53.34 27.94);
Pin 'RE5' io none middle R0 both 0 (-53.34 25.4);
Pin 'RE6' io none middle R0 both 0 (-53.34 22.86);
Pin 'RE7' io none middle R0 both 0 (-53.34 20.32);
Pin 'RC1' io none middle R0 both 0 (-53.34 17.78);
Pin 'RC2' io none middle R0 both 0 (-53.34 15.24);
Pin 'RC3' io none middle R0 both 0 (-53.34 12.7);
Pin 'RC4' io none middle R0 both 0 (-53.34 10.16);
Pin 'RG6' io none middle R0 both 0 (-53.34 7.62);
Pin 'RG7' io none middle R0 both 0 (-53.34 5.08);
Pin 'RG8' io none middle R0 both 0 (-53.34 2.54);
Pin '!MCLR' in none middle R0 both 0 (-53.34 0);
Pin 'RG9' io none middle R0 both 0 (-53.34 -2.54);
Pin 'VSS@2' pwr none middle R0 both 0 (-53.34 -5.08);
Pin 'VDD@2' pwr none middle R0 both 0 (-53.34 -7.62);
Pin 'TMS' in none middle R0 both 0 (-53.34 -10.16);
Pin 'RE8' io none middle R0 both 0 (-53.34 -12.7);
Pin 'RE9' io none middle R0 both 0 (-53.34 -15.24);
Pin 'RB5' io none middle R0 both 0 (-53.34 -17.78);
Pin 'RB4' io none middle R0 both 0 (-53.34 -20.32);
Pin 'RB3' io none middle R0 both 0 (-53.34 -22.86);
Pin 'RB2' io none middle R0 both 0 (-53.34 -25.4);
Pin 'RB1' io none middle R0 both 0 (-53.34 -27.94);
Pin 'RB0' io none middle R0 both 0 (-53.34 -30.48);
Pin 'RB6' io none middle R90 both 0 (-30.48 -53.34);
Pin 'RB7' io none middle R90 both 0 (-27.94 -53.34);
Pin 'RA9' io none middle R90 both 0 (-25.4 -53.34);
Pin 'RA10' io none middle R90 both 0 (-22.86 -53.34);
Pin 'AVDD' pwr none middle R90 both 0 (-20.32 -53.34);
Pin 'AVSS' pwr none middle R90 both 0 (-17.78 -53.34);
Pin 'RB8' io none middle R90 both 0 (-15.24 -53.34);
Pin 'RB9' io none middle R90 both 0 (-12.7 -53.34);
Pin 'RB10' io none middle R90 both 0 (-10.16 -53.34);
Pin 'RB11' io none middle R90 both 0 (-7.62 -53.34);
Pin 'VSS@3' pwr none middle R90 both 0 (-5.08 -53.34);
Pin 'VDD@3' pwr none middle R90 both 0 (-2.54 -53.34);
Pin 'TCK' in none middle R90 both 0 (0 -53.34);
Pin 'RF13' io none middle R90 both 0 (2.54 -53.34);
Pin 'RF12' io none middle R90 both 0 (5.08 -53.34);
Pin 'RB12' io none middle R90 both 0 (7.62 -53.34);
Pin 'RB13' io none middle R90 both 0 (10.16 -53.34);
Pin 'RB14' io none middle R90 both 0 (12.7 -53.34);
Pin 'RB15' io none middle R90 both 0 (15.24 -53.34);
Pin 'VSS@4' pwr none middle R90 both 0 (17.78 -53.34);
Pin 'VDD@4' pwr none middle R90 both 0 (20.32 -53.34);
Pin 'RD14' io none middle R90 both 0 (22.86 -53.34);
Pin 'RD15' io none middle R90 both 0 (25.4 -53.34);
Pin 'RF4' io none middle R90 both 0 (27.94 -53.34);
Pin 'RF5' io none middle R90 both 0 (30.48 -53.34);
Pin 'RF3' io none middle R180 both 0 (53.34 -30.48);
Pin 'RF2' io none middle R180 both 0 (53.34 -27.94);
Pin 'RF8' io none middle R180 both 0 (53.34 -25.4);
Pin 'RF7' io none middle R180 both 0 (53.34 -22.86);
Pin 'RF6' io none middle R180 both 0 (53.34 -20.32);
Pin 'RG3' io none middle R180 both 0 (53.34 -17.78);
Pin 'RG2' io none middle R180 both 0 (53.34 -15.24);
Pin 'RA2' io none middle R180 both 0 (53.34 -12.7);
Pin 'RA3' io none middle R180 both 0 (53.34 -10.16);
Pin 'TDI' in none middle R180 both 0 (53.34 -7.62);
Pin 'TDO' out none middle R180 both 0 (53.34 -5.08);
Pin 'VDD@5' pwr none middle R180 both 0 (53.34 -2.54);
Pin 'RC12' io none middle R180 both 0 (53.34 0);
Pin 'RC15' io none middle R180 both 0 (53.34 2.54);
Pin 'VSS@5' pwr none middle R180 both 0 (53.34 5.08);
Pin 'RA14' io none middle R180 both 0 (53.34 7.62);
Pin 'RA15' io none middle R180 both 0 (53.34 10.16);
Pin 'RD8' io none middle R180 both 0 (53.34 12.7);
Pin 'RD9' io none middle R180 both 0 (53.34 15.24);
Pin 'RD10' io none middle R180 both 0 (53.34 17.78);
Pin 'RD11' io none middle R180 both 0 (53.34 20.32);
Pin 'RD0' io none middle R180 both 0 (53.34 22.86);
Pin 'RC13' io none middle R180 both 0 (53.34 25.4);
Pin 'RC14' io none middle R180 both 0 (53.34 27.94);
Pin 'VSS@1' pwr none middle R180 both 0 (53.34 30.48);
Pin 'RD1' io none middle R270 both 0 (30.48 53.34);
Pin 'RD2' io none middle R270 both 0 (27.94 53.34);
Pin 'RD3' io none middle R270 both 0 (25.4 53.34);
Pin 'RD12' io none middle R270 both 0 (22.86 53.34);
Pin 'RD13' io none middle R270 both 0 (20.32 53.34);
Pin 'RD4' io none middle R270 both 0 (17.78 53.34);
Pin 'RD5' io none middle R270 both 0 (15.24 53.34);
Pin 'RD6' io none middle R270 both 0 (12.7 53.34);
Pin 'RD7' io none middle R270 both 0 (10.16 53.34);
Pin 'VDDCORE' pwr none middle R270 both 0 (7.62 53.34);
Pin 'VREG' pas none middle R270 both 0 (5.08 53.34);
Pin 'RF0' io none middle R270 both 0 (2.54 53.34);
Pin 'RF1' io none middle R270 both 0 (0 53.34);
Pin 'RG1' io none middle R270 both 0 (-2.54 53.34);
Pin 'RG0' io none middle R270 both 0 (-5.08 53.34);
Pin 'RA6' io none middle R270 both 0 (-7.62 53.34);
Pin 'RA7' io none middle R270 both 0 (-10.16 53.34);
Pin 'RE0' io none middle R270 both 0 (-12.7 53.34);
Pin 'RE1' io none middle R270 both 0 (-15.24 53.34);
Pin 'RG14' io none middle R270 both 0 (-17.78 53.34);
Pin 'RG12' io none middle R270 both 0 (-20.32 53.34);
Pin 'RG13' io none middle R270 both 0 (-22.86 53.34);
Pin 'RE2' io none middle R270 both 0 (-25.4 53.34);
Pin 'RE3' io none middle R270 both 0 (-27.94 53.34);
Pin 'RE4' io none middle R270 both 0 (-30.48 53.34);

Edit 'PIC32MX360F512L.sym';
Layer 94;
Wire  0.2032 (-48.26 -48.26) (48.26 -48.26) (48.26 48.26) (-48.26 48.26) \
      (-48.26 -48.26);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RG15' io none middle R0 both 0 (-53.34 30.48);
Pin 'VDD@1' pwr none middle R0 both 0 (-53.34 27.94);
Pin 'RE5' io none middle R0 both 0 (-53.34 25.4);
Pin 'RE6' io none middle R0 both 0 (-53.34 22.86);
Pin 'RE7' io none middle R0 both 0 (-53.34 20.32);
Pin 'RC1' io none middle R0 both 0 (-53.34 17.78);
Pin 'RC2' io none middle R0 both 0 (-53.34 15.24);
Pin 'RC3' io none middle R0 both 0 (-53.34 12.7);
Pin 'RC4' io none middle R0 both 0 (-53.34 10.16);
Pin 'RG6' io none middle R0 both 0 (-53.34 7.62);
Pin 'RG7' io none middle R0 both 0 (-53.34 5.08);
Pin 'RG8' io none middle R0 both 0 (-53.34 2.54);
Pin '!MCLR' in none middle R0 both 0 (-53.34 0);
Pin 'RG9' io none middle R0 both 0 (-53.34 -2.54);
Pin 'VSS@2' pwr none middle R0 both 0 (-53.34 -5.08);
Pin 'VDD@2' pwr none middle R0 both 0 (-53.34 -7.62);
Pin 'TMS' in none middle R0 both 0 (-53.34 -10.16);
Pin 'RE8' io none middle R0 both 0 (-53.34 -12.7);
Pin 'RE9' io none middle R0 both 0 (-53.34 -15.24);
Pin 'RB5' io none middle R0 both 0 (-53.34 -17.78);
Pin 'RB4' io none middle R0 both 0 (-53.34 -20.32);
Pin 'RB3' io none middle R0 both 0 (-53.34 -22.86);
Pin 'RB2' io none middle R0 both 0 (-53.34 -25.4);
Pin 'RB1' io none middle R0 both 0 (-53.34 -27.94);
Pin 'RB0' io none middle R0 both 0 (-53.34 -30.48);
Pin 'RB6' io none middle R90 both 0 (-30.48 -53.34);
Pin 'RB7' io none middle R90 both 0 (-27.94 -53.34);
Pin 'RA9' io none middle R90 both 0 (-25.4 -53.34);
Pin 'RA10' io none middle R90 both 0 (-22.86 -53.34);
Pin 'AVDD' pwr none middle R90 both 0 (-20.32 -53.34);
Pin 'AVSS' pwr none middle R90 both 0 (-17.78 -53.34);
Pin 'RB8' io none middle R90 both 0 (-15.24 -53.34);
Pin 'RB9' io none middle R90 both 0 (-12.7 -53.34);
Pin 'RB10' io none middle R90 both 0 (-10.16 -53.34);
Pin 'RB11' io none middle R90 both 0 (-7.62 -53.34);
Pin 'VSS@3' pwr none middle R90 both 0 (-5.08 -53.34);
Pin 'VDD@3' pwr none middle R90 both 0 (-2.54 -53.34);
Pin 'TCK' in none middle R90 both 0 (0 -53.34);
Pin 'RF13' io none middle R90 both 0 (2.54 -53.34);
Pin 'RF12' io none middle R90 both 0 (5.08 -53.34);
Pin 'RB12' io none middle R90 both 0 (7.62 -53.34);
Pin 'RB13' io none middle R90 both 0 (10.16 -53.34);
Pin 'RB14' io none middle R90 both 0 (12.7 -53.34);
Pin 'RB15' io none middle R90 both 0 (15.24 -53.34);
Pin 'VSS@4' pwr none middle R90 both 0 (17.78 -53.34);
Pin 'VDD@4' pwr none middle R90 both 0 (20.32 -53.34);
Pin 'RD14' io none middle R90 both 0 (22.86 -53.34);
Pin 'RD15' io none middle R90 both 0 (25.4 -53.34);
Pin 'RF4' io none middle R90 both 0 (27.94 -53.34);
Pin 'RF5' io none middle R90 both 0 (30.48 -53.34);
Pin 'RF3' io none middle R180 both 0 (53.34 -30.48);
Pin 'RF2' io none middle R180 both 0 (53.34 -27.94);
Pin 'RF8' io none middle R180 both 0 (53.34 -25.4);
Pin 'RF7' io none middle R180 both 0 (53.34 -22.86);
Pin 'RF6' io none middle R180 both 0 (53.34 -20.32);
Pin 'RG3' io none middle R180 both 0 (53.34 -17.78);
Pin 'RG2' io none middle R180 both 0 (53.34 -15.24);
Pin 'RA2' io none middle R180 both 0 (53.34 -12.7);
Pin 'RA3' io none middle R180 both 0 (53.34 -10.16);
Pin 'TDI' in none middle R180 both 0 (53.34 -7.62);
Pin 'TDO' out none middle R180 both 0 (53.34 -5.08);
Pin 'VDD@5' pwr none middle R180 both 0 (53.34 -2.54);
Pin 'RC12' io none middle R180 both 0 (53.34 0);
Pin 'RC15' io none middle R180 both 0 (53.34 2.54);
Pin 'VSS@5' pwr none middle R180 both 0 (53.34 5.08);
Pin 'RA14' io none middle R180 both 0 (53.34 7.62);
Pin 'RA15' io none middle R180 both 0 (53.34 10.16);
Pin 'RD8' io none middle R180 both 0 (53.34 12.7);
Pin 'RD9' io none middle R180 both 0 (53.34 15.24);
Pin 'RD10' io none middle R180 both 0 (53.34 17.78);
Pin 'RD11' io none middle R180 both 0 (53.34 20.32);
Pin 'RD0' io none middle R180 both 0 (53.34 22.86);
Pin 'RC13' io none middle R180 both 0 (53.34 25.4);
Pin 'RC14' io none middle R180 both 0 (53.34 27.94);
Pin 'VSS@1' pwr none middle R180 both 0 (53.34 30.48);
Pin 'RD1' io none middle R270 both 0 (30.48 53.34);
Pin 'RD2' io none middle R270 both 0 (27.94 53.34);
Pin 'RD3' io none middle R270 both 0 (25.4 53.34);
Pin 'RD12' io none middle R270 both 0 (22.86 53.34);
Pin 'RD13' io none middle R270 both 0 (20.32 53.34);
Pin 'RD4' io none middle R270 both 0 (17.78 53.34);
Pin 'RD5' io none middle R270 both 0 (15.24 53.34);
Pin 'RD6' io none middle R270 both 0 (12.7 53.34);
Pin 'RD7' io none middle R270 both 0 (10.16 53.34);
Pin 'VDDCORE' pwr none middle R270 both 0 (7.62 53.34);
Pin 'VREG' pas none middle R270 both 0 (5.08 53.34);
Pin 'RF0' io none middle R270 both 0 (2.54 53.34);
Pin 'RF1' io none middle R270 both 0 (0 53.34);
Pin 'RG1' io none middle R270 both 0 (-2.54 53.34);
Pin 'RG0' io none middle R270 both 0 (-5.08 53.34);
Pin 'RA6' io none middle R270 both 0 (-7.62 53.34);
Pin 'RA7' io none middle R270 both 0 (-10.16 53.34);
Pin 'RE0' io none middle R270 both 0 (-12.7 53.34);
Pin 'RE1' io none middle R270 both 0 (-15.24 53.34);
Pin 'RG14' io none middle R270 both 0 (-17.78 53.34);
Pin 'RG12' io none middle R270 both 0 (-20.32 53.34);
Pin 'RG13' io none middle R270 both 0 (-22.86 53.34);
Pin 'RE2' io none middle R270 both 0 (-25.4 53.34);
Pin 'RE3' io none middle R270 both 0 (-27.94 53.34);
Pin 'RE4' io none middle R270 both 0 (-30.48 53.34);

Edit 'PIC32MX440F256H.sym';
Layer 94;
Wire  0.2032 (-38.1 -38.1) (35.56 -38.1) (35.56 35.56) (-38.1 35.56) \
      (-38.1 -38.1);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RE5' io none middle R0 both 0 (-43.18 17.78);
Pin 'RE6' io none middle R0 both 0 (-43.18 15.24);
Pin 'RE7' io none middle R0 both 0 (-43.18 12.7);
Pin 'RG6' io none middle R0 both 0 (-43.18 10.16);
Pin 'RG7' io none middle R0 both 0 (-43.18 7.62);
Pin 'RG8' io none middle R0 both 0 (-43.18 5.08);
Pin '!MCLR' in none middle R0 both 0 (-43.18 2.54);
Pin 'RG9' io none middle R0 both 0 (-43.18 0);
Pin 'VSS@2' pwr none middle R0 both 0 (-43.18 -2.54);
Pin 'VDD@2' pwr none middle R0 both 0 (-43.18 -5.08);
Pin 'RB5' io none middle R0 both 0 (-43.18 -7.62);
Pin 'RB4' io none middle R0 both 0 (-43.18 -10.16);
Pin 'RB3' io none middle R0 both 0 (-43.18 -12.7);
Pin 'RB2' io none middle R0 both 0 (-43.18 -15.24);
Pin 'RB1' io none middle R0 both 0 (-43.18 -17.78);
Pin 'RB0' io none middle R0 both 0 (-43.18 -20.32);
Pin 'RB6' io none middle R90 both 0 (-20.32 -43.18);
Pin 'RB7' io none middle R90 both 0 (-17.78 -43.18);
Pin 'AVDD' pwr none middle R90 both 0 (-15.24 -43.18);
Pin 'AVSS' pwr none middle R90 both 0 (-12.7 -43.18);
Pin 'RB8' io none middle R90 both 0 (-10.16 -43.18);
Pin 'RB9' io none middle R90 both 0 (-7.62 -43.18);
Pin 'TMS' in none middle R90 both 0 (-5.08 -43.18);
Pin 'TDO' out none middle R90 both 0 (-2.54 -43.18);
Pin 'VSS@3' pwr none middle R90 both 0 (0 -43.18);
Pin 'VDD@3' pwr none middle R90 both 0 (2.54 -43.18);
Pin 'TCK' in none middle R90 both 0 (5.08 -43.18);
Pin 'TDI' in none middle R90 both 0 (7.62 -43.18);
Pin 'RB14' io none middle R90 both 0 (10.16 -43.18);
Pin 'RB15' io none middle R90 both 0 (12.7 -43.18);
Pin 'RF4' io none middle R90 both 0 (15.24 -43.18);
Pin 'RF5' io none middle R90 both 0 (17.78 -43.18);
Pin 'RF3' io none middle R180 both 0 (40.64 -20.32);
Pin 'VBUS' io none middle R180 both 0 (40.64 -17.78);
Pin 'VUSB' pas none middle R180 both 0 (40.64 -15.24);
Pin 'USBDM' io none middle R180 both 0 (40.64 -12.7);
Pin 'USBDP' io none middle R180 both 0 (40.64 -10.16);
Pin 'VDD@5' pwr none middle R180 both 0 (40.64 -7.62);
Pin 'RC12' io none middle R180 both 0 (40.64 -5.08);
Pin 'RC15' io none middle R180 both 0 (40.64 -2.54);
Pin 'VSS@5' pwr none middle R180 both 0 (40.64 0);
Pin 'RD8' io none middle R180 both 0 (40.64 2.54);
Pin 'RD9' io none middle R180 both 0 (40.64 5.08);
Pin 'RD10' io none middle R180 both 0 (40.64 7.62);
Pin 'RD11' io none middle R180 both 0 (40.64 10.16);
Pin 'RD0' io none middle R180 both 0 (40.64 12.7);
Pin 'RC13' io none middle R180 both 0 (40.64 15.24);
Pin 'RC14' io none middle R180 both 0 (40.64 17.78);
Pin 'RD1' io none middle R270 both 0 (17.78 40.64);
Pin 'RD2' io none middle R270 both 0 (15.24 40.64);
Pin 'RD3' io none middle R270 both 0 (12.7 40.64);
Pin 'RD4' io none middle R270 both 0 (10.16 40.64);
Pin 'RD5' io none middle R270 both 0 (7.62 40.64);
Pin 'RD6' io none middle R270 both 0 (5.08 40.64);
Pin 'RD7' io none middle R270 both 0 (2.54 40.64);
Pin 'VDDCORE' pwr none middle R270 both 0 (0 40.64);
Pin 'VREG' pas none middle R270 both 0 (-2.54 40.64);
Pin 'RF0' io none middle R270 both 0 (-5.08 40.64);
Pin 'RF1' io none middle R270 both 0 (-7.62 40.64);
Pin 'RE0' io none middle R270 both 0 (-10.16 40.64);
Pin 'RE1' io none middle R270 both 0 (-12.7 40.64);
Pin 'RE2' io none middle R270 both 0 (-15.24 40.64);
Pin 'RE3' io none middle R270 both 0 (-17.78 40.64);
Pin 'RE4' io none middle R270 both 0 (-20.32 40.64);

Edit 'PIC32MX460F512L.sym';
Layer 94;
Wire  0.2032 (-48.26 -48.26) (48.26 -48.26) (48.26 48.26) (-48.26 48.26) \
      (-48.26 -48.26);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RG15' io none middle R0 both 0 (-53.34 30.48);
Pin 'VDD@1' pwr none middle R0 both 0 (-53.34 27.94);
Pin 'RE5' io none middle R0 both 0 (-53.34 25.4);
Pin 'RE6' io none middle R0 both 0 (-53.34 22.86);
Pin 'RE7' io none middle R0 both 0 (-53.34 20.32);
Pin 'RC1' io none middle R0 both 0 (-53.34 17.78);
Pin 'RC2' io none middle R0 both 0 (-53.34 15.24);
Pin 'RC3' io none middle R0 both 0 (-53.34 12.7);
Pin 'RC4' io none middle R0 both 0 (-53.34 10.16);
Pin 'RG6' io none middle R0 both 0 (-53.34 7.62);
Pin 'RG7' io none middle R0 both 0 (-53.34 5.08);
Pin 'RG8' io none middle R0 both 0 (-53.34 2.54);
Pin '!MCLR' in none middle R0 both 0 (-53.34 0);
Pin 'RG9' io none middle R0 both 0 (-53.34 -2.54);
Pin 'VSS@2' pwr none middle R0 both 0 (-53.34 -5.08);
Pin 'VDD@2' pwr none middle R0 both 0 (-53.34 -7.62);
Pin 'TMS' in none middle R0 both 0 (-53.34 -10.16);
Pin 'RE8' io none middle R0 both 0 (-53.34 -12.7);
Pin 'RE9' io none middle R0 both 0 (-53.34 -15.24);
Pin 'RB5' io none middle R0 both 0 (-53.34 -17.78);
Pin 'RB4' io none middle R0 both 0 (-53.34 -20.32);
Pin 'RB3' io none middle R0 both 0 (-53.34 -22.86);
Pin 'RB2' io none middle R0 both 0 (-53.34 -25.4);
Pin 'RB1' io none middle R0 both 0 (-53.34 -27.94);
Pin 'RB0' io none middle R0 both 0 (-53.34 -30.48);
Pin 'RB6' io none middle R90 both 0 (-30.48 -53.34);
Pin 'RB7' io none middle R90 both 0 (-27.94 -53.34);
Pin 'RA9' io none middle R90 both 0 (-25.4 -53.34);
Pin 'RA10' io none middle R90 both 0 (-22.86 -53.34);
Pin 'AVDD' pwr none middle R90 both 0 (-20.32 -53.34);
Pin 'AVSS' pwr none middle R90 both 0 (-17.78 -53.34);
Pin 'RB8' io none middle R90 both 0 (-15.24 -53.34);
Pin 'RB9' io none middle R90 both 0 (-12.7 -53.34);
Pin 'RB10' io none middle R90 both 0 (-10.16 -53.34);
Pin 'RB11' io none middle R90 both 0 (-7.62 -53.34);
Pin 'VSS@3' pwr none middle R90 both 0 (-5.08 -53.34);
Pin 'VDD@3' pwr none middle R90 both 0 (-2.54 -53.34);
Pin 'TCK' in none middle R90 both 0 (0 -53.34);
Pin 'RF13' io none middle R90 both 0 (2.54 -53.34);
Pin 'RF12' io none middle R90 both 0 (5.08 -53.34);
Pin 'RB12' io none middle R90 both 0 (7.62 -53.34);
Pin 'RB13' io none middle R90 both 0 (10.16 -53.34);
Pin 'RB14' io none middle R90 both 0 (12.7 -53.34);
Pin 'RB15' io none middle R90 both 0 (15.24 -53.34);
Pin 'VSS@4' pwr none middle R90 both 0 (17.78 -53.34);
Pin 'VDD@4' pwr none middle R90 both 0 (20.32 -53.34);
Pin 'RD14' io none middle R90 both 0 (22.86 -53.34);
Pin 'RD15' io none middle R90 both 0 (25.4 -53.34);
Pin 'RF4' io none middle R90 both 0 (27.94 -53.34);
Pin 'RF5' io none middle R90 both 0 (30.48 -53.34);
Pin 'RF3' io none middle R180 both 0 (53.34 -30.48);
Pin 'RF2' io none middle R180 both 0 (53.34 -27.94);
Pin 'RF8' io none middle R180 both 0 (53.34 -25.4);
Pin 'VBUS' io none middle R180 both 0 (53.34 -22.86);
Pin 'VUSB' pas none middle R180 both 0 (53.34 -20.32);
Pin 'USBDM' io none middle R180 both 0 (53.34 -17.78);
Pin 'USBDP' io none middle R180 both 0 (53.34 -15.24);
Pin 'RA2' io none middle R180 both 0 (53.34 -12.7);
Pin 'RA3' io none middle R180 both 0 (53.34 -10.16);
Pin 'TDI' in none middle R180 both 0 (53.34 -7.62);
Pin 'TDO' out none middle R180 both 0 (53.34 -5.08);
Pin 'VDD@5' pwr none middle R180 both 0 (53.34 -2.54);
Pin 'RC12' io none middle R180 both 0 (53.34 0);
Pin 'RC15' io none middle R180 both 0 (53.34 2.54);
Pin 'VSS@5' pwr none middle R180 both 0 (53.34 5.08);
Pin 'RA14' io none middle R180 both 0 (53.34 7.62);
Pin 'RA15' io none middle R180 both 0 (53.34 10.16);
Pin 'RD8' io none middle R180 both 0 (53.34 12.7);
Pin 'RD9' io none middle R180 both 0 (53.34 15.24);
Pin 'RD10' io none middle R180 both 0 (53.34 17.78);
Pin 'RD11' io none middle R180 both 0 (53.34 20.32);
Pin 'RD0' io none middle R180 both 0 (53.34 22.86);
Pin 'RC13' io none middle R180 both 0 (53.34 25.4);
Pin 'RC14' io none middle R180 both 0 (53.34 27.94);
Pin 'VSS@1' pwr none middle R180 both 0 (53.34 30.48);
Pin 'RD1' io none middle R270 both 0 (30.48 53.34);
Pin 'RD2' io none middle R270 both 0 (27.94 53.34);
Pin 'RD3' io none middle R270 both 0 (25.4 53.34);
Pin 'RD12' io none middle R270 both 0 (22.86 53.34);
Pin 'RD13' io none middle R270 both 0 (20.32 53.34);
Pin 'RD4' io none middle R270 both 0 (17.78 53.34);
Pin 'RD5' io none middle R270 both 0 (15.24 53.34);
Pin 'RD6' io none middle R270 both 0 (12.7 53.34);
Pin 'RD7' io none middle R270 both 0 (10.16 53.34);
Pin 'VDDCORE' pwr none middle R270 both 0 (7.62 53.34);
Pin 'VREG' pas none middle R270 both 0 (5.08 53.34);
Pin 'RF0' io none middle R270 both 0 (2.54 53.34);
Pin 'RF1' io none middle R270 both 0 (0 53.34);
Pin 'RG1' io none middle R270 both 0 (-2.54 53.34);
Pin 'RG0' io none middle R270 both 0 (-5.08 53.34);
Pin 'RA6' io none middle R270 both 0 (-7.62 53.34);
Pin 'RA7' io none middle R270 both 0 (-10.16 53.34);
Pin 'RE0' io none middle R270 both 0 (-12.7 53.34);
Pin 'RE1' io none middle R270 both 0 (-15.24 53.34);
Pin 'RG14' io none middle R270 both 0 (-17.78 53.34);
Pin 'RG12' io none middle R270 both 0 (-20.32 53.34);
Pin 'RG13' io none middle R270 both 0 (-22.86 53.34);
Pin 'RE2' io none middle R270 both 0 (-25.4 53.34);
Pin 'RE3' io none middle R270 both 0 (-27.94 53.34);
Pin 'RE4' io none middle R270 both 0 (-30.48 53.34);

Edit 'PIC32MX460F256L.sym';
Layer 94;
Wire  0.2032 (-48.26 -48.26) (48.26 -48.26) (48.26 48.26) (-48.26 48.26) \
      (-48.26 -48.26);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RG15' io none middle R0 both 0 (-53.34 30.48);
Pin 'VDD@1' pwr none middle R0 both 0 (-53.34 27.94);
Pin 'RE5' io none middle R0 both 0 (-53.34 25.4);
Pin 'RE6' io none middle R0 both 0 (-53.34 22.86);
Pin 'RE7' io none middle R0 both 0 (-53.34 20.32);
Pin 'RC1' io none middle R0 both 0 (-53.34 17.78);
Pin 'RC2' io none middle R0 both 0 (-53.34 15.24);
Pin 'RC3' io none middle R0 both 0 (-53.34 12.7);
Pin 'RC4' io none middle R0 both 0 (-53.34 10.16);
Pin 'RG6' io none middle R0 both 0 (-53.34 7.62);
Pin 'RG7' io none middle R0 both 0 (-53.34 5.08);
Pin 'RG8' io none middle R0 both 0 (-53.34 2.54);
Pin '!MCLR' in none middle R0 both 0 (-53.34 0);
Pin 'RG9' io none middle R0 both 0 (-53.34 -2.54);
Pin 'VSS@2' pwr none middle R0 both 0 (-53.34 -5.08);
Pin 'VDD@2' pwr none middle R0 both 0 (-53.34 -7.62);
Pin 'TMS' in none middle R0 both 0 (-53.34 -10.16);
Pin 'RE8' io none middle R0 both 0 (-53.34 -12.7);
Pin 'RE9' io none middle R0 both 0 (-53.34 -15.24);
Pin 'RB5' io none middle R0 both 0 (-53.34 -17.78);
Pin 'RB4' io none middle R0 both 0 (-53.34 -20.32);
Pin 'RB3' io none middle R0 both 0 (-53.34 -22.86);
Pin 'RB2' io none middle R0 both 0 (-53.34 -25.4);
Pin 'RB1' io none middle R0 both 0 (-53.34 -27.94);
Pin 'RB0' io none middle R0 both 0 (-53.34 -30.48);
Pin 'RB6' io none middle R90 both 0 (-30.48 -53.34);
Pin 'RB7' io none middle R90 both 0 (-27.94 -53.34);
Pin 'RA9' io none middle R90 both 0 (-25.4 -53.34);
Pin 'RA10' io none middle R90 both 0 (-22.86 -53.34);
Pin 'AVDD' pwr none middle R90 both 0 (-20.32 -53.34);
Pin 'AVSS' pwr none middle R90 both 0 (-17.78 -53.34);
Pin 'RB8' io none middle R90 both 0 (-15.24 -53.34);
Pin 'RB9' io none middle R90 both 0 (-12.7 -53.34);
Pin 'RB10' io none middle R90 both 0 (-10.16 -53.34);
Pin 'RB11' io none middle R90 both 0 (-7.62 -53.34);
Pin 'VSS@3' pwr none middle R90 both 0 (-5.08 -53.34);
Pin 'VDD@3' pwr none middle R90 both 0 (-2.54 -53.34);
Pin 'TCK' in none middle R90 both 0 (0 -53.34);
Pin 'RF13' io none middle R90 both 0 (2.54 -53.34);
Pin 'RF12' io none middle R90 both 0 (5.08 -53.34);
Pin 'RB12' io none middle R90 both 0 (7.62 -53.34);
Pin 'RB13' io none middle R90 both 0 (10.16 -53.34);
Pin 'RB14' io none middle R90 both 0 (12.7 -53.34);
Pin 'RB15' io none middle R90 both 0 (15.24 -53.34);
Pin 'VSS@4' pwr none middle R90 both 0 (17.78 -53.34);
Pin 'VDD@4' pwr none middle R90 both 0 (20.32 -53.34);
Pin 'RD14' io none middle R90 both 0 (22.86 -53.34);
Pin 'RD15' io none middle R90 both 0 (25.4 -53.34);
Pin 'RF4' io none middle R90 both 0 (27.94 -53.34);
Pin 'RF5' io none middle R90 both 0 (30.48 -53.34);
Pin 'RF3' io none middle R180 both 0 (53.34 -30.48);
Pin 'RF2' io none middle R180 both 0 (53.34 -27.94);
Pin 'RF8' io none middle R180 both 0 (53.34 -25.4);
Pin 'VBUS' io none middle R180 both 0 (53.34 -22.86);
Pin 'VUSB' pas none middle R180 both 0 (53.34 -20.32);
Pin 'USBDM' io none middle R180 both 0 (53.34 -17.78);
Pin 'USBDP' io none middle R180 both 0 (53.34 -15.24);
Pin 'RA2' io none middle R180 both 0 (53.34 -12.7);
Pin 'RA3' io none middle R180 both 0 (53.34 -10.16);
Pin 'TDI' in none middle R180 both 0 (53.34 -7.62);
Pin 'TDO' out none middle R180 both 0 (53.34 -5.08);
Pin 'VDD@5' pwr none middle R180 both 0 (53.34 -2.54);
Pin 'RC12' io none middle R180 both 0 (53.34 0);
Pin 'RC15' io none middle R180 both 0 (53.34 2.54);
Pin 'VSS@5' pwr none middle R180 both 0 (53.34 5.08);
Pin 'RA14' io none middle R180 both 0 (53.34 7.62);
Pin 'RA15' io none middle R180 both 0 (53.34 10.16);
Pin 'RD8' io none middle R180 both 0 (53.34 12.7);
Pin 'RD9' io none middle R180 both 0 (53.34 15.24);
Pin 'RD10' io none middle R180 both 0 (53.34 17.78);
Pin 'RD11' io none middle R180 both 0 (53.34 20.32);
Pin 'RD0' io none middle R180 both 0 (53.34 22.86);
Pin 'RC13' io none middle R180 both 0 (53.34 25.4);
Pin 'RC14' io none middle R180 both 0 (53.34 27.94);
Pin 'VSS@1' pwr none middle R180 both 0 (53.34 30.48);
Pin 'RD1' io none middle R270 both 0 (30.48 53.34);
Pin 'RD2' io none middle R270 both 0 (27.94 53.34);
Pin 'RD3' io none middle R270 both 0 (25.4 53.34);
Pin 'RD12' io none middle R270 both 0 (22.86 53.34);
Pin 'RD13' io none middle R270 both 0 (20.32 53.34);
Pin 'RD4' io none middle R270 both 0 (17.78 53.34);
Pin 'RD5' io none middle R270 both 0 (15.24 53.34);
Pin 'RD6' io none middle R270 both 0 (12.7 53.34);
Pin 'RD7' io none middle R270 both 0 (10.16 53.34);
Pin 'VDDCORE' pwr none middle R270 both 0 (7.62 53.34);
Pin 'VREG' pas none middle R270 both 0 (5.08 53.34);
Pin 'RF0' io none middle R270 both 0 (2.54 53.34);
Pin 'RF1' io none middle R270 both 0 (0 53.34);
Pin 'RG1' io none middle R270 both 0 (-2.54 53.34);
Pin 'RG0' io none middle R270 both 0 (-5.08 53.34);
Pin 'RA6' io none middle R270 both 0 (-7.62 53.34);
Pin 'RA7' io none middle R270 both 0 (-10.16 53.34);
Pin 'RE0' io none middle R270 both 0 (-12.7 53.34);
Pin 'RE1' io none middle R270 both 0 (-15.24 53.34);
Pin 'RG14' io none middle R270 both 0 (-17.78 53.34);
Pin 'RG12' io none middle R270 both 0 (-20.32 53.34);
Pin 'RG13' io none middle R270 both 0 (-22.86 53.34);
Pin 'RE2' io none middle R270 both 0 (-25.4 53.34);
Pin 'RE3' io none middle R270 both 0 (-27.94 53.34);
Pin 'RE4' io none middle R270 both 0 (-30.48 53.34);

Edit 'PIC32MX320F032H.sym';
Layer 94;
Wire  0.2032 (-38.1 -38.1) (35.56 -38.1) (35.56 35.56) (-38.1 35.56) \
      (-38.1 -38.1);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RE5' io none middle R0 both 0 (-43.18 17.78);
Pin 'RE6' io none middle R0 both 0 (-43.18 15.24);
Pin 'RE7' io none middle R0 both 0 (-43.18 12.7);
Pin 'RG6' io none middle R0 both 0 (-43.18 10.16);
Pin 'RG7' io none middle R0 both 0 (-43.18 7.62);
Pin 'RG8' io none middle R0 both 0 (-43.18 5.08);
Pin '!MCLR' in none middle R0 both 0 (-43.18 2.54);
Pin 'RG9' io none middle R0 both 0 (-43.18 0);
Pin 'VSS@2' pwr none middle R0 both 0 (-43.18 -2.54);
Pin 'VDD@2' pwr none middle R0 both 0 (-43.18 -5.08);
Pin 'RB5' io none middle R0 both 0 (-43.18 -7.62);
Pin 'RB4' io none middle R0 both 0 (-43.18 -10.16);
Pin 'RB3' io none middle R0 both 0 (-43.18 -12.7);
Pin 'RB2' io none middle R0 both 0 (-43.18 -15.24);
Pin 'RB1' io none middle R0 both 0 (-43.18 -17.78);
Pin 'RB0' io none middle R0 both 0 (-43.18 -20.32);
Pin 'RB6' io none middle R90 both 0 (-20.32 -43.18);
Pin 'RB7' io none middle R90 both 0 (-17.78 -43.18);
Pin 'AVDD' pwr none middle R90 both 0 (-15.24 -43.18);
Pin 'AVSS' pwr none middle R90 both 0 (-12.7 -43.18);
Pin 'RB8' io none middle R90 both 0 (-10.16 -43.18);
Pin 'RB9' io none middle R90 both 0 (-7.62 -43.18);
Pin 'TMS' in none middle R90 both 0 (-5.08 -43.18);
Pin 'TDO' out none middle R90 both 0 (-2.54 -43.18);
Pin 'VSS@3' pwr none middle R90 both 0 (0 -43.18);
Pin 'VDD@3' pwr none middle R90 both 0 (2.54 -43.18);
Pin 'TCK' in none middle R90 both 0 (5.08 -43.18);
Pin 'TDI' in none middle R90 both 0 (7.62 -43.18);
Pin 'RB14' io none middle R90 both 0 (10.16 -43.18);
Pin 'RB15' io none middle R90 both 0 (12.7 -43.18);
Pin 'RF4' io none middle R90 both 0 (15.24 -43.18);
Pin 'RF5' io none middle R90 both 0 (17.78 -43.18);
Pin 'RF3' io none middle R180 both 0 (40.64 -20.32);
Pin 'RF2' io none middle R180 both 0 (40.64 -17.78);
Pin 'RF6' io none middle R180 both 0 (40.64 -15.24);
Pin 'RG3' io none middle R180 both 0 (40.64 -12.7);
Pin 'RG2' io none middle R180 both 0 (40.64 -10.16);
Pin 'VDD@5' pwr none middle R180 both 0 (40.64 -7.62);
Pin 'RC12' io none middle R180 both 0 (40.64 -5.08);
Pin 'RC15' io none middle R180 both 0 (40.64 -2.54);
Pin 'VSS@5' pwr none middle R180 both 0 (40.64 0);
Pin 'RD8' io none middle R180 both 0 (40.64 2.54);
Pin 'RD9' io none middle R180 both 0 (40.64 5.08);
Pin 'RD10' io none middle R180 both 0 (40.64 7.62);
Pin 'RD11' io none middle R180 both 0 (40.64 10.16);
Pin 'RD0' io none middle R180 both 0 (40.64 12.7);
Pin 'RC13' io none middle R180 both 0 (40.64 15.24);
Pin 'RC14' io none middle R180 both 0 (40.64 17.78);
Pin 'RD1' io none middle R270 both 0 (17.78 40.64);
Pin 'RD2' io none middle R270 both 0 (15.24 40.64);
Pin 'RD3' io none middle R270 both 0 (12.7 40.64);
Pin 'RD4' io none middle R270 both 0 (10.16 40.64);
Pin 'RD5' io none middle R270 both 0 (7.62 40.64);
Pin 'RD6' io none middle R270 both 0 (5.08 40.64);
Pin 'RD7' io none middle R270 both 0 (2.54 40.64);
Pin 'VDDCORE' pwr none middle R270 both 0 (0 40.64);
Pin 'VREG' pas none middle R270 both 0 (-2.54 40.64);
Pin 'RF0' io none middle R270 both 0 (-5.08 40.64);
Pin 'RF1' io none middle R270 both 0 (-7.62 40.64);
Pin 'RE0' io none middle R270 both 0 (-10.16 40.64);
Pin 'RE1' io none middle R270 both 0 (-12.7 40.64);
Pin 'RE2' io none middle R270 both 0 (-15.24 40.64);
Pin 'RE3' io none middle R270 both 0 (-17.78 40.64);
Pin 'RE4' io none middle R270 both 0 (-20.32 40.64);

Edit 'PIC32MX420F032H.sym';
Layer 94;
Wire  0.2032 (-38.1 -38.1) (35.56 -38.1) (35.56 35.56) (-38.1 35.56) \
      (-38.1 -38.1);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RE5' io none middle R0 both 0 (-43.18 17.78);
Pin 'RE6' io none middle R0 both 0 (-43.18 15.24);
Pin 'RE7' io none middle R0 both 0 (-43.18 12.7);
Pin 'RG6' io none middle R0 both 0 (-43.18 10.16);
Pin 'RG7' io none middle R0 both 0 (-43.18 7.62);
Pin 'RG8' io none middle R0 both 0 (-43.18 5.08);
Pin '!MCLR' in none middle R0 both 0 (-43.18 2.54);
Pin 'RG9' io none middle R0 both 0 (-43.18 0);
Pin 'VSS@2' pwr none middle R0 both 0 (-43.18 -2.54);
Pin 'VDD@2' pwr none middle R0 both 0 (-43.18 -5.08);
Pin 'RB5' io none middle R0 both 0 (-43.18 -7.62);
Pin 'RB4' io none middle R0 both 0 (-43.18 -10.16);
Pin 'RB3' io none middle R0 both 0 (-43.18 -12.7);
Pin 'RB2' io none middle R0 both 0 (-43.18 -15.24);
Pin 'RB1' io none middle R0 both 0 (-43.18 -17.78);
Pin 'RB0' io none middle R0 both 0 (-43.18 -20.32);
Pin 'RB6' io none middle R90 both 0 (-20.32 -43.18);
Pin 'RB7' io none middle R90 both 0 (-17.78 -43.18);
Pin 'AVDD' pwr none middle R90 both 0 (-15.24 -43.18);
Pin 'AVSS' pwr none middle R90 both 0 (-12.7 -43.18);
Pin 'RB8' io none middle R90 both 0 (-10.16 -43.18);
Pin 'RB9' io none middle R90 both 0 (-7.62 -43.18);
Pin 'TMS' in none middle R90 both 0 (-5.08 -43.18);
Pin 'TDO' out none middle R90 both 0 (-2.54 -43.18);
Pin 'VSS@3' pwr none middle R90 both 0 (0 -43.18);
Pin 'VDD@3' pwr none middle R90 both 0 (2.54 -43.18);
Pin 'TCK' in none middle R90 both 0 (5.08 -43.18);
Pin 'TDI' in none middle R90 both 0 (7.62 -43.18);
Pin 'RB14' io none middle R90 both 0 (10.16 -43.18);
Pin 'RB15' io none middle R90 both 0 (12.7 -43.18);
Pin 'RF4' io none middle R90 both 0 (15.24 -43.18);
Pin 'RF5' io none middle R90 both 0 (17.78 -43.18);
Pin 'RF3' io none middle R180 both 0 (40.64 -20.32);
Pin 'VBUS' io none middle R180 both 0 (40.64 -17.78);
Pin 'VUSB' pas none middle R180 both 0 (40.64 -15.24);
Pin 'USBDM' io none middle R180 both 0 (40.64 -12.7);
Pin 'USBDP' io none middle R180 both 0 (40.64 -10.16);
Pin 'VDD@5' pwr none middle R180 both 0 (40.64 -7.62);
Pin 'RC12' io none middle R180 both 0 (40.64 -5.08);
Pin 'RC15' io none middle R180 both 0 (40.64 -2.54);
Pin 'VSS@5' pwr none middle R180 both 0 (40.64 0);
Pin 'RD8' io none middle R180 both 0 (40.64 2.54);
Pin 'RD9' io none middle R180 both 0 (40.64 5.08);
Pin 'RD10' io none middle R180 both 0 (40.64 7.62);
Pin 'RD11' io none middle R180 both 0 (40.64 10.16);
Pin 'RD0' io none middle R180 both 0 (40.64 12.7);
Pin 'RC13' io none middle R180 both 0 (40.64 15.24);
Pin 'RC14' io none middle R180 both 0 (40.64 17.78);
Pin 'RD1' io none middle R270 both 0 (17.78 40.64);
Pin 'RD2' io none middle R270 both 0 (15.24 40.64);
Pin 'RD3' io none middle R270 both 0 (12.7 40.64);
Pin 'RD4' io none middle R270 both 0 (10.16 40.64);
Pin 'RD5' io none middle R270 both 0 (7.62 40.64);
Pin 'RD6' io none middle R270 both 0 (5.08 40.64);
Pin 'RD7' io none middle R270 both 0 (2.54 40.64);
Pin 'VDDCORE' pwr none middle R270 both 0 (0 40.64);
Pin 'VREG' pas none middle R270 both 0 (-2.54 40.64);
Pin 'RF0' io none middle R270 both 0 (-5.08 40.64);
Pin 'RF1' io none middle R270 both 0 (-7.62 40.64);
Pin 'RE0' io none middle R270 both 0 (-10.16 40.64);
Pin 'RE1' io none middle R270 both 0 (-12.7 40.64);
Pin 'RE2' io none middle R270 both 0 (-15.24 40.64);
Pin 'RE3' io none middle R270 both 0 (-17.78 40.64);
Pin 'RE4' io none middle R270 both 0 (-20.32 40.64);

Edit 'PIC32MX360F256L.sym';
Layer 94;
Wire  0.2032 (-48.26 -48.26) (48.26 -48.26) (48.26 48.26) (-48.26 48.26) \
      (-48.26 -48.26);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RG15' io none middle R0 both 0 (-53.34 30.48);
Pin 'VDD@1' pwr none middle R0 both 0 (-53.34 27.94);
Pin 'RE5' io none middle R0 both 0 (-53.34 25.4);
Pin 'RE6' io none middle R0 both 0 (-53.34 22.86);
Pin 'RE7' io none middle R0 both 0 (-53.34 20.32);
Pin 'RC1' io none middle R0 both 0 (-53.34 17.78);
Pin 'RC2' io none middle R0 both 0 (-53.34 15.24);
Pin 'RC3' io none middle R0 both 0 (-53.34 12.7);
Pin 'RC4' io none middle R0 both 0 (-53.34 10.16);
Pin 'RG6' io none middle R0 both 0 (-53.34 7.62);
Pin 'RG7' io none middle R0 both 0 (-53.34 5.08);
Pin 'RG8' io none middle R0 both 0 (-53.34 2.54);
Pin '!MCLR' in none middle R0 both 0 (-53.34 0);
Pin 'RG9' io none middle R0 both 0 (-53.34 -2.54);
Pin 'VSS@2' pwr none middle R0 both 0 (-53.34 -5.08);
Pin 'VDD@2' pwr none middle R0 both 0 (-53.34 -7.62);
Pin 'TMS' in none middle R0 both 0 (-53.34 -10.16);
Pin 'RE8' io none middle R0 both 0 (-53.34 -12.7);
Pin 'RE9' io none middle R0 both 0 (-53.34 -15.24);
Pin 'RB5' io none middle R0 both 0 (-53.34 -17.78);
Pin 'RB4' io none middle R0 both 0 (-53.34 -20.32);
Pin 'RB3' io none middle R0 both 0 (-53.34 -22.86);
Pin 'RB2' io none middle R0 both 0 (-53.34 -25.4);
Pin 'RB1' io none middle R0 both 0 (-53.34 -27.94);
Pin 'RB0' io none middle R0 both 0 (-53.34 -30.48);
Pin 'RB6' io none middle R90 both 0 (-30.48 -53.34);
Pin 'RB7' io none middle R90 both 0 (-27.94 -53.34);
Pin 'RA9' io none middle R90 both 0 (-25.4 -53.34);
Pin 'RA10' io none middle R90 both 0 (-22.86 -53.34);
Pin 'AVDD' pwr none middle R90 both 0 (-20.32 -53.34);
Pin 'AVSS' pwr none middle R90 both 0 (-17.78 -53.34);
Pin 'RB8' io none middle R90 both 0 (-15.24 -53.34);
Pin 'RB9' io none middle R90 both 0 (-12.7 -53.34);
Pin 'RB10' io none middle R90 both 0 (-10.16 -53.34);
Pin 'RB11' io none middle R90 both 0 (-7.62 -53.34);
Pin 'VSS@3' pwr none middle R90 both 0 (-5.08 -53.34);
Pin 'VDD@3' pwr none middle R90 both 0 (-2.54 -53.34);
Pin 'TCK' in none middle R90 both 0 (0 -53.34);
Pin 'RF13' io none middle R90 both 0 (2.54 -53.34);
Pin 'RF12' io none middle R90 both 0 (5.08 -53.34);
Pin 'RB12' io none middle R90 both 0 (7.62 -53.34);
Pin 'RB13' io none middle R90 both 0 (10.16 -53.34);
Pin 'RB14' io none middle R90 both 0 (12.7 -53.34);
Pin 'RB15' io none middle R90 both 0 (15.24 -53.34);
Pin 'VSS@4' pwr none middle R90 both 0 (17.78 -53.34);
Pin 'VDD@4' pwr none middle R90 both 0 (20.32 -53.34);
Pin 'RD14' io none middle R90 both 0 (22.86 -53.34);
Pin 'RD15' io none middle R90 both 0 (25.4 -53.34);
Pin 'RF4' io none middle R90 both 0 (27.94 -53.34);
Pin 'RF5' io none middle R90 both 0 (30.48 -53.34);
Pin 'RF3' io none middle R180 both 0 (53.34 -30.48);
Pin 'RF2' io none middle R180 both 0 (53.34 -27.94);
Pin 'RF8' io none middle R180 both 0 (53.34 -25.4);
Pin 'RF7' io none middle R180 both 0 (53.34 -22.86);
Pin 'RF6' io none middle R180 both 0 (53.34 -20.32);
Pin 'RG3' io none middle R180 both 0 (53.34 -17.78);
Pin 'RG2' io none middle R180 both 0 (53.34 -15.24);
Pin 'RA2' io none middle R180 both 0 (53.34 -12.7);
Pin 'RA3' io none middle R180 both 0 (53.34 -10.16);
Pin 'TDI' in none middle R180 both 0 (53.34 -7.62);
Pin 'TDO' out none middle R180 both 0 (53.34 -5.08);
Pin 'VDD@5' pwr none middle R180 both 0 (53.34 -2.54);
Pin 'RC12' io none middle R180 both 0 (53.34 0);
Pin 'RC15' io none middle R180 both 0 (53.34 2.54);
Pin 'VSS@5' pwr none middle R180 both 0 (53.34 5.08);
Pin 'RA14' io none middle R180 both 0 (53.34 7.62);
Pin 'RA15' io none middle R180 both 0 (53.34 10.16);
Pin 'RD8' io none middle R180 both 0 (53.34 12.7);
Pin 'RD9' io none middle R180 both 0 (53.34 15.24);
Pin 'RD10' io none middle R180 both 0 (53.34 17.78);
Pin 'RD11' io none middle R180 both 0 (53.34 20.32);
Pin 'RD0' io none middle R180 both 0 (53.34 22.86);
Pin 'RC13' io none middle R180 both 0 (53.34 25.4);
Pin 'RC14' io none middle R180 both 0 (53.34 27.94);
Pin 'VSS@1' pwr none middle R180 both 0 (53.34 30.48);
Pin 'RD1' io none middle R270 both 0 (30.48 53.34);
Pin 'RD2' io none middle R270 both 0 (27.94 53.34);
Pin 'RD3' io none middle R270 both 0 (25.4 53.34);
Pin 'RD12' io none middle R270 both 0 (22.86 53.34);
Pin 'RD13' io none middle R270 both 0 (20.32 53.34);
Pin 'RD4' io none middle R270 both 0 (17.78 53.34);
Pin 'RD5' io none middle R270 both 0 (15.24 53.34);
Pin 'RD6' io none middle R270 both 0 (12.7 53.34);
Pin 'RD7' io none middle R270 both 0 (10.16 53.34);
Pin 'VDDCORE' pwr none middle R270 both 0 (7.62 53.34);
Pin 'VREG' pas none middle R270 both 0 (5.08 53.34);
Pin 'RF0' io none middle R270 both 0 (2.54 53.34);
Pin 'RF1' io none middle R270 both 0 (0 53.34);
Pin 'RG1' io none middle R270 both 0 (-2.54 53.34);
Pin 'RG0' io none middle R270 both 0 (-5.08 53.34);
Pin 'RA6' io none middle R270 both 0 (-7.62 53.34);
Pin 'RA7' io none middle R270 both 0 (-10.16 53.34);
Pin 'RE0' io none middle R270 both 0 (-12.7 53.34);
Pin 'RE1' io none middle R270 both 0 (-15.24 53.34);
Pin 'RG14' io none middle R270 both 0 (-17.78 53.34);
Pin 'RG12' io none middle R270 both 0 (-20.32 53.34);
Pin 'RG13' io none middle R270 both 0 (-22.86 53.34);
Pin 'RE2' io none middle R270 both 0 (-25.4 53.34);
Pin 'RE3' io none middle R270 both 0 (-27.94 53.34);
Pin 'RE4' io none middle R270 both 0 (-30.48 53.34);

Edit 'PIC24FJ64GA002.sym';
Layer 94;
Wire  0.254 (-25.4 -20.32) (25.4 -20.32) (25.4 17.78) (-25.4 17.78) \
      (-25.4 -20.32);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin '!MCLR' io none middle R0 both 0 (-30.48 15.24);
Pin 'RA0' io none middle R0 both 0 (-30.48 12.7);
Pin 'RA1' io none middle R0 both 0 (-30.48 10.16);
Pin 'RB0' io none middle R0 both 0 (-30.48 7.62);
Pin 'RB1' io none middle R0 both 0 (-30.48 5.08);
Pin 'RB2' io none middle R0 both 0 (-30.48 2.54);
Pin 'RB3' io none middle R0 both 0 (-30.48 0);
Pin 'VSS@1' pwr none middle R0 both 0 (-30.48 -2.54);
Pin 'RA2' io none middle R0 both 0 (-30.48 -5.08);
Pin 'RA3' io none middle R0 both 0 (-30.48 -7.62);
Pin 'RB4' io none middle R0 both 0 (-30.48 -10.16);
Pin 'RA4' io none middle R0 both 0 (-30.48 -12.7);
Pin 'VDD@1' pwr none middle R0 both 0 (-30.48 -15.24);
Pin 'RB5' io none middle R0 both 0 (-30.48 -17.78);
Pin 'RB6' io none middle R180 both 0 (30.48 -17.78);
Pin 'RB7' io none middle R180 both 0 (30.48 -15.24);
Pin 'TCK' in none middle R180 both 0 (30.48 -12.7);
Pin 'TDO' out none middle R180 both 0 (30.48 -10.16);
Pin 'DISVREG' pas none middle R180 both 0 (30.48 -7.62);
Pin 'VDDCORE' pwr none middle R180 both 0 (30.48 -5.08);
Pin 'TDI' in none middle R180 both 0 (30.48 -2.54);
Pin 'TMS' in none middle R180 both 0 (30.48 0);
Pin 'RB12' io none middle R180 both 0 (30.48 2.54);
Pin 'RB13' io none middle R180 both 0 (30.48 5.08);
Pin 'RB14' io none middle R180 both 0 (30.48 7.62);
Pin 'RB15' io none middle R180 both 0 (30.48 10.16);
Pin 'VSS@2' pwr none middle R180 both 0 (30.48 12.7);
Pin 'VDD@2' pwr none middle R180 both 0 (30.48 15.24);

Edit 'PIC24FJ64GA002_QFN.sym';
Layer 94;
Wire  0.254 (-25.4 -20.32) (25.4 -20.32) (25.4 17.78) (-25.4 17.78) \
      (-25.4 -20.32);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RB0' io none middle R0 both 0 (-30.48 15.24);
Pin 'RB1' io none middle R180 both 0 (30.48 15.24);
Pin 'RB2' io none middle R0 both 0 (-30.48 12.7);
Pin 'RB3' io none middle R180 both 0 (30.48 12.7);
Pin 'VSS@1' pwr none middle R0 both 0 (-30.48 10.16);
Pin 'RA2' io none middle R180 both 0 (30.48 10.16);
Pin 'RA3' io none middle R0 both 0 (-30.48 7.62);
Pin 'RB4' io none middle R180 both 0 (30.48 7.62);
Pin 'RA4' io none middle R0 both 0 (-30.48 5.08);
Pin 'VDD@1' pwr none middle R180 both 0 (30.48 5.08);
Pin 'RB5' io none middle R0 both 0 (-30.48 2.54);
Pin 'RB6' io none middle R180 both 0 (30.48 2.54);
Pin 'RB7' io none middle R0 both 0 (-30.48 0);
Pin 'TCK' in none middle R180 both 0 (30.48 0);
Pin 'TDO' out none middle R0 both 0 (-30.48 -2.54);
Pin 'DISVREG' pas none middle R180 both 0 (30.48 -2.54);
Pin 'VDDCORE' pwr none middle R0 both 0 (-30.48 -5.08);
Pin 'TDI' in none middle R180 both 0 (30.48 -5.08);
Pin 'TMS' in none middle R0 both 0 (-30.48 -7.62);
Pin 'RB12' io none middle R180 both 0 (30.48 -7.62);
Pin 'RB13' io none middle R0 both 0 (-30.48 -10.16);
Pin 'RB14' io none middle R180 both 0 (30.48 -10.16);
Pin 'RB15' io none middle R0 both 0 (-30.48 -12.7);
Pin 'VSS@2' pwr none middle R180 both 0 (30.48 -12.7);
Pin 'VDD@2' pwr none middle R0 both 0 (-30.48 -15.24);
Pin '!MCLR' io none middle R180 both 0 (30.48 -15.24);
Pin 'RA0' io none middle R0 both 0 (-30.48 -17.78);
Pin 'RA1' io none middle R180 both 0 (30.48 -17.78);

Edit 'PIC24FJ48GA002.sym';
Layer 94;
Wire  0.254 (-25.4 -20.32) (25.4 -20.32) (25.4 17.78) (-25.4 17.78) \
      (-25.4 -20.32);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin '!MCLR' io none middle R0 both 0 (-30.48 15.24);
Pin 'RA0' io none middle R180 both 0 (30.48 15.24);
Pin 'RA1' io none middle R0 both 0 (-30.48 12.7);
Pin 'RB0' io none middle R180 both 0 (30.48 12.7);
Pin 'RB1' io none middle R0 both 0 (-30.48 10.16);
Pin 'RB2' io none middle R180 both 0 (30.48 10.16);
Pin 'RB3' io none middle R0 both 0 (-30.48 7.62);
Pin 'VSS@1' pwr none middle R180 both 0 (30.48 7.62);
Pin 'RA2' io none middle R0 both 0 (-30.48 5.08);
Pin 'RA3' io none middle R180 both 0 (30.48 5.08);
Pin 'RB4' io none middle R0 both 0 (-30.48 2.54);
Pin 'RA4' io none middle R180 both 0 (30.48 2.54);
Pin 'VDD@1' pwr none middle R0 both 0 (-30.48 0);
Pin 'RB5' io none middle R180 both 0 (30.48 0);
Pin 'RB6' io none middle R0 both 0 (-30.48 -2.54);
Pin 'RB7' io none middle R180 both 0 (30.48 -2.54);
Pin 'TCK' in none middle R0 both 0 (-30.48 -5.08);
Pin 'TDO' out none middle R180 both 0 (30.48 -5.08);
Pin 'DISVREG' pas none middle R0 both 0 (-30.48 -7.62);
Pin 'VDDCORE' pwr none middle R180 both 0 (30.48 -7.62);
Pin 'TDI' in none middle R0 both 0 (-30.48 -10.16);
Pin 'TMS' in none middle R180 both 0 (30.48 -10.16);
Pin 'RB12' io none middle R0 both 0 (-30.48 -12.7);
Pin 'RB13' io none middle R180 both 0 (30.48 -12.7);
Pin 'RB14' io none middle R0 both 0 (-30.48 -15.24);
Pin 'RB15' io none middle R180 both 0 (30.48 -15.24);
Pin 'VSS@2' pwr none middle R0 both 0 (-30.48 -17.78);
Pin 'VDD@2' pwr none middle R180 both 0 (30.48 -17.78);

Edit 'PIC24FJ48GA002_QFN.sym';
Layer 94;
Wire  0.254 (-25.4 -20.32) (25.4 -20.32) (25.4 17.78) (-25.4 17.78) \
      (-25.4 -20.32);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RB0' io none middle R0 both 0 (-30.48 15.24);
Pin 'RB1' io none middle R180 both 0 (30.48 15.24);
Pin 'RB2' io none middle R0 both 0 (-30.48 12.7);
Pin 'RB3' io none middle R180 both 0 (30.48 12.7);
Pin 'VSS@1' pwr none middle R0 both 0 (-30.48 10.16);
Pin 'RA2' io none middle R180 both 0 (30.48 10.16);
Pin 'RA3' io none middle R0 both 0 (-30.48 7.62);
Pin 'RB4' io none middle R180 both 0 (30.48 7.62);
Pin 'RA4' io none middle R0 both 0 (-30.48 5.08);
Pin 'VDD@1' pwr none middle R180 both 0 (30.48 5.08);
Pin 'RB5' io none middle R0 both 0 (-30.48 2.54);
Pin 'RB6' io none middle R180 both 0 (30.48 2.54);
Pin 'RB7' io none middle R0 both 0 (-30.48 0);
Pin 'TCK' in none middle R180 both 0 (30.48 0);
Pin 'TDO' out none middle R0 both 0 (-30.48 -2.54);
Pin 'DISVREG' pas none middle R180 both 0 (30.48 -2.54);
Pin 'VDDCORE' pwr none middle R0 both 0 (-30.48 -5.08);
Pin 'TDI' in none middle R180 both 0 (30.48 -5.08);
Pin 'TMS' in none middle R0 both 0 (-30.48 -7.62);
Pin 'RB12' io none middle R180 both 0 (30.48 -7.62);
Pin 'RB13' io none middle R0 both 0 (-30.48 -10.16);
Pin 'RB14' io none middle R180 both 0 (30.48 -10.16);
Pin 'RB15' io none middle R0 both 0 (-30.48 -12.7);
Pin 'VSS@2' pwr none middle R180 both 0 (30.48 -12.7);
Pin 'VDD@2' pwr none middle R0 both 0 (-30.48 -15.24);
Pin '!MCLR' io none middle R180 both 0 (30.48 -15.24);
Pin 'RA0' io none middle R0 both 0 (-30.48 -17.78);
Pin 'RA1' io none middle R180 both 0 (30.48 -17.78);

Edit 'PIC24FJ32GA002.sym';
Layer 94;
Wire  0.254 (-25.4 -20.32) (25.4 -20.32) (25.4 17.78) (-25.4 17.78) \
      (-25.4 -20.32);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin '!MCLR' io none middle R0 both 0 (-30.48 15.24);
Pin 'RA0' io none middle R0 both 0 (-30.48 12.7);
Pin 'RA1' io none middle R0 both 0 (-30.48 10.16);
Pin 'RB0' io none middle R0 both 0 (-30.48 7.62);
Pin 'RB1' io none middle R0 both 0 (-30.48 5.08);
Pin 'RB2' io none middle R0 both 0 (-30.48 2.54);
Pin 'RB3' io none middle R0 both 0 (-30.48 0);
Pin 'VSS@1' pwr none middle R0 both 0 (-30.48 -2.54);
Pin 'RA2' io none middle R0 both 0 (-30.48 -5.08);
Pin 'RA3' io none middle R0 both 0 (-30.48 -7.62);
Pin 'RB4' io none middle R0 both 0 (-30.48 -10.16);
Pin 'RA4' io none middle R0 both 0 (-30.48 -12.7);
Pin 'VDD@1' pwr none middle R0 both 0 (-30.48 -15.24);
Pin 'RB5' io none middle R0 both 0 (-30.48 -17.78);
Pin 'RB6' io none middle R180 both 0 (30.48 -17.78);
Pin 'RB7' io none middle R180 both 0 (30.48 -15.24);
Pin 'TCK' in none middle R180 both 0 (30.48 -12.7);
Pin 'TDO' out none middle R180 both 0 (30.48 -10.16);
Pin 'DISVREG' pas none middle R180 both 0 (30.48 -7.62);
Pin 'VDDCORE' pwr none middle R180 both 0 (30.48 -5.08);
Pin 'TDI' in none middle R180 both 0 (30.48 -2.54);
Pin 'TMS' in none middle R180 both 0 (30.48 0);
Pin 'RB12' io none middle R180 both 0 (30.48 2.54);
Pin 'RB13' io none middle R180 both 0 (30.48 5.08);
Pin 'RB14' io none middle R180 both 0 (30.48 7.62);
Pin 'RB15' io none middle R180 both 0 (30.48 10.16);
Pin 'VSS@2' pwr none middle R180 both 0 (30.48 12.7);
Pin 'VDD@2' pwr none middle R180 both 0 (30.48 15.24);

Edit 'PIC24FJ32GA002_QFN.sym';
Layer 94;
Wire  0.254 (-25.4 -20.32) (25.4 -20.32) (25.4 17.78) (-25.4 17.78) \
      (-25.4 -20.32);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RB0' io none middle R0 both 0 (-30.48 15.24);
Pin 'RB1' io none middle R0 both 0 (-30.48 12.7);
Pin 'RB2' io none middle R0 both 0 (-30.48 10.16);
Pin 'RB3' io none middle R0 both 0 (-30.48 7.62);
Pin 'VSS@1' pwr none middle R0 both 0 (-30.48 5.08);
Pin 'RA2' io none middle R0 both 0 (-30.48 2.54);
Pin 'RA3' io none middle R0 both 0 (-30.48 0);
Pin 'RB4' io none middle R0 both 0 (-30.48 -2.54);
Pin 'RA4' io none middle R0 both 0 (-30.48 -5.08);
Pin 'VDD@1' pwr none middle R0 both 0 (-30.48 -7.62);
Pin 'RB5' io none middle R0 both 0 (-30.48 -10.16);
Pin 'RB6' io none middle R0 both 0 (-30.48 -12.7);
Pin 'RB7' io none middle R0 both 0 (-30.48 -15.24);
Pin 'TCK' in none middle R0 both 0 (-30.48 -17.78);
Pin 'TDO' out none middle R180 both 0 (30.48 -17.78);
Pin 'DISVREG' pas none middle R180 both 0 (30.48 -15.24);
Pin 'VDDCORE' pwr none middle R180 both 0 (30.48 -12.7);
Pin 'TDI' in none middle R180 both 0 (30.48 -10.16);
Pin 'TMS' in none middle R180 both 0 (30.48 -7.62);
Pin 'RB12' io none middle R180 both 0 (30.48 -5.08);
Pin 'RB13' io none middle R180 both 0 (30.48 -2.54);
Pin 'RB14' io none middle R180 both 0 (30.48 0);
Pin 'RB15' io none middle R180 both 0 (30.48 2.54);
Pin 'VSS@2' pwr none middle R180 both 0 (30.48 5.08);
Pin 'VDD@2' pwr none middle R180 both 0 (30.48 7.62);
Pin '!MCLR' io none middle R180 both 0 (30.48 10.16);
Pin 'RA0' io none middle R180 both 0 (30.48 12.7);
Pin 'RA1' io none middle R180 both 0 (30.48 15.24);

Edit 'PIC24FJ16GA002.sym';
Layer 94;
Wire  0.254 (-25.4 -20.32) (25.4 -20.32) (25.4 17.78) (-25.4 17.78) \
      (-25.4 -20.32);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin '!MCLR' io none middle R0 both 0 (-30.48 15.24);
Pin 'RA0' io none middle R0 both 0 (-30.48 12.7);
Pin 'RA1' io none middle R0 both 0 (-30.48 10.16);
Pin 'RB0' io none middle R0 both 0 (-30.48 7.62);
Pin 'RB1' io none middle R0 both 0 (-30.48 5.08);
Pin 'RB2' io none middle R0 both 0 (-30.48 2.54);
Pin 'RB3' io none middle R0 both 0 (-30.48 0);
Pin 'VSS@1' pwr none middle R0 both 0 (-30.48 -2.54);
Pin 'RA2' io none middle R0 both 0 (-30.48 -5.08);
Pin 'RA3' io none middle R0 both 0 (-30.48 -7.62);
Pin 'RB4' io none middle R0 both 0 (-30.48 -10.16);
Pin 'RA4' io none middle R0 both 0 (-30.48 -12.7);
Pin 'VDD@1' pwr none middle R0 both 0 (-30.48 -15.24);
Pin 'RB5' io none middle R0 both 0 (-30.48 -17.78);
Pin 'RB6' io none middle R180 both 0 (30.48 -17.78);
Pin 'RB7' io none middle R180 both 0 (30.48 -15.24);
Pin 'TCK' in none middle R180 both 0 (30.48 -12.7);
Pin 'TDO' out none middle R180 both 0 (30.48 -10.16);
Pin 'DISVREG' pas none middle R180 both 0 (30.48 -7.62);
Pin 'VDDCORE' pwr none middle R180 both 0 (30.48 -5.08);
Pin 'TDI' in none middle R180 both 0 (30.48 -2.54);
Pin 'TMS' in none middle R180 both 0 (30.48 0);
Pin 'RB12' io none middle R180 both 0 (30.48 2.54);
Pin 'RB13' io none middle R180 both 0 (30.48 5.08);
Pin 'RB14' io none middle R180 both 0 (30.48 7.62);
Pin 'RB15' io none middle R180 both 0 (30.48 10.16);
Pin 'VSS@2' pwr none middle R180 both 0 (30.48 12.7);
Pin 'VDD@2' pwr none middle R180 both 0 (30.48 15.24);

Edit 'PIC24FJ16GA002_QFN.sym';
Layer 94;
Wire  0.254 (-25.4 -20.32) (25.4 -20.32) (25.4 17.78) (-25.4 17.78) \
      (-25.4 -20.32);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RB0' io none middle R0 both 0 (-30.48 15.24);
Pin 'RB1' io none middle R0 both 0 (-30.48 12.7);
Pin 'RB2' io none middle R0 both 0 (-30.48 10.16);
Pin 'RB3' io none middle R0 both 0 (-30.48 7.62);
Pin 'VSS@1' pwr none middle R0 both 0 (-30.48 5.08);
Pin 'RA2' io none middle R0 both 0 (-30.48 2.54);
Pin 'RA3' io none middle R0 both 0 (-30.48 0);
Pin 'RB4' io none middle R0 both 0 (-30.48 -2.54);
Pin 'RA4' io none middle R0 both 0 (-30.48 -5.08);
Pin 'VDD@1' pwr none middle R0 both 0 (-30.48 -7.62);
Pin 'RB5' io none middle R0 both 0 (-30.48 -10.16);
Pin 'RB6' io none middle R0 both 0 (-30.48 -12.7);
Pin 'RB7' io none middle R0 both 0 (-30.48 -15.24);
Pin 'TCK' in none middle R0 both 0 (-30.48 -17.78);
Pin 'TDO' out none middle R180 both 0 (30.48 -17.78);
Pin 'DISVREG' pas none middle R180 both 0 (30.48 -15.24);
Pin 'VDDCORE' pwr none middle R180 both 0 (30.48 -12.7);
Pin 'TDI' in none middle R180 both 0 (30.48 -10.16);
Pin 'TMS' in none middle R180 both 0 (30.48 -7.62);
Pin 'RB12' io none middle R180 both 0 (30.48 -5.08);
Pin 'RB13' io none middle R180 both 0 (30.48 -2.54);
Pin 'RB14' io none middle R180 both 0 (30.48 0);
Pin 'RB15' io none middle R180 both 0 (30.48 2.54);
Pin 'VSS@2' pwr none middle R180 both 0 (30.48 5.08);
Pin 'VDD@2' pwr none middle R180 both 0 (30.48 7.62);
Pin '!MCLR' io none middle R180 both 0 (30.48 10.16);
Pin 'RA0' io none middle R180 both 0 (30.48 12.7);
Pin 'RA1' io none middle R180 both 0 (30.48 15.24);

Edit 'PIC24FJ256GB108.sym';
Layer 94;
Wire  0.254 (-43.18 -43.18) (40.64 -43.18) (40.64 40.64) (-43.18 40.64) \
      (-43.18 -43.18);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RE5' io none middle R0 both 0 (-48.26 22.86);
Pin 'RE6' io none middle R0 both 0 (-48.26 20.32);
Pin 'RE7' io none middle R0 both 0 (-48.26 17.78);
Pin 'RC1' io none middle R0 both 0 (-48.26 15.24);
Pin 'RC3' io none middle R0 both 0 (-48.26 12.7);
Pin 'RG6' io none middle R0 both 0 (-48.26 10.16);
Pin 'RG7' io none middle R0 both 0 (-48.26 7.62);
Pin 'RG8' io none middle R0 both 0 (-48.26 5.08);
Pin '!MCLR' io none middle R0 both 0 (-48.26 2.54);
Pin 'RG9' io none middle R0 both 0 (-48.26 0);
Pin 'VSS@1' pwr none middle R0 both 0 (-48.26 -2.54);
Pin 'VDD@1' pwr none middle R0 both 0 (-48.26 -5.08);
Pin 'TMS' in none middle R0 both 0 (-48.26 -7.62);
Pin 'TDO' out none middle R0 both 0 (-48.26 -10.16);
Pin 'RB5' io none middle R0 both 0 (-48.26 -12.7);
Pin 'RB4' io none middle R0 both 0 (-48.26 -15.24);
Pin 'RB3' io none middle R0 both 0 (-48.26 -17.78);
Pin 'RB2' io none middle R0 both 0 (-48.26 -20.32);
Pin 'RB1' io none middle R0 both 0 (-48.26 -22.86);
Pin 'RB0' io none middle R0 both 0 (-48.26 -25.4);
Pin 'RB6' io none middle R90 both 0 (-25.4 -48.26);
Pin 'RB7' io none middle R90 both 0 (-22.86 -48.26);
Pin 'RA9' io none middle R90 both 0 (-20.32 -48.26);
Pin 'RA10' io none middle R90 both 0 (-17.78 -48.26);
Pin 'AVDD' pwr none middle R90 both 0 (-15.24 -48.26);
Pin 'AVSS' pwr none middle R90 both 0 (-12.7 -48.26);
Pin 'RB8' io none middle R90 both 0 (-10.16 -48.26);
Pin 'RB9' io none middle R90 both 0 (-7.62 -48.26);
Pin 'RB10' io none middle R90 both 0 (-5.08 -48.26);
Pin 'RB11' io none middle R90 both 0 (-2.54 -48.26);
Pin 'VSS@2' pwr none middle R90 both 0 (0 -48.26);
Pin 'VDD@2' pwr none middle R90 both 0 (2.54 -48.26);
Pin 'TCK' in none middle R90 both 0 (5.08 -48.26);
Pin 'TDI' in none middle R90 both 0 (7.62 -48.26);
Pin 'RB14' io none middle R90 both 0 (10.16 -48.26);
Pin 'RB15' io none middle R90 both 0 (12.7 -48.26);
Pin 'RD14' io none middle R90 both 0 (15.24 -48.26);
Pin 'RD15' io none middle R90 both 0 (17.78 -48.26);
Pin 'RF4' io none middle R90 both 0 (20.32 -48.26);
Pin 'RF5' io none middle R90 both 0 (22.86 -48.26);
Pin 'RF3' io none middle R180 both 0 (45.72 -25.4);
Pin 'RF2' io none middle R180 both 0 (45.72 -22.86);
Pin 'RF8' io none middle R180 both 0 (45.72 -20.32);
Pin 'VBUS' pas none middle R180 both 0 (45.72 -17.78);
Pin 'VUSB' pas none middle R180 both 0 (45.72 -15.24);
Pin 'RG3' io none middle R180 both 0 (45.72 -12.7);
Pin 'RG2' io none middle R180 both 0 (45.72 -10.16);
Pin 'VDD@3' pwr none middle R180 both 0 (45.72 -7.62);
Pin 'RC12' io none middle R180 both 0 (45.72 -5.08);
Pin 'RC15' io none middle R180 both 0 (45.72 -2.54);
Pin 'VSS@3' pwr none middle R180 both 0 (45.72 0);
Pin 'RA14' io none middle R180 both 0 (45.72 2.54);
Pin 'RA15' io none middle R180 both 0 (45.72 5.08);
Pin 'RD8' io none middle R180 both 0 (45.72 7.62);
Pin 'RD9' io none middle R180 both 0 (45.72 10.16);
Pin 'RD10' io none middle R180 both 0 (45.72 12.7);
Pin 'RD11' io none middle R180 both 0 (45.72 15.24);
Pin 'RD0' io none middle R180 both 0 (45.72 17.78);
Pin 'RC13' io none middle R180 both 0 (45.72 20.32);
Pin 'RC14' io none middle R180 both 0 (45.72 22.86);
Pin 'RD1' io none middle R270 both 0 (22.86 45.72);
Pin 'RD2' io none middle R270 both 0 (20.32 45.72);
Pin 'RD3' io none middle R270 both 0 (17.78 45.72);
Pin 'RD12' io none middle R270 both 0 (15.24 45.72);
Pin 'RD13' io none middle R270 both 0 (12.7 45.72);
Pin 'RD4' io none middle R270 both 0 (10.16 45.72);
Pin 'RD5' io none middle R270 both 0 (7.62 45.72);
Pin 'RD6' io none middle R270 both 0 (5.08 45.72);
Pin 'RD7' io none middle R270 both 0 (2.54 45.72);
Pin 'VDDCORE' pwr none middle R270 both 0 (0 45.72);
Pin 'ENVREG' pas none middle R270 both 0 (-2.54 45.72);
Pin 'RF0' io none middle R270 both 0 (-5.08 45.72);
Pin 'RF1' io none middle R270 both 0 (-7.62 45.72);
Pin 'RG1' io none middle R270 both 0 (-10.16 45.72);
Pin 'RG0' io none middle R270 both 0 (-12.7 45.72);
Pin 'RE0' io none middle R270 both 0 (-15.24 45.72);
Pin 'RE1' io none middle R270 both 0 (-17.78 45.72);
Pin 'RE2' io none middle R270 both 0 (-20.32 45.72);
Pin 'RE3' io none middle R270 both 0 (-22.86 45.72);
Pin 'RE4' io none middle R270 both 0 (-25.4 45.72);

Edit 'PIC24FJ64GB110.sym';
Layer 94;
Wire  0.254 (-48.26 -48.26) (48.26 -48.26) (48.26 48.26) (-48.26 48.26) \
      (-48.26 -48.26);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RG15' io none middle R0 both 0 (-53.34 30.48);
Pin 'VDD@1' pwr none middle R0 both 0 (-53.34 27.94);
Pin 'RE5' io none middle R0 both 0 (-53.34 25.4);
Pin 'RE6' io none middle R0 both 0 (-53.34 22.86);
Pin 'RE7' io none middle R0 both 0 (-53.34 20.32);
Pin 'RC1' io none middle R0 both 0 (-53.34 17.78);
Pin 'RC2' io none middle R0 both 0 (-53.34 15.24);
Pin 'RC3' io none middle R0 both 0 (-53.34 12.7);
Pin 'RC4' io none middle R0 both 0 (-53.34 10.16);
Pin 'RG6' io none middle R0 both 0 (-53.34 7.62);
Pin 'RG7' io none middle R0 both 0 (-53.34 5.08);
Pin 'RG8' io none middle R0 both 0 (-53.34 2.54);
Pin '!MCLR' io none middle R0 both 0 (-53.34 0);
Pin 'RG9' io none middle R0 both 0 (-53.34 -2.54);
Pin 'VSS@2' pwr none middle R0 both 0 (-53.34 -5.08);
Pin 'VDD@2' pwr none middle R0 both 0 (-53.34 -7.62);
Pin 'TMS' in none middle R0 both 0 (-53.34 -10.16);
Pin 'RE8' io none middle R0 both 0 (-53.34 -12.7);
Pin 'RE9' io none middle R0 both 0 (-53.34 -15.24);
Pin 'RB5' io none middle R0 both 0 (-53.34 -17.78);
Pin 'RB4' io none middle R0 both 0 (-53.34 -20.32);
Pin 'RB3' io none middle R0 both 0 (-53.34 -22.86);
Pin 'RB2' io none middle R0 both 0 (-53.34 -25.4);
Pin 'RB1' io none middle R0 both 0 (-53.34 -27.94);
Pin 'RB0' io none middle R0 both 0 (-53.34 -30.48);
Pin 'RB6' io none middle R90 both 0 (-30.48 -53.34);
Pin 'RB7' io none middle R90 both 0 (-27.94 -53.34);
Pin 'RA9' io none middle R90 both 0 (-25.4 -53.34);
Pin 'RA10' io none middle R90 both 0 (-22.86 -53.34);
Pin 'AVDD' pwr none middle R90 both 0 (-20.32 -53.34);
Pin 'AVSS' pwr none middle R90 both 0 (-17.78 -53.34);
Pin 'RB8' io none middle R90 both 0 (-15.24 -53.34);
Pin 'RB9' io none middle R90 both 0 (-12.7 -53.34);
Pin 'RB10' io none middle R90 both 0 (-10.16 -53.34);
Pin 'RB11' io none middle R90 both 0 (-7.62 -53.34);
Pin 'VSS@3' pwr none middle R90 both 0 (-5.08 -53.34);
Pin 'VDD@3' pwr none middle R90 both 0 (-2.54 -53.34);
Pin 'TCK' in none middle R90 both 0 (0 -53.34);
Pin 'RF13' io none middle R90 both 0 (2.54 -53.34);
Pin 'RF12' io none middle R90 both 0 (5.08 -53.34);
Pin 'RB12' io none middle R90 both 0 (7.62 -53.34);
Pin 'RB13' io none middle R90 both 0 (10.16 -53.34);
Pin 'RB14' io none middle R90 both 0 (12.7 -53.34);
Pin 'RB15' io none middle R90 both 0 (15.24 -53.34);
Pin 'VSS@4' pwr none middle R90 both 0 (17.78 -53.34);
Pin 'VDD@4' pwr none middle R90 both 0 (20.32 -53.34);
Pin 'RD14' io none middle R90 both 0 (22.86 -53.34);
Pin 'RD15' io none middle R90 both 0 (25.4 -53.34);
Pin 'RF4' io none middle R90 both 0 (27.94 -53.34);
Pin 'RF5' io none middle R90 both 0 (30.48 -53.34);
Pin 'RF3' io none middle R180 both 0 (53.34 -30.48);
Pin 'RF2' io none middle R180 both 0 (53.34 -27.94);
Pin 'RF8' io none middle R180 both 0 (53.34 -25.4);
Pin 'VBUS' pas none middle R180 both 0 (53.34 -22.86);
Pin 'VUSB' pas none middle R180 both 0 (53.34 -20.32);
Pin 'RG3' io none middle R180 both 0 (53.34 -17.78);
Pin 'RG2' io none middle R180 both 0 (53.34 -15.24);
Pin 'RA2' io none middle R180 both 0 (53.34 -12.7);
Pin 'RA3' io none middle R180 both 0 (53.34 -10.16);
Pin 'TDI' in none middle R180 both 0 (53.34 -7.62);
Pin 'TDO' out none middle R180 both 0 (53.34 -5.08);
Pin 'VDD@5' pwr none middle R180 both 0 (53.34 -2.54);
Pin 'RC12' io none middle R180 both 0 (53.34 0);
Pin 'RC15' io none middle R180 both 0 (53.34 2.54);
Pin 'VSS@5' pwr none middle R180 both 0 (53.34 5.08);
Pin 'RA14' io none middle R180 both 0 (53.34 7.62);
Pin 'RA15' io none middle R180 both 0 (53.34 10.16);
Pin 'RD8' io none middle R180 both 0 (53.34 12.7);
Pin 'RD9' io none middle R180 both 0 (53.34 15.24);
Pin 'RD10' io none middle R180 both 0 (53.34 17.78);
Pin 'RD11' io none middle R180 both 0 (53.34 20.32);
Pin 'RD0' io none middle R180 both 0 (53.34 22.86);
Pin 'RC13' io none middle R180 both 0 (53.34 25.4);
Pin 'RC14' io none middle R180 both 0 (53.34 27.94);
Pin 'VSS@1' pwr none middle R180 both 0 (53.34 30.48);
Pin 'RD1' io none middle R270 both 0 (30.48 53.34);
Pin 'RD2' io none middle R270 both 0 (27.94 53.34);
Pin 'RD3' io none middle R270 both 0 (25.4 53.34);
Pin 'RD12' io none middle R270 both 0 (22.86 53.34);
Pin 'RD13' io none middle R270 both 0 (20.32 53.34);
Pin 'RD4' io none middle R270 both 0 (17.78 53.34);
Pin 'RD5' io none middle R270 both 0 (15.24 53.34);
Pin 'RD6' io none middle R270 both 0 (12.7 53.34);
Pin 'RD7' io none middle R270 both 0 (10.16 53.34);
Pin 'VDDCORE' pwr none middle R270 both 0 (7.62 53.34);
Pin 'ENVREG' pas none middle R270 both 0 (5.08 53.34);
Pin 'RF0' io none middle R270 both 0 (2.54 53.34);
Pin 'RF1' io none middle R270 both 0 (0 53.34);
Pin 'RG1' io none middle R270 both 0 (-2.54 53.34);
Pin 'RG0' io none middle R270 both 0 (-5.08 53.34);
Pin 'RA6' io none middle R270 both 0 (-7.62 53.34);
Pin 'RA7' io none middle R270 both 0 (-10.16 53.34);
Pin 'RE0' io none middle R270 both 0 (-12.7 53.34);
Pin 'RE1' io none middle R270 both 0 (-15.24 53.34);
Pin 'RG14' io none middle R270 both 0 (-17.78 53.34);
Pin 'RG12' io none middle R270 both 0 (-20.32 53.34);
Pin 'RG13' io none middle R270 both 0 (-22.86 53.34);
Pin 'RE2' io none middle R270 both 0 (-25.4 53.34);
Pin 'RE3' io none middle R270 both 0 (-27.94 53.34);
Pin 'RE4' io none middle R270 both 0 (-30.48 53.34);

Edit 'PIC32MX440F128L.sym';
Layer 94;
Wire  0.254 (-48.26 -48.26) (48.26 -48.26) (48.26 48.26) (-48.26 48.26) \
      (-48.26 -48.26);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RG15' io none middle R0 both 0 (-53.34 30.48);
Pin 'VDD@1' pwr none middle R0 both 0 (-53.34 27.94);
Pin 'RE5' io none middle R0 both 0 (-53.34 25.4);
Pin 'RE6' io none middle R0 both 0 (-53.34 22.86);
Pin 'RE7' io none middle R0 both 0 (-53.34 20.32);
Pin 'RC1' io none middle R0 both 0 (-53.34 17.78);
Pin 'RC2' io none middle R0 both 0 (-53.34 15.24);
Pin 'RC3' io none middle R0 both 0 (-53.34 12.7);
Pin 'RC4' io none middle R0 both 0 (-53.34 10.16);
Pin 'RG6' io none middle R0 both 0 (-53.34 7.62);
Pin 'RG7' io none middle R0 both 0 (-53.34 5.08);
Pin 'RG8' io none middle R0 both 0 (-53.34 2.54);
Pin '!MCLR' in none middle R0 both 0 (-53.34 0);
Pin 'RG9' io none middle R0 both 0 (-53.34 -2.54);
Pin 'VSS@2' pwr none middle R0 both 0 (-53.34 -5.08);
Pin 'VDD@2' pwr none middle R0 both 0 (-53.34 -7.62);
Pin 'TMS' in none middle R0 both 0 (-53.34 -10.16);
Pin 'RE8' io none middle R0 both 0 (-53.34 -12.7);
Pin 'RE9' io none middle R0 both 0 (-53.34 -15.24);
Pin 'RB5' io none middle R0 both 0 (-53.34 -17.78);
Pin 'RB4' io none middle R0 both 0 (-53.34 -20.32);
Pin 'RB3' io none middle R0 both 0 (-53.34 -22.86);
Pin 'RB2' io none middle R0 both 0 (-53.34 -25.4);
Pin 'RB1' io none middle R0 both 0 (-53.34 -27.94);
Pin 'RB0' io none middle R0 both 0 (-53.34 -30.48);
Pin 'RB6' io none middle R90 both 0 (-30.48 -53.34);
Pin 'RB7' io none middle R90 both 0 (-27.94 -53.34);
Pin 'RA9' io none middle R90 both 0 (-25.4 -53.34);
Pin 'RA10' io none middle R90 both 0 (-22.86 -53.34);
Pin 'AVDD' pwr none middle R90 both 0 (-20.32 -53.34);
Pin 'AVSS' pwr none middle R90 both 0 (-17.78 -53.34);
Pin 'RB8' io none middle R90 both 0 (-15.24 -53.34);
Pin 'RB9' io none middle R90 both 0 (-12.7 -53.34);
Pin 'RB10' io none middle R90 both 0 (-10.16 -53.34);
Pin 'RB11' io none middle R90 both 0 (-7.62 -53.34);
Pin 'VSS@3' pwr none middle R90 both 0 (-5.08 -53.34);
Pin 'VDD@3' pwr none middle R90 both 0 (-2.54 -53.34);
Pin 'TCK' in none middle R90 both 0 (0 -53.34);
Pin 'RF13' io none middle R90 both 0 (2.54 -53.34);
Pin 'RF12' io none middle R90 both 0 (5.08 -53.34);
Pin 'RB12' io none middle R90 both 0 (7.62 -53.34);
Pin 'RB13' io none middle R90 both 0 (10.16 -53.34);
Pin 'RB14' io none middle R90 both 0 (12.7 -53.34);
Pin 'RB15' io none middle R90 both 0 (15.24 -53.34);
Pin 'VSS@4' pwr none middle R90 both 0 (17.78 -53.34);
Pin 'VDD@4' pwr none middle R90 both 0 (20.32 -53.34);
Pin 'RD14' io none middle R90 both 0 (22.86 -53.34);
Pin 'RD15' io none middle R90 both 0 (25.4 -53.34);
Pin 'RF4' io none middle R90 both 0 (27.94 -53.34);
Pin 'RF5' io none middle R90 both 0 (30.48 -53.34);
Pin 'RF3' io none middle R180 both 0 (53.34 -30.48);
Pin 'RF2' io none middle R180 both 0 (53.34 -27.94);
Pin 'RF8' io none middle R180 both 0 (53.34 -25.4);
Pin 'VBUS' io none middle R180 both 0 (53.34 -22.86);
Pin 'VUSB' pas none middle R180 both 0 (53.34 -20.32);
Pin 'USBDM' io none middle R180 both 0 (53.34 -17.78);
Pin 'USBDP' io none middle R180 both 0 (53.34 -15.24);
Pin 'RA2' io none middle R180 both 0 (53.34 -12.7);
Pin 'RA3' io none middle R180 both 0 (53.34 -10.16);
Pin 'TDI' in none middle R180 both 0 (53.34 -7.62);
Pin 'TDO' out none middle R180 both 0 (53.34 -5.08);
Pin 'VDD@5' pwr none middle R180 both 0 (53.34 -2.54);
Pin 'RC12' io none middle R180 both 0 (53.34 0);
Pin 'RC15' io none middle R180 both 0 (53.34 2.54);
Pin 'VSS@5' pwr none middle R180 both 0 (53.34 5.08);
Pin 'RA14' io none middle R180 both 0 (53.34 7.62);
Pin 'RA15' io none middle R180 both 0 (53.34 10.16);
Pin 'RD8' io none middle R180 both 0 (53.34 12.7);
Pin 'RD9' io none middle R180 both 0 (53.34 15.24);
Pin 'RD10' io none middle R180 both 0 (53.34 17.78);
Pin 'RD11' io none middle R180 both 0 (53.34 20.32);
Pin 'RD0' io none middle R180 both 0 (53.34 22.86);
Pin 'RC13' io none middle R180 both 0 (53.34 25.4);
Pin 'RC14' io none middle R180 both 0 (53.34 27.94);
Pin 'VSS@1' pwr none middle R180 both 0 (53.34 30.48);
Pin 'RD1' io none middle R270 both 0 (30.48 53.34);
Pin 'RD2' io none middle R270 both 0 (27.94 53.34);
Pin 'RD3' io none middle R270 both 0 (25.4 53.34);
Pin 'RD12' io none middle R270 both 0 (22.86 53.34);
Pin 'RD13' io none middle R270 both 0 (20.32 53.34);
Pin 'RD4' io none middle R270 both 0 (17.78 53.34);
Pin 'RD5' io none middle R270 both 0 (15.24 53.34);
Pin 'RD6' io none middle R270 both 0 (12.7 53.34);
Pin 'RD7' io none middle R270 both 0 (10.16 53.34);
Pin 'VDDCORE' pwr none middle R270 both 0 (7.62 53.34);
Pin 'VREG' pas none middle R270 both 0 (5.08 53.34);
Pin 'RF0' io none middle R270 both 0 (2.54 53.34);
Pin 'RF1' io none middle R270 both 0 (0 53.34);
Pin 'RG1' io none middle R270 both 0 (-2.54 53.34);
Pin 'RG0' io none middle R270 both 0 (-5.08 53.34);
Pin 'RA6' io none middle R270 both 0 (-7.62 53.34);
Pin 'RA7' io none middle R270 both 0 (-10.16 53.34);
Pin 'RE0' io none middle R270 both 0 (-12.7 53.34);
Pin 'RE1' io none middle R270 both 0 (-15.24 53.34);
Pin 'RG14' io none middle R270 both 0 (-17.78 53.34);
Pin 'RG12' io none middle R270 both 0 (-20.32 53.34);
Pin 'RG13' io none middle R270 both 0 (-22.86 53.34);
Pin 'RE2' io none middle R270 both 0 (-25.4 53.34);
Pin 'RE3' io none middle R270 both 0 (-27.94 53.34);
Pin 'RE4' io none middle R270 both 0 (-30.48 53.34);

Edit 'PIC24FJ64GA004.sym';
Layer 94;
Wire  0.254 (-30.48 -30.48) (30.48 -30.48) (30.48 30.48) (-30.48 30.48) \
      (-30.48 -30.48);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RB9' io none middle R0 both 0 (-35.56 12.7);
Pin 'RC6' io none middle R0 both 0 (-35.56 10.16);
Pin 'RC7' io none middle R0 both 0 (-35.56 7.62);
Pin 'RC8' io none middle R0 both 0 (-35.56 5.08);
Pin 'RC9' io none middle R0 both 0 (-35.56 2.54);
Pin 'DISVREG' pas none middle R0 both 0 (-35.56 0);
Pin 'VDDCORE' pwr none middle R0 both 0 (-35.56 -2.54);
Pin 'RB10' io none middle R0 both 0 (-35.56 -5.08);
Pin 'RB11' io none middle R0 both 0 (-35.56 -7.62);
Pin 'RB12' io none middle R0 both 0 (-35.56 -10.16);
Pin 'RB13' io none middle R0 both 0 (-35.56 -12.7);
Pin 'TMS' in none middle R90 both 0 (-12.7 -35.56);
Pin 'TCK' in none middle R90 both 0 (-10.16 -35.56);
Pin 'RB14' io none middle R90 both 0 (-7.62 -35.56);
Pin 'RB15' io none middle R90 both 0 (-5.08 -35.56);
Pin 'AVSS' pwr none middle R90 both 0 (-2.54 -35.56);
Pin 'AVDD' pwr none middle R90 both 0 (0 -35.56);
Pin '!MCLR' io none middle R90 both 0 (2.54 -35.56);
Pin 'RA0' io none middle R90 both 0 (5.08 -35.56);
Pin 'RA1' io none middle R90 both 0 (7.62 -35.56);
Pin 'RB0' io none middle R90 both 0 (10.16 -35.56);
Pin 'RB1' io none middle R90 both 0 (12.7 -35.56);
Pin 'RB2' io none middle R180 both 0 (35.56 -12.7);
Pin 'RB3' io none middle R180 both 0 (35.56 -10.16);
Pin 'RC0' io none middle R180 both 0 (35.56 -7.62);
Pin 'RC1' io none middle R180 both 0 (35.56 -5.08);
Pin 'RC2' io none middle R180 both 0 (35.56 -2.54);
Pin 'VDD@1' pwr none middle R180 both 0 (35.56 0);
Pin 'VSS@1' pwr none middle R180 both 0 (35.56 2.54);
Pin 'RA2' io none middle R180 both 0 (35.56 5.08);
Pin 'RA3' io none middle R180 both 0 (35.56 7.62);
Pin 'TDO' out none middle R180 both 0 (35.56 10.16);
Pin 'RB4' io none middle R180 both 0 (35.56 12.7);
Pin 'RA4' io none middle R270 both 0 (12.7 35.56);
Pin 'TDI' in none middle R270 both 0 (10.16 35.56);
Pin 'RC3' io none middle R270 both 0 (7.62 35.56);
Pin 'RC4' io none middle R270 both 0 (5.08 35.56);
Pin 'RC5' io none middle R270 both 0 (2.54 35.56);
Pin 'VSS@2' pwr none middle R270 both 0 (0 35.56);
Pin 'VDD@2' pwr none middle R270 both 0 (-2.54 35.56);
Pin 'RB5' io none middle R270 both 0 (-5.08 35.56);
Pin 'RB6' io none middle R270 both 0 (-7.62 35.56);
Pin 'RB7' io none middle R270 both 0 (-10.16 35.56);
Pin 'RB8' io none middle R270 both 0 (-12.7 35.56);

Edit 'PIC24FJ48GA004.sym';
Layer 94;
Wire  0.254 (-30.48 -30.48) (30.48 -30.48) (30.48 30.48) (-30.48 30.48) \
      (-30.48 -30.48);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RB9' io none middle R0 both 0 (-35.56 12.7);
Pin 'RC6' io none middle R0 both 0 (-35.56 10.16);
Pin 'RC7' io none middle R0 both 0 (-35.56 7.62);
Pin 'RC8' io none middle R0 both 0 (-35.56 5.08);
Pin 'RC9' io none middle R0 both 0 (-35.56 2.54);
Pin 'DISVREG' pas none middle R0 both 0 (-35.56 0);
Pin 'VDDCORE' pwr none middle R0 both 0 (-35.56 -2.54);
Pin 'RB10' io none middle R0 both 0 (-35.56 -5.08);
Pin 'RB11' io none middle R0 both 0 (-35.56 -7.62);
Pin 'RB12' io none middle R0 both 0 (-35.56 -10.16);
Pin 'RB13' io none middle R0 both 0 (-35.56 -12.7);
Pin 'TMS' in none middle R90 both 0 (-12.7 -35.56);
Pin 'TCK' in none middle R90 both 0 (-10.16 -35.56);
Pin 'RB14' io none middle R90 both 0 (-7.62 -35.56);
Pin 'RB15' io none middle R90 both 0 (-5.08 -35.56);
Pin 'AVSS' pwr none middle R90 both 0 (-2.54 -35.56);
Pin 'AVDD' pwr none middle R90 both 0 (0 -35.56);
Pin '!MCLR' io none middle R90 both 0 (2.54 -35.56);
Pin 'RA0' io none middle R90 both 0 (5.08 -35.56);
Pin 'RA1' io none middle R90 both 0 (7.62 -35.56);
Pin 'RB0' io none middle R90 both 0 (10.16 -35.56);
Pin 'RB1' io none middle R90 both 0 (12.7 -35.56);
Pin 'RB2' io none middle R180 both 0 (35.56 -12.7);
Pin 'RB3' io none middle R180 both 0 (35.56 -10.16);
Pin 'RC0' io none middle R180 both 0 (35.56 -7.62);
Pin 'RC1' io none middle R180 both 0 (35.56 -5.08);
Pin 'RC2' io none middle R180 both 0 (35.56 -2.54);
Pin 'VDD@1' pwr none middle R180 both 0 (35.56 0);
Pin 'VSS@1' pwr none middle R180 both 0 (35.56 2.54);
Pin 'RA2' io none middle R180 both 0 (35.56 5.08);
Pin 'RA3' io none middle R180 both 0 (35.56 7.62);
Pin 'TDO' out none middle R180 both 0 (35.56 10.16);
Pin 'RB4' io none middle R180 both 0 (35.56 12.7);
Pin 'RA4' io none middle R270 both 0 (12.7 35.56);
Pin 'TDI' in none middle R270 both 0 (10.16 35.56);
Pin 'RC3' io none middle R270 both 0 (7.62 35.56);
Pin 'RC4' io none middle R270 both 0 (5.08 35.56);
Pin 'RC5' io none middle R270 both 0 (2.54 35.56);
Pin 'VSS@2' pwr none middle R270 both 0 (0 35.56);
Pin 'VDD@2' pwr none middle R270 both 0 (-2.54 35.56);
Pin 'RB5' io none middle R270 both 0 (-5.08 35.56);
Pin 'RB6' io none middle R270 both 0 (-7.62 35.56);
Pin 'RB7' io none middle R270 both 0 (-10.16 35.56);
Pin 'RB8' io none middle R270 both 0 (-12.7 35.56);

Edit 'PIC24HJ64GP506.sym';
Layer 94;
Wire  0.4064 (-38.1 -38.1) (35.56 -38.1) (35.56 35.56) (-38.1 35.56) \
      (-38.1 -38.1);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Change Font proportional;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RG15' io none middle R0 both 0 (-43.18 17.78);
Pin 'RC1' io none middle R0 both 0 (-43.18 15.24);
Pin 'RC2' io none middle R0 both 0 (-43.18 12.7);
Pin 'RG6' io none middle R0 both 0 (-43.18 10.16);
Pin 'RG7' io none middle R0 both 0 (-43.18 7.62);
Pin 'RG8' io none middle R0 both 0 (-43.18 5.08);
Pin '!MCLR' io none middle R0 both 0 (-43.18 2.54);
Pin 'RG9' io none middle R0 both 0 (-43.18 0);
Pin 'VSS@1' pwr none middle R0 both 0 (-43.18 -2.54);
Pin 'VDD@1' pwr none middle R0 both 0 (-43.18 -5.08);
Pin 'RB5' io none middle R0 both 0 (-43.18 -7.62);
Pin 'RB4' io none middle R0 both 0 (-43.18 -10.16);
Pin 'RB3' io none middle R0 both 0 (-43.18 -12.7);
Pin 'RB2' io none middle R0 both 0 (-43.18 -15.24);
Pin 'RB1' io none middle R0 both 0 (-43.18 -17.78);
Pin 'RB0' io none middle R0 both 0 (-43.18 -20.32);
Pin 'RB6' io none middle R90 both 0 (-20.32 -43.18);
Pin 'RB7' io none middle R90 both 0 (-17.78 -43.18);
Pin 'AVDD' pwr none middle R90 both 0 (-15.24 -43.18);
Pin 'AVSS' pwr none middle R90 both 0 (-12.7 -43.18);
Pin 'RB8' io none middle R90 both 0 (-10.16 -43.18);
Pin 'RB9' io none middle R90 both 0 (-7.62 -43.18);
Pin 'TMS' in none middle R90 both 0 (-5.08 -43.18);
Pin 'TDO' out none middle R90 both 0 (-2.54 -43.18);
Pin 'VSS@2' pwr none middle R90 both 0 (0 -43.18);
Pin 'VDD@2' pwr none middle R90 both 0 (2.54 -43.18);
Pin 'TCK' in none middle R90 both 0 (5.08 -43.18);
Pin 'TDI' in none middle R90 both 0 (7.62 -43.18);
Pin 'RB14' io none middle R90 both 0 (10.16 -43.18);
Pin 'RB15' io none middle R90 both 0 (12.7 -43.18);
Pin 'RF4' io none middle R90 both 0 (15.24 -43.18);
Pin 'RF5' io none middle R90 both 0 (17.78 -43.18);
Pin 'RF3' io none middle R180 both 0 (40.64 -20.32);
Pin 'RF2' io none middle R180 both 0 (40.64 -17.78);
Pin 'RF6' io none middle R180 both 0 (40.64 -15.24);
Pin 'RG3' io none middle R180 both 0 (40.64 -12.7);
Pin 'RG2' io none middle R180 both 0 (40.64 -10.16);
Pin 'VDD@3' pwr none middle R180 both 0 (40.64 -7.62);
Pin 'RC12' io none middle R180 both 0 (40.64 -5.08);
Pin 'RC15' io none middle R180 both 0 (40.64 -2.54);
Pin 'VSS@3' pwr none middle R180 both 0 (40.64 0);
Pin 'RD8' io none middle R180 both 0 (40.64 2.54);
Pin 'RD9' io none middle R180 both 0 (40.64 5.08);
Pin 'RD10' io none middle R180 both 0 (40.64 7.62);
Pin 'RD11' io none middle R180 both 0 (40.64 10.16);
Pin 'RD0' io none middle R180 both 0 (40.64 12.7);
Pin 'RC13' io none middle R180 both 0 (40.64 15.24);
Pin 'RC14' io none middle R180 both 0 (40.64 17.78);
Pin 'RD1' io none middle R270 both 0 (17.78 40.64);
Pin 'RD2' io none middle R270 both 0 (15.24 40.64);
Pin 'RD3' io none middle R270 both 0 (12.7 40.64);
Pin 'RD4' io none middle R270 both 0 (10.16 40.64);
Pin 'RD5' io none middle R270 both 0 (7.62 40.64);
Pin 'RD6' io none middle R270 both 0 (5.08 40.64);
Pin 'RD7' io none middle R270 both 0 (2.54 40.64);
Pin 'VDDCORE' pwr none middle R270 both 0 (0 40.64);
Pin 'VDD@4' pwr none middle R270 both 0 (-2.54 40.64);
Pin 'RF0' io none middle R270 both 0 (-5.08 40.64);
Pin 'RF1' io none middle R270 both 0 (-7.62 40.64);
Pin 'RG1' io none middle R270 both 0 (-10.16 40.64);
Pin 'RG0' io none middle R270 both 0 (-12.7 40.64);
Pin 'RG14' io none middle R270 both 0 (-15.24 40.64);
Pin 'RG12' io none middle R270 both 0 (-17.78 40.64);
Pin 'RG13' io none middle R270 both 0 (-20.32 40.64);

Edit 'PIC24FJ32GA004.sym';
Layer 94;
Wire  0.4064 (-30.48 -30.48) (30.48 -30.48) (30.48 30.48) (-30.48 30.48) \
      (-30.48 -30.48);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RB9' io none middle R0 both 0 (-35.56 12.7);
Pin 'RC6' io none middle R0 both 0 (-35.56 10.16);
Pin 'RC7' io none middle R0 both 0 (-35.56 7.62);
Pin 'RC8' io none middle R0 both 0 (-35.56 5.08);
Pin 'RC9' io none middle R0 both 0 (-35.56 2.54);
Pin 'DISVREG' pas none middle R0 both 0 (-35.56 0);
Pin 'VDDCORE' pwr none middle R0 both 0 (-35.56 -2.54);
Pin 'RB10' io none middle R0 both 0 (-35.56 -5.08);
Pin 'RB11' io none middle R0 both 0 (-35.56 -7.62);
Pin 'RB12' io none middle R0 both 0 (-35.56 -10.16);
Pin 'RB13' io none middle R0 both 0 (-35.56 -12.7);
Pin 'TMS' in none middle R90 both 0 (-12.7 -35.56);
Pin 'TCK' in none middle R90 both 0 (-10.16 -35.56);
Pin 'RB14' io none middle R90 both 0 (-7.62 -35.56);
Pin 'RB15' io none middle R90 both 0 (-5.08 -35.56);
Pin 'AVSS' pwr none middle R90 both 0 (-2.54 -35.56);
Pin 'AVDD' pwr none middle R90 both 0 (0 -35.56);
Pin '!MCLR' io none middle R90 both 0 (2.54 -35.56);
Pin 'RA0' io none middle R90 both 0 (5.08 -35.56);
Pin 'RA1' io none middle R90 both 0 (7.62 -35.56);
Pin 'RB0' io none middle R90 both 0 (10.16 -35.56);
Pin 'RB1' io none middle R90 both 0 (12.7 -35.56);
Pin 'RB2' io none middle R180 both 0 (35.56 -12.7);
Pin 'RB3' io none middle R180 both 0 (35.56 -10.16);
Pin 'RC0' io none middle R180 both 0 (35.56 -7.62);
Pin 'RC1' io none middle R180 both 0 (35.56 -5.08);
Pin 'RC2' io none middle R180 both 0 (35.56 -2.54);
Pin 'VDD@1' pwr none middle R180 both 0 (35.56 0);
Pin 'VSS@1' pwr none middle R180 both 0 (35.56 2.54);
Pin 'RA2' io none middle R180 both 0 (35.56 5.08);
Pin 'RA3' io none middle R180 both 0 (35.56 7.62);
Pin 'TDO' out none middle R180 both 0 (35.56 10.16);
Pin 'RB4' io none middle R180 both 0 (35.56 12.7);
Pin 'RA4' io none middle R270 both 0 (12.7 35.56);
Pin 'TDI' in none middle R270 both 0 (10.16 35.56);
Pin 'RC3' io none middle R270 both 0 (7.62 35.56);
Pin 'RC4' io none middle R270 both 0 (5.08 35.56);
Pin 'RC5' io none middle R270 both 0 (2.54 35.56);
Pin 'VSS@2' pwr none middle R270 both 0 (0 35.56);
Pin 'VDD@2' pwr none middle R270 both 0 (-2.54 35.56);
Pin 'RB5' io none middle R270 both 0 (-5.08 35.56);
Pin 'RB6' io none middle R270 both 0 (-7.62 35.56);
Pin 'RB7' io none middle R270 both 0 (-10.16 35.56);
Pin 'RB8' io none middle R270 both 0 (-12.7 35.56);

Edit 'PIC24FJ256GB106.sym';
Layer 94;
Wire  0.4064 (-38.1 -38.1) (35.56 -38.1) (35.56 35.56) (-38.1 35.56) \
      (-38.1 -38.1);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RE5' io none middle R0 both 0 (-43.18 17.78);
Pin 'RE6' io none middle R0 both 0 (-43.18 15.24);
Pin 'RE7' io none middle R0 both 0 (-43.18 12.7);
Pin 'RG6' io none middle R0 both 0 (-43.18 10.16);
Pin 'RG7' io none middle R0 both 0 (-43.18 7.62);
Pin 'RG8' io none middle R0 both 0 (-43.18 5.08);
Pin '!MCLR' io none middle R0 both 0 (-43.18 2.54);
Pin 'RG9' io none middle R0 both 0 (-43.18 0);
Pin 'VSS@1' pwr none middle R0 both 0 (-43.18 -2.54);
Pin 'VDD@1' pwr none middle R0 both 0 (-43.18 -5.08);
Pin 'RB5' io none middle R0 both 0 (-43.18 -7.62);
Pin 'RB4' io none middle R0 both 0 (-43.18 -10.16);
Pin 'RB3' io none middle R0 both 0 (-43.18 -12.7);
Pin 'RB2' io none middle R0 both 0 (-43.18 -15.24);
Pin 'RB1' io none middle R0 both 0 (-43.18 -17.78);
Pin 'RB0' io none middle R0 both 0 (-43.18 -20.32);
Pin 'RB6' io none middle R90 both 0 (-20.32 -43.18);
Pin 'RB7' io none middle R90 both 0 (-17.78 -43.18);
Pin 'AVDD' pwr none middle R90 both 0 (-15.24 -43.18);
Pin 'AVSS' pwr none middle R90 both 0 (-12.7 -43.18);
Pin 'RB8' io none middle R90 both 0 (-10.16 -43.18);
Pin 'RB9' io none middle R90 both 0 (-7.62 -43.18);
Pin 'TMS' in none middle R90 both 0 (-5.08 -43.18);
Pin 'TDO' out none middle R90 both 0 (-2.54 -43.18);
Pin 'VSS@2' pwr none middle R90 both 0 (0 -43.18);
Pin 'VDD@2' pwr none middle R90 both 0 (2.54 -43.18);
Pin 'TCK' in none middle R90 both 0 (5.08 -43.18);
Pin 'TDI' in none middle R90 both 0 (7.62 -43.18);
Pin 'RB14' io none middle R90 both 0 (10.16 -43.18);
Pin 'RB15' io none middle R90 both 0 (12.7 -43.18);
Pin 'RF4' io none middle R90 both 0 (15.24 -43.18);
Pin 'RF5' io none middle R90 both 0 (17.78 -43.18);
Pin 'RF3' io none middle R180 both 0 (40.64 -20.32);
Pin 'VBUS' pas none middle R180 both 0 (40.64 -17.78);
Pin 'VUSB' pas none middle R180 both 0 (40.64 -15.24);
Pin 'RG3' io none middle R180 both 0 (40.64 -12.7);
Pin 'RG2' io none middle R180 both 0 (40.64 -10.16);
Pin 'VDD@3' pwr none middle R180 both 0 (40.64 -7.62);
Pin 'RC12' io none middle R180 both 0 (40.64 -5.08);
Pin 'RC15' io none middle R180 both 0 (40.64 -2.54);
Pin 'VSS@3' pwr none middle R180 both 0 (40.64 0);
Pin 'RD8' io none middle R180 both 0 (40.64 2.54);
Pin 'RD9' io none middle R180 both 0 (40.64 5.08);
Pin 'RD10' io none middle R180 both 0 (40.64 7.62);
Pin 'RD11' io none middle R180 both 0 (40.64 10.16);
Pin 'RD0' io none middle R180 both 0 (40.64 12.7);
Pin 'RC13' io none middle R180 both 0 (40.64 15.24);
Pin 'RC14' io none middle R180 both 0 (40.64 17.78);
Pin 'RD1' io none middle R270 both 0 (17.78 40.64);
Pin 'RD2' io none middle R270 both 0 (15.24 40.64);
Pin 'RD3' io none middle R270 both 0 (12.7 40.64);
Pin 'RD4' io none middle R270 both 0 (10.16 40.64);
Pin 'RD5' io none middle R270 both 0 (7.62 40.64);
Pin 'RD6' io none middle R270 both 0 (5.08 40.64);
Pin 'RD7' io none middle R270 both 0 (2.54 40.64);
Pin 'VDDCORE' pwr none middle R270 both 0 (0 40.64);
Pin 'ENVREG' pas none middle R270 both 0 (-2.54 40.64);
Pin 'RF0' io none middle R270 both 0 (-5.08 40.64);
Pin 'RF1' io none middle R270 both 0 (-7.62 40.64);
Pin 'RE0' io none middle R270 both 0 (-10.16 40.64);
Pin 'RE1' io none middle R270 both 0 (-12.7 40.64);
Pin 'RE2' io none middle R270 both 0 (-15.24 40.64);
Pin 'RE3' io none middle R270 both 0 (-17.78 40.64);
Pin 'RE4' io none middle R270 both 0 (-20.32 40.64);

Edit 'PIC24HJ12GP202.sym';
Layer 94;
Wire  0.4064 (-25.4 -20.32) (25.4 -20.32) (25.4 17.78) (-25.4 17.78) \
      (-25.4 -20.32);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RB0' io none middle R0 both 0 (-30.48 15.24);
Pin 'RB1' io none middle R0 both 0 (-30.48 12.7);
Pin 'RB2' io none middle R0 both 0 (-30.48 10.16);
Pin 'RB3' io none middle R0 both 0 (-30.48 7.62);
Pin 'VSS@1' pwr none middle R0 both 0 (-30.48 5.08);
Pin 'RA2' io none middle R0 both 0 (-30.48 2.54);
Pin 'RA3' io none middle R0 both 0 (-30.48 0);
Pin 'RB4' io none middle R0 both 0 (-30.48 -2.54);
Pin 'RA4' io none middle R0 both 0 (-30.48 -5.08);
Pin 'VDD@1' pwr none middle R0 both 0 (-30.48 -7.62);
Pin 'RB5' io none middle R0 both 0 (-30.48 -10.16);
Pin 'RB6' io none middle R0 both 0 (-30.48 -12.7);
Pin 'RB7' io none middle R0 both 0 (-30.48 -15.24);
Pin 'TCK' in none middle R0 both 0 (-30.48 -17.78);
Pin 'TDO' out none middle R180 both 0 (30.48 -17.78);
Pin 'VSS@2' pwr none middle R180 both 0 (30.48 -15.24);
Pin 'VDDCORE' pwr none middle R180 both 0 (30.48 -12.7);
Pin 'TDI' in none middle R180 both 0 (30.48 -10.16);
Pin 'TMS' in none middle R180 both 0 (30.48 -7.62);
Pin 'RB12' io none middle R180 both 0 (30.48 -5.08);
Pin 'RB13' io none middle R180 both 0 (30.48 -2.54);
Pin 'RB14' io none middle R180 both 0 (30.48 0);
Pin 'RB15' io none middle R180 both 0 (30.48 2.54);
Pin 'AVSS' pwr none middle R180 both 0 (30.48 5.08);
Pin 'AVDD' pwr none middle R180 both 0 (30.48 7.62);
Pin '!MCLR' io none middle R180 both 0 (30.48 10.16);
Pin 'RA0' io none middle R180 both 0 (30.48 12.7);
Pin 'RA1' io none middle R180 both 0 (30.48 15.24);

Edit 'DSPIC33FJ12MC202.sym';
Layer 94;
Wire  0.4064 (-25.4 -20.32) (25.4 -20.32) (25.4 17.78) (-25.4 17.78) \
      (-25.4 -20.32);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RB0' io none middle R0 both 0 (-30.48 15.24);
Pin 'RB1' io none middle R0 both 0 (-30.48 12.7);
Pin 'RB2' io none middle R0 both 0 (-30.48 10.16);
Pin 'RB3' io none middle R0 both 0 (-30.48 7.62);
Pin 'VSS1' pwr none middle R0 both 0 (-30.48 5.08);
Pin 'RA2' io none middle R0 both 0 (-30.48 2.54);
Pin 'RA3' io none middle R0 both 0 (-30.48 0);
Pin 'RB4' io none middle R0 both 0 (-30.48 -2.54);
Pin 'RA4' io none middle R0 both 0 (-30.48 -5.08);
Pin 'VDD1' pwr none middle R0 both 0 (-30.48 -7.62);
Pin 'RB5' io none middle R0 both 0 (-30.48 -10.16);
Pin 'RB6' io none middle R0 both 0 (-30.48 -12.7);
Pin 'RB7' io none middle R0 both 0 (-30.48 -15.24);
Pin 'TCK' in none middle R0 both 0 (-30.48 -17.78);
Pin 'TDO' out none middle R180 both 0 (30.48 -17.78);
Pin 'VSS2' pwr none middle R180 both 0 (30.48 -15.24);
Pin 'VDDCORE' pwr none middle R180 both 0 (30.48 -12.7);
Pin 'TDI' in none middle R180 both 0 (30.48 -10.16);
Pin 'TMS' in none middle R180 both 0 (30.48 -7.62);
Pin 'RB12' io none middle R180 both 0 (30.48 -5.08);
Pin 'RB13' io none middle R180 both 0 (30.48 -2.54);
Pin 'RB14' io none middle R180 both 0 (30.48 0);
Pin 'RB15' io none middle R180 both 0 (30.48 2.54);
Pin 'AVSS' pwr none middle R180 both 0 (30.48 5.08);
Pin 'AVDD' pwr none middle R180 both 0 (30.48 7.62);
Pin 'MCLR' io none middle R180 both 0 (30.48 10.16);
Pin 'RA0' io none middle R180 both 0 (30.48 12.7);
Pin 'RA1' io none middle R180 both 0 (30.48 15.24);

Edit 'DSPIC33FJ12GP202.sym';
Layer 94;
Wire  0.4064 (-25.4 -20.32) (25.4 -20.32) (25.4 17.78) (-25.4 17.78) \
      (-25.4 -20.32);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RB0' io none middle R0 both 0 (-30.48 15.24);
Pin 'RB1' io none middle R0 both 0 (-30.48 12.7);
Pin 'RB2' io none middle R0 both 0 (-30.48 10.16);
Pin 'RB3' io none middle R0 both 0 (-30.48 7.62);
Pin 'VSS1' pwr none middle R0 both 0 (-30.48 5.08);
Pin 'RA2' io none middle R0 both 0 (-30.48 2.54);
Pin 'RA3' io none middle R0 both 0 (-30.48 0);
Pin 'RB4' io none middle R0 both 0 (-30.48 -2.54);
Pin 'RA4' io none middle R0 both 0 (-30.48 -5.08);
Pin 'VDD1' pwr none middle R0 both 0 (-30.48 -7.62);
Pin 'RB5' io none middle R0 both 0 (-30.48 -10.16);
Pin 'RB6' io none middle R0 both 0 (-30.48 -12.7);
Pin 'RB7' io none middle R0 both 0 (-30.48 -15.24);
Pin 'TCK' in none middle R0 both 0 (-30.48 -17.78);
Pin 'TDO' out none middle R180 both 0 (30.48 -17.78);
Pin 'VSS2' pwr none middle R180 both 0 (30.48 -15.24);
Pin 'VDDCORE' pwr none middle R180 both 0 (30.48 -12.7);
Pin 'TDI' in none middle R180 both 0 (30.48 -10.16);
Pin 'TMS' in none middle R180 both 0 (30.48 -7.62);
Pin 'RB12' io none middle R180 both 0 (30.48 -5.08);
Pin 'RB13' io none middle R180 both 0 (30.48 -2.54);
Pin 'RB14' io none middle R180 both 0 (30.48 0);
Pin 'RB15' io none middle R180 both 0 (30.48 2.54);
Pin 'AVSS' pwr none middle R180 both 0 (30.48 5.08);
Pin 'AVDD' pwr none middle R180 both 0 (30.48 7.62);
Pin 'MCLR' io none middle R180 both 0 (30.48 10.16);
Pin 'RA0' io none middle R180 both 0 (30.48 12.7);
Pin 'RA1' io none middle R180 both 0 (30.48 15.24);

Edit 'DSPIC33FJ128GP710.sym';
Layer 94;
Wire  0.4064 (-48.26 -48.26) (48.26 -48.26) (48.26 48.26) (-48.26 48.26) \
      (-48.26 -48.26);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RG15' io none middle R0 both 0 (-53.34 30.48);
Pin 'VDD1' pwr none middle R0 both 0 (-53.34 27.94);
Pin 'RE5' io none middle R0 both 0 (-53.34 25.4);
Pin 'RE6' io none middle R0 both 0 (-53.34 22.86);
Pin 'RE7' io none middle R0 both 0 (-53.34 20.32);
Pin 'RC1' io none middle R0 both 0 (-53.34 17.78);
Pin 'RC2' io none middle R0 both 0 (-53.34 15.24);
Pin 'RC3' io none middle R0 both 0 (-53.34 12.7);
Pin 'RC4' io none middle R0 both 0 (-53.34 10.16);
Pin 'RG6' io none middle R0 both 0 (-53.34 7.62);
Pin 'RG7' io none middle R0 both 0 (-53.34 5.08);
Pin 'RG8' io none middle R0 both 0 (-53.34 2.54);
Pin 'MCLR' io none middle R0 both 0 (-53.34 0);
Pin 'RG9' io none middle R0 both 0 (-53.34 -2.54);
Pin 'VSS2' pwr none middle R0 both 0 (-53.34 -5.08);
Pin 'VDD2' pwr none middle R0 both 0 (-53.34 -7.62);
Pin 'TMS' in none middle R0 both 0 (-53.34 -10.16);
Pin 'RE8' io none middle R0 both 0 (-53.34 -12.7);
Pin 'RE9' io none middle R0 both 0 (-53.34 -15.24);
Pin 'RB5' io none middle R0 both 0 (-53.34 -17.78);
Pin 'RB4' io none middle R0 both 0 (-53.34 -20.32);
Pin 'RB3' io none middle R0 both 0 (-53.34 -22.86);
Pin 'RB2' io none middle R0 both 0 (-53.34 -25.4);
Pin 'RB1' io none middle R0 both 0 (-53.34 -27.94);
Pin 'RB0' io none middle R0 both 0 (-53.34 -30.48);
Pin 'RB6' io none middle R90 both 0 (-30.48 -53.34);
Pin 'RB7' io none middle R90 both 0 (-27.94 -53.34);
Pin 'RA9' io none middle R90 both 0 (-25.4 -53.34);
Pin 'RA10' io none middle R90 both 0 (-22.86 -53.34);
Pin 'AVDD' pwr none middle R90 both 0 (-20.32 -53.34);
Pin 'AVSS' pwr none middle R90 both 0 (-17.78 -53.34);
Pin 'RB8' io none middle R90 both 0 (-15.24 -53.34);
Pin 'RB9' io none middle R90 both 0 (-12.7 -53.34);
Pin 'RB10' io none middle R90 both 0 (-10.16 -53.34);
Pin 'RB11' io none middle R90 both 0 (-7.62 -53.34);
Pin 'VSS3' pwr none middle R90 both 0 (-5.08 -53.34);
Pin 'VDD3' pwr none middle R90 both 0 (-2.54 -53.34);
Pin 'TCK' in none middle R90 both 0 (0 -53.34);
Pin 'RF13' io none middle R90 both 0 (2.54 -53.34);
Pin 'RF12' io none middle R90 both 0 (5.08 -53.34);
Pin 'RB12' io none middle R90 both 0 (7.62 -53.34);
Pin 'RB13' io none middle R90 both 0 (10.16 -53.34);
Pin 'RB14' io none middle R90 both 0 (12.7 -53.34);
Pin 'RB15' io none middle R90 both 0 (15.24 -53.34);
Pin 'VSS4' pwr none middle R90 both 0 (17.78 -53.34);
Pin 'VDD4' pwr none middle R90 both 0 (20.32 -53.34);
Pin 'RD14' io none middle R90 both 0 (22.86 -53.34);
Pin 'RD15' io none middle R90 both 0 (25.4 -53.34);
Pin 'RF4' io none middle R90 both 0 (27.94 -53.34);
Pin 'RF5' io none middle R90 both 0 (30.48 -53.34);
Pin 'RF3' io none middle R180 both 0 (53.34 -30.48);
Pin 'RF2' io none middle R180 both 0 (53.34 -27.94);
Pin 'RF8' io none middle R180 both 0 (53.34 -25.4);
Pin 'RF7' io none middle R180 both 0 (53.34 -22.86);
Pin 'RF6' io none middle R180 both 0 (53.34 -20.32);
Pin 'RG3' io none middle R180 both 0 (53.34 -17.78);
Pin 'RG2' io none middle R180 both 0 (53.34 -15.24);
Pin 'RA2' io none middle R180 both 0 (53.34 -12.7);
Pin 'RA3' io none middle R180 both 0 (53.34 -10.16);
Pin 'TDI' in none middle R180 both 0 (53.34 -7.62);
Pin 'TDO' out none middle R180 both 0 (53.34 -5.08);
Pin 'VDD5' pwr none middle R180 both 0 (53.34 -2.54);
Pin 'RC12' io none middle R180 both 0 (53.34 0);
Pin 'RC15' io none middle R180 both 0 (53.34 2.54);
Pin 'VSS5' pwr none middle R180 both 0 (53.34 5.08);
Pin 'RA14' io none middle R180 both 0 (53.34 7.62);
Pin 'RA15' io none middle R180 both 0 (53.34 10.16);
Pin 'RD8' io none middle R180 both 0 (53.34 12.7);
Pin 'RD9' io none middle R180 both 0 (53.34 15.24);
Pin 'RD10' io none middle R180 both 0 (53.34 17.78);
Pin 'RD11' io none middle R180 both 0 (53.34 20.32);
Pin 'RD0' io none middle R180 both 0 (53.34 22.86);
Pin 'RC13' io none middle R180 both 0 (53.34 25.4);
Pin 'RC14' io none middle R180 both 0 (53.34 27.94);
Pin 'VSS1' pwr none middle R180 both 0 (53.34 30.48);
Pin 'RD1' io none middle R270 both 0 (30.48 53.34);
Pin 'RD2' io none middle R270 both 0 (27.94 53.34);
Pin 'RD3' io none middle R270 both 0 (25.4 53.34);
Pin 'RD12' io none middle R270 both 0 (22.86 53.34);
Pin 'RD13' io none middle R270 both 0 (20.32 53.34);
Pin 'RD4' io none middle R270 both 0 (17.78 53.34);
Pin 'RD5' io none middle R270 both 0 (15.24 53.34);
Pin 'RD6' io none middle R270 both 0 (12.7 53.34);
Pin 'RD7' io none middle R270 both 0 (10.16 53.34);
Pin 'VDDCORE' pwr none middle R270 both 0 (7.62 53.34);
Pin 'VREG' pas none middle R270 both 0 (5.08 53.34);
Pin 'RF0' io none middle R270 both 0 (2.54 53.34);
Pin 'RF1' io none middle R270 both 0 (0 53.34);
Pin 'RG1' io none middle R270 both 0 (-2.54 53.34);
Pin 'RG0' io none middle R270 both 0 (-5.08 53.34);
Pin 'RA6' io none middle R270 both 0 (-7.62 53.34);
Pin 'RA7' io none middle R270 both 0 (-10.16 53.34);
Pin 'RE0' io none middle R270 both 0 (-12.7 53.34);
Pin 'RE1' io none middle R270 both 0 (-15.24 53.34);
Pin 'RG14' io none middle R270 both 0 (-17.78 53.34);
Pin 'RG12' io none middle R270 both 0 (-20.32 53.34);
Pin 'RG13' io none middle R270 both 0 (-22.86 53.34);
Pin 'RE2' io none middle R270 both 0 (-25.4 53.34);
Pin 'RE3' io none middle R270 both 0 (-27.94 53.34);
Pin 'RE4' io none middle R270 both 0 (-30.48 53.34);

Edit 'DSPIC33FJ256MC510.sym';
Layer 94;
Wire  0.4064 (-48.26 -48.26) (48.26 -48.26) (48.26 48.26) (-48.26 48.26) \
      (-48.26 -48.26);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'RG15' io none middle R0 both 0 (-53.34 30.48);
Pin 'VDD1' pwr none middle R0 both 0 (-53.34 27.94);
Pin 'RE5' io none middle R0 both 0 (-53.34 25.4);
Pin 'RE6' io none middle R0 both 0 (-53.34 22.86);
Pin 'RE7' io none middle R0 both 0 (-53.34 20.32);
Pin 'RC1' io none middle R0 both 0 (-53.34 17.78);
Pin 'RC2' io none middle R0 both 0 (-53.34 15.24);
Pin 'RC3' io none middle R0 both 0 (-53.34 12.7);
Pin 'RC4' io none middle R0 both 0 (-53.34 10.16);
Pin 'RG6' io none middle R0 both 0 (-53.34 7.62);
Pin 'RG7' io none middle R0 both 0 (-53.34 5.08);
Pin 'RG8' io none middle R0 both 0 (-53.34 2.54);
Pin 'MCLR' io none middle R0 both 0 (-53.34 0);
Pin 'RG9' io none middle R0 both 0 (-53.34 -2.54);
Pin 'VSS2' pwr none middle R0 both 0 (-53.34 -5.08);
Pin 'VDD2' pwr none middle R0 both 0 (-53.34 -7.62);
Pin 'TMS' in none middle R0 both 0 (-53.34 -10.16);
Pin 'RE8' io none middle R0 both 0 (-53.34 -12.7);
Pin 'RE9' io none middle R0 both 0 (-53.34 -15.24);
Pin 'RB5' io none middle R0 both 0 (-53.34 -17.78);
Pin 'RB4' io none middle R0 both 0 (-53.34 -20.32);
Pin 'RB3' io none middle R0 both 0 (-53.34 -22.86);
Pin 'RB2' io none middle R0 both 0 (-53.34 -25.4);
Pin 'RB1' io none middle R0 both 0 (-53.34 -27.94);
Pin 'RB0' io none middle R0 both 0 (-53.34 -30.48);
Pin 'RB6' io none middle R90 both 0 (-30.48 -53.34);
Pin 'RB7' io none middle R90 both 0 (-27.94 -53.34);
Pin 'RA9' io none middle R90 both 0 (-25.4 -53.34);
Pin 'RA10' io none middle R90 both 0 (-22.86 -53.34);
Pin 'AVDD' pwr none middle R90 both 0 (-20.32 -53.34);
Pin 'AVSS' pwr none middle R90 both 0 (-17.78 -53.34);
Pin 'RB8' io none middle R90 both 0 (-15.24 -53.34);
Pin 'RB9' io none middle R90 both 0 (-12.7 -53.34);
Pin 'RB10' io none middle R90 both 0 (-10.16 -53.34);
Pin 'RB11' io none middle R90 both 0 (-7.62 -53.34);
Pin 'VSS3' pwr none middle R90 both 0 (-5.08 -53.34);
Pin 'VDD3' pwr none middle R90 both 0 (-2.54 -53.34);
Pin 'TCK' in none middle R90 both 0 (0 -53.34);
Pin 'RF13' io none middle R90 both 0 (2.54 -53.34);
Pin 'RF12' io none middle R90 both 0 (5.08 -53.34);
Pin 'RB12' io none middle R90 both 0 (7.62 -53.34);
Pin 'RB13' io none middle R90 both 0 (10.16 -53.34);
Pin 'RB14' io none middle R90 both 0 (12.7 -53.34);
Pin 'RB15' io none middle R90 both 0 (15.24 -53.34);
Pin 'VSS4' pwr none middle R90 both 0 (17.78 -53.34);
Pin 'VDD4' pwr none middle R90 both 0 (20.32 -53.34);
Pin 'RD14' io none middle R90 both 0 (22.86 -53.34);
Pin 'RD15' io none middle R90 both 0 (25.4 -53.34);
Pin 'RF4' io none middle R90 both 0 (27.94 -53.34);
Pin 'RF5' io none middle R90 both 0 (30.48 -53.34);
Pin 'RF3' io none middle R180 both 0 (53.34 -30.48);
Pin 'RF2' io none middle R180 both 0 (53.34 -27.94);
Pin 'RF8' io none middle R180 both 0 (53.34 -25.4);
Pin 'RF7' io none middle R180 both 0 (53.34 -22.86);
Pin 'RF6' io none middle R180 both 0 (53.34 -20.32);
Pin 'RG3' io none middle R180 both 0 (53.34 -17.78);
Pin 'RG2' io none middle R180 both 0 (53.34 -15.24);
Pin 'RA2' io none middle R180 both 0 (53.34 -12.7);
Pin 'RA3' io none middle R180 both 0 (53.34 -10.16);
Pin 'TDI' in none middle R180 both 0 (53.34 -7.62);
Pin 'TDO' out none middle R180 both 0 (53.34 -5.08);
Pin 'VDD5' pwr none middle R180 both 0 (53.34 -2.54);
Pin 'RC12' io none middle R180 both 0 (53.34 0);
Pin 'RC15' io none middle R180 both 0 (53.34 2.54);
Pin 'VSS5' pwr none middle R180 both 0 (53.34 5.08);
Pin 'RA14' io none middle R180 both 0 (53.34 7.62);
Pin 'RA15' io none middle R180 both 0 (53.34 10.16);
Pin 'RD8' io none middle R180 both 0 (53.34 12.7);
Pin 'RD9' io none middle R180 both 0 (53.34 15.24);
Pin 'RD10' io none middle R180 both 0 (53.34 17.78);
Pin 'RD11' io none middle R180 both 0 (53.34 20.32);
Pin 'RD0' io none middle R180 both 0 (53.34 22.86);
Pin 'RC13' io none middle R180 both 0 (53.34 25.4);
Pin 'RC14' io none middle R180 both 0 (53.34 27.94);
Pin 'VSS1' pwr none middle R180 both 0 (53.34 30.48);
Pin 'RD1' io none middle R270 both 0 (30.48 53.34);
Pin 'RD2' io none middle R270 both 0 (27.94 53.34);
Pin 'RD3' io none middle R270 both 0 (25.4 53.34);
Pin 'RD12' io none middle R270 both 0 (22.86 53.34);
Pin 'RD13' io none middle R270 both 0 (20.32 53.34);
Pin 'RD4' io none middle R270 both 0 (17.78 53.34);
Pin 'RD5' io none middle R270 both 0 (15.24 53.34);
Pin 'RD6' io none middle R270 both 0 (12.7 53.34);
Pin 'RD7' io none middle R270 both 0 (10.16 53.34);
Pin 'VDDCORE' pwr none middle R270 both 0 (7.62 53.34);
Pin 'VREG' pas none middle R270 both 0 (5.08 53.34);
Pin 'RF0' io none middle R270 both 0 (2.54 53.34);
Pin 'RF1' io none middle R270 both 0 (0 53.34);
Pin 'RG1' io none middle R270 both 0 (-2.54 53.34);
Pin 'RG0' io none middle R270 both 0 (-5.08 53.34);
Pin 'RA6' io none middle R270 both 0 (-7.62 53.34);
Pin 'RA7' io none middle R270 both 0 (-10.16 53.34);
Pin 'RE0' io none middle R270 both 0 (-12.7 53.34);
Pin 'RE1' io none middle R270 both 0 (-15.24 53.34);
Pin 'RG14' io none middle R270 both 0 (-17.78 53.34);
Pin 'RG12' io none middle R270 both 0 (-20.32 53.34);
Pin 'RG13' io none middle R270 both 0 (-22.86 53.34);
Pin 'RE2' io none middle R270 both 0 (-25.4 53.34);
Pin 'RE3' io none middle R270 both 0 (-27.94 53.34);
Pin 'RE4' io none middle R270 both 0 (-30.48 53.34);

Edit 'MRF24J40.sym';
Layer 94;
Wire  0.254 (-25.4 -27.94) (25.4 -27.94) (25.4 25.4) (-25.4 25.4) \
      (-25.4 -27.94);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-5.08 1.27);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Pin 'VDD' pwr none middle R0 both 0 (-30.48 22.86);
Pin 'RFP' io none middle R0 both 0 (-30.48 20.32);
Pin 'RFN' io none middle R0 both 0 (-30.48 17.78);
Pin 'VDD@1' pwr none middle R0 both 0 (-30.48 15.24);
Pin 'VDD@2' pwr none middle R0 both 0 (-30.48 12.7);
Pin 'GND' pwr none middle R0 both 0 (-30.48 10.16);
Pin 'GPIO0' in none middle R0 both 0 (-30.48 7.62);
Pin 'GPIO1' in none middle R0 both 0 (-30.48 5.08);
Pin 'GPIO5' in none middle R0 both 0 (-30.48 2.54);
Pin 'GPIO4' in none middle R0 both 0 (-30.48 0);
Pin 'GPIO2' in none middle R0 both 0 (-30.48 -2.54);
Pin 'GPIO3' in none middle R0 both 0 (-30.48 -5.08);
Pin 'RESET' in none middle R0 both 0 (-30.48 -7.62);
Pin 'GND@1' pwr none middle R0 both 0 (-30.48 -10.16);
Pin 'WAKE' in none middle R0 both 0 (-30.48 -12.7);
Pin 'INT' out none middle R0 both 0 (-30.48 -15.24);
Pin 'SOUT' in none middle R0 both 0 (-30.48 -17.78);
Pin 'SIN' in none middle R0 both 0 (-30.48 -20.32);
Pin 'SCK' in none middle R0 both 0 (-30.48 -22.86);
Pin 'CS' in none middle R0 both 0 (-30.48 -25.4);
Pin 'VDD@3' pwr none middle R180 both 0 (30.48 -25.4);
Pin 'GND@2' pwr none middle R180 both 0 (30.48 -22.86);
Pin 'NC' nc none middle R180 both 0 (30.48 -20.32);
Pin 'GND@3' pwr none middle R180 both 0 (30.48 -17.78);
Pin 'GND@4' pwr none middle R180 both 0 (30.48 -15.24);
Pin 'CLKOUT' in none middle R180 both 0 (30.48 -12.7);
Pin 'LPOSC2' in none middle R180 both 0 (30.48 -10.16);
Pin 'LPOSC1' in none middle R180 both 0 (30.48 -7.62);
Pin 'RXIP' out none middle R180 both 0 (30.48 -5.08);
Pin 'RXQP' out none middle R180 both 0 (30.48 -2.54);
Pin 'VDD@4' pwr none middle R180 both 0 (30.48 0);
Pin 'VDD@5' pwr none middle R180 both 0 (30.48 2.54);
Pin 'OSC2' in none middle R180 both 0 (30.48 5.08);
Pin 'OSC1' in none middle R180 both 0 (30.48 7.62);
Pin 'VDD@6' pwr none middle R180 both 0 (30.48 10.16);
Pin 'GND@5' pwr none middle R180 both 0 (30.48 12.7);
Pin 'VDD@7' pwr none middle R180 both 0 (30.48 15.24);
Pin 'NC@1' nc none middle R180 both 0 (30.48 17.78);
Pin 'VDD@8' pwr none middle R180 both 0 (30.48 20.32);
Pin 'LCAP' nc none middle R180 both 0 (30.48 22.86);

Edit 'PIC16F62*.sym';
Layer 94;
Wire  0.254 (-25.4 12.7) (27.94 12.7) (27.94 -15.24) (-25.4 -15.24) \
      (-25.4 12.7);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-25.4 13.97);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-25.4 -17.78);
Pin 'RA2/AN2/VREF' io none short R0 both 0 (-27.94 2.54);
Pin 'RA3/AN3/CMP1' io none short R0 both 0 (-27.94 0);
Pin 'RA4/TOCKI/CMP2' io none short R0 both 0 (-27.94 -2.54);
Pin 'RA5/MCLR/VPP' io none short R0 both 0 (-27.94 -5.08);
Pin 'VSS' pwr none short R0 both 0 (-27.94 -12.7);
Pin 'RB0/INT' io none short R180 both 0 (30.48 7.62);
Pin 'RB1/RX/DT' io none short R180 both 0 (30.48 5.08);
Pin 'RB2/TX/CK' io none short R180 both 0 (30.48 2.54);
Pin 'RB3/CCP1' io none short R180 both 0 (30.48 0);
Pin 'RB4/PGM' io none short R180 both 0 (30.48 -2.54);
Pin 'RB5' io none short R180 both 0 (30.48 -5.08);
Pin 'RB6/T1OSO/T1CKI/PGC' io none short R180 both 0 (30.48 -7.62);
Pin 'RB7/T1OSI/PGD' io none short R180 both 0 (30.48 -10.16);
Pin 'VDD' pwr none short R0 both 0 (-27.94 10.16);
Pin 'RA6/OSC2/CLKOUT' io none short R0 both 0 (-27.94 -7.62);
Pin 'RA7/OSC1/CLKIN' io none short R0 both 0 (-27.94 -10.16);
Pin 'RA0/AN0' io none short R0 both 0 (-27.94 7.62);
Pin 'RA1/AN1' io none short R0 both 0 (-27.94 5.08);

Edit 'PIC16F62-SSOP.sym';
Layer 94;
Wire  0.254 (-25.4 15.24) (27.94 15.24) (27.94 -17.78) (-25.4 -17.78) \
      (-25.4 15.24);
Layer 95;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-25.4 16.51);
Layer 96;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-25.4 -20.32);
Pin 'RA2/AN2/VREF' io none short R0 both 0 (-27.94 2.54);
Pin 'RA3/AN3/CMP1' io none short R0 both 0 (-27.94 0);
Pin 'RA4/TOCKI/CMP2' io none short R0 both 0 (-27.94 -2.54);
Pin 'RA5/MCLR/VPP' io none short R0 both 0 (-27.94 -5.08);
Pin 'VSS' pwr none short R0 both 0 (-27.94 -15.24);
Pin 'RB0/INT' io none short R180 both 0 (30.48 7.62);
Pin 'RB1/RX/DT' io none short R180 both 0 (30.48 5.08);
Pin 'RB2/TX/CK' io none short R180 both 0 (30.48 2.54);
Pin 'RB3/CCP1' io none short R180 both 0 (30.48 0);
Pin 'RB4/PGM' io none short R180 both 0 (30.48 -2.54);
Pin 'RB5' io none short R180 both 0 (30.48 -5.08);
Pin 'RB6/T1OSO/T1CKI/PGC' io none short R180 both 0 (30.48 -7.62);
Pin 'RB7/T1OSI/PGD' io none short R180 both 0 (30.48 -10.16);
Pin 'VDD' pwr none short R0 both 0 (-27.94 12.7);
Pin 'RA6/OSC2/CLKOUT' io none short R0 both 0 (-27.94 -7.62);
Pin 'RA7/OSC1/CLKIN' io none short R0 both 0 (-27.94 -10.16);
Pin 'RA0/AN0' io none short R0 both 0 (-27.94 7.62);
Pin 'RA1/AN1' io none short R0 both 0 (-27.94 5.08);
Pin 'VDD@1' pwr none short R0 both 0 (-27.94 10.16);
Pin 'VSS@1' pwr none short R0 both 0 (-27.94 -12.7);

Edit 'DIL18.pac';
Description '\
<B>Dual In Line</B><p>\n\
package type P';
Layer 21;
Wire  0.1524 (-11.43 -0.635) (-11.43 -2.54);
Wire  0.1524 (-11.43 -0.635) +180 (-11.43 0.635);
Wire  0.1524 (11.43 -2.54) (-11.43 -2.54);
Wire  0.1524 (11.43 -2.54) (11.43 2.54);
Wire  0.1524 (-11.43 2.54) (11.43 2.54);
Wire  0.1524 (-11.43 2.54) (-11.43 0.635);
Change Drill 0.8128;Pad '1' long 0 R90 (-10.16 -3.81);
Change Drill 0.8128;Pad '2' long 0 R90 (-7.62 -3.81);
Change Drill 0.8128;Pad '3' long 0 R90 (-5.08 -3.81);
Change Drill 0.8128;Pad '4' long 0 R90 (-2.54 -3.81);
Change Drill 0.8128;Pad '5' long 0 R90 (0 -3.81);
Change Drill 0.8128;Pad '6' long 0 R90 (2.54 -3.81);
Change Drill 0.8128;Pad '7' long 0 R90 (5.08 -3.81);
Change Drill 0.8128;Pad '8' long 0 R90 (7.62 -3.81);
Change Drill 0.8128;Pad '9' long 0 R90 (10.16 -3.81);
Change Drill 0.8128;Pad '10' long 0 R90 (10.16 3.81);
Change Drill 0.8128;Pad '11' long 0 R90 (7.62 3.81);
Change Drill 0.8128;Pad '12' long 0 R90 (5.08 3.81);
Change Drill 0.8128;Pad '13' long 0 R90 (2.54 3.81);
Change Drill 0.8128;Pad '14' long 0 R90 (0 3.81);
Change Drill 0.8128;Pad '15' long 0 R90 (-2.54 3.81);
Change Drill 0.8128;Pad '16' long 0 R90 (-5.08 3.81);
Change Drill 0.8128;Pad '17' long 0 R90 (-7.62 3.81);
Change Drill 0.8128;Pad '18' long 0 R90 (-10.16 3.81);
Layer 25;
Change Size 1.778;
Change Ratio 10;
Change Align bottom left;
Text '>NAME' R90 (-11.8618 -2.54);
Layer 27;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-10.16 -0.889);

Edit 'SO-18W.pac';
Description '\
<B>Small Outline Wide Plastic Gull Wing</B><p>\n\
300-mil body, package type SO';
Layer 21;
Wire  0.1524 (-5.6642 -3.6957) (5.6388 -3.6957) (5.6388 3.6703) (-5.6642 3.6703) \
      (-5.6642 -3.6957);
Layer 21;
Circle 0.1524 (-4.6736 -2.7813) (-4.1402 -2.7813);
Layer 1;
Smd '1' 0.762 1.143 -0 R0 (-5.08 -4.7879);
Layer 1;
Smd '2' 0.762 1.143 -0 R0 (-3.81 -4.7879);
Layer 1;
Smd '3' 0.762 1.143 -0 R0 (-2.54 -4.7879);
Layer 1;
Smd '4' 0.762 1.143 -0 R0 (-1.27 -4.7879);
Layer 1;
Smd '5' 0.762 1.143 -0 R0 (0 -4.7879);
Layer 1;
Smd '6' 0.762 1.143 -0 R0 (1.27 -4.7879);
Layer 1;
Smd '7' 0.762 1.143 -0 R0 (2.54 -4.7879);
Layer 1;
Smd '8' 0.762 1.143 -0 R0 (3.81 -4.7879);
Layer 1;
Smd '9' 0.762 1.143 -0 R0 (5.08 -4.7879);
Layer 1;
Smd '10' 0.762 1.143 -0 R0 (5.08 4.7879);
Layer 1;
Smd '11' 0.762 1.143 -0 R0 (3.81 4.7879);
Layer 1;
Smd '12' 0.762 1.143 -0 R0 (2.54 4.7879);
Layer 1;
Smd '13' 0.762 1.143 -0 R0 (1.27 4.7879);
Layer 1;
Smd '14' 0.762 1.143 -0 R0 (0 4.7879);
Layer 1;
Smd '15' 0.762 1.143 -0 R0 (-1.27 4.7879);
Layer 1;
Smd '16' 0.762 1.143 -0 R0 (-2.54 4.7879);
Layer 1;
Smd '17' 0.762 1.143 -0 R0 (-3.81 4.7879);
Layer 1;
Smd '18' 0.762 1.143 -0 R0 (-5.08 4.7879);
Layer 25;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R90 (-6.0579 -3.81);
Layer 27;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R90 (7.9121 -3.81);
Layer 51;
Rect R0 (4.8768 3.7211) (5.2832 5.0673);
Layer 51;
Rect R0 (3.6068 3.7211) (4.0132 5.0673);
Layer 51;
Rect R0 (2.3368 3.7211) (2.7432 5.0673);
Layer 51;
Rect R0 (1.0668 3.7211) (1.4732 5.0673);
Layer 51;
Rect R0 (-0.2032 3.7211) (0.2032 5.0673);
Layer 51;
Rect R0 (-1.4732 3.7211) (-1.0668 5.0673);
Layer 51;
Rect R0 (-2.7432 3.7211) (-2.3368 5.0673);
Layer 51;
Rect R0 (-4.0132 3.7211) (-3.6068 5.0673);
Layer 51;
Rect R0 (-5.2832 3.7211) (-4.8768 5.0673);
Layer 51;
Rect R0 (-5.2832 -5.0927) (-4.8768 -3.7465);
Layer 51;
Rect R0 (-4.0132 -5.0927) (-3.6068 -3.7465);
Layer 51;
Rect R0 (-2.7432 -5.0927) (-2.3368 -3.7465);
Layer 51;
Rect R0 (-1.4732 -5.0927) (-1.0668 -3.7465);
Layer 51;
Rect R0 (-0.2032 -5.0927) (0.2032 -3.7465);
Layer 51;
Rect R0 (1.0668 -5.0927) (1.4732 -3.7465);
Layer 51;
Rect R0 (2.3368 -5.0927) (2.7432 -3.7465);
Layer 51;
Rect R0 (3.6068 -5.0927) (4.0132 -3.7465);
Layer 51;
Rect R0 (4.8768 -5.0927) (5.2832 -3.7465);

Edit 'DIL28-6.pac';
Description '\
<B>Dual In Line</B><p>\n\
package type P';
Layer 21;
Wire  0.1524 (-18.542 1.27) -180 (-18.542 -1.27);
Wire  0.1524 (18.669 -6.223) (18.669 6.223);
Wire  0.1524 (-18.542 6.223) (-18.542 1.27);
Wire  0.1524 (-18.542 6.223) (18.669 6.223);
Wire  0.1524 (18.669 -6.223) (-18.542 -6.223);
Wire  0.1524 (-18.542 -1.27) (-18.542 -6.223);
Change Drill 0.8128;Pad '1' long 0 R90 (-16.51 -7.62);
Change Drill 0.8128;Pad '2' long 0 R90 (-13.97 -7.62);
Change Drill 0.8128;Pad '3' long 0 R90 (-11.43 -7.62);
Change Drill 0.8128;Pad '4' long 0 R90 (-8.89 -7.62);
Change Drill 0.8128;Pad '5' long 0 R90 (-6.35 -7.62);
Change Drill 0.8128;Pad '6' long 0 R90 (-3.81 -7.62);
Change Drill 0.8128;Pad '7' long 0 R90 (-1.27 -7.62);
Change Drill 0.8128;Pad '8' long 0 R90 (1.27 -7.62);
Change Drill 0.8128;Pad '9' long 0 R90 (3.81 -7.62);
Change Drill 0.8128;Pad '10' long 0 R90 (6.35 -7.62);
Change Drill 0.8128;Pad '11' long 0 R90 (8.89 -7.62);
Change Drill 0.8128;Pad '12' long 0 R90 (11.43 -7.62);
Change Drill 0.8128;Pad '13' long 0 R90 (13.97 -7.62);
Change Drill 0.8128;Pad '14' long 0 R90 (16.51 -7.62);
Change Drill 0.8128;Pad '15' long 0 R90 (16.51 7.62);
Change Drill 0.8128;Pad '16' long 0 R90 (13.97 7.62);
Change Drill 0.8128;Pad '17' long 0 R90 (11.43 7.62);
Change Drill 0.8128;Pad '18' long 0 R90 (8.89 7.62);
Change Drill 0.8128;Pad '19' long 0 R90 (6.35 7.62);
Change Drill 0.8128;Pad '20' long 0 R90 (3.81 7.62);
Change Drill 0.8128;Pad '21' long 0 R90 (1.27 7.62);
Change Drill 0.8128;Pad '22' long 0 R90 (-1.27 7.62);
Change Drill 0.8128;Pad '23' long 0 R90 (-3.81 7.62);
Change Drill 0.8128;Pad '24' long 0 R90 (-6.35 7.62);
Change Drill 0.8128;Pad '25' long 0 R90 (-8.89 7.62);
Change Drill 0.8128;Pad '26' long 0 R90 (-11.43 7.62);
Change Drill 0.8128;Pad '27' long 0 R90 (-13.97 7.62);
Change Drill 0.8128;Pad '28' long 0 R90 (-16.51 7.62);
Layer 25;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R90 (-18.923 -6.096);
Layer 27;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-13.97 -2.2098);

Edit 'DIL28-3.pac';
Description '\
<B>Dual In Line</B><p>\n\
package type P';
Layer 21;
Wire  0.1524 (-17.78 -1.27) (-17.78 -2.54);
Wire  0.1524 (-17.78 1.27) -180 (-17.78 -1.27);
Wire  0.1524 (17.78 -2.54) (17.78 2.54);
Wire  0.1524 (-17.78 2.54) (-17.78 1.27);
Wire  0.1524 (-17.78 2.54) (17.78 2.54);
Wire  0.1524 (-17.653 -2.54) (17.78 -2.54);
Change Drill 0.8128;Pad '1' long 0 R90 (-16.51 -3.81);
Change Drill 0.8128;Pad '2' long 0 R90 (-13.97 -3.81);
Change Drill 0.8128;Pad '3' long 0 R90 (-11.43 -3.81);
Change Drill 0.8128;Pad '4' long 0 R90 (-8.89 -3.81);
Change Drill 0.8128;Pad '5' long 0 R90 (-6.35 -3.81);
Change Drill 0.8128;Pad '6' long 0 R90 (-3.81 -3.81);
Change Drill 0.8128;Pad '7' long 0 R90 (-1.27 -3.81);
Change Drill 0.8128;Pad '8' long 0 R90 (1.27 -3.81);
Change Drill 0.8128;Pad '9' long 0 R90 (3.81 -3.81);
Change Drill 0.8128;Pad '10' long 0 R90 (6.35 -3.81);
Change Drill 0.8128;Pad '11' long 0 R90 (8.89 -3.81);
Change Drill 0.8128;Pad '12' long 0 R90 (11.43 -3.81);
Change Drill 0.8128;Pad '13' long 0 R90 (13.97 -3.81);
Change Drill 0.8128;Pad '14' long 0 R90 (16.51 -3.81);
Change Drill 0.8128;Pad '15' long 0 R90 (16.51 3.81);
Change Drill 0.8128;Pad '16' long 0 R90 (13.97 3.81);
Change Drill 0.8128;Pad '17' long 0 R90 (11.43 3.81);
Change Drill 0.8128;Pad '18' long 0 R90 (8.89 3.81);
Change Drill 0.8128;Pad '19' long 0 R90 (6.35 3.81);
Change Drill 0.8128;Pad '20' long 0 R90 (3.81 3.81);
Change Drill 0.8128;Pad '21' long 0 R90 (1.27 3.81);
Change Drill 0.8128;Pad '22' long 0 R90 (-1.27 3.81);
Change Drill 0.8128;Pad '23' long 0 R90 (-3.81 3.81);
Change Drill 0.8128;Pad '24' long 0 R90 (-6.35 3.81);
Change Drill 0.8128;Pad '25' long 0 R90 (-8.89 3.81);
Change Drill 0.8128;Pad '26' long 0 R90 (-11.43 3.81);
Change Drill 0.8128;Pad '27' long 0 R90 (-13.97 3.81);
Change Drill 0.8128;Pad '28' long 0 R90 (-16.51 3.81);
Layer 25;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R90 (-17.907 -2.54);
Layer 27;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-15.748 -0.9398);

Edit 'SO28W.pac';
Description '\
<B>28-Lead Plastic Small Outline (SO) </B> Wide, 300 mil Body (SOIC)</B><p>\n\
Source: http://ww1.microchip.com/downloads/en/devicedoc/39632c.pdf';
Layer 21;
Wire  0.1524 (-8.1788 -3.7132) (9.4742 -3.7132) (9.4742 3.7132) (-8.1788 3.7132) \
      (-8.1788 -3.7132);
Layer 21;
Circle 0.1524 (-7.239 -3.1496) (-6.7056 -3.1496);
Layer 1;
Smd '1' 0.762 1.27 -0 R0 (-7.62 -4.78);
Layer 1;
Smd '2' 0.762 1.27 -0 R0 (-6.35 -4.78);
Layer 1;
Smd '3' 0.762 1.27 -0 R0 (-5.08 -4.78);
Layer 1;
Smd '4' 0.762 1.27 -0 R0 (-3.81 -4.78);
Layer 1;
Smd '5' 0.762 1.27 -0 R0 (-2.54 -4.78);
Layer 1;
Smd '6' 0.762 1.27 -0 R0 (-1.27 -4.78);
Layer 1;
Smd '7' 0.762 1.27 -0 R0 (0 -4.78);
Layer 1;
Smd '8' 0.762 1.27 -0 R0 (1.27 -4.78);
Layer 1;
Smd '9' 0.762 1.27 -0 R0 (2.54 -4.78);
Layer 1;
Smd '10' 0.762 1.27 -0 R0 (3.81 -4.78);
Layer 1;
Smd '20' 0.762 1.27 -0 R0 (2.54 4.78);
Layer 1;
Smd '19' 0.762 1.27 -0 R0 (3.81 4.78);
Layer 1;
Smd '18' 0.762 1.27 -0 R0 (5.08 4.78);
Layer 1;
Smd '17' 0.762 1.27 -0 R0 (6.35 4.78);
Layer 1;
Smd '16' 0.762 1.27 -0 R0 (7.62 4.78);
Layer 1;
Smd '15' 0.762 1.27 -0 R0 (8.89 4.78);
Layer 1;
Smd '14' 0.762 1.27 -0 R0 (8.89 -4.78);
Layer 1;
Smd '13' 0.762 1.27 -0 R0 (7.62 -4.78);
Layer 1;
Smd '12' 0.762 1.27 -0 R0 (6.35 -4.78);
Layer 1;
Smd '11' 0.762 1.27 -0 R0 (5.08 -4.78);
Layer 1;
Smd '21' 0.762 1.27 -0 R0 (1.27 4.78);
Layer 1;
Smd '22' 0.762 1.27 -0 R0 (0 4.78);
Layer 1;
Smd '23' 0.762 1.27 -0 R0 (-1.27 4.78);
Layer 1;
Smd '24' 0.762 1.27 -0 R0 (-2.54 4.78);
Layer 1;
Smd '25' 0.762 1.27 -0 R0 (-3.81 4.78);
Layer 1;
Smd '26' 0.762 1.27 -0 R0 (-5.08 4.78);
Layer 1;
Smd '27' 0.762 1.27 -0 R0 (-6.35 4.78);
Layer 1;
Smd '28' 0.762 1.27 -0 R0 (-7.62 4.78);
Layer 25;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R90 (-8.509 -4.064);
Layer 27;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R90 (11.557 -4.064);
Layer 51;
Rect R0 (-7.874 -5.2626) (-7.366 -3.7386);
Layer 51;
Rect R0 (-6.604 -5.2626) (-6.096 -3.7386);
Layer 51;
Rect R0 (-5.334 -5.2626) (-4.826 -3.7386);
Layer 51;
Rect R0 (-4.064 -5.2626) (-3.556 -3.7386);
Layer 51;
Rect R0 (-2.794 -5.2626) (-2.286 -3.7386);
Layer 51;
Rect R0 (-1.524 -5.2626) (-1.016 -3.7386);
Layer 51;
Rect R0 (-0.254 -5.2626) (0.254 -3.7386);
Layer 51;
Rect R0 (1.016 -5.2626) (1.524 -3.7386);
Layer 51;
Rect R0 (2.286 -5.2626) (2.794 -3.7386);
Layer 51;
Rect R0 (3.556 -5.2626) (4.064 -3.7386);
Layer 51;
Rect R0 (4.826 -5.2626) (5.334 -3.7386);
Layer 51;
Rect R0 (6.096 -5.2626) (6.604 -3.7386);
Layer 51;
Rect R0 (7.366 -5.2626) (7.874 -3.7386);
Layer 51;
Rect R0 (8.636 -5.2626) (9.144 -3.7386);
Layer 51;
Rect R0 (8.636 3.7386) (9.144 5.2626);
Layer 51;
Rect R0 (7.366 3.7386) (7.874 5.2626);
Layer 51;
Rect R0 (6.096 3.7386) (6.604 5.2626);
Layer 51;
Rect R0 (4.826 3.7386) (5.334 5.2626);
Layer 51;
Rect R0 (3.556 3.7386) (4.064 5.2626);
Layer 51;
Rect R0 (2.286 3.7386) (2.794 5.2626);
Layer 51;
Rect R0 (1.016 3.7386) (1.524 5.2626);
Layer 51;
Rect R0 (-0.254 3.7386) (0.254 5.2626);
Layer 51;
Rect R0 (-1.524 3.7386) (-1.016 5.2626);
Layer 51;
Rect R0 (-2.794 3.7386) (-2.286 5.2626);
Layer 51;
Rect R0 (-4.064 3.7386) (-3.556 5.2626);
Layer 51;
Rect R0 (-5.334 3.7386) (-4.826 5.2626);
Layer 51;
Rect R0 (-6.604 3.7386) (-6.096 5.2626);
Layer 51;
Rect R0 (-7.874 3.7386) (-7.366 5.2626);

Edit 'DIL40.pac';
Description '\
<B>Dual In Line</B><p>\n\
package type P';
Layer 21;
Wire  0.1524 (-25.4 -1.27) (-25.4 -6.223);
Wire  0.1524 (-25.4 1.27) -180 (-25.4 -1.27);
Wire  0.1524 (25.4 -6.223) (25.4 6.223);
Wire  0.1524 (-25.4 6.223) (-25.4 1.27);
Wire  0.1524 (-25.4 6.223) (25.4 6.223);
Wire  0.1524 (-25.4 -6.223) (25.4 -6.223);
Change Drill 0.8128;Pad '1' long 0 R90 (-24.13 -7.62);
Change Drill 0.8128;Pad '2' long 0 R90 (-21.59 -7.62);
Change Drill 0.8128;Pad '3' long 0 R90 (-19.05 -7.62);
Change Drill 0.8128;Pad '4' long 0 R90 (-16.51 -7.62);
Change Drill 0.8128;Pad '5' long 0 R90 (-13.97 -7.62);
Change Drill 0.8128;Pad '6' long 0 R90 (-11.43 -7.62);
Change Drill 0.8128;Pad '7' long 0 R90 (-8.89 -7.62);
Change Drill 0.8128;Pad '8' long 0 R90 (-6.35 -7.62);
Change Drill 0.8128;Pad '9' long 0 R90 (-3.81 -7.62);
Change Drill 0.8128;Pad '10' long 0 R90 (-1.27 -7.62);
Change Drill 0.8128;Pad '11' long 0 R90 (1.27 -7.62);
Change Drill 0.8128;Pad '12' long 0 R90 (3.81 -7.62);
Change Drill 0.8128;Pad '13' long 0 R90 (6.35 -7.62);
Change Drill 0.8128;Pad '14' long 0 R90 (8.89 -7.62);
Change Drill 0.8128;Pad '15' long 0 R90 (11.43 -7.62);
Change Drill 0.8128;Pad '16' long 0 R90 (13.97 -7.62);
Change Drill 0.8128;Pad '17' long 0 R90 (16.51 -7.62);
Change Drill 0.8128;Pad '18' long 0 R90 (19.05 -7.62);
Change Drill 0.8128;Pad '19' long 0 R90 (21.59 -7.62);
Change Drill 0.8128;Pad '20' long 0 R90 (24.13 -7.62);
Change Drill 0.8128;Pad '21' long 0 R90 (24.13 7.62);
Change Drill 0.8128;Pad '22' long 0 R90 (21.59 7.62);
Change Drill 0.8128;Pad '23' long 0 R90 (19.05 7.62);
Change Drill 0.8128;Pad '24' long 0 R90 (16.51 7.62);
Change Drill 0.8128;Pad '25' long 0 R90 (13.97 7.62);
Change Drill 0.8128;Pad '26' long 0 R90 (11.43 7.62);
Change Drill 0.8128;Pad '27' long 0 R90 (8.89 7.62);
Change Drill 0.8128;Pad '28' long 0 R90 (6.35 7.62);
Change Drill 0.8128;Pad '29' long 0 R90 (3.81 7.62);
Change Drill 0.8128;Pad '30' long 0 R90 (1.27 7.62);
Change Drill 0.8128;Pad '31' long 0 R90 (-1.27 7.62);
Change Drill 0.8128;Pad '32' long 0 R90 (-3.81 7.62);
Change Drill 0.8128;Pad '33' long 0 R90 (-6.35 7.62);
Change Drill 0.8128;Pad '34' long 0 R90 (-8.89 7.62);
Change Drill 0.8128;Pad '35' long 0 R90 (-11.43 7.62);
Change Drill 0.8128;Pad '36' long 0 R90 (-13.97 7.62);
Change Drill 0.8128;Pad '37' long 0 R90 (-16.51 7.62);
Change Drill 0.8128;Pad '38' long 0 R90 (-19.05 7.62);
Change Drill 0.8128;Pad '39' long 0 R90 (-21.59 7.62);
Change Drill 0.8128;Pad '40' long 0 R90 (-24.13 7.62);
Layer 25;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R90 (-25.781 -6.096);
Layer 27;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-21.59 -2.2352);

Edit 'PLCC-44.pac';
Description '\
<b>PLASTIC LEADED CHIP CARRIER</b><p>\n\
square, package type L';
Layer 51;
Wire  0.1524 (-8.29 7.79) (-7.79 8.29) (7.79 8.29) (8.29 7.79) \
      (8.29 -7.79) (7.79 -8.29) (-7.04 -8.29) (-8.2901 -6.73) \
      (-8.29 7.79);
Wire  0.0508 (7.54 7.79) (7.79 7.54) (7.79 -7.54) (7.54 -7.79) \
      (-7.04 -7.79) (-8.2901 -6.73);
Wire  0.0508 (-7.04 -8.29) (-7.04 -7.79) (-7.04 7.79) (7.54 7.79);
Wire  0.0508 (-7.79 8.29) (-7.04 7.79);
Wire  0.0508 (7.54 7.79) (7.79 8.29);
Wire  0.0508 (7.79 7.54) (8.29 7.79);
Wire  0.0508 (7.79 -8.29) (7.54 -7.79);
Wire  0.0508 (8.29 -7.79) (7.79 -7.54);
Layer 21;
Wire  0.1524 (-5.91 8.29) (-5.52 8.29);
Wire  0.1524 (-4.64 8.29) (-4.25 8.29);
Wire  0.1524 (-3.37 8.29) (-2.98 8.29);
Wire  0.1524 (-2.1 8.29) (-1.71 8.29);
Wire  0.1524 (-0.83 8.29) (-0.44 8.29);
Wire  0.1524 (0.44 8.29) (0.83 8.29);
Wire  0.1524 (6.79 8.29) (7.79 8.29) (8.29 7.79) (8.29 6.79);
Wire  0.1524 (8.29 3.37) (8.29 2.98);
Wire  0.1524 (8.29 2.1) (8.29 1.71);
Wire  0.1524 (8.29 0.83) (8.29 0.44);
Wire  0.1524 (8.29 -0.44) (8.29 -0.83);
Wire  0.1524 (8.29 -1.71) (8.29 -2.1);
Wire  0.1524 (8.29 -2.98) (8.29 -3.37);
Wire  0.1524 (8.29 -6.79) (8.29 -7.79) (7.79 -8.29) (6.79 -8.29);
Wire  0.1524 (0.83 -8.29) (0.44 -8.29);
Wire  0.1524 (-0.44 -8.29) (-0.83 -8.29);
Wire  0.1524 (-1.71 -8.29) (-2.1 -8.29);
Wire  0.1524 (-2.98 -8.29) (-3.37 -8.29);
Wire  0.1524 (-4.25 -8.29) (-4.64 -8.29);
Wire  0.1524 (-5.52 -8.29) (-5.91 -8.29);
Wire  0.1524 (-6.79 -8.29) (-7.04 -8.29) (-8.24 -6.79);
Wire  0.1524 (-8.29 -3.37) (-8.29 -2.98);
Wire  0.1524 (-8.29 -2.1) (-8.29 -1.71);
Wire  0.1524 (-8.29 -0.83) (-8.29 -0.44);
Wire  0.1524 (-8.29 0.44) (-8.29 0.83);
Wire  0.1524 (-8.29 1.71) (-8.29 2.1);
Wire  0.1524 (-8.29 2.98) (-8.29 3.37);
Wire  0.1524 (-8.29 6.79) (-8.29 7.79) (-7.79 8.29) (-6.79 8.29);
Wire  0.0508 (-7.04 7.79) (-6.75 7.79);
Wire  0.0508 (-5.95 7.79) (-5.48 7.79);
Wire  0.0508 (-4.68 7.79) (-4.21 7.79);
Wire  0.0508 (-3.41 7.79) (-2.94 7.79);
Wire  0.0508 (-2.14 7.79) (-1.67 7.79);
Wire  0.0508 (-0.87 7.79) (-0.4 7.79);
Wire  0.0508 (0.4 7.79) (0.87 7.79);
Wire  0.0508 (6.75 7.79) (7.54 7.79) (7.79 7.54) (7.79 6.75);
Wire  0.0508 (7.79 3.41) (7.79 2.94);
Wire  0.0508 (7.79 2.14) (7.79 1.67);
Wire  0.0508 (7.79 0.87) (7.79 0.4);
Wire  0.0508 (7.79 -0.4) (7.79 -0.87);
Wire  0.0508 (7.79 -1.67) (7.79 -2.14);
Wire  0.0508 (7.79 -2.94) (7.79 -3.41);
Wire  0.0508 (7.79 -6.75) (7.79 -7.54) (7.54 -7.79) (6.75 -7.79);
Wire  0.0508 (0.87 -7.79) (0.4 -7.79);
Wire  0.0508 (-0.4 -7.79) (-0.87 -7.79);
Wire  0.0508 (-1.67 -7.79) (-2.14 -7.79);
Wire  0.0508 (-2.94 -7.79) (-3.41 -7.79);
Wire  0.0508 (-4.21 -7.79) (-4.68 -7.79);
Wire  0.0508 (-5.48 -7.79) (-5.95 -7.79);
Wire  0.0508 (-6.75 -7.79) (-7.04 -7.79) (-8.27 -6.75);
Wire  0.0508 (-7.04 -7.79) (-7.04 -6.75);
Wire  0.0508 (-7.04 -3.41) (-7.04 -2.94);
Wire  0.0508 (-7.04 -2.14) (-7.04 -1.67);
Wire  0.0508 (-7.04 -0.87) (-7.04 -0.4);
Wire  0.0508 (-7.04 0.4) (-7.04 0.87);
Wire  0.0508 (-7.04 1.67) (-7.04 2.14);
Wire  0.0508 (-7.04 2.94) (-7.04 3.41);
Wire  0.0508 (-7.04 6.75) (-7.04 7.79);
Wire  0.0508 (-7.79 8.29) (-7.04 7.79);
Wire  0.0508 (7.79 7.54) (8.29 7.79);
Wire  0.1524 (7.54 7.79) (7.79 8.29);
Wire  0.0508 (8.29 -7.79) (7.79 -7.54);
Wire  0.1524 (7.79 -8.29) (7.54 -7.79);
Wire  0.0508 (-7.04 -8.29) (-7.04 -7.79);
Wire  0.0508 (2.14 -7.79) (1.67 -7.79);
Wire  0.0508 (3.41 -7.79) (2.94 -7.79);
Wire  0.1524 (2.1 -8.29) (1.71 -8.29);
Wire  0.1524 (3.37 -8.29) (2.98 -8.29);
Wire  0.1524 (1.71 8.29) (2.1 8.29);
Wire  0.1524 (2.98 8.29) (3.37 8.29);
Wire  0.0508 (1.67 7.79) (2.14 7.79);
Wire  0.0508 (2.94 7.79) (3.41 7.79);
Wire  0.1524 (4.25 8.29) (4.64 8.29);
Wire  0.1524 (5.52 8.29) (5.91 8.29);
Wire  0.0508 (4.21 7.79) (4.68 7.79);
Wire  0.0508 (5.48 7.79) (5.95 7.79);
Wire  0.1524 (8.29 4.64) (8.29 4.25);
Wire  0.1524 (8.29 5.91) (8.29 5.52);
Wire  0.0508 (7.79 4.68) (7.79 4.21);
Wire  0.0508 (7.79 5.95) (7.79 5.48);
Wire  0.1524 (-8.29 4.25) (-8.29 4.64);
Wire  0.1524 (-8.29 5.52) (-8.29 5.91);
Wire  0.0508 (-7.04 4.21) (-7.04 4.68);
Wire  0.0508 (-7.04 5.48) (-7.04 5.95);
Wire  0.1524 (-8.29 -4.64) (-8.29 -4.25);
Wire  0.1524 (-8.29 -5.91) (-8.29 -5.52);
Wire  0.0508 (-7.04 -4.68) (-7.04 -4.21);
Wire  0.0508 (-7.04 -5.95) (-7.04 -5.48);
Wire  0.1524 (8.29 -4.25) (8.29 -4.64);
Wire  0.1524 (8.29 -5.52) (8.29 -5.91);
Wire  0.0508 (7.79 -4.21) (7.79 -4.68);
Wire  0.0508 (7.79 -5.48) (7.79 -5.95);
Wire  0.0508 (4.68 -7.79) (4.21 -7.79);
Wire  0.0508 (5.95 -7.79) (5.48 -7.79);
Wire  0.1524 (4.64 -8.29) (4.25 -8.29);
Wire  0.1524 (5.91 -8.29) (5.52 -8.29);
Layer 51;
Circle 0.0508 (-5.9601 0) (-5.46 0);
Layer 21;
Circle 0.0508 (-5.9601 0) (-5.46 0);
Layer 1;
Smd '8' 0.76 1.8 -0 R0 (-5.08 -7.86);
Layer 1;
Smd '9' 0.76 1.8 -0 R0 (-3.81 -7.86);
Layer 1;
Smd '10' 0.76 1.8 -0 R0 (-2.54 -7.86);
Layer 1;
Smd '11' 0.76 1.8 -0 R0 (-1.27 -7.86);
Layer 1;
Smd '12' 0.76 1.8 -0 R0 (0 -7.86);
Layer 1;
Smd '13' 0.76 1.8 -0 R0 (1.27 -7.86);
Layer 1;
Smd '14' 0.76 1.8 -0 R0 (2.54 -7.86);
Layer 1;
Smd '36' 0.76 1.8 -0 R0 (-2.54 7.86);
Layer 1;
Smd '35' 0.76 1.8 -0 R0 (-1.27 7.86);
Layer 1;
Smd '34' 0.76 1.8 -0 R0 (0 7.86);
Layer 1;
Smd '33' 0.76 1.8 -0 R0 (1.27 7.86);
Layer 1;
Smd '32' 0.76 1.8 -0 R0 (2.54 7.86);
Layer 1;
Smd '31' 0.76 1.8 -0 R0 (3.81 7.86);
Layer 1;
Smd '30' 0.76 1.8 -0 R0 (5.08 7.86);
Layer 1;
Smd '6' 1.8 0.76 -0 R0 (-7.86 -6.35);
Layer 1;
Smd '3' 1.8 0.76 -0 R0 (-7.86 -2.54);
Layer 1;
Smd '2' 1.8 0.76 -0 R0 (-7.86 -1.27);
Layer 1;
Smd '1' 1.8 0.76 -0 R0 (-7.86 0);
Layer 1;
Smd '44' 1.8 0.76 -0 R0 (-7.86 1.27);
Layer 1;
Smd '43' 1.8 0.76 -0 R0 (-7.86 2.54);
Layer 1;
Smd '42' 1.8 0.76 -0 R0 (-7.86 3.81);
Layer 1;
Smd '18' 1.8 0.76 -0 R0 (7.86 -6.35);
Layer 1;
Smd '21' 1.8 0.76 -0 R0 (7.86 -2.54);
Layer 1;
Smd '22' 1.8 0.76 -0 R0 (7.86 -1.27);
Layer 1;
Smd '23' 1.8 0.76 -0 R0 (7.86 0);
Layer 1;
Smd '24' 1.8 0.76 -0 R0 (7.86 1.27);
Layer 1;
Smd '25' 1.8 0.76 -0 R0 (7.86 2.54);
Layer 1;
Smd '26' 1.8 0.76 -0 R0 (7.86 3.81);
Layer 1;
Smd '15' 0.76 1.8 -0 R0 (3.81 -7.86);
Layer 1;
Smd '16' 0.76 1.8 -0 R0 (5.08 -7.86);
Layer 1;
Smd '37' 0.76 1.8 -0 R0 (-3.81 7.86);
Layer 1;
Smd '38' 0.76 1.8 -0 R0 (-5.08 7.86);
Layer 1;
Smd '29' 0.76 1.8 -0 R0 (6.35 7.86);
Layer 1;
Smd '27' 1.8 0.76 -0 R0 (7.86 5.08);
Layer 1;
Smd '28' 1.8 0.76 -0 R0 (7.86 6.35);
Layer 1;
Smd '20' 1.8 0.76 -0 R0 (7.86 -3.81);
Layer 1;
Smd '19' 1.8 0.76 -0 R0 (7.86 -5.08);
Layer 1;
Smd '17' 0.76 1.8 -0 R0 (6.35 -7.86);
Layer 1;
Smd '4' 1.8 0.76 -0 R0 (-7.86 -3.81);
Layer 1;
Smd '5' 1.8 0.76 -0 R0 (-7.86 -5.08);
Layer 1;
Smd '41' 1.8 0.76 -0 R0 (-7.86 5.08);
Layer 1;
Smd '40' 1.8 0.76 -0 R0 (-7.86 6.35);
Layer 1;
Smd '39' 0.76 1.8 -0 R0 (-6.35 7.86);
Layer 1;
Smd '7' 0.76 1.8 -0 R0 (-6.35 -7.86);
Layer 25;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-6.604 9.144);
Layer 27;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-6.604 -10.922);
Layer 51;
Rect R0 (-2.92 8.2901) (-2.16 8.76);
Layer 51;
Rect R0 (-1.65 8.2901) (-0.89 8.76);
Layer 51;
Rect R0 (-0.38 8.2901) (0.38 8.76);
Layer 51;
Rect R0 (0.89 8.2901) (1.65 8.76);
Layer 51;
Rect R0 (2.16 8.2901) (2.92 8.76);
Layer 51;
Rect R0 (3.43 8.2901) (4.19 8.76);
Layer 51;
Rect R0 (4.7 8.2901) (5.46 8.76);
Layer 51;
Rect R0 (8.2901 3.43) (8.76 4.19);
Layer 51;
Rect R0 (8.2901 2.16) (8.76 2.92);
Layer 51;
Rect R0 (8.2901 0.89) (8.76 1.65);
Layer 51;
Rect R0 (8.2901 -0.38) (8.76 0.38);
Layer 51;
Rect R0 (8.2901 -1.65) (8.76 -0.89);
Layer 51;
Rect R0 (8.2901 -2.92) (8.76 -2.16);
Layer 51;
Rect R0 (8.2901 -6.73) (8.76 -5.97);
Layer 51;
Rect R0 (-5.46 -8.76) (-4.7 -8.2901);
Layer 51;
Rect R0 (-4.19 -8.76) (-3.43 -8.2901);
Layer 51;
Rect R0 (-2.92 -8.76) (-2.16 -8.2901);
Layer 51;
Rect R0 (-1.65 -8.76) (-0.89 -8.2901);
Layer 51;
Rect R0 (-0.38 -8.76) (0.38 -8.2901);
Layer 51;
Rect R0 (0.89 -8.76) (1.65 -8.2901);
Layer 51;
Rect R0 (2.16 -8.76) (2.92 -8.2901);
Layer 51;
Rect R0 (-8.76 3.43) (-8.2901 4.19);
Layer 51;
Rect R0 (-8.76 2.16) (-8.2901 2.92);
Layer 51;
Rect R0 (-8.76 0.89) (-8.2901 1.65);
Layer 51;
Rect R0 (-8.76 -0.38) (-8.2901 0.38);
Layer 51;
Rect R0 (-8.76 -1.65) (-8.2901 -0.89);
Layer 51;
Rect R0 (-8.76 -2.92) (-8.2901 -2.16);
Layer 51;
Rect R0 (-8.7599 -6.73) (-8.29 -5.97);
Layer 51;
Rect R0 (-4.19 8.2901) (-3.43 8.76);
Layer 51;
Rect R0 (-5.46 8.2901) (-4.7 8.76);
Layer 51;
Rect R0 (3.43 -8.76) (4.19 -8.2901);
Layer 51;
Rect R0 (4.7 -8.76) (5.46 -8.2901);
Layer 51;
Rect R0 (-8.76 4.7) (-8.2901 5.46);
Layer 51;
Rect R0 (-8.76 5.97) (-8.2901 6.73);
Layer 51;
Rect R0 (-8.76 -4.19) (-8.2901 -3.43);
Layer 51;
Rect R0 (-8.76 -5.46) (-8.2901 -4.7);
Layer 51;
Rect R0 (5.97 -8.76) (6.73 -8.2901);
Layer 51;
Rect R0 (8.2901 -5.46) (8.76 -4.7);
Layer 51;
Rect R0 (8.2901 -4.19) (8.76 -3.43);
Layer 51;
Rect R0 (8.2901 4.7) (8.76 5.46);
Layer 51;
Rect R0 (8.2901 5.97) (8.76 6.73);
Layer 51;
Rect R0 (5.97 8.2901) (6.73 8.76);
Layer 51;
Rect R0 (-6.73 8.2901) (-5.97 8.76);
Layer 51;
Rect R0 (-6.73 -8.76) (-5.97 -8.2901);

Edit 'MQFP44-2.pac';
Description '\
<b>Plastic Metric Quad Flat Pack</b><p>\n\
package type PQ';
Layer 21;
Wire  0.1524 (-5 -4.5) (-4.5 -5) (4.5 -5) (5 -4.5) \
      (5 4.5) (4.5 5) (-4.5 5) (-5 4.5) \
      (-5 -4.5);
Layer 21;
Circle 0.1524 (-3.5001 -3.5001) (-3 -3.5001);
Layer 1;
Smd '1' 0.35 2.2 -0 R0 (-4 -6.1);
Layer 1;
Smd '2' 0.35 2.2 -0 R0 (-3.2 -6.1);
Layer 1;
Smd '3' 0.35 2.2 -0 R0 (-2.4 -6.1);
Layer 1;
Smd '4' 0.35 2.2 -0 R0 (-1.6 -6.1);
Layer 1;
Smd '5' 0.35 2.2 -0 R0 (-0.8 -6.1);
Layer 1;
Smd '6' 0.35 2.2 -0 R0 (0 -6.1);
Layer 1;
Smd '7' 0.35 2.2 -0 R0 (0.8 -6.1);
Layer 1;
Smd '8' 0.35 2.2 -0 R0 (1.6 -6.1);
Layer 1;
Smd '9' 0.35 2.2 -0 R0 (2.4 -6.1);
Layer 1;
Smd '10' 0.35 2.2 -0 R0 (3.2 -6.1);
Layer 1;
Smd '11' 0.35 2.2 -0 R0 (4 -6.1);
Layer 1;
Smd '12' 2.2 0.35 -0 R0 (6.1 -4);
Layer 1;
Smd '13' 2.2 0.35 -0 R0 (6.1 -3.2);
Layer 1;
Smd '14' 2.2 0.35 -0 R0 (6.1 -2.4);
Layer 1;
Smd '15' 2.2 0.35 -0 R0 (6.1 -1.6);
Layer 1;
Smd '16' 2.2 0.35 -0 R0 (6.1 -0.8);
Layer 1;
Smd '17' 2.2 0.35 -0 R0 (6.1 0);
Layer 1;
Smd '18' 2.2 0.35 -0 R0 (6.1 0.8);
Layer 1;
Smd '19' 2.2 0.35 -0 R0 (6.1 1.6);
Layer 1;
Smd '20' 2.2 0.35 -0 R0 (6.1 2.4);
Layer 1;
Smd '21' 2.2 0.35 -0 R0 (6.1 3.2);
Layer 1;
Smd '22' 2.2 0.35 -0 R0 (6.1 4);
Layer 1;
Smd '23' 0.35 2.2 -0 R0 (4 6.1);
Layer 1;
Smd '24' 0.35 2.2 -0 R0 (3.2 6.1);
Layer 1;
Smd '25' 0.35 2.2 -0 R0 (2.4 6.1);
Layer 1;
Smd '26' 0.35 2.2 -0 R0 (1.6 6.1);
Layer 1;
Smd '27' 0.35 2.2 -0 R0 (0.8 6.1);
Layer 1;
Smd '28' 0.35 2.2 -0 R0 (0 6.1);
Layer 1;
Smd '29' 0.35 2.2 -0 R0 (-0.8 6.1);
Layer 1;
Smd '30' 0.35 2.2 -0 R0 (-1.6 6.1);
Layer 1;
Smd '31' 0.35 2.2 -0 R0 (-2.4 6.1);
Layer 1;
Smd '32' 0.35 2.2 -0 R0 (-3.2 6.1);
Layer 1;
Smd '33' 0.35 2.2 -0 R0 (-4 6.1);
Layer 1;
Smd '34' 2.2 0.35 -0 R0 (-6.1 4);
Layer 1;
Smd '35' 2.2 0.35 -0 R0 (-6.1 3.2);
Layer 1;
Smd '36' 2.2 0.35 -0 R0 (-6.1 2.4);
Layer 1;
Smd '37' 2.2 0.35 -0 R0 (-6.1 1.6);
Layer 1;
Smd '38' 2.2 0.35 -0 R0 (-6.1 0.8);
Layer 1;
Smd '39' 2.2 0.35 -0 R0 (-6.1 0);
Layer 1;
Smd '40' 2.2 0.35 -0 R0 (-6.1 -0.8);
Layer 1;
Smd '41' 2.2 0.35 -0 R0 (-6.1 -1.6);
Layer 1;
Smd '42' 2.2 0.35 -0 R0 (-6.1 -2.4);
Layer 1;
Smd '43' 2.2 0.35 -0 R0 (-6.1 -3.2);
Layer 1;
Smd '44' 2.2 0.35 -0 R0 (-6.1 -4);
Layer 25;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-4.064 7.493);
Layer 27;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-4.318 -1.397);
Layer 51;
Rect R0 (-4.175 5) (-3.825 6.5999);
Layer 51;
Rect R0 (-3.3749 5) (-3.0249 6.5999);
Layer 51;
Rect R0 (-2.5751 5) (-2.225 6.5999);
Layer 51;
Rect R0 (-1.775 5) (-1.4249 6.5999);
Layer 51;
Rect R0 (-0.9751 5) (-0.6251 6.5999);
Layer 51;
Rect R0 (-0.175 5) (0.175 6.5999);
Layer 51;
Rect R0 (0.6251 5) (0.9751 6.5999);
Layer 51;
Rect R0 (1.4249 5) (1.775 6.5999);
Layer 51;
Rect R0 (2.225 5) (2.5751 6.5999);
Layer 51;
Rect R0 (3.0249 5) (3.3749 6.5999);
Layer 51;
Rect R0 (3.825 5) (4.175 6.5999);
Layer 51;
Rect R0 (5 3.0249) (6.5999 3.3749);
Layer 51;
Rect R0 (5 3.825) (6.5999 4.175);
Layer 51;
Rect R0 (5 2.225) (6.5999 2.5751);
Layer 51;
Rect R0 (5 1.4249) (6.5999 1.775);
Layer 51;
Rect R0 (5 0.6251) (6.5999 0.9751);
Layer 51;
Rect R0 (5 -0.175) (6.5999 0.175);
Layer 51;
Rect R0 (5 -0.9751) (6.5999 -0.6251);
Layer 51;
Rect R0 (5 -1.775) (6.5999 -1.4249);
Layer 51;
Rect R0 (5 -2.5751) (6.5999 -2.225);
Layer 51;
Rect R0 (5 -3.3749) (6.5999 -3.0249);
Layer 51;
Rect R0 (5 -4.175) (6.5999 -3.825);
Layer 51;
Rect R0 (3.825 -6.5999) (4.175 -5);
Layer 51;
Rect R0 (3.0249 -6.5999) (3.3749 -5);
Layer 51;
Rect R0 (2.225 -6.5999) (2.5751 -5);
Layer 51;
Rect R0 (1.4249 -6.5999) (1.775 -5);
Layer 51;
Rect R0 (0.6251 -6.5999) (0.9751 -5);
Layer 51;
Rect R0 (-0.175 -6.5999) (0.175 -5);
Layer 51;
Rect R0 (-0.9751 -6.5999) (-0.6251 -5);
Layer 51;
Rect R0 (-1.775 -6.5999) (-1.4249 -4.9751);
Layer 51;
Rect R0 (-2.5751 -6.5999) (-2.225 -5);
Layer 51;
Rect R0 (-3.3749 -6.5999) (-3.0249 -5);
Layer 51;
Rect R0 (-4.175 -6.5999) (-3.825 -5);
Layer 51;
Rect R0 (-6.5999 -4.175) (-5 -3.825);
Layer 51;
Rect R0 (-6.5999 -3.3749) (-5 -3.0249);
Layer 51;
Rect R0 (-6.5999 -2.5751) (-5 -2.225);
Layer 51;
Rect R0 (-6.5999 -0.9751) (-5 -0.6251);
Layer 51;
Rect R0 (-6.5999 -1.775) (-5 -1.4249);
Layer 51;
Rect R0 (-6.5999 0.6251) (-5 0.9751);
Layer 51;
Rect R0 (-6.5999 -0.175) (-5 0.175);
Layer 51;
Rect R0 (-6.5999 2.225) (-5 2.5751);
Layer 51;
Rect R0 (-6.5999 1.4249) (-5 1.775);
Layer 51;
Rect R0 (-6.5999 3.825) (-5 4.175);
Layer 51;
Rect R0 (-6.5999 3.0249) (-5 3.3749);

Edit 'DIL8.pac';
Description '\
<B>Dual In Line</B><p>\n\
package type P';
Layer 21;
Wire  0.1524 (-5.08 -0.635) (-5.08 -2.54);
Wire  0.1524 (-5.08 -0.635) +180 (-5.08 0.635);
Wire  0.1524 (5.08 -2.54) (-5.08 -2.54);
Wire  0.1524 (5.08 -2.54) (5.08 2.54);
Wire  0.1524 (-5.08 2.54) (5.08 2.54);
Wire  0.1524 (-5.08 2.54) (-5.08 0.635);
Change Drill 0.8128;Pad '1' long 0 R90 FIRST (-3.81 -3.81);
Change Drill 0.8128;Pad '2' long 0 R90 (-1.27 -3.81);
Change Drill 0.8128;Pad '3' long 0 R90 (1.27 -3.81);
Change Drill 0.8128;Pad '4' long 0 R90 (3.81 -3.81);
Change Drill 0.8128;Pad '5' long 0 R90 (3.81 3.81);
Change Drill 0.8128;Pad '6' long 0 R90 (1.27 3.81);
Change Drill 0.8128;Pad '7' long 0 R90 (-1.27 3.81);
Change Drill 0.8128;Pad '8' long 0 R90 (-3.81 3.81);
Layer 25;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R90 (-5.2578 -2.54);
Layer 27;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R90 (7.239 -2.54);

Edit 'PLCC-68.pac';
Description '\
<b>PLASTIC LEADED CHIP CARRIER</b><p>\n\
square, package type L';
Layer 51;
Wire  0.1524 (-12.1 11.6) (-11.6 12.1) (11.6 12.1) (12.1 11.6) \
      (12.1 -11.6) (11.6 -12.1) (-10.85 -12.1) (-12.1001 -10.54) \
      (-12.1 11.6);
Wire  0.0508 (11.35 11.6) (11.6 11.35) (11.6 -11.35) (11.35 -11.6) \
      (-10.85 -11.6) (-12.1001 -10.54);
Wire  0.0508 (-10.85 -12.1) (-10.85 -11.6) (-10.85 11.6) (11.35 11.6);
Wire  0.0508 (-11.6 12.1) (-10.85 11.6);
Wire  0.0508 (11.35 11.6) (11.6 12.1);
Wire  0.0508 (11.6 11.35) (12.1 11.6);
Wire  0.0508 (11.6 -12.1) (11.35 -11.6);
Wire  0.0508 (12.1 -11.6) (11.6 -11.35);
Layer 21;
Wire  0.1524 (-9.669 12.1) (-9.381 12.1);
Wire  0.1524 (-8.399 12.1) (-8.111 12.1);
Wire  0.1524 (-7.129 12.1) (-6.841 12.1);
Wire  0.1524 (-5.859 12.1) (-5.571 12.1);
Wire  0.1524 (-4.589 12.1) (-4.301 12.1);
Wire  0.1524 (-3.319 12.1) (-3.031 12.1);
Wire  0.1524 (10.651 12.1) (11.6 12.1) (12.1 11.6) (12.1 10.651);
Wire  0.1524 (12.1 7.129) (12.1 6.841);
Wire  0.1524 (12.1 5.859) (12.1 5.571);
Wire  0.1524 (12.1 4.589) (12.1 4.301);
Wire  0.1524 (12.1 3.319) (12.1 3.031);
Wire  0.1524 (12.1 2.049) (12.1 1.761);
Wire  0.1524 (12.1 0.779) (12.1 0.491);
Wire  0.1524 (12.1 -10.651) (12.1 -11.6) (11.6 -12.1) (10.651 -12.1);
Wire  0.1524 (-3.031 -12.1) (-3.319 -12.1);
Wire  0.1524 (-4.301 -12.1) (-4.589 -12.1);
Wire  0.1524 (-5.571 -12.1) (-5.859 -12.1);
Wire  0.1524 (-6.841 -12.1) (-7.129 -12.1);
Wire  0.1524 (-8.111 -12.1) (-8.399 -12.1);
Wire  0.1524 (-9.381 -12.1) (-9.669 -12.1);
Wire  0.1524 (-10.651 -12.1) (-10.85 -12.1) (-12.05 -10.651);
Wire  0.1524 (-12.1 0.491) (-12.1 0.779);
Wire  0.1524 (-12.1 1.761) (-12.1 2.049);
Wire  0.1524 (-12.1 3.031) (-12.1 3.319);
Wire  0.1524 (-12.1 4.301) (-12.1 4.589);
Wire  0.1524 (-12.1 5.571) (-12.1 5.859);
Wire  0.1524 (-12.1 6.841) (-12.1 7.129);
Wire  0.1524 (-12.1 10.651) (-12.1 11.6) (-11.6 12.1) (-10.651 12.1);
Wire  0.0508 (-10.85 11.6) (-10.611 11.6);
Wire  0.0508 (-9.709 11.6) (-9.341 11.6);
Wire  0.0508 (-8.439 11.6) (-8.071 11.6);
Wire  0.0508 (-7.169 11.6) (-6.801 11.6);
Wire  0.0508 (-5.899 11.6) (-5.531 11.6);
Wire  0.0508 (-4.629 11.6) (-4.261 11.6);
Wire  0.0508 (-3.359 11.6) (-2.991 11.6);
Wire  0.0508 (10.611 11.6) (11.35 11.6) (11.6 11.35) (11.6 10.611);
Wire  0.0508 (11.6 7.169) (11.6 6.801);
Wire  0.0508 (11.6 5.899) (11.6 5.531);
Wire  0.0508 (11.6 4.629) (11.6 4.261);
Wire  0.0508 (11.6 3.359) (11.6 2.991);
Wire  0.0508 (11.6 2.089) (11.6 1.721);
Wire  0.0508 (11.6 0.819) (11.6 0.451);
Wire  0.0508 (11.6 -10.611) (11.6 -11.35) (11.35 -11.6) (10.611 -11.6);
Wire  0.0508 (-2.991 -11.6) (-3.359 -11.6);
Wire  0.0508 (-4.261 -11.6) (-4.629 -11.6);
Wire  0.0508 (-5.531 -11.6) (-5.899 -11.6);
Wire  0.0508 (-6.801 -11.6) (-7.169 -11.6);
Wire  0.0508 (-8.071 -11.6) (-8.439 -11.6);
Wire  0.0508 (-9.341 -11.6) (-9.709 -11.6);
Wire  0.0508 (-10.611 -11.6) (-10.85 -11.6) (-12.029 -10.662);
Wire  0.0508 (-10.85 -11.6) (-10.85 -10.611);
Wire  0.0508 (-10.85 0.451) (-10.85 0.819);
Wire  0.0508 (-10.85 1.721) (-10.85 2.089);
Wire  0.0508 (-10.85 2.991) (-10.85 3.359);
Wire  0.0508 (-10.85 4.261) (-10.85 4.629);
Wire  0.0508 (-10.85 5.531) (-10.85 5.899);
Wire  0.0508 (-10.85 6.801) (-10.85 7.169);
Wire  0.0508 (-10.85 10.611) (-10.85 11.6);
Wire  0.0508 (-11.6 12.1) (-10.85 11.6);
Wire  0.0508 (11.6 11.35) (12.1 11.6);
Wire  0.1524 (11.35 11.6) (11.6 12.1);
Wire  0.0508 (12.1 -11.6) (11.6 -11.35);
Wire  0.1524 (11.6 -12.1) (11.35 -11.6);
Wire  0.0508 (-10.85 -12.1) (-10.85 -11.6);
Wire  0.0508 (-1.721 -11.6) (-2.089 -11.6);
Wire  0.0508 (-0.451 -11.6) (-0.819 -11.6);
Wire  0.1524 (-1.761 -12.1) (-2.049 -12.1);
Wire  0.1524 (-0.491 -12.1) (-0.779 -12.1);
Wire  0.1524 (-2.049 12.1) (-1.761 12.1);
Wire  0.1524 (-0.779 12.1) (-0.491 12.1);
Wire  0.0508 (-2.089 11.6) (-1.721 11.6);
Wire  0.0508 (-0.819 11.6) (-0.451 11.6);
Wire  0.1524 (0.491 12.1) (0.779 12.1);
Wire  0.1524 (1.761 12.1) (2.049 12.1);
Wire  0.0508 (0.451 11.6) (0.819 11.6);
Wire  0.0508 (1.721 11.6) (2.089 11.6);
Wire  0.1524 (12.1 8.399) (12.1 8.111);
Wire  0.1524 (12.1 9.669) (12.1 9.381);
Wire  0.0508 (11.6 8.439) (11.6 8.071);
Wire  0.0508 (11.6 9.709) (11.6 9.341);
Wire  0.1524 (-12.1 8.111) (-12.1 8.399);
Wire  0.1524 (-12.1 9.381) (-12.1 9.669);
Wire  0.0508 (-10.85 8.071) (-10.85 8.439);
Wire  0.0508 (-10.85 9.341) (-10.85 9.709);
Wire  0.1524 (-12.1 -0.779) (-12.1 -0.491);
Wire  0.1524 (-12.1 -2.049) (-12.1 -1.761);
Wire  0.0508 (-10.85 -0.819) (-10.85 -0.451);
Wire  0.0508 (-10.85 -2.089) (-10.85 -1.721);
Wire  0.1524 (12.1 -0.491) (12.1 -0.779);
Wire  0.1524 (12.1 -1.761) (12.1 -2.049);
Wire  0.0508 (11.6 -0.451) (11.6 -0.819);
Wire  0.0508 (11.6 -1.721) (11.6 -2.089);
Wire  0.0508 (0.819 -11.6) (0.451 -11.6);
Wire  0.0508 (2.089 -11.6) (1.721 -11.6);
Wire  0.1524 (0.779 -12.1) (0.491 -12.1);
Wire  0.1524 (2.049 -12.1) (1.761 -12.1);
Wire  0.1524 (12.1 -3.031) (12.1 -3.319);
Wire  0.1524 (12.1 -4.301) (12.1 -4.589);
Wire  0.1524 (12.1 -5.571) (12.1 -5.859);
Wire  0.1524 (12.1 -6.841) (12.1 -7.129);
Wire  0.1524 (12.1 -8.111) (12.1 -8.399);
Wire  0.1524 (12.1 -9.381) (12.1 -9.669);
Wire  0.0508 (11.6 -2.991) (11.6 -3.359);
Wire  0.0508 (11.6 -4.261) (11.6 -4.629);
Wire  0.0508 (11.6 -5.531) (11.6 -5.899);
Wire  0.0508 (11.6 -6.801) (11.6 -7.169);
Wire  0.0508 (11.6 -8.071) (11.6 -8.439);
Wire  0.0508 (11.6 -9.341) (11.6 -9.709);
Wire  0.1524 (-12.1 -3.319) (-12.1 -3.031);
Wire  0.1524 (-12.1 -4.589) (-12.1 -4.301);
Wire  0.1524 (-12.1 -5.859) (-12.1 -5.571);
Wire  0.1524 (-12.1 -7.129) (-12.1 -6.841);
Wire  0.1524 (-12.1 -8.399) (-12.1 -8.111);
Wire  0.1524 (-12.1 -9.669) (-12.1 -9.381);
Wire  0.0508 (-10.85 -3.359) (-10.85 -2.991);
Wire  0.0508 (-10.85 -4.629) (-10.85 -4.261);
Wire  0.0508 (-10.85 -5.899) (-10.85 -5.531);
Wire  0.0508 (-10.85 -7.169) (-10.85 -6.801);
Wire  0.0508 (-10.85 -8.439) (-10.85 -8.071);
Wire  0.0508 (-10.85 -9.709) (-10.85 -9.341);
Wire  0.1524 (3.031 12.1) (3.319 12.1);
Wire  0.1524 (4.301 12.1) (4.589 12.1);
Wire  0.1524 (5.571 12.1) (5.859 12.1);
Wire  0.1524 (6.841 12.1) (7.129 12.1);
Wire  0.1524 (8.111 12.1) (8.399 12.1);
Wire  0.0508 (2.991 11.6) (3.359 11.6);
Wire  0.0508 (4.261 11.6) (4.629 11.6);
Wire  0.0508 (5.531 11.6) (5.899 11.6);
Wire  0.0508 (6.801 11.6) (7.169 11.6);
Wire  0.0508 (8.071 11.6) (8.439 11.6);
Wire  0.1524 (3.319 -12.1) (3.031 -12.1);
Wire  0.1524 (4.589 -12.1) (4.301 -12.1);
Wire  0.1524 (5.859 -12.1) (5.571 -12.1);
Wire  0.1524 (7.129 -12.1) (6.841 -12.1);
Wire  0.1524 (8.399 -12.1) (8.111 -12.1);
Wire  0.0508 (3.359 -11.6) (2.991 -11.6);
Wire  0.0508 (4.629 -11.6) (4.261 -11.6);
Wire  0.0508 (5.899 -11.6) (5.531 -11.6);
Wire  0.0508 (7.169 -11.6) (6.801 -11.6);
Wire  0.0508 (8.439 -11.6) (8.071 -11.6);
Wire  0.1524 (9.381 12.1) (9.669 12.1);
Wire  0.0508 (9.341 11.6) (9.709 11.6);
Wire  0.0508 (9.709 -11.6) (9.341 -11.6);
Wire  0.1524 (9.669 -12.1) (9.381 -12.1);
Layer 51;
Circle 0.0508 (-9.7701 0) (-9.27 0);
Layer 21;
Circle 0.0508 (-9.7701 0) (-9.27 0);
Layer 1;
Smd '14' 0.76 1.8 -0 R0 (-5.08 -11.67);
Layer 1;
Smd '15' 0.76 1.8 -0 R0 (-3.81 -11.67);
Layer 1;
Smd '16' 0.76 1.8 -0 R0 (-2.54 -11.67);
Layer 1;
Smd '17' 0.76 1.8 -0 R0 (-1.27 -11.67);
Layer 1;
Smd '18' 0.76 1.8 -0 R0 (0 -11.67);
Layer 1;
Smd '19' 0.76 1.8 -0 R0 (1.27 -11.67);
Layer 1;
Smd '20' 0.76 1.8 -0 R0 (2.54 -11.67);
Layer 1;
Smd '54' 0.76 1.8 -0 R0 (-2.54 11.67);
Layer 1;
Smd '53' 0.76 1.8 -0 R0 (-1.27 11.67);
Layer 1;
Smd '52' 0.76 1.8 -0 R0 (0 11.67);
Layer 1;
Smd '51' 0.76 1.8 -0 R0 (1.27 11.67);
Layer 1;
Smd '50' 0.76 1.8 -0 R0 (2.54 11.67);
Layer 1;
Smd '49' 0.76 1.8 -0 R0 (3.81 11.67);
Layer 1;
Smd '48' 0.76 1.8 -0 R0 (5.08 11.67);
Layer 1;
Smd '9' 1.8 0.76 -0 R0 (-11.67 -10.16);
Layer 1;
Smd '3' 1.8 0.76 -0 R0 (-11.67 -2.54);
Layer 1;
Smd '2' 1.8 0.76 -0 R0 (-11.67 -1.27);
Layer 1;
Smd '1' 1.8 0.76 -0 R0 (-11.67 0);
Layer 1;
Smd '68' 1.8 0.76 -0 R0 (-11.67 1.27);
Layer 1;
Smd '67' 1.8 0.76 -0 R0 (-11.67 2.54);
Layer 1;
Smd '66' 1.8 0.76 -0 R0 (-11.67 3.81);
Layer 1;
Smd '27' 1.8 0.76 -0 R0 (11.67 -10.16);
Layer 1;
Smd '33' 1.8 0.76 -0 R0 (11.67 -2.54);
Layer 1;
Smd '34' 1.8 0.76 -0 R0 (11.67 -1.27);
Layer 1;
Smd '35' 1.8 0.76 -0 R0 (11.67 0);
Layer 1;
Smd '36' 1.8 0.76 -0 R0 (11.67 1.27);
Layer 1;
Smd '37' 1.8 0.76 -0 R0 (11.67 2.54);
Layer 1;
Smd '38' 1.8 0.76 -0 R0 (11.67 3.81);
Layer 1;
Smd '21' 0.76 1.8 -0 R0 (3.81 -11.67);
Layer 1;
Smd '22' 0.76 1.8 -0 R0 (5.08 -11.67);
Layer 1;
Smd '55' 0.76 1.8 -0 R0 (-3.81 11.67);
Layer 1;
Smd '56' 0.76 1.8 -0 R0 (-5.08 11.67);
Layer 1;
Smd '47' 0.76 1.8 -0 R0 (6.35 11.67);
Layer 1;
Smd '39' 1.8 0.76 -0 R0 (11.67 5.08);
Layer 1;
Smd '40' 1.8 0.76 -0 R0 (11.67 6.35);
Layer 1;
Smd '32' 1.8 0.76 -0 R0 (11.67 -3.81);
Layer 1;
Smd '31' 1.8 0.76 -0 R0 (11.67 -5.08);
Layer 1;
Smd '23' 0.76 1.8 -0 R0 (6.35 -11.67);
Layer 1;
Smd '4' 1.8 0.76 -0 R0 (-11.67 -3.81);
Layer 1;
Smd '5' 1.8 0.76 -0 R0 (-11.67 -5.08);
Layer 1;
Smd '65' 1.8 0.76 -0 R0 (-11.67 5.08);
Layer 1;
Smd '64' 1.8 0.76 -0 R0 (-11.67 6.35);
Layer 1;
Smd '57' 0.76 1.8 -0 R0 (-6.35 11.67);
Layer 1;
Smd '13' 0.76 1.8 -0 R0 (-6.35 -11.67);
Layer 1;
Smd '30' 1.8 0.76 -0 R0 (11.67 -6.35);
Layer 1;
Smd '29' 1.8 0.76 -0 R0 (11.67 -7.62);
Layer 1;
Smd '28' 1.8 0.76 -0 R0 (11.67 -8.89);
Layer 1;
Smd '24' 0.76 1.8 -0 R0 (7.62 -11.67);
Layer 1;
Smd '25' 0.76 1.8 -0 R0 (8.89 -11.67);
Layer 1;
Smd '26' 0.76 1.8 -0 R0 (10.16 -11.67);
Layer 1;
Smd '12' 0.76 1.8 -0 R0 (-7.62 -11.67);
Layer 1;
Smd '11' 0.76 1.8 -0 R0 (-8.89 -11.67);
Layer 1;
Smd '10' 0.76 1.8 -0 R0 (-10.16 -11.67);
Layer 1;
Smd '6' 1.8 0.76 -0 R0 (-11.67 -6.35);
Layer 1;
Smd '7' 1.8 0.76 -0 R0 (-11.67 -7.62);
Layer 1;
Smd '8' 1.8 0.76 -0 R0 (-11.67 -8.89);
Layer 1;
Smd '58' 0.76 1.8 -0 R0 (-7.62 11.67);
Layer 1;
Smd '59' 0.76 1.8 -0 R0 (-8.89 11.67);
Layer 1;
Smd '60' 0.76 1.8 -0 R0 (-10.16 11.67);
Layer 1;
Smd '63' 1.8 0.76 -0 R0 (-11.67 7.62);
Layer 1;
Smd '62' 1.8 0.76 -0 R0 (-11.67 8.89);
Layer 1;
Smd '61' 1.8 0.76 -0 R0 (-11.67 10.16);
Layer 1;
Smd '46' 0.76 1.8 -0 R0 (7.62 11.67);
Layer 1;
Smd '45' 0.76 1.8 -0 R0 (8.89 11.67);
Layer 1;
Smd '44' 0.76 1.8 -0 R0 (10.16 11.67);
Layer 1;
Smd '41' 1.8 0.76 -0 R0 (11.67 7.62);
Layer 1;
Smd '42' 1.8 0.76 -0 R0 (11.67 8.89);
Layer 1;
Smd '43' 1.8 0.76 -0 R0 (11.67 10.16);
Layer 25;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-10.414 12.954);
Layer 27;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-7.874 -2.54);
Layer 51;
Rect R0 (-2.92 12.1001) (-2.16 12.57);
Layer 51;
Rect R0 (-1.65 12.1001) (-0.89 12.57);
Layer 51;
Rect R0 (-0.38 12.1001) (0.38 12.57);
Layer 51;
Rect R0 (0.89 12.1001) (1.65 12.57);
Layer 51;
Rect R0 (2.16 12.1001) (2.92 12.57);
Layer 51;
Rect R0 (3.43 12.1001) (4.19 12.57);
Layer 51;
Rect R0 (4.7 12.1001) (5.46 12.57);
Layer 51;
Rect R0 (12.1001 3.43) (12.57 4.19);
Layer 51;
Rect R0 (12.1001 2.16) (12.57 2.92);
Layer 51;
Rect R0 (12.1001 0.89) (12.57 1.65);
Layer 51;
Rect R0 (12.1001 -0.38) (12.57 0.38);
Layer 51;
Rect R0 (12.1001 -1.65) (12.57 -0.89);
Layer 51;
Rect R0 (12.1001 -2.92) (12.57 -2.16);
Layer 51;
Rect R0 (12.1001 -10.54) (12.57 -9.78);
Layer 51;
Rect R0 (-5.46 -12.57) (-4.7 -12.1001);
Layer 51;
Rect R0 (-4.19 -12.57) (-3.43 -12.1001);
Layer 51;
Rect R0 (-2.92 -12.57) (-2.16 -12.1001);
Layer 51;
Rect R0 (-1.65 -12.57) (-0.89 -12.1001);
Layer 51;
Rect R0 (-0.38 -12.57) (0.38 -12.1001);
Layer 51;
Rect R0 (0.89 -12.57) (1.65 -12.1001);
Layer 51;
Rect R0 (2.16 -12.57) (2.92 -12.1001);
Layer 51;
Rect R0 (-12.57 3.43) (-12.1001 4.19);
Layer 51;
Rect R0 (-12.57 2.16) (-12.1001 2.92);
Layer 51;
Rect R0 (-12.57 0.89) (-12.1001 1.65);
Layer 51;
Rect R0 (-12.57 -0.38) (-12.1001 0.38);
Layer 51;
Rect R0 (-12.57 -1.65) (-12.1001 -0.89);
Layer 51;
Rect R0 (-12.57 -2.92) (-12.1001 -2.16);
Layer 51;
Rect R0 (-12.5699 -10.54) (-12.1 -9.78);
Layer 51;
Rect R0 (-4.19 12.1001) (-3.43 12.57);
Layer 51;
Rect R0 (-5.46 12.1001) (-4.7 12.57);
Layer 51;
Rect R0 (3.43 -12.57) (4.19 -12.1001);
Layer 51;
Rect R0 (4.7 -12.57) (5.46 -12.1001);
Layer 51;
Rect R0 (-12.57 4.7) (-12.1001 5.46);
Layer 51;
Rect R0 (-12.57 5.97) (-12.1001 6.73);
Layer 51;
Rect R0 (-12.57 -4.19) (-12.1001 -3.43);
Layer 51;
Rect R0 (-12.57 -5.46) (-12.1001 -4.7);
Layer 51;
Rect R0 (5.97 -12.57) (6.73 -12.1001);
Layer 51;
Rect R0 (12.1001 -5.46) (12.57 -4.7);
Layer 51;
Rect R0 (12.1001 -4.19) (12.57 -3.43);
Layer 51;
Rect R0 (12.1001 4.7) (12.57 5.46);
Layer 51;
Rect R0 (12.1001 5.97) (12.57 6.73);
Layer 51;
Rect R0 (5.97 12.1001) (6.73 12.57);
Layer 51;
Rect R0 (-6.73 12.1001) (-5.97 12.57);
Layer 51;
Rect R0 (-6.73 -12.57) (-5.97 -12.1001);
Layer 51;
Rect R0 (12.1001 -6.73) (12.57 -5.97);
Layer 51;
Rect R0 (12.1001 -8) (12.57 -7.24);
Layer 51;
Rect R0 (12.1001 -9.27) (12.57 -8.51);
Layer 51;
Rect R0 (7.24 -12.57) (8 -12.1001);
Layer 51;
Rect R0 (8.51 -12.57) (9.27 -12.1001);
Layer 51;
Rect R0 (9.78 -12.57) (10.54 -12.1001);
Layer 51;
Rect R0 (-8 -12.57) (-7.24 -12.1001);
Layer 51;
Rect R0 (-9.27 -12.57) (-8.51 -12.1001);
Layer 51;
Rect R0 (-10.54 -12.57) (-9.78 -12.1001);
Layer 51;
Rect R0 (-12.57 -6.73) (-12.1001 -5.97);
Layer 51;
Rect R0 (-12.57 -8) (-12.1001 -7.24);
Layer 51;
Rect R0 (-12.57 -9.27) (-12.1001 -8.51);
Layer 51;
Rect R0 (-8 12.1001) (-7.24 12.57);
Layer 51;
Rect R0 (-9.27 12.1001) (-8.51 12.57);
Layer 51;
Rect R0 (-10.54 12.1001) (-9.78 12.57);
Layer 51;
Rect R0 (-12.57 7.24) (-12.1001 8);
Layer 51;
Rect R0 (-12.57 8.51) (-12.1001 9.27);
Layer 51;
Rect R0 (-12.57 9.78) (-12.1001 10.54);
Layer 51;
Rect R0 (7.24 12.1001) (8 12.57);
Layer 51;
Rect R0 (8.51 12.1001) (9.27 12.57);
Layer 51;
Rect R0 (9.78 12.1001) (10.54 12.57);
Layer 51;
Rect R0 (12.1001 7.24) (12.57 8);
Layer 51;
Rect R0 (12.1001 8.51) (12.57 9.27);
Layer 51;
Rect R0 (12.1001 9.78) (12.57 10.54);

Edit 'DIL64.pac';
Description '\
<B>Dual In Line</B><p>\n\
package type P';
Layer 21;
Wire  0.1524 (-28.956 -1.397) (-28.956 -8.382);
Wire  0.1524 (-28.956 1.143) -180 (-28.956 -1.397);
Wire  0.1524 (28.956 -8.382) (28.956 8.382);
Wire  0.1524 (-28.956 8.382) (-28.956 1.143);
Wire  0.1524 (-28.956 8.382) (28.956 8.382);
Wire  0.1524 (-28.956 -8.382) (28.956 -8.382);
Change Drill 0.7112;Pad '4' long 0 R90 (-22.225 -9.525);
Change Drill 0.7112;Pad '5' long 0 R90 (-20.447 -9.525);
Change Drill 0.7112;Pad '6' long 0 R90 (-18.669 -9.525);
Change Drill 0.7112;Pad '7' long 0 R90 (-16.891 -9.525);
Change Drill 0.7112;Pad '8' long 0 R90 (-15.113 -9.525);
Change Drill 0.7112;Pad '9' long 0 R90 (-13.335 -9.525);
Change Drill 0.7112;Pad '10' long 0 R90 (-11.557 -9.525);
Change Drill 0.7112;Pad '11' long 0 R90 (-9.779 -9.525);
Change Drill 0.7112;Pad '12' long 0 R90 (-8.001 -9.525);
Change Drill 0.7112;Pad '13' long 0 R90 (-6.223 -9.525);
Change Drill 0.7112;Pad '14' long 0 R90 (-4.445 -9.525);
Change Drill 0.7112;Pad '15' long 0 R90 (-2.667 -9.525);
Change Drill 0.7112;Pad '16' long 0 R90 (-0.889 -9.525);
Change Drill 0.7112;Pad '17' long 0 R90 (0.889 -9.525);
Change Drill 0.7112;Pad '18' long 0 R90 (2.667 -9.525);
Change Drill 0.7112;Pad '19' long 0 R90 (4.445 -9.525);
Change Drill 0.7112;Pad '20' long 0 R90 (6.223 -9.525);
Change Drill 0.7112;Pad '21' long 0 R90 (8.001 -9.525);
Change Drill 0.7112;Pad '22' long 0 R90 (9.779 -9.525);
Change Drill 0.7112;Pad '23' long 0 R90 (11.557 -9.525);
Change Drill 0.7112;Pad '24' long 0 R90 (13.335 -9.525);
Change Drill 0.7112;Pad '25' long 0 R90 (15.113 -9.525);
Change Drill 0.7112;Pad '26' long 0 R90 (16.891 -9.525);
Change Drill 0.7112;Pad '27' long 0 R90 (18.669 -9.525);
Change Drill 0.7112;Pad '28' long 0 R90 (20.447 -9.525);
Change Drill 0.7112;Pad '29' long 0 R90 (22.225 -9.525);
Change Drill 0.7112;Pad '30' long 0 R90 (24.003 -9.525);
Change Drill 0.7112;Pad '1' long 0 R90 (-27.559 -9.525);
Change Drill 0.7112;Pad '2' long 0 R90 (-25.781 -9.525);
Change Drill 0.7112;Pad '3' long 0 R90 (-24.003 -9.525);
Change Drill 0.7112;Pad '31' long 0 R90 (25.781 -9.525);
Change Drill 0.7112;Pad '32' long 0 R90 (27.559 -9.525);
Change Drill 0.7112;Pad '33' long 0 R90 (27.559 9.525);
Change Drill 0.7112;Pad '34' long 0 R90 (25.781 9.525);
Change Drill 0.7112;Pad '35' long 0 R90 (24.003 9.525);
Change Drill 0.7112;Pad '36' long 0 R90 (22.225 9.525);
Change Drill 0.7112;Pad '37' long 0 R90 (20.447 9.525);
Change Drill 0.7112;Pad '38' long 0 R90 (18.669 9.525);
Change Drill 0.7112;Pad '39' long 0 R90 (16.891 9.525);
Change Drill 0.7112;Pad '40' long 0 R90 (15.113 9.525);
Change Drill 0.7112;Pad '41' long 0 R90 (13.335 9.525);
Change Drill 0.7112;Pad '42' long 0 R90 (11.557 9.525);
Change Drill 0.7112;Pad '43' long 0 R90 (9.779 9.525);
Change Drill 0.7112;Pad '44' long 0 R90 (8.001 9.525);
Change Drill 0.7112;Pad '45' long 0 R90 (6.223 9.525);
Change Drill 0.7112;Pad '46' long 0 R90 (4.445 9.525);
Change Drill 0.7112;Pad '47' long 0 R90 (2.667 9.525);
Change Drill 0.7112;Pad '48' long 0 R90 (0.889 9.525);
Change Drill 0.7112;Pad '49' long 0 R90 (-0.889 9.525);
Change Drill 0.7112;Pad '50' long 0 R90 (-2.667 9.525);
Change Drill 0.7112;Pad '51' long 0 R90 (-4.445 9.525);
Change Drill 0.7112;Pad '52' long 0 R90 (-6.223 9.525);
Change Drill 0.7112;Pad '53' long 0 R90 (-8.001 9.525);
Change Drill 0.7112;Pad '54' long 0 R90 (-9.779 9.525);
Change Drill 0.7112;Pad '55' long 0 R90 (-11.557 9.525);
Change Drill 0.7112;Pad '56' long 0 R90 (-13.335 9.525);
Change Drill 0.7112;Pad '57' long 0 R90 (-15.113 9.525);
Change Drill 0.7112;Pad '58' long 0 R90 (-16.891 9.525);
Change Drill 0.7112;Pad '59' long 0 R90 (-18.669 9.525);
Change Drill 0.7112;Pad '60' long 0 R90 (-20.447 9.525);
Change Drill 0.7112;Pad '61' long 0 R90 (-22.225 9.525);
Change Drill 0.7112;Pad '62' long 0 R90 (-24.003 9.525);
Change Drill 0.7112;Pad '63' long 0 R90 (-25.781 9.525);
Change Drill 0.7112;Pad '64' long 0 R90 (-27.559 9.525);
Layer 25;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R90 (-29.464 -8.128);
Layer 27;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-21.59 -2.3622);

Edit 'SO-08.pac';
Description '\
<B>Small Outline Narrow Plastic Gull Wing</B><p>\n\
150-mil body, package type SN';
Layer 39;
Wire  0.1998 (-2.9 3.9) (2.9 3.9) (2.9 -3.9) (-2.9 -3.9) \
      (-2.9 3.9);
Layer 51;
Wire  0.2032 (2.4 1.9) (2.4 -1.4) (2.4 -1.9) (-2.4 -1.9) \
      (-2.4 -1.4) (-2.4 1.9) (2.4 1.9);
Wire  0.2032 (2.4 -1.4) (-2.4 -1.4);
Layer 1;
Smd '2' 0.6 2.2 -0 R0 (-0.635 -2.6);
Layer 1;
Smd '7' 0.6 2.2 -0 R0 (-0.635 2.6);
Layer 1;
Smd '1' 0.6 2.2 -0 R0 (-1.905 -2.6);
Layer 1;
Smd '3' 0.6 2.2 -0 R0 (0.635 -2.6);
Layer 1;
Smd '4' 0.6 2.2 -0 R0 (1.905 -2.6);
Layer 1;
Smd '8' 0.6 2.2 -0 R0 (-1.905 2.6);
Layer 1;
Smd '6' 0.6 2.2 -0 R0 (0.635 2.6);
Layer 1;
Smd '5' 0.6 2.2 -0 R0 (1.905 2.6);
Layer 25;
Change Size 1.27;
Change Ratio 8;
Change Align bottom left;
Text '>NAME' R90 (-2.667 -1.905);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R90 (3.937 -1.905);
Layer 48;
Change Size 0.4064;
Change Align bottom left;
Text 'IPC SO8' R0 (-1.905 -0.635);
Layer 48;
Change Size 0.3048;
Change Align bottom left;
Text 'JEDEC MS-012 AA' R0 (-1.905 0.365);
Layer 51;
Rect R0 (-2.1501 -3.1001) (-1.6599 -2);
Layer 51;
Rect R0 (-0.8801 -3.1001) (-0.3899 -2);
Layer 51;
Rect R0 (0.3899 -3.1001) (0.8801 -2);
Layer 51;
Rect R0 (1.6599 -3.1001) (2.1501 -2);
Layer 51;
Rect R0 (1.6599 2) (2.1501 3.1001);
Layer 51;
Rect R0 (0.3899 2) (0.8801 3.1001);
Layer 51;
Rect R0 (-0.8801 2) (-0.3899 3.1001);
Layer 51;
Rect R0 (-2.1501 2) (-1.6599 3.1001);
Layer 35;
Rect R0 (-1 -1) (1 1);

Edit 'SO-08W.pac';
Description '\
<B>Small Outline Wide Plastic Gull Wing</B><p>\n\
300-mil body, package type SO';
Layer 39;
Wire  0.1998 (-2.9 5.9) (2.9 5.9) (2.9 -5.9) (-2.9 -5.9) \
      (-2.9 5.9);
Layer 51;
Wire  0.2032 (2.4 3.7) (2.4 -3.2);
Layer 21;
Wire  0.2032 (2.4 -3.2) (2.4 -3.7) (-2.4 -3.7) (-2.4 -3.2);
Layer 51;
Wire  0.2032 (-2.4 -3.2) (-2.4 3.7) (2.4 3.7);
Wire  0.2032 (2.4 -3.2) (-2.4 -3.2);
Layer 1;
Smd '2' 0.6 2.2 -0 R0 (-0.635 -4.6);
Layer 1;
Smd '7' 0.6 2.2 -0 R0 (-0.635 4.6);
Layer 1;
Smd '1' 0.6 2.2 -0 R0 (-1.905 -4.6);
Layer 1;
Smd '3' 0.6 2.2 -0 R0 (0.635 -4.6);
Layer 1;
Smd '4' 0.6 2.2 -0 R0 (1.905 -4.6);
Layer 1;
Smd '8' 0.6 2.2 -0 R0 (-1.905 4.6);
Layer 1;
Smd '6' 0.6 2.2 -0 R0 (0.635 4.6);
Layer 1;
Smd '5' 0.6 2.2 -0 R0 (1.905 4.6);
Layer 25;
Change Size 1.27;
Change Align bottom left;
Text '>NAME' R90 (-2.667 -3.556);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R90 (3.937 -3.556);
Layer 48;
Change Size 0.4064;
Change Align bottom left;
Text 'IPC SO8W' R90 (0 -2.54);
Layer 21;
Rect R0 (-2.1501 -5.32) (-1.6599 -3.8001);
Layer 21;
Rect R0 (-0.8801 -5.32) (-0.3899 -3.8001);
Layer 21;
Rect R0 (0.3899 -5.32) (0.8801 -3.8001);
Layer 21;
Rect R0 (1.6599 -5.32) (2.1501 -3.8001);
Layer 21;
Rect R0 (1.6599 3.8001) (2.1501 5.32);
Layer 21;
Rect R0 (0.3899 3.8001) (0.8801 5.32);
Layer 21;
Rect R0 (-0.8801 3.8001) (-0.3899 5.32);
Layer 21;
Rect R0 (-2.1501 3.8001) (-1.6599 5.32);
Layer 35;
Rect R0 (-1 -1) (1 1);

Edit 'SO-14.pac';
Description '\
<B>Small Outline Narrow Plastic Gull Wing</B><p>\n\
150-mil body, package type SL';
Layer 39;
Wire  0.1998 (-4.895 3.9) (4.895 3.9);
Wire  0.1998 (4.895 -3.9) (-4.895 -3.9) (-4.895 3.9);
Layer 51;
Wire  0.2032 (4.305 -1.9) (-4.305 -1.9) (-4.305 -1.4) (-4.305 1.9);
Wire  0.2032 (4.305 -1.4) (-4.305 -1.4);
Wire  0.2032 (4.305 1.9) (4.305 -1.4) (4.305 -1.9);
Layer 39;
Wire  0.1998 (4.895 3.9) (4.895 -3.9);
Layer 51;
Wire  0.2032 (-4.305 1.9) (4.305 1.9);
Layer 1;
Smd '2' 0.6 2.2 -0 R0 (-2.54 -2.6);
Layer 1;
Smd '13' 0.6 2.2 -0 R0 (-2.54 2.6);
Layer 1;
Smd '1' 0.6 2.2 -0 R0 (-3.81 -2.6);
Layer 1;
Smd '3' 0.6 2.2 -0 R0 (-1.27 -2.6);
Layer 1;
Smd '4' 0.6 2.2 -0 R0 (0 -2.6);
Layer 1;
Smd '14' 0.6 2.2 -0 R0 (-3.81 2.6);
Layer 1;
Smd '12' 0.6 2.2 -0 R0 (-1.27 2.6);
Layer 1;
Smd '11' 0.6 2.2 -0 R0 (0 2.6);
Layer 1;
Smd '6' 0.6 2.2 -0 R0 (2.54 -2.6);
Layer 1;
Smd '9' 0.6 2.2 -0 R0 (2.54 2.6);
Layer 1;
Smd '5' 0.6 2.2 -0 R0 (1.27 -2.6);
Layer 1;
Smd '7' 0.6 2.2 -0 R0 (3.81 -2.6);
Layer 1;
Smd '10' 0.6 2.2 -0 R0 (1.27 2.6);
Layer 1;
Smd '8' 0.6 2.2 -0 R0 (3.81 2.6);
Layer 25;
Change Size 1.27;
Change Align bottom left;
Text '>NAME' R90 (-4.572 -1.905);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R90 (5.842 -1.905);
Layer 48;
Change Size 0.3048;
Change Align bottom left;
Text 'JEDEC MS-012 AB' R0 (-3.81 0.365);
Layer 48;
Change Size 0.4064;
Change Align bottom left;
Text 'IPC SO14' R0 (-3.81 -0.635);
Layer 51;
Rect R0 (-4.0551 -3.1001) (-3.5649 -2);
Layer 51;
Rect R0 (-2.7851 -3.1001) (-2.2949 -2);
Layer 51;
Rect R0 (-1.5151 -3.1001) (-1.0249 -2);
Layer 51;
Rect R0 (-0.2451 -3.1001) (0.2451 -2);
Layer 51;
Rect R0 (-0.2451 2) (0.2451 3.1001);
Layer 51;
Rect R0 (-1.5151 2) (-1.0249 3.1001);
Layer 51;
Rect R0 (-2.7851 2) (-2.2949 3.1001);
Layer 51;
Rect R0 (-4.0551 2) (-3.5649 3.1001);
Layer 51;
Rect R0 (1.0249 -3.1001) (1.5151 -2);
Layer 51;
Rect R0 (2.2949 -3.1001) (2.7851 -2);
Layer 51;
Rect R0 (3.5649 -3.1001) (4.0551 -2);
Layer 51;
Rect R0 (3.5649 2) (4.0551 3.1001);
Layer 51;
Rect R0 (2.2949 2) (2.7851 3.1001);
Layer 51;
Rect R0 (1.0249 2) (1.5151 3.1001);

Edit 'SO-08M.pac';
Description '\
<B>Small Outline Medium Plastic Gull Wing</B><p>\n\
207-mil body, package type SM';
Layer 21;
Wire  0.2032 (2.4 2.43) (2.4 -1.93) (2.4 -2.43);
Layer 51;
Wire  0.2032 (2.4 -2.43) (-2.4 -2.43);
Layer 21;
Wire  0.2032 (-2.4 -2.43) (-2.4 -1.93) (-2.4 2.43);
Layer 51;
Wire  0.2032 (-2.4 2.43) (2.4 2.43);
Layer 21;
Wire  0.2032 (2.4 -1.93) (-2.4 -1.93);
Layer 1;
Smd '2' 0.6 2.2 -0 R0 (-0.635 -3.33);
Layer 1;
Smd '7' 0.6 2.2 -0 R0 (-0.635 3.33);
Layer 1;
Smd '1' 0.6 2.2 -0 R0 (-1.905 -3.33);
Layer 1;
Smd '3' 0.6 2.2 -0 R0 (0.635 -3.33);
Layer 1;
Smd '4' 0.6 2.2 -0 R0 (1.905 -3.33);
Layer 1;
Smd '8' 0.6 2.2 -0 R0 (-1.905 3.33);
Layer 1;
Smd '6' 0.6 2.2 -0 R0 (0.635 3.33);
Layer 1;
Smd '5' 0.6 2.2 -0 R0 (1.905 3.33);
Layer 25;
Change Size 1.27;
Change Align bottom left;
Text '>NAME' R90 (-2.667 -2.54);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R90 (3.937 -2.54);
Layer 48;
Change Size 0.3048;
Change Align bottom left;
Text 'SO8 Medium' R0 (-1.905 -1.27);
Layer 48;
Change Size 0.3048;
Change Align bottom left;
Text 'Microchip' R0 (-1.905 -0.635);
Layer 21;
Rect R0 (-2.1501 -4.05) (-1.6599 -2.5301);
Layer 21;
Rect R0 (-0.8801 -4.05) (-0.3899 -2.5301);
Layer 21;
Rect R0 (0.3899 -4.05) (0.8801 -2.5301);
Layer 21;
Rect R0 (1.6599 -4.05) (2.1501 -2.5301);
Layer 21;
Rect R0 (1.6599 2.5301) (2.1501 4.05);
Layer 21;
Rect R0 (0.3899 2.5301) (0.8801 4.05);
Layer 21;
Rect R0 (-0.8801 2.5301) (-0.3899 4.05);
Layer 21;
Rect R0 (-2.1501 2.5301) (-1.6599 4.05);

Edit 'DIL24-6.pac';
Description '\
<B>Dual In Line</B><p>\n\
package type P';
Layer 21;
Wire  0.1524 (-15.113 -1.27) (-15.113 -6.604);
Wire  0.1524 (-15.113 1.27) -180 (-15.113 -1.27);
Wire  0.1524 (15.113 -6.604) (15.113 6.604);
Wire  0.1524 (-15.113 6.604) (-15.113 1.27);
Wire  0.1524 (-15.113 6.604) (15.113 6.604);
Wire  0.1524 (-15.113 -6.604) (15.113 -6.604);
Change Drill 0.8128;Pad '1' long 0 R90 (-13.97 -7.62);
Change Drill 0.8128;Pad '2' long 0 R90 (-11.43 -7.62);
Change Drill 0.8128;Pad '3' long 0 R90 (-8.89 -7.62);
Change Drill 0.8128;Pad '4' long 0 R90 (-6.35 -7.62);
Change Drill 0.8128;Pad '5' long 0 R90 (-3.81 -7.62);
Change Drill 0.8128;Pad '6' long 0 R90 (-1.27 -7.62);
Change Drill 0.8128;Pad '7' long 0 R90 (1.27 -7.62);
Change Drill 0.8128;Pad '8' long 0 R90 (3.81 -7.62);
Change Drill 0.8128;Pad '9' long 0 R90 (6.35 -7.62);
Change Drill 0.8128;Pad '10' long 0 R90 (8.89 -7.62);
Change Drill 0.8128;Pad '11' long 0 R90 (11.43 -7.62);
Change Drill 0.8128;Pad '12' long 0 R90 (13.97 -7.62);
Change Drill 0.8128;Pad '13' long 0 R90 (13.97 7.62);
Change Drill 0.8128;Pad '14' long 0 R90 (11.43 7.62);
Change Drill 0.8128;Pad '15' long 0 R90 (8.89 7.62);
Change Drill 0.8128;Pad '16' long 0 R90 (6.35 7.62);
Change Drill 0.8128;Pad '17' long 0 R90 (3.81 7.62);
Change Drill 0.8128;Pad '18' long 0 R90 (1.27 7.62);
Change Drill 0.8128;Pad '19' long 0 R90 (-1.27 7.62);
Change Drill 0.8128;Pad '20' long 0 R90 (-3.81 7.62);
Change Drill 0.8128;Pad '21' long 0 R90 (-6.35 7.62);
Change Drill 0.8128;Pad '22' long 0 R90 (-8.89 7.62);
Change Drill 0.8128;Pad '23' long 0 R90 (-11.43 7.62);
Change Drill 0.8128;Pad '24' long 0 R90 (-13.97 7.62);
Layer 25;
Change Size 1.778;
Change Ratio 10;
Change Align bottom left;
Text '>NAME' R90 (-15.367 -6.604);
Layer 27;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-11.43 -2.159);

Edit 'PLCC-32.pac';
Description '\
<b>PLASTIC LEADED CHIP CARRIER</b><p>\n\
rectangle, package type L';
Layer 39;
Wire  0.1998 (-9.903 9.903) (9.903 9.903) (9.903 -9.903) (-9.903 -9.903) \
      (-9.903 9.903);
Layer 51;
Wire  0.2032 (-7.43 5.195) (-7.43 -4.306);
Wire  0.2032 (-5.576 -6.16) (6.465 -6.16);
Wire  0.2032 (7.43 -5.195) (7.43 5.195);
Wire  0.2032 (6.465 6.16) (-6.465 6.16);
Layer 21;
Wire  0.2032 (-7.43 -4.306) (-5.576 -6.16);
Wire  0.2032 (-6.465 6.16) (-7.43 5.195);
Wire  0.2032 (6.465 -6.16) (7.43 -5.195);
Wire  0.2032 (7.43 5.195) (6.465 6.16);
Wire  0.2032 (-5.525 6.084) (-5.525 -6.084);
Layer 51;
Circle 0.6096 (-6.3299 0) (-6.0299 0);
Layer 1;
Smd '1' 2.2 0.6 -0 R0 (-6.83 0);
Layer 1;
Smd '2' 2.2 0.6 -0 R0 (-6.83 -1.27);
Layer 1;
Smd '3' 2.2 0.6 -0 R0 (-6.83 -2.54);
Layer 1;
Smd '4' 2.2 0.6 -0 R0 (-6.83 -3.81);
Layer 1;
Smd '5' 0.6 2.2 -0 R0 (-5.08 -5.56);
Layer 1;
Smd '6' 0.6 2.2 -0 R0 (-3.81 -5.56);
Layer 1;
Smd '7' 0.6 2.2 -0 R0 (-2.54 -5.56);
Layer 1;
Smd '8' 0.6 2.2 -0 R0 (-1.27 -5.56);
Layer 1;
Smd '9' 0.6 2.2 -0 R0 (0 -5.56);
Layer 1;
Smd '10' 0.6 2.2 -0 R0 (1.27 -5.56);
Layer 1;
Smd '11' 0.6 2.2 -0 R0 (2.54 -5.56);
Layer 1;
Smd '12' 0.6 2.2 -0 R0 (3.81 -5.56);
Layer 1;
Smd '13' 0.6 2.2 -0 R0 (5.08 -5.56);
Layer 1;
Smd '14' 2.2 0.6 -0 R0 (6.83 -3.81);
Layer 1;
Smd '15' 2.2 0.6 -0 R0 (6.83 -2.54);
Layer 1;
Smd '16' 2.2 0.6 -0 R0 (6.83 -1.27);
Layer 1;
Smd '17' 2.2 0.6 -0 R0 (6.83 0);
Layer 1;
Smd '18' 2.2 0.6 -0 R0 (6.83 1.27);
Layer 1;
Smd '19' 2.2 0.6 -0 R0 (6.83 2.54);
Layer 1;
Smd '20' 2.2 0.6 -0 R0 (6.83 3.81);
Layer 1;
Smd '21' 0.6 2.2 -0 R0 (5.08 5.56);
Layer 1;
Smd '22' 0.6 2.2 -0 R0 (3.81 5.56);
Layer 1;
Smd '23' 0.6 2.2 -0 R0 (2.54 5.56);
Layer 1;
Smd '24' 0.6 2.2 -0 R0 (1.27 5.56);
Layer 1;
Smd '25' 0.6 2.2 -0 R0 (0 5.56);
Layer 1;
Smd '26' 0.6 2.2 -0 R0 (-1.27 5.56);
Layer 1;
Smd '27' 0.6 2.2 -0 R0 (-2.54 5.56);
Layer 1;
Smd '28' 0.6 2.2 -0 R0 (-3.81 5.56);
Layer 1;
Smd '29' 0.6 2.2 -0 R0 (-5.08 5.56);
Layer 1;
Smd '30' 2.2 0.6 -0 R0 (-6.83 3.81);
Layer 1;
Smd '31' 2.2 0.6 -0 R0 (-6.83 2.54);
Layer 1;
Smd '32' 2.2 0.6 -0 R0 (-6.83 1.27);
Layer 25;
Change Size 1.778;
Change Ratio 8;
Change Align bottom left;
Text '>NAME' R0 (-5.491 6.985);
Layer 27;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.461 -8.7551);
Layer 51;
Rect R0 (-7.9299 -0.2601) (-7.48 0.2601);
Layer 51;
Rect R0 (-7.9299 -1.5301) (-7.48 -1.0099);
Layer 51;
Rect R0 (-7.9299 -2.8001) (-7.48 -2.2799);
Layer 51;
Rect R0 (-7.9299 -4.0701) (-7.48 -3.5499);
Layer 51;
Rect R0 (-5.3401 -6.6599) (-4.8199 -6.21);
Layer 51;
Rect R0 (-4.0701 -6.6599) (-3.5499 -6.21);
Layer 51;
Rect R0 (-2.8001 -6.6599) (-2.2799 -6.21);
Layer 51;
Rect R0 (-1.5301 -6.6599) (-1.0099 -6.21);
Layer 51;
Rect R0 (-0.2601 -6.6599) (0.2601 -6.21);
Layer 51;
Rect R0 (1.0099 -6.6599) (1.5301 -6.21);
Layer 51;
Rect R0 (2.2799 -6.6599) (2.8001 -6.21);
Layer 51;
Rect R0 (3.5499 -6.6599) (4.0701 -6.21);
Layer 51;
Rect R0 (4.8199 -6.6599) (5.3401 -6.21);
Layer 51;
Rect R0 (7.48 -4.0701) (7.9299 -3.5499);
Layer 51;
Rect R0 (7.48 -2.8001) (7.9299 -2.2799);
Layer 51;
Rect R0 (7.48 -1.5301) (7.9299 -1.0099);
Layer 51;
Rect R0 (7.48 -0.2601) (7.9299 0.2601);
Layer 51;
Rect R0 (7.48 1.0099) (7.9299 1.5301);
Layer 51;
Rect R0 (7.48 2.2799) (7.9299 2.8001);
Layer 51;
Rect R0 (7.48 3.5499) (7.9299 4.0701);
Layer 51;
Rect R0 (4.8199 6.21) (5.3401 6.6599);
Layer 51;
Rect R0 (3.5499 6.21) (4.0701 6.6599);
Layer 51;
Rect R0 (2.2799 6.21) (2.8001 6.6599);
Layer 51;
Rect R0 (1.0099 6.21) (1.5301 6.6599);
Layer 51;
Rect R0 (-0.2601 6.21) (0.2601 6.6599);
Layer 51;
Rect R0 (-1.5301 6.21) (-1.0099 6.6599);
Layer 51;
Rect R0 (-2.8001 6.21) (-2.2799 6.6599);
Layer 51;
Rect R0 (-4.0701 6.21) (-3.5499 6.6599);
Layer 51;
Rect R0 (-5.3401 6.21) (-4.8199 6.6599);
Layer 51;
Rect R0 (-7.9299 3.5499) (-7.48 4.0701);
Layer 51;
Rect R0 (-7.9299 2.2799) (-7.48 2.8001);
Layer 51;
Rect R0 (-7.9299 1.0099) (-7.48 1.5301);
Layer 35;
Rect R0 (-1 -1) (1 1);

Edit 'TSOP28.pac';
Description '\
<b>Thin Small Outline Package Gull Wing</b><p>\n\
type I, package type TS';
Layer 21;
Wire  0.254 (-4 -8.8) (-4 8.8) (4 8.8) (4 -8.8) \
      (-4 -8.8);
Layer 1;
Smd '1' 0.3 1 -0 R0 (-3.75 -9.7);
Layer 1;
Smd '2' 0.3 1 -0 R0 (-3.25 -9.7);
Layer 1;
Smd '3' 0.3 1 -0 R0 (-2.75 -9.7);
Layer 1;
Smd '4' 0.3 1 -0 R0 (-2.25 -9.7);
Layer 1;
Smd '5' 0.3 1 -0 R0 (-1.75 -9.7);
Layer 1;
Smd '6' 0.3 1 -0 R0 (-1.25 -9.7);
Layer 1;
Smd '7' 0.3 1 -0 R0 (-0.75 -9.7);
Layer 1;
Smd '8' 0.3 1 -0 R0 (0.75 -9.7);
Layer 1;
Smd '9' 0.3 1 -0 R0 (1.25 -9.7);
Layer 1;
Smd '10' 0.3 1 -0 R0 (1.75 -9.7);
Layer 1;
Smd '11' 0.3 1 -0 R0 (2.25 -9.7);
Layer 1;
Smd '12' 0.3 1 -0 R0 (2.75 -9.7);
Layer 1;
Smd '13' 0.3 1 -0 R0 (3.25 -9.7);
Layer 1;
Smd '14' 0.3 1 -0 R0 (3.75 -9.7);
Layer 1;
Smd '15' 0.3 1 -0 R0 (3.75 9.7);
Layer 1;
Smd '16' 0.3 1 -0 R0 (3.25 9.7);
Layer 1;
Smd '17' 0.3 1 -0 R0 (2.75 9.7);
Layer 1;
Smd '18' 0.3 1 -0 R0 (2.25 9.7);
Layer 1;
Smd '19' 0.3 1 -0 R0 (1.75 9.7);
Layer 1;
Smd '20' 0.3 1 -0 R0 (1.25 9.7);
Layer 1;
Smd '21' 0.3 1 -0 R0 (0.75 9.7);
Layer 1;
Smd '22' 0.3 1 -0 R0 (-0.75 9.7);
Layer 1;
Smd '23' 0.3 1 -0 R0 (-1.25 9.7);
Layer 1;
Smd '24' 0.3 1 -0 R0 (-1.75 9.7);
Layer 1;
Smd '25' 0.3 1 -0 R0 (-2.25 9.7);
Layer 1;
Smd '26' 0.3 1 -0 R0 (-2.75 9.7);
Layer 1;
Smd '27' 0.3 1 -0 R0 (-3.25 9.7);
Layer 1;
Smd '28' 0.3 1 -0 R0 (-3.75 9.7);
Layer 21;
Change Size 1.016;
Change Align bottom left;
Text '1' R180 (-2.75 -7.4);
Layer 25;
Change Size 1.27;
Change Align bottom left;
Text '>NAME' R90 (-4.286 -8.8021);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R90 (1.476 -7.2781);
Layer 51;
Rect R0 (-3.89 -10) (-3.61 -8.88);
Layer 51;
Rect R0 (-3.39 -10) (-3.11 -8.88);
Layer 51;
Rect R0 (-2.89 -10) (-2.61 -8.88);
Layer 51;
Rect R0 (-2.39 -10) (-2.11 -8.88);
Layer 51;
Rect R0 (-1.89 -10) (-1.61 -8.88);
Layer 51;
Rect R0 (-1.39 -10) (-1.11 -8.88);
Layer 51;
Rect R0 (-0.89 -10) (-0.61 -8.88);
Layer 51;
Rect R0 (0.61 -10) (0.89 -8.88);
Layer 51;
Rect R0 (1.11 -10) (1.39 -8.88);
Layer 51;
Rect R0 (1.61 -10) (1.89 -8.88);
Layer 51;
Rect R0 (2.11 -10) (2.39 -8.88);
Layer 51;
Rect R0 (2.61 -10) (2.89 -8.88);
Layer 51;
Rect R0 (3.11 -10) (3.39 -8.88);
Layer 51;
Rect R0 (3.61 -10) (3.89 -8.88);
Layer 51;
Rect R0 (3.61 8.88) (3.89 10);
Layer 51;
Rect R0 (3.11 8.88) (3.39 10);
Layer 51;
Rect R0 (2.61 8.88) (2.89 10);
Layer 51;
Rect R0 (2.11 8.88) (2.39 10);
Layer 51;
Rect R0 (1.61 8.88) (1.89 10);
Layer 51;
Rect R0 (1.11 8.88) (1.39 10);
Layer 51;
Rect R0 (0.61 8.88) (0.89 10);
Layer 51;
Rect R0 (-0.89 8.88) (-0.61 10);
Layer 51;
Rect R0 (-1.39 8.88) (-1.11 10);
Layer 51;
Rect R0 (-1.89 8.88) (-1.61 10);
Layer 51;
Rect R0 (-2.39 8.88) (-2.11 10);
Layer 51;
Rect R0 (-2.89 8.88) (-2.61 10);
Layer 51;
Rect R0 (-3.39 8.88) (-3.11 10);
Layer 51;
Rect R0 (-3.89 8.88) (-3.61 10);

Edit 'LCC44.pac';
Description '\
<b>CERAMIC LEADED CHIP CARRIER</b><p>\n\
square, package type K';
Layer 39;
Wire  0.1998 (-9.903 9.903) (9.903 9.903) (9.903 -9.903) (-9.903 -9.903) \
      (-9.903 9.903);
Layer 51;
Wire  0.2032 (-4.21 8.03) (-4.68 8.03);
Wire  0.2032 (-7.11 8.03) (-8.03 7.11);
Wire  0.2032 (-4.2101 8.0284) +180 (-3.4099 8.0284);
Wire  0.2032 (-5.4801 8.0284) +180 (-4.6799 8.0284);
Wire  0.2032 (-8.0284 5.95) +180 (-8.0284 6.75);
Wire  0.2032 (-6.75 8.03) (-7.11 8.03);
Wire  0.2032 (-2.94 8.03) (-3.41 8.03);
Wire  0.2032 (-2.9401 8.0284) +180 (-2.1399 8.0284);
Wire  0.2032 (-8.03 7.11) (-8.03 6.75);
Wire  0.2032 (-8.03 5.95) (-8.03 5.48);
Wire  0.2032 (-8.0284 4.68) +180 (-8.0284 5.48);
Wire  0.2032 (-8.0284 3.41) +180 (-8.0284 4.21);
Wire  0.2032 (-8.0284 2.14) +180 (-8.0284 2.94);
Wire  0.2032 (-8.03 4.68) (-8.03 4.21);
Wire  0.2032 (-8.03 3.41) (-8.03 2.94);
Wire  0.2032 (-8.03 -6.75) (-8.03 -8.03);
Wire  0.2032 (-1.6701 8.0284) +180 (-0.8699 8.0284);
Wire  0.2032 (-1.67 8.03) (-2.14 8.03);
Wire  0.2032 (8.03 8.03) (6.75 8.03);
Wire  0.2032 (-0.87 -8.03) (-0.4 -8.03);
Wire  0.2032 (-1.6701 -8.0284) -180 (-0.8699 -8.0284);
Wire  0.2032 (-0.4001 -8.0284) -180 (0.4001 -8.0284);
Wire  0.2032 (6.75 -8.03) (8.03 -8.03);
Wire  0.2032 (-2.14 -8.03) (-1.67 -8.03);
Wire  0.2032 (-2.9401 -8.0284) -180 (-2.1399 -8.0284);
Wire  0.2032 (-4.2101 -8.0284) -180 (-3.4099 -8.0284);
Wire  0.2032 (-3.41 -8.03) (-2.94 -8.03);
Wire  0.2032 (-8.03 -8.03) (-6.75 -8.03);
Wire  0.2032 (8.03 -3.41) (8.03 -2.94);
Wire  0.2032 (8.0284 -3.41) +180 (8.0284 -4.21);
Wire  0.2032 (8.0284 -2.14) +180 (8.0284 -2.94);
Wire  0.2032 (8.03 6.75) (8.03 8.03);
Wire  0.2032 (8.03 -4.68) (8.03 -4.21);
Wire  0.2032 (8.0284 -4.68) +180 (8.0284 -5.48);
Wire  0.2032 (8.0284 -5.95) +180 (8.0284 -6.75);
Wire  0.2032 (8.03 -5.95) (8.03 -5.48);
Wire  0.2032 (8.03 -8.03) (8.03 -6.75);
Wire  0.2032 (-6.7501 8.0284) +180 (-5.9499 8.0284);
Wire  0.2032 (-5.48 8.03) (-5.95 8.03);
Wire  0.2032 (-8.0284 0.87) +180 (-8.0284 1.67);
Wire  0.2032 (-8.03 2.14) (-8.03 1.67);
Wire  0.2032 (0.4 -8.03) (0.87 -8.03);
Wire  0.2032 (0.87 -8.0284) -180 (1.67 -8.0284);
Wire  0.2032 (8.0284 -0.87) +180 (8.0284 -1.67);
Wire  0.2032 (8.03 -2.14) (8.03 -1.67);
Wire  0.2032 (-8.0284 -0.4001) +180 (-8.0284 0.4001);
Wire  0.2032 (-8.03 0.87) (-8.03 0.4);
Wire  0.2032 (-8.0284 -1.6701) +180 (-8.0284 -0.8699);
Wire  0.2032 (-8.03 -0.4) (-8.03 -0.87);
Wire  0.2032 (8.0284 0.4001) +180 (8.0284 -0.4001);
Wire  0.2032 (8.03 -0.87) (8.03 -0.4);
Wire  0.2032 (8.0284 1.6701) +180 (8.0284 0.8699);
Wire  0.2032 (8.03 0.4) (8.03 0.87);
Wire  0.2032 (-4.68 -8.03) (-4.21 -8.03);
Wire  0.2032 (-5.4801 -8.0284) -180 (-4.6799 -8.0284);
Wire  0.2032 (-6.7501 -8.0284) -180 (-5.9499 -8.0284);
Wire  0.2032 (-5.95 -8.03) (-5.48 -8.03);
Wire  0.2032 (-0.4 8.03) (-0.87 8.03);
Wire  0.2032 (-0.4001 8.0284) +180 (0.4001 8.0284);
Wire  0.2032 (0.87 8.0284) +180 (1.67 8.0284);
Wire  0.2032 (0.87 8.03) (0.4 8.03);
Wire  0.2032 (-8.0284 -2.9401) +180 (-8.0284 -2.1399);
Wire  0.2032 (-8.0284 -4.2101) +180 (-8.0284 -3.4099);
Wire  0.2032 (-8.03 -2.94) (-8.03 -3.41);
Wire  0.2032 (-8.0284 -5.4801) +180 (-8.0284 -4.6799);
Wire  0.2032 (-8.03 -4.21) (-8.03 -4.68);
Wire  0.2032 (-8.0284 -6.7501) +180 (-8.0284 -5.9499);
Wire  0.2032 (-8.03 -5.48) (-8.03 -5.95);
Wire  0.2032 (-8.03 -1.67) (-8.03 -2.14);
Wire  0.2032 (4.21 -8.03) (4.68 -8.03);
Wire  0.2032 (3.41 -8.0284) -180 (4.21 -8.0284);
Wire  0.2032 (4.68 -8.0284) -180 (5.48 -8.0284);
Wire  0.2032 (2.94 -8.03) (3.41 -8.03);
Wire  0.2032 (2.14 -8.0284) -180 (2.94 -8.0284);
Wire  0.2032 (1.67 -8.03) (2.14 -8.03);
Wire  0.2032 (5.48 -8.03) (5.95 -8.03);
Wire  0.2032 (5.95 -8.0284) -180 (6.75 -8.0284);
Wire  0.2032 (8.03 4.21) (8.03 4.68);
Wire  0.2032 (8.0284 3.41) -180 (8.0284 4.21);
Wire  0.2032 (8.0284 4.68) -180 (8.0284 5.48);
Wire  0.2032 (8.03 2.94) (8.03 3.41);
Wire  0.2032 (8.0284 2.14) -180 (8.0284 2.94);
Wire  0.2032 (8.03 1.67) (8.03 2.14);
Wire  0.2032 (8.03 5.48) (8.03 5.95);
Wire  0.2032 (8.0284 5.95) -180 (8.0284 6.75);
Wire  0.2032 (2.14 8.03) (1.67 8.03);
Wire  0.2032 (2.14 8.0284) +180 (2.94 8.0284);
Wire  0.2032 (3.41 8.0284) +180 (4.21 8.0284);
Wire  0.2032 (3.41 8.03) (2.94 8.03);
Wire  0.2032 (4.68 8.03) (4.21 8.03);
Wire  0.2032 (4.68 8.0284) +180 (5.48 8.0284);
Wire  0.2032 (5.95 8.0284) +180 (6.75 8.0284);
Wire  0.2032 (5.95 8.03) (5.48 8.03);
Layer 1;
Smd '2' 0.8 2.2 -0 R0 (-1.27 8.3);
Layer 1;
Smd '1' 0.8 3.4 -0 R0 (0 7.7);
Layer 1;
Smd '3' 0.8 2.2 -0 R0 (-2.54 8.3);
Layer 1;
Smd '4' 0.8 2.2 -0 R0 (-3.81 8.3);
Layer 1;
Smd '5' 0.8 2.2 -0 R0 (-5.08 8.3);
Layer 1;
Smd '6' 0.8 2.2 -0 R0 (-6.35 8.3);
Layer 1;
Smd '7' 2.2 0.8 -0 R0 (-8.3 6.35);
Layer 1;
Smd '8' 2.2 0.8 -0 R0 (-8.3 5.08);
Layer 1;
Smd '9' 2.2 0.8 -0 R0 (-8.3 3.81);
Layer 1;
Smd '10' 2.2 0.8 -0 R0 (-8.3 2.54);
Layer 1;
Smd '11' 2.2 0.8 -0 R0 (-8.3 1.27);
Layer 1;
Smd '12' 2.2 0.8 -0 R0 (-8.3 0);
Layer 1;
Smd '13' 2.2 0.8 -0 R0 (-8.3 -1.27);
Layer 1;
Smd '14' 2.2 0.8 -0 R0 (-8.3 -2.54);
Layer 1;
Smd '15' 2.2 0.8 -0 R0 (-8.3 -3.81);
Layer 1;
Smd '16' 2.2 0.8 -0 R0 (-8.3 -5.08);
Layer 1;
Smd '17' 2.2 0.8 -0 R0 (-8.3 -6.35);
Layer 1;
Smd '18' 0.8 2.2 -0 R0 (-6.35 -8.3);
Layer 1;
Smd '19' 0.8 2.2 -0 R0 (-5.08 -8.3);
Layer 1;
Smd '20' 0.8 2.2 -0 R0 (-3.81 -8.3);
Layer 1;
Smd '21' 0.8 2.2 -0 R0 (-2.54 -8.3);
Layer 1;
Smd '22' 0.8 2.2 -0 R0 (-1.27 -8.3);
Layer 1;
Smd '23' 0.8 2.2 -0 R0 (0 -8.3);
Layer 1;
Smd '24' 0.8 2.2 -0 R0 (1.27 -8.3);
Layer 1;
Smd '25' 0.8 2.2 -0 R0 (2.54 -8.3);
Layer 1;
Smd '26' 0.8 2.2 -0 R0 (3.81 -8.3);
Layer 1;
Smd '27' 0.8 2.2 -0 R0 (5.08 -8.3);
Layer 1;
Smd '28' 0.8 2.2 -0 R0 (6.35 -8.3);
Layer 1;
Smd '29' 2.2 0.8 -0 R0 (8.3 -6.35);
Layer 1;
Smd '30' 2.2 0.8 -0 R0 (8.3 -5.08);
Layer 1;
Smd '31' 2.2 0.8 -0 R0 (8.3 -3.81);
Layer 1;
Smd '32' 2.2 0.8 -0 R0 (8.3 -2.54);
Layer 1;
Smd '33' 2.2 0.8 -0 R0 (8.3 -1.27);
Layer 1;
Smd '34' 2.2 0.8 -0 R0 (8.3 0);
Layer 1;
Smd '35' 2.2 0.8 -0 R0 (8.3 1.27);
Layer 1;
Smd '36' 2.2 0.8 -0 R0 (8.3 2.54);
Layer 1;
Smd '37' 2.2 0.8 -0 R0 (8.3 3.81);
Layer 1;
Smd '38' 2.2 0.8 -0 R0 (8.3 5.08);
Layer 1;
Smd '39' 2.2 0.8 -0 R0 (8.3 6.35);
Layer 1;
Smd '40' 0.8 2.2 -0 R0 (6.35 8.3);
Layer 1;
Smd '41' 0.8 2.2 -0 R0 (5.08 8.3);
Layer 1;
Smd '42' 0.8 2.2 -0 R0 (3.81 8.3);
Layer 1;
Smd '43' 0.8 2.2 -0 R0 (2.54 8.3);
Layer 1;
Smd '44' 0.8 2.2 -0 R0 (1.27 8.3);
Layer 25;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-6.6721 9.621);
Layer 27;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-6.3881 -2.2261);
Layer 21;
Change Size 1.27;
Change Align bottom left;
Text '1' R0 (-0.635 4.445);
Layer 48;
Change Size 0.8128;
Change Align bottom left;
Text 'IPC LCC-44' R0 (-3.255 0.095);
Layer 35;
Rect R0 (-1 -1) (1 1);

Edit 'SSOP28.pac';
Description '\
<b>Shrink Small Outline Package</b><p>\n\
package type SS';
Layer 21;
Wire  0.2032 (-5.1 -2.6) (5.1 -2.6) (5.1 2.6) (-5.1 2.6);
Layer 1;
Smd '1' 0.4 1.5 -0 R0 (-4.225 -3.625);
Layer 1;
Smd '2' 0.4 1.5 -0 R0 (-3.575 -3.625);
Layer 1;
Smd '3' 0.4 1.5 -0 R0 (-2.925 -3.625);
Layer 1;
Smd '4' 0.4 1.5 -0 R0 (-2.275 -3.625);
Layer 1;
Smd '5' 0.4 1.5 -0 R0 (-1.625 -3.625);
Layer 1;
Smd '6' 0.4 1.5 -0 R0 (-0.975 -3.625);
Layer 1;
Smd '7' 0.4 1.5 -0 R0 (-0.325 -3.625);
Layer 1;
Smd '8' 0.4 1.5 -0 R0 (0.325 -3.625);
Layer 1;
Smd '9' 0.4 1.5 -0 R0 (0.975 -3.625);
Layer 1;
Smd '10' 0.4 1.5 -0 R0 (1.625 -3.625);
Layer 1;
Smd '11' 0.4 1.5 -0 R0 (2.275 -3.625);
Layer 1;
Smd '12' 0.4 1.5 -0 R0 (2.925 -3.625);
Layer 1;
Smd '13' 0.4 1.5 -0 R0 (3.575 -3.625);
Layer 1;
Smd '14' 0.4 1.5 -0 R0 (4.225 -3.625);
Layer 1;
Smd '15' 0.4 1.5 -0 R0 (4.225 3.625);
Layer 1;
Smd '16' 0.4 1.5 -0 R0 (3.575 3.625);
Layer 1;
Smd '17' 0.4 1.5 -0 R0 (2.925 3.625);
Layer 1;
Smd '18' 0.4 1.5 -0 R0 (2.275 3.625);
Layer 1;
Smd '19' 0.4 1.5 -0 R0 (1.625 3.625);
Layer 1;
Smd '20' 0.4 1.5 -0 R0 (0.975 3.625);
Layer 1;
Smd '21' 0.4 1.5 -0 R0 (0.325 3.625);
Layer 1;
Smd '22' 0.4 1.5 -0 R0 (-0.325 3.625);
Layer 1;
Smd '23' 0.4 1.5 -0 R0 (-0.975 3.625);
Layer 1;
Smd '24' 0.4 1.5 -0 R0 (-1.625 3.625);
Layer 1;
Smd '25' 0.4 1.5 -0 R0 (-2.275 3.625);
Layer 1;
Smd '26' 0.4 1.5 -0 R0 (-2.925 3.625);
Layer 1;
Smd '27' 0.4 1.5 -0 R0 (-3.575 3.625);
Layer 1;
Smd '28' 0.4 1.5 -0 R0 (-4.225 3.625);
Layer 25;
Change Size 1.27;
Change Align bottom left;
Text '>NAME' R90 (-5.476 -2.6299);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R0 (-3.8999 -0.68);
Layer 51;
Rect R0 (-4.4028 -3.937) (-4.0472 -2.6416);
Layer 51;
Rect R0 (-3.7529 -3.937) (-3.3973 -2.6416);
Layer 51;
Rect R0 (-3.1029 -3.937) (-2.7473 -2.6416);
Layer 51;
Rect R0 (-2.4529 -3.937) (-2.0973 -2.6416);
Layer 51;
Rect R0 (-1.8029 -3.937) (-1.4473 -2.6416);
Layer 51;
Rect R0 (-1.1529 -3.937) (-0.7973 -2.6416);
Layer 51;
Rect R0 (-0.5029 -3.937) (-0.1473 -2.6416);
Layer 51;
Rect R0 (0.1473 -3.937) (0.5029 -2.6416);
Layer 51;
Rect R0 (0.7973 -3.937) (1.1529 -2.6416);
Layer 51;
Rect R0 (1.4473 -3.937) (1.8029 -2.6416);
Layer 51;
Rect R0 (2.0973 -3.937) (2.4529 -2.6416);
Layer 51;
Rect R0 (2.7473 -3.937) (3.1029 -2.6416);
Layer 51;
Rect R0 (3.3973 -3.937) (3.7529 -2.6416);
Layer 51;
Rect R0 (4.0472 -3.937) (4.4028 -2.6416);
Layer 51;
Rect R0 (4.0472 2.6416) (4.4028 3.937);
Layer 51;
Rect R0 (3.3973 2.6416) (3.7529 3.937);
Layer 51;
Rect R0 (2.7473 2.6416) (3.1029 3.937);
Layer 51;
Rect R0 (2.0973 2.6416) (2.4529 3.937);
Layer 51;
Rect R0 (1.4473 2.6416) (1.8029 3.937);
Layer 51;
Rect R0 (0.7973 2.6416) (1.1529 3.937);
Layer 51;
Rect R0 (0.1473 2.6416) (0.5029 3.937);
Layer 51;
Rect R0 (-0.5029 2.6416) (-0.1473 3.937);
Layer 51;
Rect R0 (-1.1529 2.6416) (-0.7973 3.937);
Layer 51;
Rect R0 (-1.8029 2.6416) (-1.4473 3.937);
Layer 51;
Rect R0 (-2.4529 2.6416) (-2.0973 3.937);
Layer 51;
Rect R0 (-3.1029 2.6416) (-2.7473 3.937);
Layer 51;
Rect R0 (-3.7529 2.6416) (-3.3973 3.937);
Layer 51;
Rect R0 (-4.4028 2.6416) (-4.0472 3.937);
Layer 27;
Rect R0 (-5.1999 -2.5999) (-4.225 2.5999);

Edit 'SSOP20.pac';
Description '\
<b>Shrink Small Outline Package</b><p>\n\
package type SS';
Layer 21;
Wire  0.2032 (-3.8 -2.6) (3.8 -2.6) (3.8 2.6) (-3.8 2.6);
Layer 1;
Smd '1' 0.4 1.5 -0 R0 (-2.925 -3.625);
Layer 1;
Smd '2' 0.4 1.5 -0 R0 (-2.275 -3.625);
Layer 1;
Smd '3' 0.4 1.5 -0 R0 (-1.625 -3.625);
Layer 1;
Smd '4' 0.4 1.5 -0 R0 (-0.975 -3.625);
Layer 1;
Smd '5' 0.4 1.5 -0 R0 (-0.325 -3.625);
Layer 1;
Smd '6' 0.4 1.5 -0 R0 (0.325 -3.625);
Layer 1;
Smd '7' 0.4 1.5 -0 R0 (0.975 -3.625);
Layer 1;
Smd '8' 0.4 1.5 -0 R0 (1.625 -3.625);
Layer 1;
Smd '9' 0.4 1.5 -0 R0 (2.275 -3.625);
Layer 1;
Smd '10' 0.4 1.5 -0 R0 (2.925 -3.625);
Layer 1;
Smd '11' 0.4 1.5 -0 R0 (2.925 3.625);
Layer 1;
Smd '12' 0.4 1.5 -0 R0 (2.275 3.625);
Layer 1;
Smd '13' 0.4 1.5 -0 R0 (1.625 3.625);
Layer 1;
Smd '14' 0.4 1.5 -0 R0 (0.975 3.625);
Layer 1;
Smd '15' 0.4 1.5 -0 R0 (0.325 3.625);
Layer 1;
Smd '16' 0.4 1.5 -0 R0 (-0.325 3.625);
Layer 1;
Smd '17' 0.4 1.5 -0 R0 (-0.975 3.625);
Layer 1;
Smd '18' 0.4 1.5 -0 R0 (-1.625 3.625);
Layer 1;
Smd '19' 0.4 1.5 -0 R0 (-2.275 3.625);
Layer 1;
Smd '20' 0.4 1.5 -0 R0 (-2.925 3.625);
Layer 25;
Change Size 1.27;
Change Align bottom left;
Text '>NAME' R90 (-4.206 -2.5999);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R90 (5.506 -2.5999);
Layer 51;
Rect R0 (-3.1028 -3.937) (-2.7472 -2.6416);
Layer 51;
Rect R0 (-2.4529 -3.937) (-2.0973 -2.6416);
Layer 51;
Rect R0 (-1.8029 -3.937) (-1.4473 -2.6416);
Layer 51;
Rect R0 (-1.1529 -3.937) (-0.7973 -2.6416);
Layer 51;
Rect R0 (-0.5029 -3.937) (-0.1473 -2.6416);
Layer 51;
Rect R0 (0.1471 -3.937) (0.5027 -2.6416);
Layer 51;
Rect R0 (0.7971 -3.937) (1.1527 -2.6416);
Layer 51;
Rect R0 (1.4473 -3.937) (1.8029 -2.6416);
Layer 51;
Rect R0 (2.0973 -3.937) (2.4529 -2.6416);
Layer 51;
Rect R0 (2.7473 -3.937) (3.1029 -2.6416);
Layer 51;
Rect R0 (2.7471 2.6416) (3.1027 3.937);
Layer 51;
Rect R0 (2.0971 2.6416) (2.4527 3.937);
Layer 51;
Rect R0 (1.4471 2.6416) (1.8027 3.937);
Layer 51;
Rect R0 (0.7972 2.6416) (1.1528 3.937);
Layer 51;
Rect R0 (0.1472 2.6416) (0.5028 3.937);
Layer 51;
Rect R0 (-0.5027 2.6416) (-0.1471 3.937);
Layer 51;
Rect R0 (-1.1527 2.6416) (-0.7971 3.937);
Layer 51;
Rect R0 (-1.8027 2.6416) (-1.4471 3.937);
Layer 51;
Rect R0 (-2.4527 2.6416) (-2.0971 3.937);
Layer 51;
Rect R0 (-3.1027 2.6416) (-2.7471 3.937);
Layer 27;
Rect R0 (-3.8999 -2.5999) (-2.925 2.5999);

Edit 'TSSOP8.pac';
Description '\
<b>Thin Shrink Small Outline Package</b><p>\n\
package type ST';
Layer 21;
Wire  0.2032 (1.4 -2.15) (1.4 2.15) (-1.4 2.15) (-1.4 -2.15) \
      (1.4 -2.15);
Layer 21;
Circle 0 (-0.65 -1.625) (-0.325 -1.625);
Layer 1;
Smd '1' 0.35 1.2 -0 R0 (-0.975 -2.925);
Layer 1;
Smd '2' 0.35 1.2 -0 R0 (-0.325 -2.925);
Layer 1;
Smd '3' 0.35 1.2 -0 R0 (0.325 -2.925);
Layer 1;
Smd '4' 0.35 1.2 -0 R0 (0.975 -2.925);
Layer 1;
Smd '5' 0.35 1.2 -0 R0 (0.975 2.925);
Layer 1;
Smd '6' 0.35 1.2 -0 R0 (0.325 2.925);
Layer 1;
Smd '7' 0.35 1.2 -0 R0 (-0.325 2.925);
Layer 1;
Smd '8' 0.35 1.2 -0 R0 (-0.975 2.925);
Layer 25;
Change Size 1.27;
Change Align bottom left;
Text '>NAME' R90 (-1.625 -2.925);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R90 (2.925 -3.25);
Layer 51;
Rect R0 (-1.1 -3.2) (-0.85 -2.2);
Layer 51;
Rect R0 (-0.45 -3.2) (-0.2 -2.2);
Layer 51;
Rect R0 (0.2 -3.2) (0.45 -2.2);
Layer 51;
Rect R0 (0.85 -3.2) (1.1 -2.2);
Layer 51;
Rect R0 (0.85 2.2) (1.1 3.2);
Layer 51;
Rect R0 (0.2 2.2) (0.45 3.2);
Layer 51;
Rect R0 (-0.45 2.2) (-0.2 3.2);
Layer 51;
Rect R0 (-1.1 2.2) (-0.85 3.2);

Edit 'VSOP28-8X13.pac';
Description '\
<b>Very Small Outline Package</b><p>\n\
8 x 13.4 mm, package type VS';
Layer 21;
Wire  0.254 (-4 -5.55) (-4 5.55) (4 5.55) (4 -5.55) \
      (-4 -5.55);
Wire  0.2032 (-0.55 -5.45) -180 (0.55 -5.45);
Layer 1;
Smd '1' 0.3 1.1 -0 R0 (0.275 -6.45);
Layer 1;
Smd '2' 0.3 1.1 -0 R0 (0.825 -6.45);
Layer 1;
Smd '3' 0.3 1.1 -0 R0 (1.375 -6.45);
Layer 1;
Smd '4' 0.3 1.1 -0 R0 (1.925 -6.45);
Layer 1;
Smd '5' 0.3 1.1 -0 R0 (2.475 -6.45);
Layer 1;
Smd '6' 0.3 1.1 -0 R0 (3.025 -6.45);
Layer 1;
Smd '7' 0.3 1.1 -0 R0 (3.575 -6.45);
Layer 1;
Smd '8' 0.3 1.1 -0 R0 (3.575 6.45);
Layer 1;
Smd '9' 0.3 1.1 -0 R0 (3.025 6.45);
Layer 1;
Smd '10' 0.3 1.1 -0 R0 (2.475 6.45);
Layer 1;
Smd '11' 0.3 1.1 -0 R0 (1.925 6.45);
Layer 1;
Smd '12' 0.3 1.1 -0 R0 (1.375 6.45);
Layer 1;
Smd '13' 0.3 1.1 -0 R0 (0.825 6.45);
Layer 1;
Smd '14' 0.3 1.1 -0 R0 (0.275 6.45);
Layer 1;
Smd '15' 0.3 1.1 -0 R0 (-0.275 6.45);
Layer 1;
Smd '16' 0.3 1.1 -0 R0 (-0.825 6.45);
Layer 1;
Smd '17' 0.3 1.1 -0 R0 (-1.375 6.45);
Layer 1;
Smd '18' 0.3 1.1 -0 R0 (-1.925 6.45);
Layer 1;
Smd '19' 0.3 1.1 -0 R0 (-2.475 6.45);
Layer 1;
Smd '20' 0.3 1.1 -0 R0 (-3.025 6.45);
Layer 1;
Smd '21' 0.3 1.1 -0 R0 (-3.575 6.45);
Layer 1;
Smd '22' 0.3 1.1 -0 R0 (-3.575 -6.45);
Layer 1;
Smd '23' 0.3 1.1 -0 R0 (-3.025 -6.45);
Layer 1;
Smd '24' 0.3 1.1 -0 R0 (-2.475 -6.45);
Layer 1;
Smd '25' 0.3 1.1 -0 R0 (-1.925 -6.45);
Layer 1;
Smd '26' 0.3 1.1 -0 R0 (-1.375 -6.45);
Layer 1;
Smd '27' 0.3 1.1 -0 R0 (-0.825 -6.45);
Layer 1;
Smd '28' 0.3 1.1 -0 R0 (-0.275 -6.45);
Layer 25;
Change Size 1.27;
Change Align bottom left;
Text '>NAME' R90 (-4.286 -5.4241);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R90 (1.73 -4.1541);
Layer 51;
Rect R0 (0.125 -6.75) (0.425 -5.55);
Layer 51;
Rect R0 (0.675 -6.75) (0.975 -5.55);
Layer 51;
Rect R0 (1.225 -6.75) (1.525 -5.55);
Layer 51;
Rect R0 (1.775 -6.75) (2.075 -5.55);
Layer 51;
Rect R0 (2.325 -6.75) (2.625 -5.55);
Layer 51;
Rect R0 (2.875 -6.75) (3.175 -5.55);
Layer 51;
Rect R0 (3.425 -6.75) (3.725 -5.55);
Layer 51;
Rect R0 (3.425 5.55) (3.725 6.75);
Layer 51;
Rect R0 (2.875 5.55) (3.175 6.75);
Layer 51;
Rect R0 (2.325 5.55) (2.625 6.75);
Layer 51;
Rect R0 (1.775 5.55) (2.075 6.75);
Layer 51;
Rect R0 (1.225 5.55) (1.525 6.75);
Layer 51;
Rect R0 (0.675 5.55) (0.975 6.75);
Layer 51;
Rect R0 (0.125 5.55) (0.425 6.75);
Layer 51;
Rect R0 (-0.425 5.55) (-0.125 6.75);
Layer 51;
Rect R0 (-0.975 5.55) (-0.675 6.75);
Layer 51;
Rect R0 (-1.525 5.55) (-1.225 6.75);
Layer 51;
Rect R0 (-2.075 5.55) (-1.775 6.75);
Layer 51;
Rect R0 (-2.625 5.55) (-2.325 6.75);
Layer 51;
Rect R0 (-3.175 5.55) (-2.875 6.75);
Layer 51;
Rect R0 (-3.725 5.55) (-3.425 6.75);
Layer 51;
Rect R0 (-3.725 -6.75) (-3.425 -5.55);
Layer 51;
Rect R0 (-3.175 -6.75) (-2.875 -5.55);
Layer 51;
Rect R0 (-2.625 -6.75) (-2.325 -5.55);
Layer 51;
Rect R0 (-2.075 -6.75) (-1.775 -5.55);
Layer 51;
Rect R0 (-1.525 -6.75) (-1.225 -5.55);
Layer 51;
Rect R0 (-0.975 -6.75) (-0.675 -5.55);
Layer 51;
Rect R0 (-0.425 -6.75) (-0.125 -5.55);

Edit 'TQFP44.pac';
Description '\
<b>Thin Quad Flat Pack</b><p>\n\
package type TQ';
Layer 21;
Wire  0.2032 (-4.8 4.4) (-4.4 4.8) (4.4 4.8) (4.8 4.4) \
      (4.8 -4.4) (4.4 -4.8) (-4.4 -4.8) (-4.8 -4.4) \
      (-4.8 4.4);
Layer 21;
Circle 0.254 (-4 4) (-3.7173 4);
Layer 1;
Smd '1' 1.5 0.5 -0 R0 (-5.8 4);
Layer 1;
Smd '2' 1.5 0.5 -0 R0 (-5.8 3.2);
Layer 1;
Smd '3' 1.5 0.5 -0 R0 (-5.8 2.4);
Layer 1;
Smd '4' 1.5 0.5 -0 R0 (-5.8 1.6);
Layer 1;
Smd '5' 1.5 0.5 -0 R0 (-5.8 0.8);
Layer 1;
Smd '6' 1.5 0.5 -0 R0 (-5.8 0);
Layer 1;
Smd '7' 1.5 0.5 -0 R0 (-5.8 -0.8);
Layer 1;
Smd '8' 1.5 0.5 -0 R0 (-5.8 -1.6);
Layer 1;
Smd '9' 1.5 0.5 -0 R0 (-5.8 -2.4);
Layer 1;
Smd '10' 1.5 0.5 -0 R0 (-5.8 -3.2);
Layer 1;
Smd '11' 1.5 0.5 -0 R0 (-5.8 -4);
Layer 1;
Smd '12' 0.5 1.5 -0 R0 (-4 -5.8);
Layer 1;
Smd '13' 0.5 1.5 -0 R0 (-3.2 -5.8);
Layer 1;
Smd '14' 0.5 1.5 -0 R0 (-2.4 -5.8);
Layer 1;
Smd '15' 0.5 1.5 -0 R0 (-1.6 -5.8);
Layer 1;
Smd '16' 0.5 1.5 -0 R0 (-0.8 -5.8);
Layer 1;
Smd '17' 0.5 1.5 -0 R0 (0 -5.8);
Layer 1;
Smd '18' 0.5 1.5 -0 R0 (0.8 -5.8);
Layer 1;
Smd '19' 0.5 1.5 -0 R0 (1.6 -5.8);
Layer 1;
Smd '20' 0.5 1.5 -0 R0 (2.4 -5.8);
Layer 1;
Smd '21' 0.5 1.5 -0 R0 (3.2 -5.8);
Layer 1;
Smd '22' 0.5 1.5 -0 R0 (4 -5.8);
Layer 1;
Smd '23' 1.5 0.5 -0 R0 (5.8 -4);
Layer 1;
Smd '24' 1.5 0.5 -0 R0 (5.8 -3.2);
Layer 1;
Smd '25' 1.5 0.5 -0 R0 (5.8 -2.4);
Layer 1;
Smd '26' 1.5 0.5 -0 R0 (5.8 -1.6);
Layer 1;
Smd '27' 1.5 0.5 -0 R0 (5.8 -0.8);
Layer 1;
Smd '28' 1.5 0.5 -0 R0 (5.8 0);
Layer 1;
Smd '29' 1.5 0.5 -0 R0 (5.8 0.8);
Layer 1;
Smd '30' 1.5 0.5 -0 R0 (5.8 1.6);
Layer 1;
Smd '31' 1.5 0.5 -0 R0 (5.8 2.4);
Layer 1;
Smd '32' 1.5 0.5 -0 R0 (5.8 3.2);
Layer 1;
Smd '33' 1.5 0.5 -0 R0 (5.8 4);
Layer 1;
Smd '34' 0.5 1.5 -0 R0 (4 5.8);
Layer 1;
Smd '35' 0.5 1.5 -0 R0 (3.2 5.8);
Layer 1;
Smd '36' 0.5 1.5 -0 R0 (2.4 5.8);
Layer 1;
Smd '37' 0.5 1.5 -0 R0 (1.6 5.8);
Layer 1;
Smd '38' 0.5 1.5 -0 R0 (0.8 5.8);
Layer 1;
Smd '39' 0.5 1.5 -0 R0 (0 5.8);
Layer 1;
Smd '40' 0.5 1.5 -0 R0 (-0.8 5.8);
Layer 1;
Smd '41' 0.5 1.5 -0 R0 (-1.6 5.8);
Layer 1;
Smd '42' 0.5 1.5 -0 R0 (-2.4 5.8);
Layer 1;
Smd '43' 0.5 1.5 -0 R0 (-3.2 5.8);
Layer 1;
Smd '44' 0.5 1.5 -0 R0 (-4 5.8);
Layer 25;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-4.064 6.858);
Layer 27;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-4.064 -1.7701);
Layer 51;
Rect R0 (-6.1001 3.8001) (-4.95 4.1999);
Layer 51;
Rect R0 (-6.1001 3) (-4.95 3.4);
Layer 51;
Rect R0 (-6.1001 2.1999) (-4.95 2.5999);
Layer 51;
Rect R0 (-6.1001 1.4) (-4.95 1.8001);
Layer 51;
Rect R0 (-6.1001 0.5999) (-4.95 1);
Layer 51;
Rect R0 (-6.1001 -0.1999) (-4.95 0.1999);
Layer 51;
Rect R0 (-6.1001 -1) (-4.95 -0.5999);
Layer 51;
Rect R0 (-6.1001 -1.8001) (-4.95 -1.4);
Layer 51;
Rect R0 (-6.1001 -2.5999) (-4.95 -2.1999);
Layer 51;
Rect R0 (-6.1001 -3.4) (-4.95 -3);
Layer 51;
Rect R0 (-6.1001 -4.1999) (-4.95 -3.8001);
Layer 51;
Rect R0 (-4.1999 -6.1001) (-3.8001 -4.95);
Layer 51;
Rect R0 (-3.4 -6.1001) (-3 -4.95);
Layer 51;
Rect R0 (-2.5999 -6.1001) (-2.1999 -4.95);
Layer 51;
Rect R0 (-1.8001 -6.1001) (-1.4 -4.95);
Layer 51;
Rect R0 (-1 -6.1001) (-0.5999 -4.95);
Layer 51;
Rect R0 (-0.1999 -6.1001) (0.1999 -4.95);
Layer 51;
Rect R0 (0.5999 -6.1001) (1 -4.95);
Layer 51;
Rect R0 (1.4 -6.1001) (1.8001 -4.95);
Layer 51;
Rect R0 (2.1999 -6.1001) (2.5999 -4.95);
Layer 51;
Rect R0 (3 -6.1001) (3.4 -4.95);
Layer 51;
Rect R0 (3.8001 -6.1001) (4.1999 -4.95);
Layer 51;
Rect R0 (4.95 -4.1999) (6.1001 -3.8001);
Layer 51;
Rect R0 (4.95 -3.4) (6.1001 -3);
Layer 51;
Rect R0 (4.95 -2.5999) (6.1001 -2.1999);
Layer 51;
Rect R0 (4.95 -1.8001) (6.1001 -1.4);
Layer 51;
Rect R0 (4.95 -1) (6.1001 -0.5999);
Layer 51;
Rect R0 (4.95 -0.1999) (6.1001 0.1999);
Layer 51;
Rect R0 (4.95 0.5999) (6.1001 1);
Layer 51;
Rect R0 (4.95 1.4) (6.1001 1.8001);
Layer 51;
Rect R0 (4.95 2.1999) (6.1001 2.5999);
Layer 51;
Rect R0 (4.95 3) (6.1001 3.4);
Layer 51;
Rect R0 (4.95 3.8001) (6.1001 4.1999);
Layer 51;
Rect R0 (3.8001 4.95) (4.1999 6.1001);
Layer 51;
Rect R0 (3 4.95) (3.4 6.1001);
Layer 51;
Rect R0 (2.1999 4.95) (2.5999 6.1001);
Layer 51;
Rect R0 (1.4 4.95) (1.8001 6.1001);
Layer 51;
Rect R0 (0.5999 4.95) (1 6.1001);
Layer 51;
Rect R0 (-0.1999 4.95) (0.1999 6.1001);
Layer 51;
Rect R0 (-1 4.95) (-0.5999 6.1001);
Layer 51;
Rect R0 (-1.8001 4.95) (-1.4 6.1001);
Layer 51;
Rect R0 (-2.5999 4.95) (-2.1999 6.1001);
Layer 51;
Rect R0 (-3.4 4.95) (-3 6.1001);
Layer 51;
Rect R0 (-4.1999 4.95) (-3.8001 6.1001);

Edit 'TQFP64-10X10.pac';
Description '\
<b>Thin Quad Flat Pack</b><p>\n\
package type TQ';
Layer 21;
Wire  0.2032 (-4.8 4.4) (-4.4 4.8) (4.4 4.8) (4.8 4.4) \
      (4.8 -4.4) (4.4 -4.8) (-4.4 -4.8) (-4.8 -4.4) \
      (-4.8 4.4);
Layer 21;
Circle 0.254 (-4 4) (-3.7173 4);
Layer 1;
Smd '1' 1.2 0.3 -0 R0 (-5.7 3.75);
Layer 1;
Smd '2' 1.2 0.3 -0 R0 (-5.7 3.25);
Layer 1;
Smd '3' 1.2 0.3 -0 R0 (-5.7 2.75);
Layer 1;
Smd '4' 1.2 0.3 -0 R0 (-5.7 2.25);
Layer 1;
Smd '5' 1.2 0.3 -0 R0 (-5.7 1.75);
Layer 1;
Smd '6' 1.2 0.3 -0 R0 (-5.7 1.25);
Layer 1;
Smd '7' 1.2 0.3 -0 R0 (-5.7 0.75);
Layer 1;
Smd '8' 1.2 0.3 -0 R0 (-5.7 0.25);
Layer 1;
Smd '9' 1.2 0.3 -0 R0 (-5.7 -0.25);
Layer 1;
Smd '10' 1.2 0.3 -0 R0 (-5.7 -0.75);
Layer 1;
Smd '11' 1.2 0.3 -0 R0 (-5.7 -1.25);
Layer 1;
Smd '12' 1.2 0.3 -0 R0 (-5.7 -1.75);
Layer 1;
Smd '13' 1.2 0.3 -0 R0 (-5.7 -2.25);
Layer 1;
Smd '14' 1.2 0.3 -0 R0 (-5.7 -2.75);
Layer 1;
Smd '15' 1.2 0.3 -0 R0 (-5.7 -3.25);
Layer 1;
Smd '16' 1.2 0.3 -0 R0 (-5.7 -3.75);
Layer 1;
Smd '17' 0.3 1.2 -0 R0 (-3.75 -5.7);
Layer 1;
Smd '18' 0.3 1.2 -0 R0 (-3.25 -5.7);
Layer 1;
Smd '19' 0.3 1.2 -0 R0 (-2.75 -5.7);
Layer 1;
Smd '20' 0.3 1.2 -0 R0 (-2.25 -5.7);
Layer 1;
Smd '21' 0.3 1.2 -0 R0 (-1.75 -5.7);
Layer 1;
Smd '22' 0.3 1.2 -0 R0 (-1.25 -5.7);
Layer 1;
Smd '23' 0.3 1.2 -0 R0 (-0.75 -5.7);
Layer 1;
Smd '24' 0.3 1.2 -0 R0 (-0.25 -5.7);
Layer 1;
Smd '25' 0.3 1.2 -0 R0 (0.25 -5.7);
Layer 1;
Smd '26' 0.3 1.2 -0 R0 (0.75 -5.7);
Layer 1;
Smd '27' 0.3 1.2 -0 R0 (1.25 -5.7);
Layer 1;
Smd '28' 0.3 1.2 -0 R0 (1.75 -5.7);
Layer 1;
Smd '29' 0.3 1.2 -0 R0 (2.25 -5.7);
Layer 1;
Smd '30' 0.3 1.2 -0 R0 (2.75 -5.7);
Layer 1;
Smd '31' 0.3 1.2 -0 R0 (3.25 -5.7);
Layer 1;
Smd '32' 0.3 1.2 -0 R0 (3.75 -5.7);
Layer 1;
Smd '33' 1.2 0.3 -0 R0 (5.7 -3.75);
Layer 1;
Smd '34' 1.2 0.3 -0 R0 (5.7 -3.25);
Layer 1;
Smd '35' 1.2 0.3 -0 R0 (5.7 -2.75);
Layer 1;
Smd '36' 1.2 0.3 -0 R0 (5.7 -2.25);
Layer 1;
Smd '37' 1.2 0.3 -0 R0 (5.7 -1.75);
Layer 1;
Smd '38' 1.2 0.3 -0 R0 (5.7 -1.25);
Layer 1;
Smd '39' 1.2 0.3 -0 R0 (5.7 -0.75);
Layer 1;
Smd '40' 1.2 0.3 -0 R0 (5.7 -0.25);
Layer 1;
Smd '41' 1.2 0.3 -0 R0 (5.7 0.25);
Layer 1;
Smd '42' 1.2 0.3 -0 R0 (5.7 0.75);
Layer 1;
Smd '43' 1.2 0.3 -0 R0 (5.7 1.25);
Layer 1;
Smd '44' 1.2 0.3 -0 R0 (5.7 1.75);
Layer 1;
Smd '45' 1.2 0.3 -0 R0 (5.7 2.25);
Layer 1;
Smd '46' 1.2 0.3 -0 R0 (5.7 2.75);
Layer 1;
Smd '47' 1.2 0.3 -0 R0 (5.7 3.25);
Layer 1;
Smd '48' 1.2 0.3 -0 R0 (5.7 3.75);
Layer 1;
Smd '49' 0.3 1.2 -0 R0 (3.75 5.7);
Layer 1;
Smd '50' 0.3 1.2 -0 R0 (3.25 5.7);
Layer 1;
Smd '51' 0.3 1.2 -0 R0 (2.75 5.7);
Layer 1;
Smd '52' 0.3 1.2 -0 R0 (2.25 5.7);
Layer 1;
Smd '53' 0.3 1.2 -0 R0 (1.75 5.7);
Layer 1;
Smd '54' 0.3 1.2 -0 R0 (1.25 5.7);
Layer 1;
Smd '55' 0.3 1.2 -0 R0 (0.75 5.7);
Layer 1;
Smd '56' 0.3 1.2 -0 R0 (0.25 5.7);
Layer 1;
Smd '57' 0.3 1.2 -0 R0 (-0.25 5.7);
Layer 1;
Smd '58' 0.3 1.2 -0 R0 (-0.75 5.7);
Layer 1;
Smd '59' 0.3 1.2 -0 R0 (-1.25 5.7);
Layer 1;
Smd '60' 0.3 1.2 -0 R0 (-1.75 5.7);
Layer 1;
Smd '61' 0.3 1.2 -0 R0 (-2.25 5.7);
Layer 1;
Smd '62' 0.3 1.2 -0 R0 (-2.75 5.7);
Layer 1;
Smd '63' 0.3 1.2 -0 R0 (-3.25 5.7);
Layer 1;
Smd '64' 0.3 1.2 -0 R0 (-3.75 5.7);
Layer 25;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-3.81 6.604);
Layer 27;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-4.064 -1.7701);
Layer 21;
Rect R0 (-6 3.65) (-4.8 3.85);
Layer 21;
Rect R0 (-6 3.15) (-4.8 3.35);
Layer 21;
Rect R0 (-6 2.65) (-4.8 2.85);
Layer 21;
Rect R0 (-6 2.15) (-4.8 2.35);
Layer 21;
Rect R0 (-6 1.65) (-4.8 1.85);
Layer 21;
Rect R0 (-6 1.15) (-4.8 1.35);
Layer 21;
Rect R0 (-6 0.65) (-4.8 0.85);
Layer 21;
Rect R0 (-6 0.15) (-4.8 0.35);
Layer 21;
Rect R0 (-6 -0.35) (-4.8 -0.15);
Layer 21;
Rect R0 (-6 -0.85) (-4.8 -0.65);
Layer 21;
Rect R0 (-6 -1.35) (-4.8 -1.15);
Layer 21;
Rect R0 (-6 -1.85) (-4.8 -1.65);
Layer 21;
Rect R0 (-6 -2.35) (-4.8 -2.15);
Layer 21;
Rect R0 (-6 -2.85) (-4.8 -2.65);
Layer 21;
Rect R0 (-6 -3.35) (-4.8 -3.15);
Layer 21;
Rect R0 (-6 -3.85) (-4.8 -3.65);
Layer 21;
Rect R0 (-3.85 -6) (-3.65 -4.8);
Layer 21;
Rect R0 (-3.35 -6) (-3.15 -4.8);
Layer 21;
Rect R0 (-2.85 -6) (-2.65 -4.8);
Layer 21;
Rect R0 (-2.35 -6) (-2.15 -4.8);
Layer 21;
Rect R0 (-1.85 -6) (-1.65 -4.8);
Layer 21;
Rect R0 (-1.35 -6) (-1.15 -4.8);
Layer 21;
Rect R0 (-0.85 -6) (-0.65 -4.8);
Layer 21;
Rect R0 (-0.35 -6) (-0.15 -4.8);
Layer 21;
Rect R0 (0.15 -6) (0.35 -4.8);
Layer 21;
Rect R0 (0.65 -6) (0.85 -4.8);
Layer 21;
Rect R0 (1.15 -6) (1.35 -4.8);
Layer 21;
Rect R0 (1.65 -6) (1.85 -4.8);
Layer 21;
Rect R0 (2.15 -6) (2.35 -4.8);
Layer 21;
Rect R0 (2.65 -6) (2.85 -4.8);
Layer 21;
Rect R0 (3.15 -6) (3.35 -4.8);
Layer 21;
Rect R0 (3.65 -6) (3.85 -4.8);
Layer 21;
Rect R0 (4.8 -3.85) (6 -3.65);
Layer 21;
Rect R0 (4.8 -3.35) (6 -3.15);
Layer 21;
Rect R0 (4.8 -2.85) (6 -2.65);
Layer 21;
Rect R0 (4.8 -2.35) (6 -2.15);
Layer 21;
Rect R0 (4.8 -1.85) (6 -1.65);
Layer 21;
Rect R0 (4.8 -1.35) (6 -1.15);
Layer 21;
Rect R0 (4.8 -0.85) (6 -0.65);
Layer 21;
Rect R0 (4.8 -0.35) (6 -0.15);
Layer 21;
Rect R0 (4.8 0.15) (6 0.35);
Layer 21;
Rect R0 (4.8 0.65) (6 0.85);
Layer 21;
Rect R0 (4.8 1.15) (6 1.35);
Layer 21;
Rect R0 (4.8 1.65) (6 1.85);
Layer 21;
Rect R0 (4.8 2.15) (6 2.35);
Layer 21;
Rect R0 (4.8 2.65) (6 2.85);
Layer 21;
Rect R0 (4.8 3.15) (6 3.35);
Layer 21;
Rect R0 (4.8 3.65) (6 3.85);
Layer 21;
Rect R0 (3.65 4.8) (3.85 6);
Layer 21;
Rect R0 (3.15 4.8) (3.35 6);
Layer 21;
Rect R0 (2.65 4.8) (2.85 6);
Layer 21;
Rect R0 (2.15 4.8) (2.35 6);
Layer 21;
Rect R0 (1.65 4.8) (1.85 6);
Layer 21;
Rect R0 (1.15 4.8) (1.35 6);
Layer 21;
Rect R0 (0.65 4.8) (0.85 6);
Layer 21;
Rect R0 (0.15 4.8) (0.35 6);
Layer 21;
Rect R0 (-0.35 4.8) (-0.15 6);
Layer 21;
Rect R0 (-0.85 4.8) (-0.65 6);
Layer 21;
Rect R0 (-1.35 4.8) (-1.15 6);
Layer 21;
Rect R0 (-1.85 4.8) (-1.65 6);
Layer 21;
Rect R0 (-2.35 4.8) (-2.15 6);
Layer 21;
Rect R0 (-2.85 4.8) (-2.65 6);
Layer 21;
Rect R0 (-3.35 4.8) (-3.15 6);
Layer 21;
Rect R0 (-3.85 4.8) (-3.65 6);

Edit 'LOGO.pac';
Description '<B>LOGO</B>';
Layer 51;
Wire  0.2032 (3.6547 0.5608) +180 (3.6547 0.1354);
Wire  0.2032 (3.7901 0.1353) +180 (3.7901 0.5607);
Layer 51;
Rect R0 (1.3536 0.058) (1.547 0.6575);
Layer 51;
Rect R0 (5.0372 0.0483) (5.2306 0.6478);
Layer 51;
Rect R0 (5.2017 0.2707) (5.5691 0.4448);
Layer 51;
Rect R0 (5.5594 0.0484) (5.7721 0.6479);
Layer 51;
Rect R0 (5.8687 0.0484) (6.0814 0.6479);
Layer 51;
Rect R0 (6.1782 0.0484) (6.3716 0.6479);
Layer 51;
Rect R0 (3.6547 0.0387) (3.7901 0.232);
Layer 51;
Rect R0 (3.6547 0.4641) (3.7901 0.6575);
Layer 51;
Change Spacing 1.27;
Change Pour solid;
Polygon 0.05  (2.3978 1.721) (2.6878 2.1077) (2.9586 1.6823) (2.6685 1.2762) \
      (2.8039 1.1602) (2.9972 1.0635) (3.1326 1.0249) (3.2873 1.0055) \
      (3.4033 1.0055) (3.558 1.0249) (3.732 1.0635) (3.8481 1.1215) \
      (3.9447 1.1989) (3.9834 1.2376) (3.384 2.1851) (3.674 2.5525) \
      (3.7127 2.5331) (4.2735 1.6823) (4.2928 1.837) (3.7127 2.7459) \
      (3.616 2.7845) (3.5 2.8039) (3.1906 2.8039) (3.0166 2.7652) \
      (2.7845 2.6492) (2.5912 2.4751) (2.4751 2.3011) (2.3978 2.0691) \
      (2.3978 1.779) (2.6105 2.1851) (2.7652 2.1851) (3.0165 2.5137) \
      (3.0359 2.5137) (3.6354 1.6243) (3.3647 1.2956) (3.3454 1.2956) \
      (2.7652 2.1464) (2.6492 2.1464) (2.3978 1.7597) (2.3978 1.721);
Layer 51;
Change Spacing 1.27;
Change Pour solid;
Polygon 0.02  (0.0387 0.058) (0.1547 0.7735) (0.174 0.7928) (0.2127 0.8122) \
      (0.3481 0.8122) (0.3867 0.7928) (0.4254 0.7541) (0.6381 0.3867) \
      (0.6575 0.3674) (0.6768 0.3867) (0.8895 0.7541) (0.9088 0.7735) \
      (0.9282 0.7928) (0.9669 0.8122) (1.1022 0.8122) (1.1409 0.7928) \
      (1.1602 0.7541) (1.2762 0.058) (1.0635 0.058) (1.0055 0.4834) \
      (0.7928 0.1547) (0.7735 0.1354) (0.7541 0.116) (0.7155 0.0967) \
      (0.5801 0.0967) (0.5608 0.116) (0.5221 0.1547) (0.3287 0.4834) \
      (0.2514 0.058) (0.0387 0.058);
Layer 51;
Change Spacing 1.27;
Change Pour solid;
Polygon 0.02  (2.3978 0.4834) (2.3978 0.5994) (2.3591 0.6381) (1.7597 0.6381) \
      (1.721 0.6188) (1.6823 0.5801) (1.663 0.5414) (1.6436 0.4641) \
      (1.6436 0.2514) (1.663 0.1547) (1.7017 0.116) (1.7403 0.0773) \
      (1.7983 0.058) (2.3398 0.058) (2.3785 0.0773) (2.3978 0.0967) \
      (2.3978 0.2127) (1.953 0.2127) (1.8757 0.2514) (1.8564 0.3094) \
      (1.8564 0.4061) (1.8757 0.4448) (1.9144 0.4834) (2.3978 0.4834);
Layer 51;
Change Spacing 1.27;
Change Pour solid;
Polygon 0.02  (2.4945 0.058) (2.4945 0.6381) (3.1519 0.6381) (3.1906 0.6188) \
      (3.2099 0.5994) (3.2293 0.5608) (3.2293 0.3481) (3.2099 0.3094) \
      (3.1713 0.2901) (3.2293 0.232) (3.2293 0.058) (3.0359 0.058) \
      (3.0359 0.174) (3.0166 0.1934) (2.9972 0.2127) (2.6878 0.2127) \
      (2.6878 0.058) (2.5138 0.058) (2.5525 0.3481) (3.0166 0.3481) \
      (3.0359 0.3674) (3.0552 0.4061) (3.0552 0.4448) (3.0359 0.4834) \
      (3.0166 0.5028) (2.6685 0.5028) (2.6685 0.3674) (2.5525 0.3674) \
      (2.4945 0.058);
Layer 51;
Change Spacing 1.27;
Change Pour solid;
Polygon 0.02  (4.9503 0.4834) (4.9503 0.5994) (4.9116 0.6381) (4.3122 0.6381) \
      (4.2735 0.6188) (4.2155 0.5608) (4.1961 0.4834) (4.1961 0.232) \
      (4.2155 0.1547) (4.2541 0.0967) (4.2928 0.0773) (4.3508 0.058) \
      (4.8923 0.058) (4.9309 0.0773) (4.9503 0.116) (4.9503 0.2127) \
      (4.4862 0.2127) (4.4475 0.232) (4.4088 0.2707) (4.4088 0.4254) \
      (4.4282 0.4641) (4.4668 0.4834) (4.9503 0.4834);
Layer 51;
Change Spacing 1.27;
Change Pour solid;
Polygon 0.02  (6.3619 0.2127) (6.8453 0.2127) (6.884 0.232) (6.9033 0.2514) \
      (6.9226 0.2901) (6.942 0.3867) (6.942 0.4641) (6.9226 0.5608) \
      (6.8646 0.6188) (6.826 0.6381) (6.3619 0.6381) (6.3619 0.5028) \
      (6.6906 0.5028) (6.7293 0.4834) (6.7486 0.4448) (6.7486 0.4061) \
      (6.7293 0.3674) (6.7099 0.3481) (6.3619 0.3481) (6.3619 0.2127);

Edit 'SOT23-5L.pac';
Description '\
<b>Small Outline Transistor</b><p>\n\
package type OT';
Layer 21;
Wire  0.1524 \
      (1.422 0.81) (1.422 -0.81);
Layer 51;
Wire  0.1524 (1.422 -0.81) (-1.422 -0.81);
Layer 21;
Wire  0.1524 (-1.422 -0.81) (-1.422 0.81);
Layer 51;
Wire  0.1524 (-1.422 0.81) (1.422 0.81);
Layer 21;
Wire  0.1524 (-0.522 0.81) (0.522 0.81);
Wire  0.1524 (-0.428 -0.81) (-0.522 -0.81);
Wire  0.1524 (0.522 -0.81) (0.428 -0.81);
Wire  0.1524 (-1.328 -0.81) (-1.422 -0.81);
Wire  0.1524 (1.422 -0.81) (1.328 -0.81);
Wire  0.1524 (1.328 0.81) (1.422 0.81);
Wire  0.1524 (-1.422 0.81) (-1.328 0.81);
Layer 1;
Smd '1' 0.55 1.2 -0 R0 (-0.95 -1.3);
Layer 1;
Smd '2' 0.55 1.2 -0 R0 (0 -1.3);
Layer 1;
Smd '3' 0.55 1.2 -0 R0 (0.95 -1.3);
Layer 1;
Smd '4' 0.55 1.2 -0 R0 (0.95 1.3);
Layer 1;
Smd '5' 0.55 1.2 -0 R0 (-0.95 1.3);
Layer 25;
Change Size 1.27;
Change Align bottom left;
Text '>NAME' R0 (-1.905 1.905);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R0 (-1.905 -3.429);
Layer 51;
Rect R0 (-1.2 -1.5) (-0.7 -0.85);
Layer 51;
Rect R0 (-0.25 -1.5) (0.25 -0.85);
Layer 51;
Rect R0 (0.7 -1.5) (1.2 -0.85);
Layer 51;
Rect R0 (0.7 0.85) (1.2 1.5);
Layer 51;
Rect R0 (-1.2 0.85) (-0.7 1.5);

Edit 'PLCC20S.pac';
Description '\
<b>PLASTIC LEADED CHIP CARRIER</b><p>\n\
square, package type L';
Layer 51;
Wire  0.2032 (4.9 4.9) (-2.665 4.9);
Wire  0.2032 (-4.9 2.665) (-4.9 -4.9) (4.8999 -4.8999) (4.9 4.9);
Wire  0.2032 (-2.665 4.9) (-4.9 2.665);
Layer 51;
Circle 0.6096 (0 3.8001) (0.3 3.8001);
Layer 1;
Smd '1' 0.6 2.2 -0 R0 (0 4.3);
Layer 1;
Smd '2' 0.6 2.2 -0 R0 (-1.27 4.3);
Layer 1;
Smd '3' 0.6 2.2 -0 R0 (-2.54 4.3);
Layer 1;
Smd '4' 2.2 0.6 -0 R0 (-4.3 2.54);
Layer 1;
Smd '5' 2.2 0.6 -0 R0 (-4.3 1.27);
Layer 1;
Smd '6' 2.2 0.6 -0 R0 (-4.3 0);
Layer 1;
Smd '7' 2.2 0.6 -0 R0 (-4.3 -1.27);
Layer 1;
Smd '8' 2.2 0.6 -0 R0 (-4.3 -2.54);
Layer 1;
Smd '9' 0.6 2.2 -0 R0 (-2.54 -4.3);
Layer 1;
Smd '10' 0.6 2.2 -0 R0 (-1.27 -4.3);
Layer 1;
Smd '11' 0.6 2.2 -0 R0 (0 -4.3);
Layer 1;
Smd '12' 0.6 2.2 -0 R0 (1.27 -4.3);
Layer 1;
Smd '13' 0.6 2.2 -0 R0 (2.54 -4.3);
Layer 1;
Smd '14' 2.2 0.6 -0 R0 (4.3 -2.54);
Layer 1;
Smd '15' 2.2 0.6 -0 R0 (4.3 -1.27);
Layer 1;
Smd '16' 2.2 0.6 -0 R0 (4.3 0);
Layer 1;
Smd '17' 2.2 0.6 -0 R0 (4.3 1.27);
Layer 1;
Smd '18' 2.2 0.6 -0 R0 (4.3 2.54);
Layer 1;
Smd '19' 0.6 2.2 -0 R0 (2.54 4.3);
Layer 1;
Smd '20' 0.6 2.2 -0 R0 (1.27 4.3);
Layer 25;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-2.921 5.715);
Layer 27;
Change Size 1.778;
Change Align bottom left;
Change Font vector;
Text '>VALUE' R0 (-4.191 -7.4851);
Layer 51;
Rect R0 (-0.2601 4.95) (0.2601 5.4);
Layer 51;
Rect R0 (-1.5301 4.95) (-1.0099 5.4);
Layer 51;
Rect R0 (-2.8001 4.95) (-2.2799 5.4);
Layer 51;
Rect R0 (-5.4 2.2799) (-4.95 2.8001);
Layer 51;
Rect R0 (-5.4 1.0099) (-4.95 1.5301);
Layer 51;
Rect R0 (-5.4 -0.2601) (-4.95 0.2601);
Layer 51;
Rect R0 (-5.4 -1.5301) (-4.95 -1.0099);
Layer 51;
Rect R0 (-5.4 -2.8001) (-4.95 -2.2799);
Layer 51;
Rect R0 (-2.8001 -5.4) (-2.2799 -4.95);
Layer 51;
Rect R0 (-1.5301 -5.4) (-1.0099 -4.95);
Layer 51;
Rect R0 (-0.2601 -5.4) (0.2601 -4.95);
Layer 51;
Rect R0 (1.0099 -5.4) (1.5301 -4.95);
Layer 51;
Rect R0 (2.2799 -5.4) (2.8001 -4.95);
Layer 51;
Rect R0 (4.95 -2.8001) (5.4 -2.2799);
Layer 51;
Rect R0 (4.95 -1.5301) (5.4 -1.0099);
Layer 51;
Rect R0 (4.95 -0.2601) (5.4 0.2601);
Layer 51;
Rect R0 (4.95 1.0099) (5.4 1.5301);
Layer 51;
Rect R0 (4.95 2.2799) (5.4 2.8001);
Layer 51;
Rect R0 (2.2799 4.95) (2.8001 5.4);
Layer 51;
Rect R0 (1.0099 4.95) (1.5301 5.4);

Edit 'TQFP64.pac';
Description '<b>Thin Quad Flat Pack</b>';
Layer 21;
Wire  0.1524 (7.0358 7.0358) (7.0358 -7.0358) (-7.0358 -7.0358) (-7.0358 6.604);
Wire  0.1524 (-6.604 7.0358) (7.0358 7.0358);
Wire  0.1524 (-7.0358 6.604) (-6.604 7.0358);
Layer 21;
Circle 0.1524 (-5.8801 5.8801) (-5.3213 5.8801);
Layer 1;
Smd '64' 0.5588 1.1938 -0 R0 (-5.9055 7.7597);
Layer 1;
Smd '63' 0.5588 1.1938 -0 R0 (-5.1181 7.7597);
Layer 1;
Smd '62' 0.5588 1.1938 -0 R0 (-4.3307 7.7597);
Layer 1;
Smd '61' 0.5588 1.1938 -0 R0 (-3.5433 7.7597);
Layer 1;
Smd '60' 0.5588 1.1938 -0 R0 (-2.7559 7.7597);
Layer 1;
Smd '59' 0.5588 1.1938 -0 R0 (-1.9685 7.7597);
Layer 1;
Smd '58' 0.5588 1.1938 -0 R0 (-1.1811 7.7597);
Layer 1;
Smd '57' 0.5588 1.1938 -0 R0 (-0.3937 7.7597);
Layer 1;
Smd '56' 0.5588 1.1938 -0 R0 (0.3937 7.7597);
Layer 1;
Smd '55' 0.5588 1.1938 -0 R0 (1.1811 7.7597);
Layer 1;
Smd '54' 0.5588 1.1938 -0 R0 (1.9685 7.7597);
Layer 1;
Smd '53' 0.5588 1.1938 -0 R0 (2.7559 7.7597);
Layer 1;
Smd '52' 0.5588 1.1938 -0 R0 (3.5433 7.7597);
Layer 1;
Smd '51' 0.5588 1.1938 -0 R0 (4.3307 7.7597);
Layer 1;
Smd '50' 0.5588 1.1938 -0 R0 (5.1181 7.7597);
Layer 1;
Smd '49' 0.5588 1.1938 -0 R0 (5.9055 7.7597);
Layer 1;
Smd '8' 1.1938 0.5588 -0 R0 (-7.7597 0.3937);
Layer 1;
Smd '7' 1.1938 0.5588 -0 R0 (-7.7597 1.1811);
Layer 1;
Smd '6' 1.1938 0.5588 -0 R0 (-7.7597 1.9685);
Layer 1;
Smd '5' 1.1938 0.5588 -0 R0 (-7.7597 2.7559);
Layer 1;
Smd '4' 1.1938 0.5588 -0 R0 (-7.7597 3.5433);
Layer 1;
Smd '3' 1.1938 0.5588 -0 R0 (-7.7597 4.3307);
Layer 1;
Smd '2' 1.1938 0.5588 -0 R0 (-7.7597 5.1181);
Layer 1;
Smd '1' 1.1938 0.5588 -0 R0 (-7.7597 5.9055);
Layer 1;
Smd '9' 1.1938 0.5588 -0 R0 (-7.7597 -0.3937);
Layer 1;
Smd '10' 1.1938 0.5588 -0 R0 (-7.7597 -1.1811);
Layer 1;
Smd '11' 1.1938 0.5588 -0 R0 (-7.7597 -1.9685);
Layer 1;
Smd '12' 1.1938 0.5588 -0 R0 (-7.7597 -2.7559);
Layer 1;
Smd '13' 1.1938 0.5588 -0 R0 (-7.7597 -3.5433);
Layer 1;
Smd '14' 1.1938 0.5588 -0 R0 (-7.7597 -4.3307);
Layer 1;
Smd '15' 1.1938 0.5588 -0 R0 (-7.7597 -5.1181);
Layer 1;
Smd '16' 1.1938 0.5588 -0 R0 (-7.7597 -5.9055);
Layer 1;
Smd '17' 0.5588 1.1938 -0 R0 (-5.9055 -7.7597);
Layer 1;
Smd '18' 0.5588 1.1938 -0 R0 (-5.1181 -7.7597);
Layer 1;
Smd '19' 0.5588 1.1938 -0 R0 (-4.3307 -7.7597);
Layer 1;
Smd '20' 0.5588 1.1938 -0 R0 (-3.5433 -7.7597);
Layer 1;
Smd '21' 0.5588 1.1938 -0 R0 (-2.7559 -7.7597);
Layer 1;
Smd '22' 0.5588 1.1938 -0 R0 (-1.9685 -7.7597);
Layer 1;
Smd '23' 0.5588 1.1938 -0 R0 (-1.1811 -7.7597);
Layer 1;
Smd '24' 0.5588 1.1938 -0 R0 (-0.3937 -7.7597);
Layer 1;
Smd '25' 0.5588 1.1938 -0 R0 (0.3937 -7.7597);
Layer 1;
Smd '26' 0.5588 1.1938 -0 R0 (1.1811 -7.7597);
Layer 1;
Smd '27' 0.5588 1.1938 -0 R0 (1.9685 -7.7597);
Layer 1;
Smd '28' 0.5588 1.1938 -0 R0 (2.7559 -7.7597);
Layer 1;
Smd '29' 0.5588 1.1938 -0 R0 (3.5433 -7.7597);
Layer 1;
Smd '30' 0.5588 1.1938 -0 R0 (4.3307 -7.7597);
Layer 1;
Smd '31' 0.5588 1.1938 -0 R0 (5.1181 -7.7597);
Layer 1;
Smd '32' 0.5588 1.1938 -0 R0 (5.9055 -7.7597);
Layer 1;
Smd '33' 1.1938 0.5588 -0 R0 (7.7597 -5.9055);
Layer 1;
Smd '34' 1.1938 0.5588 -0 R0 (7.7597 -5.1181);
Layer 1;
Smd '35' 1.1938 0.5588 -0 R0 (7.7597 -4.3307);
Layer 1;
Smd '36' 1.1938 0.5588 -0 R0 (7.7597 -3.5433);
Layer 1;
Smd '37' 1.1938 0.5588 -0 R0 (7.7597 -2.7559);
Layer 1;
Smd '38' 1.1938 0.5588 -0 R0 (7.7597 -1.9685);
Layer 1;
Smd '39' 1.1938 0.5588 -0 R0 (7.7597 -1.1811);
Layer 1;
Smd '40' 1.1938 0.5588 -0 R0 (7.7597 -0.3937);
Layer 1;
Smd '41' 1.1938 0.5588 -0 R0 (7.7597 0.3937);
Layer 1;
Smd '42' 1.1938 0.5588 -0 R0 (7.7597 1.1811);
Layer 1;
Smd '43' 1.1938 0.5588 -0 R0 (7.7597 1.9685);
Layer 1;
Smd '44' 1.1938 0.5588 -0 R0 (7.7597 2.7559);
Layer 1;
Smd '45' 1.1938 0.5588 -0 R0 (7.7597 3.5433);
Layer 1;
Smd '46' 1.1938 0.5588 -0 R0 (7.7597 4.3307);
Layer 1;
Smd '47' 1.1938 0.5588 -0 R0 (7.7597 5.1181);
Layer 1;
Smd '48' 1.1938 0.5588 -0 R0 (7.7597 5.9055);
Layer 25;
Change Size 1.27;
Change Align bottom left;
Change Font proportional;
Text '>NAME' R0 (-6.096 8.5217);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R0 (-6.35 -1.8923);
Layer 21;
Rect R0 (7.0866 0.1651) (8.1788 0.6223);
Layer 21;
Rect R0 (7.0866 0.9525) (8.1788 1.4097);
Layer 21;
Rect R0 (7.0866 1.7399) (8.1788 2.1971);
Layer 21;
Rect R0 (7.0866 2.5273) (8.1788 2.9845);
Layer 21;
Rect R0 (7.0866 3.3147) (8.1788 3.7719);
Layer 21;
Rect R0 (7.0866 4.1021) (8.1788 4.5593);
Layer 21;
Rect R0 (7.0866 4.8895) (8.1788 5.3467);
Layer 21;
Rect R0 (7.0866 5.6769) (8.1788 6.1341);
Layer 21;
Rect R0 (7.0866 -0.6223) (8.1788 -0.1651);
Layer 21;
Rect R0 (7.0866 -1.4097) (8.1788 -0.9525);
Layer 21;
Rect R0 (7.0866 -2.1971) (8.1788 -1.7399);
Layer 21;
Rect R0 (7.0866 -2.9845) (8.1788 -2.5273);
Layer 21;
Rect R0 (7.0866 -3.7719) (8.1788 -3.3147);
Layer 21;
Rect R0 (7.0866 -4.5593) (8.1788 -4.1021);
Layer 21;
Rect R0 (7.0866 -5.3467) (8.1788 -4.8895);
Layer 21;
Rect R0 (7.0866 -6.1341) (8.1788 -5.6769);
Layer 21;
Rect R0 (0.1651 -8.1788) (0.6223 -7.0866);
Layer 21;
Rect R0 (0.9525 -8.1788) (1.4097 -7.0866);
Layer 21;
Rect R0 (1.7399 -8.1788) (2.1971 -7.0866);
Layer 21;
Rect R0 (2.5273 -8.1788) (2.9845 -7.0866);
Layer 21;
Rect R0 (3.3147 -8.1788) (3.7719 -7.0866);
Layer 21;
Rect R0 (4.1021 -8.1788) (4.5593 -7.0866);
Layer 21;
Rect R0 (4.8895 -8.1788) (5.3467 -7.0866);
Layer 21;
Rect R0 (5.6769 -8.1788) (6.1341 -7.0866);
Layer 21;
Rect R0 (-0.6223 -8.1788) (-0.1651 -7.0866);
Layer 21;
Rect R0 (-1.4097 -8.1788) (-0.9525 -7.0866);
Layer 21;
Rect R0 (-2.1971 -8.1788) (-1.7399 -7.0866);
Layer 21;
Rect R0 (-2.9845 -8.1788) (-2.5273 -7.0866);
Layer 21;
Rect R0 (-3.7719 -8.1788) (-3.3147 -7.0866);
Layer 21;
Rect R0 (-4.5593 -8.1788) (-4.1021 -7.0866);
Layer 21;
Rect R0 (-5.3467 -8.1788) (-4.8895 -7.0866);
Layer 21;
Rect R0 (-6.1341 -8.1788) (-5.6769 -7.0866);
Layer 21;
Rect R0 (-8.1788 -0.6223) (-7.0866 -0.1651);
Layer 21;
Rect R0 (-8.1788 -1.4097) (-7.0866 -0.9525);
Layer 21;
Rect R0 (-8.1788 -2.1971) (-7.0866 -1.7399);
Layer 21;
Rect R0 (-8.1788 -2.9845) (-7.0866 -2.5273);
Layer 21;
Rect R0 (-8.1788 -3.7719) (-7.0866 -3.3147);
Layer 21;
Rect R0 (-8.1788 -4.5593) (-7.0866 -4.1021);
Layer 21;
Rect R0 (-8.1788 -5.3467) (-7.0866 -4.8895);
Layer 21;
Rect R0 (-8.1788 -6.1341) (-7.0866 -5.6769);
Layer 21;
Rect R0 (-8.1788 0.1651) (-7.0866 0.6223);
Layer 21;
Rect R0 (-8.1788 0.9525) (-7.0866 1.4097);
Layer 21;
Rect R0 (-8.1788 1.7399) (-7.0866 2.1971);
Layer 21;
Rect R0 (-8.1788 2.5273) (-7.0866 2.9845);
Layer 21;
Rect R0 (-8.1788 3.3147) (-7.0866 3.7719);
Layer 21;
Rect R0 (-8.1788 4.1021) (-7.0866 4.5593);
Layer 21;
Rect R0 (-8.1788 4.8895) (-7.0866 5.3467);
Layer 21;
Rect R0 (-8.1788 5.6769) (-7.0866 6.1341);
Layer 21;
Rect R0 (-0.6223 7.0866) (-0.1651 8.1788);
Layer 21;
Rect R0 (-1.4097 7.0866) (-0.9525 8.1788);
Layer 21;
Rect R0 (-2.1971 7.0866) (-1.7399 8.1788);
Layer 21;
Rect R0 (-2.9845 7.0866) (-2.5273 8.1788);
Layer 21;
Rect R0 (-3.7719 7.0866) (-3.3147 8.1788);
Layer 21;
Rect R0 (-4.5593 7.0866) (-4.1021 8.1788);
Layer 21;
Rect R0 (-5.3467 7.0866) (-4.8895 8.1788);
Layer 21;
Rect R0 (-6.1341 7.0866) (-5.6769 8.1788);
Layer 21;
Rect R0 (0.1651 7.0866) (0.6223 8.1788);
Layer 21;
Rect R0 (0.9525 7.0866) (1.4097 8.1788);
Layer 21;
Rect R0 (1.7399 7.0866) (2.1971 8.1788);
Layer 21;
Rect R0 (2.5273 7.0866) (2.9845 8.1788);
Layer 21;
Rect R0 (3.3147 7.0866) (3.7719 8.1788);
Layer 21;
Rect R0 (4.1021 7.0866) (4.5593 8.1788);
Layer 21;
Rect R0 (4.8895 7.0866) (5.3467 8.1788);
Layer 21;
Rect R0 (5.6769 7.0866) (6.1341 8.1788);

Edit 'S44.pac';
Description '<b>PLCC SOCKET</b>';
Layer 21;
Wire  0.1524 (-10.16 11.684) (-11.684 10.16) (-11.684 -11.049);
Wire  0.1524 (-8.255 6.985) (-6.985 8.255);
Wire  0.1524 (-9.398 -10.414) (-7.239 -8.255);
Wire  0.1524 (-9.398 -10.414) (-10.414 -9.398) (-8.255 -7.239) (-8.255 -6.985);
Wire  0.1524 (-7.239 -8.255) (-6.985 -8.255);
Layer 51;
Wire  0.1524 (-5.461 -9.398) (-5.461 -8.255);
Layer 21;
Wire  0.1524 (-5.461 -9.398) (-5.461 -10.414) (-4.699 -10.414) (-4.699 -9.398);
Layer 51;
Wire  0.1524 (-4.699 -8.255) (-4.699 -9.398);
Wire  0.1524 (-4.699 -8.255) (-4.191 -8.255);
Wire  0.1524 (-3.429 -8.255) (-2.921 -8.255);
Wire  0.1524 (-2.921 -9.525) (-2.921 -8.255);
Layer 21;
Wire  0.1524 (-2.921 -9.525) (-2.921 -10.414) (-2.159 -10.414) (-2.159 -9.525);
Layer 51;
Wire  0.1524 (-2.159 -8.255) (-2.159 -9.525);
Wire  0.1524 (-2.159 -8.255) (-1.651 -8.255);
Wire  0.1524 (-0.889 -8.255) (-0.381 -8.255);
Wire  0.1524 (-0.381 -9.525) (-0.381 -8.255);
Layer 21;
Wire  0.1524 (-0.381 -9.525) (-0.381 -10.414) (0.381 -10.414) (0.381 -9.525);
Layer 51;
Wire  0.1524 (0.381 -8.255) (0.381 -9.525);
Wire  0.1524 (0.381 -8.255) (0.889 -8.255);
Layer 21;
Wire  0.1524 (10.414 9.398) (8.255 7.239);
Wire  0.1524 (10.414 9.398) (9.398 10.414) (7.239 8.255);
Wire  0.1524 (8.255 7.239) (8.255 6.985);
Layer 51;
Wire  0.1524 (8.255 5.969) (8.255 5.461) (9.398 5.461);
Layer 21;
Wire  0.1524 (10.414 5.461) (9.398 5.461);
Wire  0.1524 (10.414 5.461) (10.414 4.699);
Wire  0.1524 (9.398 4.699) (10.414 4.699);
Layer 51;
Wire  0.1524 (9.398 4.699) (8.255 4.699) (8.255 4.191);
Wire  0.1524 (8.255 3.429) (8.255 2.921) (9.398 2.921);
Layer 21;
Wire  0.1524 (10.414 2.921) (9.398 2.921);
Wire  0.1524 (10.414 2.921) (10.414 2.159);
Wire  0.1524 (9.398 2.159) (10.414 2.159);
Layer 51;
Wire  0.1524 (9.398 2.159) (8.255 1.651);
Wire  0.1524 (8.255 0.889) (8.255 0.381) (9.398 0.381);
Layer 21;
Wire  0.1524 (10.414 0.381) (9.398 0.381);
Wire  0.1524 (10.414 0.381) (10.414 -0.381);
Wire  0.1524 (9.398 -0.381) (10.414 -0.381);
Layer 51;
Wire  0.1524 (9.398 -0.381) (8.255 -0.381) (8.255 -0.889);
Wire  0.1524 (-8.255 -6.985) (-8.255 -6.731);
Wire  0.1524 (-8.255 -5.969) (-8.255 -5.461) (-9.398 -5.461);
Layer 21;
Wire  0.1524 (-10.414 -5.461) (-9.398 -5.461);
Wire  0.1524 (-10.414 -5.461) (-10.414 -4.699);
Wire  0.1524 (-9.398 -4.699) (-10.414 -4.699);
Layer 51;
Wire  0.1524 (-9.398 -4.699) (-8.255 -4.699) (-8.255 -4.191);
Wire  0.1524 (-8.255 -3.429) (-8.255 -2.921) (-9.398 -2.921);
Layer 21;
Wire  0.1524 (-10.414 -2.921) (-9.398 -2.921);
Wire  0.1524 (-10.414 -2.921) (-10.414 -2.159);
Wire  0.1524 (-9.398 -2.159) (-10.414 -2.159);
Layer 51;
Wire  0.1524 (-9.398 -2.159) (-8.255 -2.159) (-8.255 -1.651);
Wire  0.1524 (-8.255 -0.889) (-8.255 -0.381) (-9.398 -0.381);
Layer 21;
Wire  0.1524 (-10.414 -0.381) (-9.398 -0.381);
Wire  0.1524 (-10.414 -0.381) (-10.414 0.381);
Wire  0.1524 (-9.398 0.381) (-10.414 0.381);
Layer 51;
Wire  0.1524 (-9.398 0.381) (-8.255 0.381) (-8.255 0.889);
Layer 21;
Wire  0.1524 (7.239 8.255) (6.985 8.255);
Layer 51;
Wire  0.1524 (5.969 8.255) (5.461 8.255) (5.461 9.398);
Layer 21;
Wire  0.1524 (5.461 10.414) (5.461 9.398);
Wire  0.1524 (5.461 10.414) (4.699 10.414);
Wire  0.1524 (4.699 9.398) (4.699 10.414);
Layer 51;
Wire  0.1524 (4.699 9.398) (4.699 8.255) (4.191 8.255);
Wire  0.1524 (3.429 8.255) (2.921 8.255) (2.921 9.398);
Layer 21;
Wire  0.1524 (2.921 10.414) (2.921 9.398);
Wire  0.1524 (2.921 10.414) (2.159 10.414);
Wire  0.1524 (2.159 9.398) (2.159 10.414);
Layer 51;
Wire  0.1524 (2.159 9.398) (2.159 8.255) (1.651 8.255);
Wire  0.1524 (0.889 8.255) (0.381 8.255) (0.381 9.398);
Layer 21;
Wire  0.1524 (0.381 10.414) (0.381 9.398);
Wire  0.1524 (0.381 10.414) (-0.381 10.414);
Wire  0.1524 (-0.381 9.398) (-0.381 10.414);
Layer 51;
Wire  0.1524 (-0.381 9.398) (-0.381 8.255) (-0.889 8.255);
Wire  0.1524 (-1.651 8.255) (-2.159 8.255) (-2.159 9.398);
Layer 21;
Wire  0.1524 (-2.159 10.414) (-2.159 9.398);
Wire  0.1524 (-2.159 10.414) (-2.921 10.414);
Wire  0.1524 (-2.921 9.398) (-2.921 10.414);
Layer 51;
Wire  0.1524 (-2.921 9.398) (-2.921 8.255) (-3.429 8.255);
Wire  0.1524 (-4.191 8.255) (-4.699 8.255) (-4.699 9.398);
Layer 21;
Wire  0.1524 (-4.699 10.414) (-4.699 9.398);
Wire  0.1524 (-4.699 10.414) (-5.461 10.414);
Wire  0.1524 (-5.461 9.398) (-5.461 10.414);
Layer 51;
Wire  0.1524 (-5.461 9.398) (-5.461 8.255) (-5.969 8.255);
Wire  0.1524 (1.651 -8.255) (2.159 -8.255);
Wire  0.1524 (2.159 -9.525) (2.159 -8.255);
Layer 21;
Wire  0.1524 (2.159 -9.525) (2.159 -10.414) (2.921 -10.414) (2.921 -9.525);
Layer 51;
Wire  0.1524 (2.921 -8.255) (2.921 -9.525);
Wire  0.1524 (2.921 -8.255) (3.429 -8.255);
Wire  0.1524 (4.191 -8.255) (4.699 -8.255);
Wire  0.1524 (4.699 -9.525) (4.699 -8.255);
Layer 21;
Wire  0.1524 (4.699 -9.525) (4.699 -10.414) (5.461 -10.414) (5.461 -9.525);
Layer 51;
Wire  0.1524 (5.461 -8.255) (5.461 -9.525);
Wire  0.1524 (5.461 -8.255) (5.969 -8.255);
Wire  0.1524 (-8.255 5.969) (-8.255 5.461) (-9.398 5.461);
Layer 21;
Wire  0.1524 (-10.414 5.461) (-9.398 5.461);
Wire  0.1524 (-10.414 5.461) (-10.414 4.699);
Wire  0.1524 (-9.398 4.699) (-10.414 4.699);
Layer 51;
Wire  0.1524 (-9.398 4.699) (-8.255 4.699) (-8.255 4.191);
Wire  0.1524 (-8.255 3.429) (-8.255 2.921) (-9.398 2.921);
Layer 21;
Wire  0.1524 (-10.414 2.921) (-9.398 2.921);
Wire  0.1524 (-10.414 2.921) (-10.414 2.159);
Wire  0.1524 (-9.398 2.159) (-10.414 2.159);
Layer 51;
Wire  0.1524 (-6.731 -10.414) (-6.731 -8.255) (-6.985 -8.255);
Wire  0.1524 (-6.731 -10.414) (-5.969 -10.414);
Wire  0.1524 (-5.461 -8.255) (-5.969 -8.255) (-5.969 -10.414);
Wire  0.1524 (-4.191 -10.414) (-4.191 -8.255);
Wire  0.1524 (-4.191 -10.414) (-3.429 -10.414);
Wire  0.1524 (-3.429 -8.255) (-3.429 -10.414);
Wire  0.1524 (-1.651 -10.414) (-1.651 -8.255);
Wire  0.1524 (-1.651 -10.414) (-0.889 -10.414);
Wire  0.1524 (-0.889 -8.255) (-0.889 -10.414);
Wire  0.1524 (0.889 -10.414) (0.889 -8.255);
Wire  0.1524 (0.889 -10.414) (1.651 -10.414);
Wire  0.1524 (1.651 -8.255) (1.651 -10.414);
Wire  0.1524 (10.414 6.731) (8.255 6.731) (8.255 6.985);
Wire  0.1524 (10.414 6.731) (10.414 5.969);
Wire  0.1524 (8.255 5.969) (10.414 5.969);
Wire  0.1524 (10.414 4.191) (8.255 4.191);
Wire  0.1524 (10.414 4.191) (10.414 3.429);
Wire  0.1524 (8.255 3.429) (10.414 3.429);
Wire  0.1524 (10.414 1.651) (8.255 1.651);
Wire  0.1524 (10.414 1.651) (10.414 0.889);
Wire  0.1524 (8.255 0.889) (10.414 0.889);
Wire  0.1524 (10.414 -0.889) (8.255 -0.889);
Wire  0.1524 (10.414 -0.889) (10.414 -1.651);
Wire  0.1524 (8.255 -1.651) (10.414 -1.651);
Wire  0.1524 (-10.414 -6.731) (-8.255 -6.731);
Wire  0.1524 (-10.414 -6.731) (-10.414 -5.969);
Wire  0.1524 (-8.255 -5.969) (-10.414 -5.969);
Wire  0.1524 (-10.414 -4.191) (-8.255 -4.191);
Wire  0.1524 (-10.414 -4.191) (-10.414 -3.429);
Wire  0.1524 (-8.255 -3.429) (-10.414 -3.429);
Wire  0.1524 (-10.414 -1.651) (-8.255 -1.651);
Wire  0.1524 (-10.414 -1.651) (-10.414 -0.889);
Wire  0.1524 (-8.255 -0.889) (-10.414 -0.889);
Wire  0.1524 (-10.414 0.889) (-8.255 0.889);
Wire  0.1524 (-10.414 0.889) (-10.414 1.651);
Wire  0.1524 (-8.255 1.651) (-10.414 1.651);
Wire  0.1524 (6.731 10.414) (6.731 8.255) (6.985 8.255);
Wire  0.1524 (6.731 10.414) (5.969 10.414);
Wire  0.1524 (5.969 8.255) (5.969 10.414);
Wire  0.1524 (4.191 10.414) (4.191 8.255);
Wire  0.1524 (4.191 10.414) (3.429 10.414);
Wire  0.1524 (3.429 8.255) (3.429 10.414);
Wire  0.1524 (1.651 10.414) (1.651 8.255);
Wire  0.1524 (1.651 10.414) (0.889 10.414);
Wire  0.1524 (0.889 8.255) (0.889 10.414);
Wire  0.1524 (-0.889 10.414) (-0.889 8.255);
Wire  0.1524 (-0.889 10.414) (-1.651 10.414);
Wire  0.1524 (-1.651 8.255) (-1.651 10.414);
Wire  0.1524 (-3.429 10.414) (-3.429 8.255);
Wire  0.1524 (-3.429 10.414) (-4.191 10.414);
Wire  0.1524 (-4.191 8.255) (-4.191 10.414);
Wire  0.1524 (-5.969 10.414) (-5.969 8.255);
Wire  0.1524 (-5.969 10.414) (-6.731 10.414);
Wire  0.1524 (-6.731 8.255) (-6.731 10.414);
Wire  0.1524 (3.429 -10.414) (3.429 -8.255);
Wire  0.1524 (3.429 -10.414) (4.191 -10.414);
Wire  0.1524 (4.191 -8.255) (4.191 -10.414);
Wire  0.1524 (5.969 -10.414) (5.969 -8.255);
Wire  0.1524 (5.969 -10.414) (6.731 -10.414);
Wire  0.1524 (7.112 -8.255) (6.731 -8.255) (6.731 -10.414);
Wire  0.1524 (-10.414 6.731) (-8.255 6.731);
Wire  0.1524 (-10.414 6.731) (-10.414 5.969);
Wire  0.1524 (-8.255 5.969) (-10.414 5.969);
Wire  0.1524 (-10.414 4.191) (-8.255 4.191);
Wire  0.1524 (-10.414 4.191) (-10.414 3.429);
Wire  0.1524 (-8.255 3.429) (-10.414 3.429);
Wire  0.1524 (10.414 -6.731) (8.255 -6.731) (8.255 -7.112);
Wire  0.1524 (10.414 -6.731) (10.414 -5.969);
Wire  0.1524 (8.255 -5.969) (10.414 -5.969);
Wire  0.1524 (8.255 -5.969) (8.255 -5.461) (9.398 -5.461);
Layer 21;
Wire  0.1524 (10.414 -5.461) (9.398 -5.461);
Wire  0.1524 (10.414 -5.461) (10.414 -4.699);
Wire  0.1524 (9.398 -4.699) (10.414 -4.699);
Layer 51;
Wire  0.1524 (9.398 -4.699) (8.255 -4.699) (8.255 -4.191);
Wire  0.1524 (8.255 -3.429) (8.255 -2.921) (9.398 -2.921);
Layer 21;
Wire  0.1524 (10.414 -2.921) (9.398 -2.921);
Wire  0.1524 (10.414 -2.921) (10.414 -2.159);
Wire  0.1524 (9.398 -2.159) (10.414 -2.159);
Wire  0.1524 (7.112 -8.255) (8.255 -8.255) (8.255 -7.112);
Layer 51;
Wire  0.1524 (8.255 -1.651) (8.255 -2.159) (9.398 -2.159);
Wire  0.1524 (-6.985 8.255) (-6.731 8.255);
Wire  0.1524 (-8.255 6.731) (-8.255 6.985);
Wire  0.1524 (-9.398 2.159) (-8.255 2.159) (-8.255 1.651);
Wire  0.1524 (10.414 -4.191) (8.255 -4.191);
Wire  0.1524 (10.414 -4.191) (10.414 -3.429);
Wire  0.1524 (8.255 -3.429) (10.414 -3.429);
Layer 21;
Wire  0.1524 (-11.684 -11.049) +90 (-11.049 -11.684);
Wire  0.1524 (11.049 -11.684) (-11.049 -11.684);
Wire  0.1524 (11.049 -11.684) +90 (11.684 -11.049);
Wire  0.1524 (11.049 11.684) (-10.16 11.684);
Wire  0.1524 (11.684 11.049) (11.684 -11.049);
Wire  0.1524 (11.049 11.684) -90 (11.684 11.049);
Wire  0.1524 (-1.27 3.81) (1.27 3.81) (0 5.08) (-1.27 3.81);
Layer 21;
Circle 0.1524 (-2.54 2.54) (-1.27 2.54);
Layer 21;
Circle 0.1524 (2.54 2.54) (3.81 2.54);
Layer 21;
Circle 0.1524 (-2.54 -2.54) (-1.27 -2.54);
Layer 21;
Circle 0.1524 (2.54 -2.54) (3.81 -2.54);
Change Drill 0.8128;Pad '1' round 0 R0 (1.27 6.35);
Change Drill 0.8128;Pad '2' octagon 0 R0 (-1.27 8.89);
Change Drill 0.8128;Pad '3' octagon 0 R0 (-1.27 6.35);
Change Drill 0.8128;Pad '4' octagon 0 R0 (-3.81 8.89);
Change Drill 0.8128;Pad '5' octagon 0 R0 (-3.81 6.35);
Change Drill 0.8128;Pad '6' octagon 0 R0 (-6.35 8.89);
Change Drill 0.8128;Pad '7' octagon 0 R0 (-8.89 6.35);
Change Drill 0.8128;Pad '8' octagon 0 R0 (-6.35 6.35);
Change Drill 0.8128;Pad '9' octagon 0 R0 (-8.89 3.81);
Change Drill 0.8128;Pad '10' octagon 0 R0 (-6.35 3.81);
Change Drill 0.8128;Pad '11' octagon 0 R0 (-8.89 1.27);
Change Drill 0.8128;Pad '12' octagon 0 R0 (-6.35 1.27);
Change Drill 0.8128;Pad '13' octagon 0 R0 (-8.89 -1.27);
Change Drill 0.8128;Pad '14' octagon 0 R0 (-6.35 -1.27);
Change Drill 0.8128;Pad '15' octagon 0 R0 (-8.89 -3.81);
Change Drill 0.8128;Pad '16' octagon 0 R0 (-6.35 -3.81);
Change Drill 0.8128;Pad '17' octagon 0 R0 (-8.89 -6.35);
Change Drill 0.8128;Pad '18' octagon 0 R0 (-6.35 -8.89);
Change Drill 0.8128;Pad '19' octagon 0 R0 (-6.35 -6.35);
Change Drill 0.8128;Pad '20' octagon 0 R0 (-3.81 -8.89);
Change Drill 0.8128;Pad '21' octagon 0 R0 (-3.81 -6.35);
Change Drill 0.8128;Pad '22' octagon 0 R0 (-1.27 -8.89);
Change Drill 0.8128;Pad '23' octagon 0 R0 (-1.27 -6.35);
Change Drill 0.8128;Pad '24' octagon 0 R0 (1.27 -8.89);
Change Drill 0.8128;Pad '25' octagon 0 R0 (1.27 -6.35);
Change Drill 0.8128;Pad '26' octagon 0 R0 (3.81 -8.89);
Change Drill 0.8128;Pad '27' octagon 0 R0 (3.81 -6.35);
Change Drill 0.8128;Pad '28' octagon 0 R0 (6.35 -8.89);
Change Drill 0.8128;Pad '29' octagon 0 R0 (8.89 -6.35);
Change Drill 0.8128;Pad '30' octagon 0 R0 (6.35 -6.35);
Change Drill 0.8128;Pad '31' octagon 0 R0 (8.89 -3.81);
Change Drill 0.8128;Pad '32' octagon 0 R0 (6.35 -3.81);
Change Drill 0.8128;Pad '33' octagon 0 R0 (8.89 -1.27);
Change Drill 0.8128;Pad '34' octagon 0 R0 (6.35 -1.27);
Change Drill 0.8128;Pad '35' octagon 0 R0 (8.89 1.27);
Change Drill 0.8128;Pad '36' octagon 0 R0 (6.35 1.27);
Change Drill 0.8128;Pad '37' octagon 0 R0 (8.89 3.81);
Change Drill 0.8128;Pad '38' octagon 0 R0 (6.35 3.81);
Change Drill 0.8128;Pad '39' octagon 0 R0 (8.89 6.35);
Change Drill 0.8128;Pad '40' octagon 0 R0 (6.35 8.89);
Change Drill 0.8128;Pad '41' octagon 0 R0 (6.35 6.35);
Change Drill 0.8128;Pad '42' octagon 0 R0 (3.81 8.89);
Change Drill 0.8128;Pad '43' octagon 0 R0 (3.81 6.35);
Change Drill 0.8128;Pad '44' octagon 0 R0 (1.27 8.89);
Layer 27;
Change Size 1.27;
Change Ratio 10;
Change Align bottom left;
Text '>VALUE' R0 (-2.54 11.938);
Layer 25;
Change Size 1.27;
Change Align bottom left;
Text '>NAME' R0 (-10.16 11.938);
Layer 21;
Change Size 1.27;
Change Align bottom left;
Text '44' R0 (8.255 -10.795);
Layer 21;
Rect R0 (-0.508 2.159) (0.508 4.064);
Layer 21;
Rect R0 (-0.889 3.81) (0.889 4.191);
Layer 21;
Rect R0 (-0.635 4.191) (0.635 4.445);
Layer 21;
Rect R0 (-0.381 4.445) (0.381 4.699);
Layer 21;
Rect R0 (-0.127 4.699) (0.127 4.953);
Layer 21;
Rect R0 (-1.143 3.81) (-0.889 3.937);
Layer 21;
Rect R0 (-1.016 3.937) (-0.889 4.064);
Layer 21;
Rect R0 (-0.762 4.191) (-0.635 4.318);
Layer 21;
Rect R0 (-0.508 4.445) (-0.381 4.572);
Layer 21;
Rect R0 (-0.254 4.699) (-0.127 4.826);
Layer 21;
Rect R0 (0.127 4.699) (0.254 4.826);
Layer 21;
Rect R0 (0.381 4.445) (0.508 4.572);
Layer 21;
Rect R0 (0.635 4.191) (0.762 4.318);
Layer 21;
Rect R0 (0.889 3.81) (1.143 3.937);
Layer 21;
Rect R0 (0.889 3.937) (1.016 4.064);

Edit 'SSOP18.pac';
Description '\
<b>Shrink Small Outline Package</b><p>\n\
package type SS<br>\n\
Source: ww1.microchip.com/downloads/en/DeviceDoc/39605c.pdf';
Layer 21;
Wire  0.2032 (-3.8 -2.6) (3.8 -2.6) (3.8 2.6) (-3.8 2.6) \
      (-3.8 -2.6);
Layer 21;
Circle 0.2032 (-3.048 -1.778) (-2.6888 -1.778);
Layer 1;
Smd '1' 0.4 1.5 -0 R0 (-2.6 -3.625);
Layer 1;
Smd '2' 0.4 1.5 -0 R0 (-1.95 -3.625);
Layer 1;
Smd '3' 0.4 1.5 -0 R0 (-1.3 -3.625);
Layer 1;
Smd '4' 0.4 1.5 -0 R0 (-0.65 -3.625);
Layer 1;
Smd '5' 0.4 1.5 -0 R0 (0 -3.625);
Layer 1;
Smd '6' 0.4 1.5 -0 R0 (0.65 -3.625);
Layer 1;
Smd '7' 0.4 1.5 -0 R0 (1.3 -3.625);
Layer 1;
Smd '8' 0.4 1.5 -0 R0 (1.95 -3.625);
Layer 1;
Smd '9' 0.4 1.5 -0 R0 (2.6 -3.625);
Layer 1;
Smd '10' 0.4 1.5 -0 R180 (2.6 3.625);
Layer 1;
Smd '11' 0.4 1.5 -0 R0 (1.95 3.625);
Layer 1;
Smd '12' 0.4 1.5 -0 R0 (1.3 3.625);
Layer 1;
Smd '13' 0.4 1.5 -0 R0 (0.65 3.625);
Layer 1;
Smd '14' 0.4 1.5 -0 R0 (0 3.625);
Layer 1;
Smd '15' 0.4 1.5 -0 R0 (-0.65 3.625);
Layer 1;
Smd '16' 0.4 1.5 -0 R0 (-1.3 3.625);
Layer 1;
Smd '17' 0.4 1.5 -0 R0 (-1.95 3.625);
Layer 1;
Smd '18' 0.4 1.5 -0 R0 (-2.6 3.625);
Layer 25;
Change Size 1.27;
Change Ratio 8;
Change Align bottom left;
Text '>NAME' R90 (-4.206 -2.5999);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R90 (5.506 -2.5999);
Layer 51;
Rect R0 (-2.7778 -3.937) (-2.4222 -2.6416);
Layer 51;
Rect R0 (-2.1279 -3.937) (-1.7723 -2.6416);
Layer 51;
Rect R0 (-1.4779 -3.937) (-1.1223 -2.6416);
Layer 51;
Rect R0 (-0.8279 -3.937) (-0.4723 -2.6416);
Layer 51;
Rect R0 (-0.1779 -3.937) (0.1777 -2.6416);
Layer 51;
Rect R0 (0.4721 -3.937) (0.8277 -2.6416);
Layer 51;
Rect R0 (1.1221 -3.937) (1.4777 -2.6416);
Layer 51;
Rect R0 (1.7723 -3.937) (2.1279 -2.6416);
Layer 51;
Rect R0 (2.4223 -3.937) (2.7779 -2.6416);
Layer 51;
Rect R180 (2.4221 2.6416) (2.7777 3.937);
Layer 51;
Rect R0 (1.7721 2.6416) (2.1277 3.937);
Layer 51;
Rect R0 (1.1221 2.6416) (1.4777 3.937);
Layer 51;
Rect R0 (0.4721 2.6416) (0.8277 3.937);
Layer 51;
Rect R0 (-0.1778 2.6416) (0.1778 3.937);
Layer 51;
Rect R0 (-0.8278 2.6416) (-0.4722 3.937);
Layer 51;
Rect R0 (-1.4777 2.6416) (-1.1221 3.937);
Layer 51;
Rect R0 (-2.1277 2.6416) (-1.7721 3.937);
Layer 51;
Rect R0 (-2.7777 2.6416) (-2.4221 3.937);

Edit 'QFN28.pac';
Description '\
<b>28-Lead Plastic Quad Flat No Lead Package (ML)</b><br>\n\
 6x6 mm Body, Punch Singulated (QFN)<p>\n\
Source: ww1.microchip.com/downloads/en/DeviceDoc/39605c.pdf';
Layer 51;
Wire  0.18 (-2.405 2.0375) -180 (-2.405 1.8625);
Wire  0.18 (-2.405 1.3875) -180 (-2.405 1.2125);
Wire  0.18 (-2.405 0.7375) -180 (-2.405 0.5625);
Wire  0.18 (-2.405 0.0875) -180 (-2.405 -0.0875);
Wire  0.18 (-2.405 -0.5625) -180 (-2.405 -0.7375);
Wire  0.18 (-2.405 -1.2125) -180 (-2.405 -1.3875);
Wire  0.18 (-2.405 -1.8625) -180 (-2.405 -2.0375);
Wire  0.18 (-2.0375 -2.405) -180 (-1.8625 -2.405);
Wire  0.18 (-1.3875 -2.405) -180 (-1.2125 -2.405);
Wire  0.18 (-0.7375 -2.405) -180 (-0.5625 -2.405);
Wire  0.18 (-0.0875 -2.405) -180 (0.0875 -2.405);
Wire  0.18 (0.5625 -2.405) -180 (0.7375 -2.405);
Wire  0.18 (1.2125 -2.405) -180 (1.3875 -2.405);
Wire  0.18 (1.8625 -2.405) -180 (2.0375 -2.405);
Wire  0.18 (2.405 -2.0375) -180 (2.405 -1.8625);
Wire  0.18 (2.405 -1.3875) -180 (2.405 -1.2125);
Wire  0.18 (2.405 -0.7375) -180 (2.405 -0.5625);
Wire  0.18 (2.405 -0.0875) -180 (2.405 0.0875);
Wire  0.18 (2.405 0.5625) -180 (2.405 0.7375);
Wire  0.18 (2.405 1.2125) -180 (2.405 1.3875);
Wire  0.18 (2.405 1.8625) -180 (2.405 2.0375);
Wire  0.18 (2.0375 2.405) -180 (1.8625 2.405);
Wire  0.18 (1.3875 2.405) -180 (1.2125 2.405);
Wire  0.18 (0.7375 2.405) -180 (0.5625 2.405);
Wire  0.18 (0.0875 2.405) -180 (-0.0875 2.405);
Wire  0.18 (-0.5625 2.405) -180 (-0.7375 2.405);
Wire  0.18 (-1.2125 2.405) -180 (-1.3875 2.405);
Wire  0.18 (-1.8625 2.405) -180 (-2.0375 2.405);
Wire  0.1016 (-2.95 2.3) (-2.3 2.95) (2.25 2.95) (2.95 2.25) \
      (2.95 -2.3) (2.3 -2.95) (-2.3 -2.95) (-2.95 -2.3) \
      (-2.95 2.3);
Layer 29;
Circle 0 (-2.4 1.95) (-2.225 1.95);
Layer 29;
Circle 0 (-2.4 1.3) (-2.225 1.3);
Layer 29;
Circle 0 (-2.4 0.65) (-2.225 0.65);
Layer 29;
Circle 0 (-2.4 0) (-2.225 0);
Layer 29;
Circle 0 (-2.4 -0.65) (-2.225 -0.65);
Layer 29;
Circle 0 (-2.4 -1.3) (-2.225 -1.3);
Layer 29;
Circle 0 (-2.4 -1.95) (-2.225 -1.95);
Layer 29;
Circle 0 (-1.95 -2.4) (-1.775 -2.4);
Layer 29;
Circle 0 (-1.3 -2.4) (-1.125 -2.4);
Layer 29;
Circle 0 (-0.65 -2.4) (-0.475 -2.4);
Layer 29;
Circle 0 (0 -2.4) (0.175 -2.4);
Layer 29;
Circle 0 (0.65 -2.4) (0.825 -2.4);
Layer 29;
Circle 0 (1.3 -2.4) (1.475 -2.4);
Layer 29;
Circle 0 (1.95 -2.4) (2.125 -2.4);
Layer 29;
Circle 0 (2.4 -1.95) (2.575 -1.95);
Layer 29;
Circle 0 (2.4 -1.3) (2.575 -1.3);
Layer 29;
Circle 0 (2.4 -0.65) (2.575 -0.65);
Layer 29;
Circle 0 (2.4 0) (2.575 0);
Layer 29;
Circle 0 (2.4 0.65) (2.575 0.65);
Layer 29;
Circle 0 (2.4 1.3) (2.575 1.3);
Layer 29;
Circle 0 (2.4 1.95) (2.575 1.95);
Layer 29;
Circle 0 (1.95 2.4) (2.125 2.4);
Layer 29;
Circle 0 (1.3 2.4) (1.475 2.4);
Layer 29;
Circle 0 (0.65 2.4) (0.825 2.4);
Layer 29;
Circle 0 (0 2.4) (0.175 2.4);
Layer 29;
Circle 0 (-0.65 2.4) (-0.475 2.4);
Layer 29;
Circle 0 (-1.3 2.4) (-1.125 2.4);
Layer 29;
Circle 0 (-1.95 2.4) (-1.775 2.4);
Layer 31;
Circle 0 (-2.4 1.95) (-2.225 1.95);
Layer 31;
Circle 0 (-2.4 1.3) (-2.225 1.3);
Layer 31;
Circle 0 (-2.4 0.65) (-2.225 0.65);
Layer 31;
Circle 0 (-2.4 0) (-2.225 0);
Layer 31;
Circle 0 (-2.4 -0.65) (-2.225 -0.65);
Layer 31;
Circle 0 (-2.4 -1.3) (-2.225 -1.3);
Layer 31;
Circle 0 (-2.4 -1.95) (-2.225 -1.95);
Layer 31;
Circle 0 (-1.95 -2.4) (-1.775 -2.4);
Layer 31;
Circle 0 (-1.3 -2.4) (-1.125 -2.4);
Layer 31;
Circle 0 (-0.65 -2.4) (-0.475 -2.4);
Layer 31;
Circle 0 (0 -2.4) (0.175 -2.4);
Layer 31;
Circle 0 (0.65 -2.4) (0.825 -2.4);
Layer 31;
Circle 0 (1.3 -2.4) (1.475 -2.4);
Layer 31;
Circle 0 (1.95 -2.4) (2.125 -2.4);
Layer 31;
Circle 0 (2.4 -1.95) (2.575 -1.95);
Layer 31;
Circle 0 (2.4 -1.3) (2.575 -1.3);
Layer 31;
Circle 0 (2.4 -0.65) (2.575 -0.65);
Layer 31;
Circle 0 (2.4 0) (2.575 0);
Layer 31;
Circle 0 (2.4 0.65) (2.575 0.65);
Layer 31;
Circle 0 (2.4 1.3) (2.575 1.3);
Layer 31;
Circle 0 (2.4 1.95) (2.575 1.95);
Layer 31;
Circle 0 (1.95 2.4) (2.125 2.4);
Layer 31;
Circle 0 (1.3 2.4) (1.475 2.4);
Layer 31;
Circle 0 (0.65 2.4) (0.825 2.4);
Layer 31;
Circle 0 (0 2.4) (0.175 2.4);
Layer 31;
Circle 0 (-0.65 2.4) (-0.475 2.4);
Layer 31;
Circle 0 (-1.3 2.4) (-1.125 2.4);
Layer 31;
Circle 0 (-1.95 2.4) (-1.775 2.4);
Layer 21;
Circle 0 (-1.95 1.95) (-1.7 1.95);
Layer 1;
Smd '1' 0.8 0.4 -25 R0 NOCREAM NOSTOP (-2.65 1.95);
Layer 1;
Smd '2' 0.8 0.4 -25 R0 NOCREAM NOSTOP (-2.65 1.3);
Layer 1;
Smd '3' 0.8 0.4 -25 R0 NOCREAM NOSTOP (-2.65 0.65);
Layer 1;
Smd '4' 0.8 0.4 -25 R0 NOCREAM NOSTOP (-2.65 0);
Layer 1;
Smd '5' 0.8 0.4 -25 R0 NOCREAM NOSTOP (-2.65 -0.65);
Layer 1;
Smd '6' 0.8 0.4 -25 R0 NOCREAM NOSTOP (-2.65 -1.3);
Layer 1;
Smd '7' 0.8 0.4 -25 R0 NOCREAM NOSTOP (-2.65 -1.95);
Layer 1;
Smd '8' 0.8 0.4 -25 R90 NOCREAM NOSTOP (-1.95 -2.65);
Layer 1;
Smd '9' 0.8 0.4 -25 R90 NOCREAM NOSTOP (-1.3 -2.65);
Layer 1;
Smd '10' 0.8 0.4 -25 R90 NOCREAM NOSTOP (-0.65 -2.65);
Layer 1;
Smd '11' 0.8 0.4 -25 R90 NOCREAM NOSTOP (0 -2.65);
Layer 1;
Smd '12' 0.8 0.4 -25 R90 NOCREAM NOSTOP (0.65 -2.65);
Layer 1;
Smd '13' 0.8 0.4 -25 R90 NOCREAM NOSTOP (1.3 -2.65);
Layer 1;
Smd '14' 0.8 0.4 -25 R90 NOCREAM NOSTOP (1.95 -2.65);
Layer 1;
Smd '15' 0.8 0.4 -25 R180 NOCREAM NOSTOP (2.65 -1.95);
Layer 1;
Smd '16' 0.8 0.4 -25 R180 NOCREAM NOSTOP (2.65 -1.3);
Layer 1;
Smd '17' 0.8 0.4 -25 R180 NOCREAM NOSTOP (2.65 -0.65);
Layer 1;
Smd '18' 0.8 0.4 -25 R180 NOCREAM NOSTOP (2.65 0);
Layer 1;
Smd '19' 0.8 0.4 -25 R180 NOCREAM NOSTOP (2.65 0.65);
Layer 1;
Smd '20' 0.8 0.4 -25 R180 NOCREAM NOSTOP (2.65 1.3);
Layer 1;
Smd '21' 0.8 0.4 -25 R180 NOCREAM NOSTOP (2.65 1.95);
Layer 1;
Smd '22' 0.8 0.4 -25 R270 NOCREAM NOSTOP (1.95 2.65);
Layer 1;
Smd '23' 0.8 0.4 -25 R270 NOCREAM NOSTOP (1.3 2.65);
Layer 1;
Smd '24' 0.8 0.4 -25 R270 NOCREAM NOSTOP (0.65 2.65);
Layer 1;
Smd '25' 0.8 0.4 -25 R270 NOCREAM NOSTOP (0 2.65);
Layer 1;
Smd '26' 0.8 0.4 -25 R270 NOCREAM NOSTOP (-0.65 2.65);
Layer 1;
Smd '27' 0.8 0.4 -25 R270 NOCREAM NOSTOP (-1.3 2.65);
Layer 1;
Smd '28' 0.8 0.4 -25 R270 NOCREAM NOSTOP (-1.95 2.65);
Layer 1;
Smd 'R1' 0.17 0.4 -25 R45 NOCREAM NOSTOP (-2.525 2.525);
Layer 1;
Smd 'R2' 0.17 0.4 -25 R135 NOCREAM NOSTOP (-2.525 -2.525);
Layer 1;
Smd 'R3' 0.17 0.4 -25 R225 NOCREAM NOSTOP (2.525 -2.525);
Layer 1;
Smd 'R4' 0.17 0.4 -25 R315 NOCREAM NOSTOP (2.5 2.5);
Layer 1;
Smd 'M' 3.55 3.55 -0 R0 NOCREAM NOSTOP (0 0);
Layer 25;
Change Size 1.778;
Change Align bottom left;
Text '>NAME' R0 (-2.54 3.81);
Layer 27;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-2.54 -5.08);
Layer 51;
Rect R0 (-3 1.775) (-2.4 2.125);
Layer 51;
Rect R0 (-3 1.125) (-2.4 1.475);
Layer 51;
Rect R0 (-3 0.475) (-2.4 0.825);
Layer 51;
Rect R0 (-3 -0.175) (-2.4 0.175);
Layer 51;
Rect R0 (-3 -0.825) (-2.4 -0.475);
Layer 51;
Rect R0 (-3 -1.475) (-2.4 -1.125);
Layer 51;
Rect R0 (-3 -2.125) (-2.4 -1.775);
Layer 51;
Rect R90 (-2.25 -2.875) (-1.65 -2.525);
Layer 51;
Rect R90 (-1.6 -2.875) (-1 -2.525);
Layer 51;
Rect R90 (-0.95 -2.875) (-0.35 -2.525);
Layer 51;
Rect R90 (-0.3 -2.875) (0.3 -2.525);
Layer 51;
Rect R90 (0.35 -2.875) (0.95 -2.525);
Layer 51;
Rect R90 (1 -2.875) (1.6 -2.525);
Layer 51;
Rect R90 (1.65 -2.875) (2.25 -2.525);
Layer 51;
Rect R180 (2.4 -2.125) (3 -1.775);
Layer 51;
Rect R180 (2.4 -1.475) (3 -1.125);
Layer 51;
Rect R180 (2.4 -0.825) (3 -0.475);
Layer 51;
Rect R180 (2.4 -0.175) (3 0.175);
Layer 51;
Rect R180 (2.4 0.475) (3 0.825);
Layer 51;
Rect R180 (2.4 1.125) (3 1.475);
Layer 51;
Rect R180 (2.4 1.775) (3 2.125);
Layer 51;
Rect R270 (1.65 2.525) (2.25 2.875);
Layer 51;
Rect R270 (1 2.525) (1.6 2.875);
Layer 51;
Rect R270 (0.35 2.525) (0.95 2.875);
Layer 51;
Rect R270 (-0.3 2.525) (0.3 2.875);
Layer 51;
Rect R270 (-0.95 2.525) (-0.35 2.875);
Layer 51;
Rect R270 (-1.6 2.525) (-1 2.875);
Layer 51;
Rect R270 (-2.25 2.525) (-1.65 2.875);
Layer 29;
Rect R0 (-3 1.775) (-2.4 2.125);
Layer 29;
Rect R0 (-3 1.125) (-2.4 1.475);
Layer 29;
Rect R0 (-3 0.475) (-2.4 0.825);
Layer 29;
Rect R0 (-3 -0.175) (-2.4 0.175);
Layer 29;
Rect R0 (-3 -0.825) (-2.4 -0.475);
Layer 29;
Rect R0 (-3 -1.475) (-2.4 -1.125);
Layer 29;
Rect R0 (-3 -2.125) (-2.4 -1.775);
Layer 29;
Rect R90 (-2.25 -2.875) (-1.65 -2.525);
Layer 29;
Rect R90 (-1.6 -2.875) (-1 -2.525);
Layer 29;
Rect R90 (-0.95 -2.875) (-0.35 -2.525);
Layer 29;
Rect R90 (-0.3 -2.875) (0.3 -2.525);
Layer 29;
Rect R90 (0.35 -2.875) (0.95 -2.525);
Layer 29;
Rect R90 (1 -2.875) (1.6 -2.525);
Layer 29;
Rect R90 (1.65 -2.875) (2.25 -2.525);
Layer 29;
Rect R180 (2.4 -2.125) (3 -1.775);
Layer 29;
Rect R180 (2.4 -1.475) (3 -1.125);
Layer 29;
Rect R180 (2.4 -0.825) (3 -0.475);
Layer 29;
Rect R180 (2.4 -0.175) (3 0.175);
Layer 29;
Rect R180 (2.4 0.475) (3 0.825);
Layer 29;
Rect R180 (2.4 1.125) (3 1.475);
Layer 29;
Rect R180 (2.4 1.775) (3 2.125);
Layer 29;
Rect R270 (1.65 2.525) (2.25 2.875);
Layer 29;
Rect R270 (1 2.525) (1.6 2.875);
Layer 29;
Rect R270 (0.35 2.525) (0.95 2.875);
Layer 29;
Rect R270 (-0.3 2.525) (0.3 2.875);
Layer 29;
Rect R270 (-0.95 2.525) (-0.35 2.875);
Layer 29;
Rect R270 (-1.6 2.525) (-1 2.875);
Layer 29;
Rect R270 (-2.25 2.525) (-1.65 2.875);
Layer 29;
Rect R0 (-1.75 -1.75) (1.75 1.75);
Layer 31;
Rect R0 (-1.725 -1.725) (1.725 1.725);
Layer 31;
Rect R45 (-2.7284 -2.6136) (-2.3284 -2.4436);
Layer 31;
Rect R135 (2.3286 -2.6134) (2.7286 -2.4434);
Layer 31;
Rect R315 (-2.7286 2.4434) (-2.3286 2.6134);
Layer 31;
Rect R45 (2.3016 2.4164) (2.7016 2.5864);
Layer 31;
Rect R0 (-3 1.775) (-2.4 2.125);
Layer 31;
Rect R0 (-3 1.125) (-2.4 1.475);
Layer 31;
Rect R0 (-3 0.475) (-2.4 0.825);
Layer 31;
Rect R0 (-3 -0.175) (-2.4 0.175);
Layer 31;
Rect R0 (-3 -0.825) (-2.4 -0.475);
Layer 31;
Rect R0 (-3 -1.475) (-2.4 -1.125);
Layer 31;
Rect R0 (-3 -2.125) (-2.4 -1.775);
Layer 31;
Rect R90 (-2.25 -2.875) (-1.65 -2.525);
Layer 31;
Rect R90 (-1.6 -2.875) (-1 -2.525);
Layer 31;
Rect R90 (-0.95 -2.875) (-0.35 -2.525);
Layer 31;
Rect R90 (-0.3 -2.875) (0.3 -2.525);
Layer 31;
Rect R90 (0.35 -2.875) (0.95 -2.525);
Layer 31;
Rect R90 (1 -2.875) (1.6 -2.525);
Layer 31;
Rect R90 (1.65 -2.875) (2.25 -2.525);
Layer 31;
Rect R180 (2.4 -2.125) (3 -1.775);
Layer 31;
Rect R180 (2.4 -1.475) (3 -1.125);
Layer 31;
Rect R180 (2.4 -0.825) (3 -0.475);
Layer 31;
Rect R180 (2.4 -0.175) (3 0.175);
Layer 31;
Rect R180 (2.4 0.475) (3 0.825);
Layer 31;
Rect R180 (2.4 1.125) (3 1.475);
Layer 31;
Rect R180 (2.4 1.775) (3 2.125);
Layer 31;
Rect R270 (1.65 2.525) (2.25 2.875);
Layer 31;
Rect R270 (1 2.525) (1.6 2.875);
Layer 31;
Rect R270 (0.35 2.525) (0.95 2.875);
Layer 31;
Rect R270 (-0.3 2.525) (0.3 2.875);
Layer 31;
Rect R270 (-0.95 2.525) (-0.35 2.875);
Layer 31;
Rect R270 (-1.6 2.525) (-1 2.875);
Layer 31;
Rect R270 (-2.25 2.525) (-1.65 2.875);

Edit 'DFN-S.pac';
Description '\
<b>8-Lead Plastic Dual Flat No Lead Package (MF)</b> 6x5 mm Body (DFN-S)<p>\n\
Source: http://www.microchip.com .. 41190c.pdf';
Layer 21;
Wire  0.1016 (-2.94 2.41) (2.94 2.41) (2.94 2.26);
Wire  0.1016 (-2.94 2.41) (-2.94 2.26);
Wire  0.1016 (2.94 -2.41) (-2.94 -2.41) (-2.94 -2.26);
Wire  0.1016 (2.94 -2.41) (2.94 -2.26);
Layer 51;
Wire  0.1016 (-2.94 2.41) (-2.94 -2.41);
Wire  0.1016 (2.94 -2.41) (2.94 2.41);
Layer 21;
Circle 0.1016 (-2.02 1.78) (-1.8 1.78);
Layer 1;
Smd '1' 0.4 0.6 -0 R90 (-2.69 1.905);
Layer 1;
Smd '2' 0.4 0.6 -0 R90 (-2.69 0.635);
Layer 1;
Smd '3' 0.4 0.6 -0 R90 (-2.69 -0.635);
Layer 1;
Smd '4' 0.4 0.6 -0 R90 (-2.69 -1.905);
Layer 1;
Smd '5' 0.4 0.6 -0 R270 (2.69 -1.905);
Layer 1;
Smd '6' 0.4 0.6 -0 R270 (2.69 -0.635);
Layer 1;
Smd '7' 0.4 0.6 -0 R270 (2.69 0.635);
Layer 1;
Smd '8' 0.4 0.6 -0 R270 (2.69 1.905);
Layer 25;
Change Size 1.27;
Change Align bottom left;
Text '>NAME' R0 (-2.54 3.175);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R0 (-2.54 -4.445);

Edit 'QFN28-ML_6X6MM.pac';
Description '\
<b>QFN28-ML_6X6MM</b><p>\n\
Source: http://www.microchip.com .. 39637a.pdf';
Layer 51;
Wire  0.2032 (-2.8984 -2.8984) (2.8984 -2.8984) (2.8984 2.8984) (-2.22 2.8984);
Layer 21;
Wire  0.2032 (-2.22 2.8984) (-2.22 2.9);
Wire  0.2032 (-2.8984 2.8984) (-2.22 2.8984);
Wire  0.2032 (-2.22 2.9) (-2.8984 2.2216);
Layer 51;
Wire  0.2032 (-2.8984 2.2216) (-2.8984 -2.8984);
Layer 21;
Wire  0.2032 (-2.8984 2.2216) (-2.8984 2.8984);
Layer 1;
Smd '1' 0.7 0.35 -20 R0 NOCREAM NOSTOP (-2.7 1.95);
Layer 1;
Smd '2' 0.7 0.35 -20 R0 NOCREAM NOSTOP (-2.7 1.3);
Layer 1;
Smd '3' 0.7 0.35 -20 R0 NOCREAM NOSTOP (-2.7 0.65);
Layer 1;
Smd '4' 0.7 0.35 -20 R0 NOCREAM NOSTOP (-2.7 0);
Layer 1;
Smd '5' 0.7 0.35 -20 R0 NOCREAM NOSTOP (-2.7 -0.65);
Layer 1;
Smd '6' 0.7 0.35 -20 R0 NOCREAM NOSTOP (-2.7 -1.3);
Layer 1;
Smd '7' 0.7 0.35 -20 R0 NOCREAM NOSTOP (-2.7 -1.95);
Layer 1;
Smd '8' 0.35 0.7 -20 R0 NOCREAM NOSTOP (-1.95 -2.7);
Layer 1;
Smd '9' 0.35 0.7 -20 R0 NOCREAM NOSTOP (-1.3 -2.7);
Layer 1;
Smd '10' 0.35 0.7 -20 R0 NOCREAM NOSTOP (-0.65 -2.7);
Layer 1;
Smd '11' 0.35 0.7 -20 R0 NOCREAM NOSTOP (0 -2.7);
Layer 1;
Smd '12' 0.35 0.7 -20 R0 NOCREAM NOSTOP (0.65 -2.7);
Layer 1;
Smd '13' 0.35 0.7 -20 R0 NOCREAM NOSTOP (1.3 -2.7);
Layer 1;
Smd '14' 0.35 0.7 -20 R0 NOCREAM NOSTOP (1.95 -2.7);
Layer 1;
Smd '15' 0.7 0.35 -20 R0 NOCREAM NOSTOP (2.7 -1.95);
Layer 1;
Smd '16' 0.7 0.35 -20 R0 NOCREAM NOSTOP (2.7 -1.3);
Layer 1;
Smd '17' 0.7 0.35 -20 R0 NOCREAM NOSTOP (2.7 -0.65);
Layer 1;
Smd '18' 0.7 0.35 -20 R0 NOCREAM NOSTOP (2.7 0);
Layer 1;
Smd '19' 0.7 0.35 -20 R0 NOCREAM NOSTOP (2.7 0.65);
Layer 1;
Smd '20' 0.7 0.35 -20 R0 NOCREAM NOSTOP (2.7 1.3);
Layer 1;
Smd '21' 0.7 0.35 -20 R0 NOCREAM NOSTOP (2.7 1.95);
Layer 1;
Smd '22' 0.35 0.7 -20 R0 NOCREAM NOSTOP (1.95 2.7);
Layer 1;
Smd '23' 0.35 0.7 -20 R0 NOCREAM NOSTOP (1.3 2.7);
Layer 1;
Smd '24' 0.35 0.7 -20 R0 NOCREAM NOSTOP (0.65 2.7);
Layer 1;
Smd '25' 0.35 0.7 -20 R0 NOCREAM NOSTOP (0 2.7);
Layer 1;
Smd '26' 0.35 0.7 -20 R0 NOCREAM NOSTOP (-0.65 2.7);
Layer 1;
Smd '27' 0.35 0.7 -20 R0 NOCREAM NOSTOP (-1.3 2.7);
Layer 1;
Smd '28' 0.35 0.7 -20 R0 NOCREAM NOSTOP (-1.95 2.7);
Layer 1;
Smd 'EXP' 3.7 3.7 -20 R0 NOCREAM NOSTOP (0 0);
Layer 25;
Change Size 1.27;
Change Align bottom left;
Text '>NAME' R0 (-3.175 3.175);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R0 (-3.175 -4.445);
Layer 29;
Rect R0 (-3.055 1.768) (-2.3465 2.132);
Layer 31;
Rect R0 (-3.042 1.7875) (-2.3595 2.1125);
Layer 29;
Rect R0 (-3.055 1.118) (-2.3465 1.482);
Layer 31;
Rect R0 (-3.042 1.1375) (-2.3595 1.4625);
Layer 29;
Rect R0 (-3.055 0.468) (-2.3465 0.832);
Layer 31;
Rect R0 (-3.042 0.4875) (-2.3595 0.8125);
Layer 29;
Rect R0 (-3.055 -0.182) (-2.3465 0.182);
Layer 31;
Rect R0 (-3.042 -0.1625) (-2.3595 0.1625);
Layer 29;
Rect R0 (-3.055 -0.832) (-2.3465 -0.468);
Layer 31;
Rect R0 (-3.042 -0.8125) (-2.3595 -0.4875);
Layer 29;
Rect R0 (-3.055 -1.482) (-2.3465 -1.118);
Layer 31;
Rect R0 (-3.042 -1.4625) (-2.3595 -1.1375);
Layer 29;
Rect R0 (-3.055 -2.132) (-2.3465 -1.768);
Layer 31;
Rect R0 (-3.042 -2.1125) (-2.3595 -1.7875);
Layer 29;
Rect R90 (-2.3042 -2.8827) (-1.5958 -2.5187);
Layer 31;
Rect R90 (-2.2912 -2.8632) (-1.6088 -2.5382);
Layer 29;
Rect R90 (-1.6542 -2.8827) (-0.9458 -2.5187);
Layer 31;
Rect R90 (-1.6412 -2.8632) (-0.9588 -2.5382);
Layer 29;
Rect R90 (-1.0042 -2.8827) (-0.2958 -2.5187);
Layer 31;
Rect R90 (-0.9912 -2.8632) (-0.3088 -2.5382);
Layer 29;
Rect R90 (-0.3542 -2.8827) (0.3542 -2.5187);
Layer 31;
Rect R90 (-0.3412 -2.8632) (0.3412 -2.5382);
Layer 29;
Rect R90 (0.2958 -2.8827) (1.0042 -2.5187);
Layer 31;
Rect R90 (0.3088 -2.8632) (0.9912 -2.5382);
Layer 29;
Rect R90 (0.9458 -2.8827) (1.6542 -2.5187);
Layer 31;
Rect R90 (0.9588 -2.8632) (1.6412 -2.5382);
Layer 29;
Rect R90 (1.5958 -2.8827) (2.3042 -2.5187);
Layer 31;
Rect R90 (1.6088 -2.8632) (2.2912 -2.5382);
Layer 29;
Rect R180 (2.3465 -2.132) (3.0549 -1.768);
Layer 31;
Rect R180 (2.3595 -2.1125) (3.0419 -1.7875);
Layer 29;
Rect R180 (2.3465 -1.482) (3.0549 -1.118);
Layer 31;
Rect R180 (2.3595 -1.4625) (3.0419 -1.1375);
Layer 29;
Rect R180 (2.3465 -0.832) (3.0549 -0.468);
Layer 31;
Rect R180 (2.3595 -0.8125) (3.0419 -0.4875);
Layer 29;
Rect R180 (2.3465 -0.182) (3.0549 0.182);
Layer 31;
Rect R180 (2.3595 -0.1625) (3.0419 0.1625);
Layer 29;
Rect R180 (2.3465 0.468) (3.0549 0.832);
Layer 31;
Rect R180 (2.3595 0.4875) (3.0419 0.8125);
Layer 29;
Rect R180 (2.3465 1.118) (3.0549 1.482);
Layer 31;
Rect R180 (2.3595 1.1375) (3.0419 1.4625);
Layer 29;
Rect R180 (2.3465 1.768) (3.0549 2.132);
Layer 31;
Rect R180 (2.3595 1.7875) (3.0419 2.1125);
Layer 29;
Rect R270 (1.5958 2.5187) (2.3042 2.8827);
Layer 31;
Rect R270 (1.6088 2.5382) (2.2912 2.8632);
Layer 29;
Rect R270 (0.9458 2.5187) (1.6542 2.8827);
Layer 31;
Rect R270 (0.9588 2.5382) (1.6412 2.8632);
Layer 29;
Rect R270 (0.2958 2.5187) (1.0042 2.8827);
Layer 31;
Rect R270 (0.3088 2.5382) (0.9912 2.8632);
Layer 29;
Rect R270 (-0.3542 2.5187) (0.3542 2.8827);
Layer 31;
Rect R270 (-0.3412 2.5382) (0.3412 2.8632);
Layer 29;
Rect R270 (-1.0042 2.5187) (-0.2958 2.8827);
Layer 31;
Rect R270 (-0.9912 2.5382) (-0.3088 2.8632);
Layer 29;
Rect R270 (-1.6542 2.5187) (-0.9458 2.8827);
Layer 31;
Rect R270 (-1.6412 2.5382) (-0.9588 2.8632);
Layer 29;
Rect R270 (-2.3042 2.5187) (-1.5958 2.8827);
Layer 31;
Rect R270 (-2.2912 2.5382) (-1.6088 2.8632);
Layer 29;
Rect R0 (-1.859 -1.859) (1.859 1.859);
Layer 31;
Rect R0 (-1.7355 -1.7355) (1.7355 1.7355);

Edit 'TQFP80-12X12.pac';
Description '\
<b>TQFP80</b> 12x12x1 mm Body<p>\n\
Source: http://www.microchip.com/ .. 39663c.pdf';
Layer 39;
Wire  0.1998 (-7.9 7.9) (7.9 7.9) (7.9 -7.9);
Wire  0.1998 (-7.9 -7.9) (-7.9 7.9);
Wire  0.1998 (7.9 -7.9) (-7.9 -7.9);
Layer 51;
Wire  0.2032 (-6.06 -6.06) (6.06 -6.06) (6.06 6.06) (-5.26 6.06) \
      (-6.06 5.26) (-6.06 -6.06);
Layer 21;
Wire  0.2032 (5.86 5.87) (5.86 -5.86) (-5.86 -5.86) (-5.86 5.22) \
      (-5.21 5.87) (5.86 5.87);
Layer 21;
Circle 0.254 (-4.5001 4.5001) (-4.0002 4.5001);
Layer 1;
Smd '1' 0.3 1.2 -0 R270 (-6.725 4.75);
Layer 1;
Smd '2' 0.3 1.2 -0 R270 (-6.725 4.25);
Layer 1;
Smd '3' 0.3 1.2 -0 R270 (-6.725 3.75);
Layer 1;
Smd '4' 0.3 1.2 -0 R270 (-6.725 3.25);
Layer 1;
Smd '5' 0.3 1.2 -0 R270 (-6.725 2.75);
Layer 1;
Smd '6' 0.3 1.2 -0 R270 (-6.725 2.25);
Layer 1;
Smd '7' 0.3 1.2 -0 R270 (-6.725 1.75);
Layer 1;
Smd '8' 0.3 1.2 -0 R270 (-6.725 1.25);
Layer 1;
Smd '9' 0.3 1.2 -0 R270 (-6.725 0.75);
Layer 1;
Smd '10' 0.3 1.2 -0 R270 (-6.725 0.25);
Layer 1;
Smd '11' 0.3 1.2 -0 R270 (-6.725 -0.25);
Layer 1;
Smd '12' 0.3 1.2 -0 R270 (-6.725 -0.75);
Layer 1;
Smd '13' 0.3 1.2 -0 R270 (-6.725 -1.25);
Layer 1;
Smd '14' 0.3 1.2 -0 R270 (-6.725 -1.75);
Layer 1;
Smd '15' 0.3 1.2 -0 R270 (-6.725 -2.25);
Layer 1;
Smd '16' 0.3 1.2 -0 R270 (-6.725 -2.75);
Layer 1;
Smd '17' 0.3 1.2 -0 R270 (-6.725 -3.25);
Layer 1;
Smd '18' 0.3 1.2 -0 R270 (-6.725 -3.75);
Layer 1;
Smd '19' 0.3 1.2 -0 R270 (-6.725 -4.25);
Layer 1;
Smd '20' 0.3 1.2 -0 R270 (-6.725 -4.75);
Layer 1;
Smd '21' 1.2 0.3 -0 R270 (-4.75 -6.725);
Layer 1;
Smd '22' 1.2 0.3 -0 R270 (-4.25 -6.725);
Layer 1;
Smd '23' 1.2 0.3 -0 R270 (-3.75 -6.725);
Layer 1;
Smd '24' 1.2 0.3 -0 R270 (-3.25 -6.725);
Layer 1;
Smd '25' 1.2 0.3 -0 R270 (-2.75 -6.725);
Layer 1;
Smd '26' 1.2 0.3 -0 R270 (-2.25 -6.725);
Layer 1;
Smd '27' 1.2 0.3 -0 R270 (-1.75 -6.725);
Layer 1;
Smd '28' 1.2 0.3 -0 R270 (-1.25 -6.725);
Layer 1;
Smd '29' 1.2 0.3 -0 R270 (-0.75 -6.725);
Layer 1;
Smd '30' 1.2 0.3 -0 R270 (-0.25 -6.725);
Layer 1;
Smd '31' 1.2 0.3 -0 R270 (0.25 -6.725);
Layer 1;
Smd '32' 1.2 0.3 -0 R270 (0.75 -6.725);
Layer 1;
Smd '33' 1.2 0.3 -0 R270 (1.25 -6.725);
Layer 1;
Smd '34' 1.2 0.3 -0 R270 (1.75 -6.725);
Layer 1;
Smd '35' 1.2 0.3 -0 R270 (2.25 -6.725);
Layer 1;
Smd '36' 1.2 0.3 -0 R270 (2.75 -6.725);
Layer 1;
Smd '37' 1.2 0.3 -0 R270 (3.25 -6.725);
Layer 1;
Smd '38' 1.2 0.3 -0 R270 (3.75 -6.725);
Layer 1;
Smd '39' 1.2 0.3 -0 R270 (4.25 -6.725);
Layer 1;
Smd '40' 1.2 0.3 -0 R270 (4.75 -6.725);
Layer 1;
Smd '41' 0.3 1.2 -0 R270 (6.725 -4.75);
Layer 1;
Smd '42' 0.3 1.2 -0 R270 (6.725 -4.25);
Layer 1;
Smd '43' 0.3 1.2 -0 R270 (6.725 -3.75);
Layer 1;
Smd '44' 0.3 1.2 -0 R270 (6.725 -3.25);
Layer 1;
Smd '45' 0.3 1.2 -0 R270 (6.725 -2.75);
Layer 1;
Smd '46' 0.3 1.2 -0 R270 (6.725 -2.25);
Layer 1;
Smd '47' 0.3 1.2 -0 R270 (6.725 -1.75);
Layer 1;
Smd '48' 0.3 1.2 -0 R270 (6.725 -1.25);
Layer 1;
Smd '49' 0.3 1.2 -0 R270 (6.725 -0.75);
Layer 1;
Smd '50' 0.3 1.2 -0 R270 (6.725 -0.25);
Layer 1;
Smd '51' 0.3 1.2 -0 R270 (6.725 0.25);
Layer 1;
Smd '52' 0.3 1.2 -0 R270 (6.725 0.75);
Layer 1;
Smd '53' 0.3 1.2 -0 R270 (6.725 1.25);
Layer 1;
Smd '54' 0.3 1.2 -0 R270 (6.725 1.75);
Layer 1;
Smd '55' 0.3 1.2 -0 R270 (6.725 2.25);
Layer 1;
Smd '56' 0.3 1.2 -0 R270 (6.725 2.75);
Layer 1;
Smd '57' 0.3 1.2 -0 R270 (6.725 3.25);
Layer 1;
Smd '58' 0.3 1.2 -0 R270 (6.725 3.75);
Layer 1;
Smd '59' 0.3 1.2 -0 R270 (6.725 4.25);
Layer 1;
Smd '60' 0.3 1.2 -0 R270 (6.725 4.75);
Layer 1;
Smd '61' 1.2 0.3 -0 R270 (4.75 6.725);
Layer 1;
Smd '62' 1.2 0.3 -0 R270 (4.25 6.725);
Layer 1;
Smd '63' 1.2 0.3 -0 R270 (3.75 6.725);
Layer 1;
Smd '64' 1.2 0.3 -0 R270 (3.25 6.725);
Layer 1;
Smd '65' 1.2 0.3 -0 R270 (2.75 6.725);
Layer 1;
Smd '66' 1.2 0.3 -0 R270 (2.25 6.725);
Layer 1;
Smd '67' 1.2 0.3 -0 R270 (1.75 6.725);
Layer 1;
Smd '68' 1.2 0.3 -0 R270 (1.25 6.725);
Layer 1;
Smd '69' 1.2 0.3 -0 R270 (0.75 6.725);
Layer 1;
Smd '70' 1.2 0.3 -0 R270 (0.25 6.725);
Layer 1;
Smd '71' 1.2 0.3 -0 R270 (-0.25 6.725);
Layer 1;
Smd '72' 1.2 0.3 -0 R270 (-0.75 6.725);
Layer 1;
Smd '73' 1.2 0.3 -0 R270 (-1.25 6.725);
Layer 1;
Smd '74' 1.2 0.3 -0 R270 (-1.75 6.725);
Layer 1;
Smd '75' 1.2 0.3 -0 R270 (-2.25 6.725);
Layer 1;
Smd '76' 1.2 0.3 -0 R270 (-2.75 6.725);
Layer 1;
Smd '77' 1.2 0.3 -0 R270 (-3.25 6.725);
Layer 1;
Smd '78' 1.2 0.3 -0 R270 (-3.75 6.725);
Layer 1;
Smd '79' 1.2 0.3 -0 R270 (-4.25 6.725);
Layer 1;
Smd '80' 1.2 0.3 -0 R270 (-4.75 6.725);
Layer 25;
Change Size 1.27;
Change Align bottom left;
Text '>NAME' R0 (-3.81 -3.175);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R0 (-3.81 1.905);
Layer 51;
Rect R270 (4.275 6.4874) (5.2248 6.7624);
Layer 51;
Rect R270 (3.775 6.4874) (4.7248 6.7624);
Layer 51;
Rect R270 (3.275 6.4874) (4.2248 6.7624);
Layer 51;
Rect R270 (2.775 6.4874) (3.7248 6.7624);
Layer 51;
Rect R270 (2.275 6.4874) (3.2248 6.7624);
Layer 51;
Rect R270 (1.775 6.4874) (2.7248 6.7624);
Layer 51;
Rect R270 (1.275 6.4874) (2.2248 6.7624);
Layer 51;
Rect R270 (0.775 6.4874) (1.7248 6.7624);
Layer 51;
Rect R270 (0.275 6.4874) (1.2248 6.7624);
Layer 51;
Rect R270 (-0.225 6.4874) (0.7248 6.7624);
Layer 51;
Rect R270 (-0.7249 6.4874) (0.2249 6.7624);
Layer 51;
Rect R270 (-1.2249 6.4874) (-0.2751 6.7624);
Layer 51;
Rect R270 (-1.7249 6.4874) (-0.7751 6.7624);
Layer 51;
Rect R270 (-2.2249 6.4874) (-1.2751 6.7624);
Layer 51;
Rect R270 (-2.7249 6.4874) (-1.7751 6.7624);
Layer 51;
Rect R270 (-3.2249 6.4874) (-2.2751 6.7624);
Layer 51;
Rect R270 (-3.7249 6.4874) (-2.7751 6.7624);
Layer 51;
Rect R270 (-4.2249 6.4874) (-3.2751 6.7624);
Layer 51;
Rect R270 (-4.7249 6.4874) (-3.7751 6.7624);
Layer 51;
Rect R270 (-5.2249 6.4874) (-4.2751 6.7624);
Layer 51;
Rect R0 (-7.0998 4.6124) (-6.15 4.8874);
Layer 51;
Rect R0 (-7.0998 4.1124) (-6.15 4.3874);
Layer 51;
Rect R0 (-7.0998 3.6124) (-6.15 3.8874);
Layer 51;
Rect R0 (-7.0998 3.1124) (-6.15 3.3874);
Layer 51;
Rect R0 (-7.0998 2.6124) (-6.15 2.8874);
Layer 51;
Rect R0 (-7.0998 2.1124) (-6.15 2.3874);
Layer 51;
Rect R0 (-7.0998 1.6124) (-6.15 1.8874);
Layer 51;
Rect R0 (-7.0998 1.1124) (-6.15 1.3874);
Layer 51;
Rect R0 (-7.0998 0.6124) (-6.15 0.8874);
Layer 51;
Rect R0 (-7.0998 0.1124) (-6.15 0.3874);
Layer 51;
Rect R0 (-7.0998 -0.3875) (-6.15 -0.1125);
Layer 51;
Rect R0 (-7.0998 -0.8875) (-6.15 -0.6125);
Layer 51;
Rect R0 (-7.0998 -1.3875) (-6.15 -1.1125);
Layer 51;
Rect R0 (-7.0998 -1.8875) (-6.15 -1.6125);
Layer 51;
Rect R0 (-7.0998 -2.3875) (-6.15 -2.1125);
Layer 51;
Rect R0 (-7.0998 -2.8875) (-6.15 -2.6125);
Layer 51;
Rect R0 (-7.0998 -3.3875) (-6.15 -3.1125);
Layer 51;
Rect R0 (-7.0998 -3.8875) (-6.15 -3.6125);
Layer 51;
Rect R0 (-7.0998 -4.3875) (-6.15 -4.1125);
Layer 51;
Rect R0 (-7.0998 -4.8875) (-6.15 -4.6125);
Layer 51;
Rect R90 (-5.2248 -6.7624) (-4.275 -6.4874);
Layer 51;
Rect R90 (-4.7248 -6.7624) (-3.775 -6.4874);
Layer 51;
Rect R90 (-4.2248 -6.7624) (-3.275 -6.4874);
Layer 51;
Rect R90 (-3.7248 -6.7624) (-2.775 -6.4874);
Layer 51;
Rect R90 (-3.2248 -6.7624) (-2.275 -6.4874);
Layer 51;
Rect R90 (-2.7248 -6.7624) (-1.775 -6.4874);
Layer 51;
Rect R90 (-2.2248 -6.7624) (-1.275 -6.4874);
Layer 51;
Rect R90 (-1.7248 -6.7624) (-0.775 -6.4874);
Layer 51;
Rect R90 (-1.2248 -6.7624) (-0.275 -6.4874);
Layer 51;
Rect R90 (-0.7248 -6.7624) (0.225 -6.4874);
Layer 51;
Rect R90 (-0.2249 -6.7624) (0.7249 -6.4874);
Layer 51;
Rect R90 (0.2751 -6.7624) (1.2249 -6.4874);
Layer 51;
Rect R90 (0.7751 -6.7624) (1.7249 -6.4874);
Layer 51;
Rect R90 (1.2751 -6.7624) (2.2249 -6.4874);
Layer 51;
Rect R90 (1.7751 -6.7624) (2.7249 -6.4874);
Layer 51;
Rect R90 (2.2751 -6.7624) (3.2249 -6.4874);
Layer 51;
Rect R90 (2.7751 -6.7624) (3.7249 -6.4874);
Layer 51;
Rect R90 (3.2751 -6.7624) (4.2249 -6.4874);
Layer 51;
Rect R90 (3.7751 -6.7624) (4.7249 -6.4874);
Layer 51;
Rect R90 (4.2751 -6.7624) (5.2249 -6.4874);
Layer 51;
Rect R180 (6.15 -4.8874) (7.0998 -4.6124);
Layer 51;
Rect R180 (6.15 -4.3874) (7.0998 -4.1124);
Layer 51;
Rect R180 (6.15 -3.8874) (7.0998 -3.6124);
Layer 51;
Rect R180 (6.15 -3.3874) (7.0998 -3.1124);
Layer 51;
Rect R180 (6.15 -2.8874) (7.0998 -2.6124);
Layer 51;
Rect R180 (6.15 -2.3874) (7.0998 -2.1124);
Layer 51;
Rect R180 (6.15 -1.8874) (7.0998 -1.6124);
Layer 51;
Rect R180 (6.15 -1.3874) (7.0998 -1.1124);
Layer 51;
Rect R180 (6.15 -0.8874) (7.0998 -0.6124);
Layer 51;
Rect R180 (6.15 -0.3874) (7.0998 -0.1124);
Layer 51;
Rect R180 (6.15 0.1125) (7.0998 0.3875);
Layer 51;
Rect R180 (6.15 0.6125) (7.0998 0.8875);
Layer 51;
Rect R180 (6.15 1.1125) (7.0998 1.3875);
Layer 51;
Rect R180 (6.15 1.6125) (7.0998 1.8875);
Layer 51;
Rect R180 (6.15 2.1125) (7.0998 2.3875);
Layer 51;
Rect R180 (6.15 2.6125) (7.0998 2.8875);
Layer 51;
Rect R180 (6.15 3.1125) (7.0998 3.3875);
Layer 51;
Rect R180 (6.15 3.6125) (7.0998 3.8875);
Layer 51;
Rect R180 (6.15 4.1125) (7.0998 4.3875);
Layer 51;
Rect R180 (6.15 4.6125) (7.0998 4.8875);

Edit 'QFN44ML8X8.pac';
Description '\
<b>44-Lead Plastic Quad Flat No Lead Package (ML)</b> 8x8 mm Body (QFN)<p>\n\
Source: http://ww1.microchip.com/downloads/en/devicedoc/39632c.pdf';
Layer 51;
Wire  0.2032 (-3.9 -3.9) (3.9 -3.9) (3.9 3.9) (-3.9 3.9) \
      (-3.9 -3.9);
Layer 1;
Smd '1' 0.45 0.33 -40 R0 NOSTOP (-3.7875 3.25);
Layer 1;
Smd '2' 0.45 0.33 -0 R0 NOSTOP (-3.7875 2.6);
Layer 1;
Smd '3' 0.45 0.33 -0 R0 NOSTOP (-3.7875 1.95);
Layer 1;
Smd '4' 0.45 0.33 -0 R0 NOSTOP (-3.7875 1.3);
Layer 1;
Smd '5' 0.45 0.33 -0 R0 NOSTOP (-3.7875 0.65);
Layer 1;
Smd '6' 0.45 0.33 -0 R0 NOSTOP (-3.7875 0);
Layer 1;
Smd '7' 0.45 0.33 -0 R0 NOSTOP (-3.7875 -0.65);
Layer 1;
Smd '8' 0.45 0.33 -0 R0 NOSTOP (-3.7875 -1.3);
Layer 1;
Smd '9' 0.45 0.33 -0 R0 NOSTOP (-3.7875 -1.95);
Layer 1;
Smd '10' 0.45 0.33 -0 R0 NOSTOP (-3.7875 -2.6);
Layer 1;
Smd '11' 0.45 0.33 -40 R0 NOSTOP (-3.7875 -3.25);
Layer 1;
Smd '12' 0.45 0.33 -40 R90 NOSTOP (-3.25 -3.7875);
Layer 1;
Smd '13' 0.45 0.33 -0 R90 NOSTOP (-2.6 -3.7875);
Layer 1;
Smd '14' 0.45 0.33 -0 R90 NOSTOP (-1.95 -3.7875);
Layer 1;
Smd '15' 0.45 0.33 -0 R90 NOSTOP (-1.3 -3.7875);
Layer 1;
Smd '16' 0.45 0.33 -0 R90 NOSTOP (-0.65 -3.7875);
Layer 1;
Smd '17' 0.45 0.33 -0 R90 NOSTOP (0 -3.7875);
Layer 1;
Smd '18' 0.45 0.33 -0 R90 NOSTOP (0.65 -3.7875);
Layer 1;
Smd '19' 0.45 0.33 -0 R90 NOSTOP (1.3 -3.7875);
Layer 1;
Smd '20' 0.45 0.33 -0 R90 NOSTOP (1.95 -3.7875);
Layer 1;
Smd '21' 0.45 0.33 -0 R90 NOSTOP (2.6 -3.7875);
Layer 1;
Smd '22' 0.45 0.33 -40 R90 NOSTOP (3.25 -3.7875);
Layer 1;
Smd '23' 0.45 0.33 -40 R180 NOSTOP (3.7875 -3.25);
Layer 1;
Smd '24' 0.45 0.33 -0 R180 NOSTOP (3.7875 -2.6);
Layer 1;
Smd '25' 0.45 0.33 -0 R180 NOSTOP (3.7875 -1.95);
Layer 1;
Smd '26' 0.45 0.33 -0 R180 NOSTOP (3.7875 -1.3);
Layer 1;
Smd '27' 0.45 0.33 -0 R180 NOSTOP (3.7875 -0.65);
Layer 1;
Smd '28' 0.45 0.33 -0 R180 NOSTOP (3.7875 0);
Layer 1;
Smd '29' 0.45 0.33 -0 R180 NOSTOP (3.7875 0.65);
Layer 1;
Smd '30' 0.45 0.33 -0 R180 NOSTOP (3.7875 1.3);
Layer 1;
Smd '31' 0.45 0.33 -0 R180 NOSTOP (3.7875 1.95);
Layer 1;
Smd '32' 0.45 0.33 -0 R180 NOSTOP (3.7875 2.6);
Layer 1;
Smd '33' 0.45 0.33 -40 R180 NOSTOP (3.7875 3.25);
Layer 1;
Smd '34' 0.45 0.33 -40 R270 NOSTOP (3.25 3.7875);
Layer 1;
Smd '35' 0.45 0.33 -0 R270 NOSTOP (2.6 3.7875);
Layer 1;
Smd '36' 0.45 0.33 -0 R270 NOSTOP (1.95 3.7875);
Layer 1;
Smd '37' 0.45 0.33 -0 R270 NOSTOP (1.3 3.7875);
Layer 1;
Smd '38' 0.45 0.33 -0 R270 NOSTOP (0.65 3.7875);
Layer 1;
Smd '39' 0.45 0.33 -0 R270 NOSTOP (0 3.7875);
Layer 1;
Smd '40' 0.45 0.33 -0 R270 NOSTOP (-0.65 3.7875);
Layer 1;
Smd '41' 0.45 0.33 -0 R270 NOSTOP (-1.3 3.7875);
Layer 1;
Smd '42' 0.45 0.33 -0 R270 NOSTOP (-1.95 3.7875);
Layer 1;
Smd '43' 0.45 0.33 -0 R270 NOSTOP (-2.6 3.7875);
Layer 1;
Smd '44' 0.45 0.33 -40 R270 NOSTOP (-3.25 3.7875);
Layer 1;
Smd 'EXP' 6 6 -0 R0 NOSTOP (0 0);
Layer 25;
Change Size 1.27;
Change Align bottom left;
Text '>NAME' R0 (-3.9 4.55);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R0 (-3.9 -5.525);
Layer 29;
Rect R0 (-4.05 3.05) (-3.525 3.45);
Layer 29;
Rect R0 (-4.05 2.4) (-3.525 2.8);
Layer 29;
Rect R0 (-4.05 1.75) (-3.525 2.15);
Layer 29;
Rect R0 (-4.05 1.1) (-3.525 1.5);
Layer 29;
Rect R0 (-4.05 0.45) (-3.525 0.85);
Layer 29;
Rect R0 (-4.05 -0.2) (-3.525 0.2);
Layer 29;
Rect R0 (-4.05 -0.85) (-3.525 -0.45);
Layer 29;
Rect R0 (-4.05 -1.5) (-3.525 -1.1);
Layer 29;
Rect R0 (-4.05 -2.15) (-3.525 -1.75);
Layer 29;
Rect R0 (-4.05 -2.8) (-3.525 -2.4);
Layer 29;
Rect R0 (-4.05 -3.45) (-3.525 -3.05);
Layer 29;
Rect R90 (-3.5125 -3.9875) (-2.9875 -3.5875);
Layer 29;
Rect R90 (-2.8625 -3.9875) (-2.3375 -3.5875);
Layer 29;
Rect R90 (-2.2125 -3.9875) (-1.6875 -3.5875);
Layer 29;
Rect R90 (-1.5625 -3.9875) (-1.0375 -3.5875);
Layer 29;
Rect R90 (-0.9125 -3.9875) (-0.3875 -3.5875);
Layer 29;
Rect R90 (-0.2625 -3.9875) (0.2625 -3.5875);
Layer 29;
Rect R90 (0.3875 -3.9875) (0.9125 -3.5875);
Layer 29;
Rect R90 (1.0375 -3.9875) (1.5625 -3.5875);
Layer 29;
Rect R90 (1.6875 -3.9875) (2.2125 -3.5875);
Layer 29;
Rect R90 (2.3375 -3.9875) (2.8625 -3.5875);
Layer 29;
Rect R90 (2.9875 -3.9875) (3.5125 -3.5875);
Layer 29;
Rect R180 (3.525 -3.45) (4.05 -3.05);
Layer 29;
Rect R180 (3.525 -2.8) (4.05 -2.4);
Layer 29;
Rect R180 (3.525 -2.15) (4.05 -1.75);
Layer 29;
Rect R180 (3.525 -1.5) (4.05 -1.1);
Layer 29;
Rect R180 (3.525 -0.85) (4.05 -0.45);
Layer 29;
Rect R180 (3.525 -0.2) (4.05 0.2);
Layer 29;
Rect R180 (3.525 0.45) (4.05 0.85);
Layer 29;
Rect R180 (3.525 1.1) (4.05 1.5);
Layer 29;
Rect R180 (3.525 1.75) (4.05 2.15);
Layer 29;
Rect R180 (3.525 2.4) (4.05 2.8);
Layer 29;
Rect R180 (3.525 3.05) (4.05 3.45);
Layer 29;
Rect R270 (2.9875 3.5875) (3.5125 3.9875);
Layer 29;
Rect R270 (2.3375 3.5875) (2.8625 3.9875);
Layer 29;
Rect R270 (1.6875 3.5875) (2.2125 3.9875);
Layer 29;
Rect R270 (1.0375 3.5875) (1.5625 3.9875);
Layer 29;
Rect R270 (0.3875 3.5875) (0.9125 3.9875);
Layer 29;
Rect R270 (-0.2625 3.5875) (0.2625 3.9875);
Layer 29;
Rect R270 (-0.9125 3.5875) (-0.3875 3.9875);
Layer 29;
Rect R270 (-1.5625 3.5875) (-1.0375 3.9875);
Layer 29;
Rect R270 (-2.2125 3.5875) (-1.6875 3.9875);
Layer 29;
Rect R270 (-2.8625 3.5875) (-2.3375 3.9875);
Layer 29;
Rect R270 (-3.5125 3.5875) (-2.9875 3.9875);
Layer 51;
Rect R0 (-3.8375 0.65) (-0.6625 3.8375);
Layer 29;
Rect R0 (-2.9625 -2.9625) (2.9625 2.9625);

Edit 'DFN-2X3.pac';
Description '\
<b>8-Lead Plastic Dual Flat No Lead Package (MC)</b> 2x3x0.9 mm Body (DFN) - Saw Singulated<p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/21796H.pdf';
Layer 21;
Wire  0.1016 (-1.44 0.96) (1.44 0.96);
Wire  0.1016 (1.44 -0.96) (-1.44 -0.96);
Layer 51;
Wire  0.1016 (-1.44 0.96) (-1.44 -0.96);
Wire  0.1016 (1.44 -0.96) (1.44 0.96);
Layer 1;
Smd '1' 0.7 0.3 -0 R0 NOCREAM NOSTOP (-1.325 0.75);
Layer 1;
Smd '2' 0.7 0.3 -0 R0 NOCREAM NOSTOP (-1.325 0.25);
Layer 1;
Smd '3' 0.7 0.3 -0 R0 NOCREAM NOSTOP (-1.325 -0.25);
Layer 1;
Smd '4' 0.7 0.3 -0 R0 NOCREAM NOSTOP (-1.325 -0.75);
Layer 1;
Smd '5' 0.7 0.3 -0 R0 NOCREAM NOSTOP (1.325 -0.75);
Layer 1;
Smd '6' 0.7 0.3 -0 R0 NOCREAM NOSTOP (1.325 -0.25);
Layer 1;
Smd '7' 0.7 0.3 -0 R0 NOCREAM NOSTOP (1.325 0.25);
Layer 1;
Smd '8' 0.7 0.3 -0 R0 NOCREAM NOSTOP (1.325 0.75);
Layer 1;
Smd 'EXP' 1.3 1.5 -0 R90 NOCREAM NOSTOP (0 0);
Layer 25;
Change Size 1.27;
Change Align bottom left;
Text '>NAME' R0 (-2.04 1.375);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R0 (-1.84 -2.745);
Layer 51;
Rect R0 (-1.425 -0.95) (-0.2 0);
Layer 29;
Rect R0 (-1.725 0.55) (-0.925 0.95);
Layer 31;
Rect R0 (-1.65 0.6) (-1 0.9);
Layer 29;
Rect R0 (-1.725 0.05) (-0.925 0.45);
Layer 31;
Rect R0 (-1.65 0.1) (-1 0.4);
Layer 29;
Rect R0 (-1.725 -0.45) (-0.925 -0.05);
Layer 31;
Rect R0 (-1.65 -0.4) (-1 -0.1);
Layer 29;
Rect R0 (-1.725 -0.95) (-0.925 -0.55);
Layer 31;
Rect R0 (-1.65 -0.9) (-1 -0.6);
Layer 29;
Rect R180 (0.925 -0.95) (1.725 -0.55);
Layer 31;
Rect R180 (1 -0.9) (1.65 -0.6);
Layer 29;
Rect R180 (0.925 -0.45) (1.725 -0.05);
Layer 31;
Rect R180 (1 -0.4) (1.65 -0.1);
Layer 29;
Rect R180 (0.925 0.05) (1.725 0.45);
Layer 31;
Rect R180 (1 0.1) (1.65 0.4);
Layer 29;
Rect R180 (0.925 0.55) (1.725 0.95);
Layer 31;
Rect R180 (1 0.6) (1.65 0.9);
Layer 29;
Rect R0 (-0.8 -0.7) (0.8 0.7);
Layer 31;
Rect R0 (-0.725 -0.625) (0.725 0.625);

Edit 'SOT23-6.pac';
Description '<b>Small Outline Transistor</b> 6 lead';
Layer 51;
Wire  0.1524 (1.422 -0.781) (-1.423 -0.781);
Layer 21;
Wire  0.1524 (-1.423 -0.781) (-1.423 0.781);
Layer 51;
Wire  0.1524 (-1.423 0.781) (1.422 0.781);
Layer 21;
Wire  0.1524 (1.422 0.781) (1.422 -0.781);
Layer 21;
Circle 0 (-1.15 -0.5) (-1.05 -0.5);
Layer 1;
Smd '1' 0.6 0.9 -0 R0 (-0.95 -1.15);
Layer 1;
Smd '2' 0.6 0.9 -0 R0 (0 -1.15);
Layer 1;
Smd '3' 0.6 0.9 -0 R0 (0.95 -1.15);
Layer 1;
Smd '4' 0.6 0.9 -0 R0 (0.95 1.15);
Layer 1;
Smd '5' 0.6 0.9 -0 R0 (0 1.15);
Layer 1;
Smd '6' 0.6 0.9 -0 R0 (-0.95 1.15);
Layer 27;
Change Size 1.016;
Change Ratio 10;
Change Align bottom left;
Text '>VALUE' R0 (-1.397 -2.672);
Layer 25;
Change Size 1.016;
Change Align bottom left;
Text '>NAME' R0 (-1.397 1.702);
Layer 51;
Rect R0 (-1.2 -1.4) (-0.7 -0.8);
Layer 51;
Rect R0 (-0.25 -1.4) (0.25 -0.8);
Layer 51;
Rect R0 (0.7 -1.4) (1.2 -0.8);
Layer 51;
Rect R0 (0.7 0.8) (1.2 1.4);
Layer 51;
Rect R0 (-0.25 0.8) (0.25 1.4);
Layer 51;
Rect R0 (-1.2 0.8) (-0.7 1.4);

Edit 'MSOP8.pac';
Description '\
<b>Micro Small Outline Package</b> Grid 0.65mm<p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/21796H.pdf';
Layer 21;
Wire  0.2032 (-1.4 1.4) (1.4 1.4) (1.4 -1.4) (-1.4 -1.4) \
      (-1.4 1.4);
Layer 21;
Circle 0 (-1 -1) (-0.8 -1);
Layer 1;
Smd '1' 0.45 1 -0 R0 NOSTOP (-0.975 -2.05);
Layer 1;
Smd '2' 0.45 1 -0 R0 NOSTOP (-0.325 -2.05);
Layer 1;
Smd '3' 0.45 1 -0 R0 NOSTOP (0.325 -2.05);
Layer 1;
Smd '4' 0.45 1 -0 R0 NOSTOP (0.975 -2.05);
Layer 1;
Smd '5' 0.45 1 -0 R0 NOSTOP (0.975 2.05);
Layer 1;
Smd '6' 0.45 1 -0 R0 NOSTOP (0.325 2.05);
Layer 1;
Smd '7' 0.45 1 -0 R0 NOSTOP (-0.325 2.05);
Layer 1;
Smd '8' 0.45 1 -0 R0 NOSTOP (-0.975 2.05);
Layer 25;
Change Size 1.016;
Change Ratio 8;
Change Align bottom left;
Text '>NAME' R90 (-1.905 -1.905);
Layer 27;
Change Size 1.016;
Change Align bottom left;
Text '>VALUE' R90 (2.54 -1.905);
Layer 51;
Rect R0 (-1.1254 -2.45) (-0.8254 -1.5);
Layer 51;
Rect R0 (-0.4751 -2.45) (-0.1751 -1.5);
Layer 51;
Rect R0 (0.1751 -2.45) (0.4751 -1.5);
Layer 51;
Rect R0 (0.8253 -2.45) (1.1253 -1.5);
Layer 51;
Rect R0 (0.8254 1.5) (1.1254 2.45);
Layer 51;
Rect R0 (0.1751 1.5) (0.4751 2.45);
Layer 51;
Rect R0 (-0.4751 1.5) (-0.1751 2.45);
Layer 51;
Rect R0 (-1.1253 1.5) (-0.8253 2.45);
Layer 29;
Rect R0 (-1.225 -2.6) (-0.725 -1.525);
Layer 29;
Rect R0 (-0.575 -2.6) (-0.075 -1.525);
Layer 29;
Rect R0 (0.075 -2.6) (0.575 -1.525);
Layer 29;
Rect R0 (0.725 -2.6) (1.225 -1.525);
Layer 29;
Rect R180 (0.725 1.525) (1.225 2.6);
Layer 29;
Rect R180 (0.075 1.525) (0.575 2.6);
Layer 29;
Rect R180 (-0.575 1.525) (-0.075 2.6);
Layer 29;
Rect R180 (-1.225 1.525) (-0.725 2.6);

Edit 'SO-14DW.pac';
Description '<b>Small Outline Integrated Circuit</b> wide';
Layer 51;
Wire  0.2032 (4.305 -3.7) (-4.305 -3.7) (-4.305 -3.2) (-4.305 3.7) \
      (4.305 3.7);
Wire  0.2032 (4.305 -3.2) (-4.305 -3.2);
Wire  0.2032 (4.305 3.7) (4.305 -3.2) (4.305 -3.7);
Layer 39;
Wire  0.2 (-4.7625 5.715) (-4.7625 -5.715) (4.7625 -5.715) (4.7625 5.715) \
      (-4.7625 5.715);
Layer 1;
Smd '2' 0.6 2.2 -0 R0 (-2.54 -4.6);
Layer 1;
Smd '13' 0.6 2.2 -0 R0 (-2.54 4.6);
Layer 1;
Smd '1' 0.6 2.2 -0 R0 (-3.81 -4.6);
Layer 1;
Smd '3' 0.6 2.2 -0 R0 (-1.27 -4.6);
Layer 1;
Smd '4' 0.6 2.2 -0 R0 (0 -4.6);
Layer 1;
Smd '14' 0.6 2.2 -0 R0 (-3.81 4.6);
Layer 1;
Smd '12' 0.6 2.2 -0 R0 (-1.27 4.6);
Layer 1;
Smd '11' 0.6 2.2 -0 R0 (0 4.6);
Layer 1;
Smd '6' 0.6 2.2 -0 R0 (2.54 -4.6);
Layer 1;
Smd '9' 0.6 2.2 -0 R0 (2.54 4.6);
Layer 1;
Smd '5' 0.6 2.2 -0 R0 (1.27 -4.6);
Layer 1;
Smd '7' 0.6 2.2 -0 R0 (3.81 -4.6);
Layer 1;
Smd '10' 0.6 2.2 -0 R0 (1.27 4.6);
Layer 1;
Smd '8' 0.6 2.2 -0 R0 (3.81 4.6);
Layer 25;
Change Size 1.27;
Change Align bottom left;
Text '>NAME' R0 (-3.81 1.27);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R0 (-3.81 -2.54);
Layer 51;
Rect R0 (-4.055 -5.32) (-3.565 -3.8);
Layer 51;
Rect R0 (-2.785 -5.32) (-2.295 -3.8);
Layer 51;
Rect R0 (-1.515 -5.32) (-1.025 -3.8);
Layer 51;
Rect R0 (-0.245 -5.32) (0.245 -3.8);
Layer 51;
Rect R0 (1.025 -5.32) (1.515 -3.8);
Layer 51;
Rect R0 (2.295 -5.32) (2.785 -3.8);
Layer 51;
Rect R0 (3.565 -5.32) (4.055 -3.8);
Layer 51;
Rect R0 (3.565 3.8) (4.055 5.32);
Layer 51;
Rect R0 (2.295 3.8) (2.785 5.32);
Layer 51;
Rect R0 (1.025 3.8) (1.515 5.32);
Layer 51;
Rect R0 (-0.245 3.8) (0.245 5.32);
Layer 51;
Rect R0 (-1.515 3.8) (-1.025 5.32);
Layer 51;
Rect R0 (-2.785 3.8) (-2.295 5.32);
Layer 51;
Rect R0 (-4.055 3.8) (-3.565 5.32);

Edit 'DIL14.pac';
Description '<b>Dual In Line Package</b>';
Layer 21;
Wire  0.1524 (8.89 2.921) (-8.89 2.921);
Wire  0.1524 (-8.89 -2.921) (8.89 -2.921);
Wire  0.1524 (8.89 2.921) (8.89 -2.921);
Wire  0.1524 (-8.89 2.921) (-8.89 1.016);
Wire  0.1524 (-8.89 -2.921) (-8.89 -1.016);
Wire  0.1524 (-8.89 1.016) -180 (-8.89 -1.016);
Change Drill 0.8128;Pad '1' long 0 R90 (-7.62 -3.81);
Change Drill 0.8128;Pad '2' long 0 R90 (-5.08 -3.81);
Change Drill 0.8128;Pad '7' long 0 R90 (7.62 -3.81);
Change Drill 0.8128;Pad '8' long 0 R90 (7.62 3.81);
Change Drill 0.8128;Pad '3' long 0 R90 (-2.54 -3.81);
Change Drill 0.8128;Pad '4' long 0 R90 (0 -3.81);
Change Drill 0.8128;Pad '6' long 0 R90 (5.08 -3.81);
Change Drill 0.8128;Pad '5' long 0 R90 (2.54 -3.81);
Change Drill 0.8128;Pad '9' long 0 R90 (5.08 3.81);
Change Drill 0.8128;Pad '10' long 0 R90 (2.54 3.81);
Change Drill 0.8128;Pad '11' long 0 R90 (0 3.81);
Change Drill 0.8128;Pad '12' long 0 R90 (-2.54 3.81);
Change Drill 0.8128;Pad '13' long 0 R90 (-5.08 3.81);
Change Drill 0.8128;Pad '14' long 0 R90 (-7.62 3.81);
Layer 25;
Change Size 1.27;
Change Ratio 10;
Change Align bottom left;
Text '>NAME' R90 (-9.271 -3.048);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R0 (-6.731 -0.635);

Edit 'SO-16DW.pac';
Description '<b>Small Outline Integrated Circuit</b> wide';
Layer 39;
Wire  0.2 (-5.395 5.9) (5.395 5.9);
Wire  0.2 (5.395 -5.9) (-5.395 -5.9) (-5.395 5.9);
Layer 51;
Wire  0.2032 (5.19 -3.7) (-5.19 -3.7) (-5.19 3.7) (5.19 3.7);
Layer 21;
Wire  0.2032 (5.19 -3.2) (-5.19 -3.2);
Layer 51;
Wire  0.2032 (5.19 3.7) (5.19 -3.7);
Layer 39;
Wire  0.2 (5.395 5.9) (5.395 -5.9);
Layer 1;
Smd '2' 0.6 2.2 -0 R0 (-3.175 -4.6);
Layer 1;
Smd '13' 0.6 2.2 -0 R0 (-0.635 4.6);
Layer 1;
Smd '1' 0.6 2.2 -0 R0 (-4.445 -4.6);
Layer 1;
Smd '3' 0.6 2.2 -0 R0 (-1.905 -4.6);
Layer 1;
Smd '4' 0.6 2.2 -0 R0 (-0.635 -4.6);
Layer 1;
Smd '14' 0.6 2.2 -0 R0 (-1.905 4.6);
Layer 1;
Smd '12' 0.6 2.2 -0 R0 (0.635 4.6);
Layer 1;
Smd '11' 0.6 2.2 -0 R0 (1.905 4.6);
Layer 1;
Smd '6' 0.6 2.2 -0 R0 (1.905 -4.6);
Layer 1;
Smd '9' 0.6 2.2 -0 R0 (4.445 4.6);
Layer 1;
Smd '5' 0.6 2.2 -0 R0 (0.635 -4.6);
Layer 1;
Smd '7' 0.6 2.2 -0 R0 (3.175 -4.6);
Layer 1;
Smd '10' 0.6 2.2 -0 R0 (3.175 4.6);
Layer 1;
Smd '8' 0.6 2.2 -0 R0 (4.445 -4.6);
Layer 1;
Smd '15' 0.6 2.2 -0 R0 (-3.175 4.6);
Layer 1;
Smd '16' 0.6 2.2 -0 R0 (-4.445 4.6);
Layer 25;
Change Size 1.27;
Change Ratio 8;
Change Align bottom left;
Text '>NAME' R0 (-4.445 1.27);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R0 (-4.445 -2.54);
Layer 51;
Rect R0 (-4.69 -5.32) (-4.2 -3.8);
Layer 51;
Rect R0 (-3.42 -5.32) (-2.93 -3.8);
Layer 51;
Rect R0 (-2.15 -5.32) (-1.66 -3.8);
Layer 51;
Rect R0 (-0.88 -5.32) (-0.39 -3.8);
Layer 51;
Rect R0 (0.39 -5.32) (0.88 -3.8);
Layer 51;
Rect R0 (1.66 -5.32) (2.15 -3.8);
Layer 51;
Rect R0 (2.93 -5.32) (3.42 -3.8);
Layer 51;
Rect R0 (4.2 -5.32) (4.69 -3.8);
Layer 51;
Rect R0 (4.2 3.8) (4.69 5.32);
Layer 51;
Rect R0 (2.93 3.8) (3.42 5.32);
Layer 51;
Rect R0 (1.66 3.8) (2.15 5.32);
Layer 51;
Rect R0 (0.39 3.8) (0.88 5.32);
Layer 51;
Rect R0 (-0.88 3.8) (-0.39 5.32);
Layer 51;
Rect R0 (-2.15 3.8) (-1.66 5.32);
Layer 51;
Rect R0 (-3.42 3.8) (-2.93 5.32);
Layer 51;
Rect R0 (-4.69 3.8) (-4.2 5.32);

Edit 'TQFP100.pac';
Description '<b>Thin Quad Flat Pack</b> 14x14 mm<p>';
Layer 21;
Wire  0.1524 (-6.873 6.873) (6.873 6.873) (6.873 -6.873) (-6.123 -6.873) \
      (-6.873 -6.123) (-6.873 6.873);
Layer 21;
Circle 0.1524 (-4.5 -4.5) (-3.5 -4.5);
Layer 1;
Smd '75' 0.27 1.5 -0 R0 (-6 7.75);
Layer 1;
Smd '74' 0.27 1.5 -0 R0 (-5.5 7.75);
Layer 1;
Smd '73' 0.27 1.5 -0 R0 (-5 7.75);
Layer 1;
Smd '72' 0.27 1.5 -0 R0 (-4.5 7.75);
Layer 1;
Smd '71' 0.27 1.5 -0 R0 (-4 7.75);
Layer 1;
Smd '70' 0.27 1.5 -0 R0 (-3.5 7.75);
Layer 1;
Smd '69' 0.27 1.5 -0 R0 (-3 7.75);
Layer 1;
Smd '68' 0.27 1.5 -0 R0 (-2.5 7.75);
Layer 1;
Smd '67' 0.27 1.5 -0 R0 (-2 7.75);
Layer 1;
Smd '66' 0.27 1.5 -0 R0 (-1.5 7.75);
Layer 1;
Smd '65' 0.27 1.5 -0 R0 (-1 7.75);
Layer 1;
Smd '64' 0.27 1.5 -0 R0 (-0.5 7.75);
Layer 1;
Smd '63' 0.27 1.5 -0 R0 (0 7.75);
Layer 1;
Smd '62' 0.27 1.5 -0 R0 (0.5 7.75);
Layer 1;
Smd '61' 0.27 1.5 -0 R0 (1 7.75);
Layer 1;
Smd '60' 0.27 1.5 -0 R0 (1.5 7.75);
Layer 1;
Smd '59' 0.27 1.5 -0 R0 (2 7.75);
Layer 1;
Smd '58' 0.27 1.5 -0 R0 (2.5 7.75);
Layer 1;
Smd '57' 0.27 1.5 -0 R0 (3 7.75);
Layer 1;
Smd '56' 0.27 1.5 -0 R0 (3.5 7.75);
Layer 1;
Smd '55' 0.27 1.5 -0 R0 (4 7.75);
Layer 1;
Smd '54' 0.27 1.5 -0 R0 (4.5 7.75);
Layer 1;
Smd '53' 0.27 1.5 -0 R0 (5 7.75);
Layer 1;
Smd '52' 0.27 1.5 -0 R0 (5.5 7.75);
Layer 1;
Smd '51' 0.27 1.5 -0 R0 (6 7.75);
Layer 1;
Smd '1' 0.27 1.5 -0 R0 (-6 -7.75);
Layer 1;
Smd '2' 0.27 1.5 -0 R0 (-5.5 -7.75);
Layer 1;
Smd '3' 0.27 1.5 -0 R0 (-5 -7.75);
Layer 1;
Smd '4' 0.27 1.5 -0 R0 (-4.5 -7.75);
Layer 1;
Smd '5' 0.27 1.5 -0 R0 (-4 -7.75);
Layer 1;
Smd '6' 0.27 1.5 -0 R0 (-3.5 -7.75);
Layer 1;
Smd '7' 0.27 1.5 -0 R0 (-3 -7.75);
Layer 1;
Smd '8' 0.27 1.5 -0 R0 (-2.5 -7.75);
Layer 1;
Smd '9' 0.27 1.5 -0 R0 (-2 -7.75);
Layer 1;
Smd '10' 0.27 1.5 -0 R0 (-1.5 -7.75);
Layer 1;
Smd '11' 0.27 1.5 -0 R0 (-1 -7.75);
Layer 1;
Smd '12' 0.27 1.5 -0 R0 (-0.5 -7.75);
Layer 1;
Smd '13' 0.27 1.5 -0 R0 (0 -7.75);
Layer 1;
Smd '14' 0.27 1.5 -0 R0 (0.5 -7.75);
Layer 1;
Smd '15' 0.27 1.5 -0 R0 (1 -7.75);
Layer 1;
Smd '16' 0.27 1.5 -0 R0 (1.5 -7.75);
Layer 1;
Smd '17' 0.27 1.5 -0 R0 (2 -7.75);
Layer 1;
Smd '18' 0.27 1.5 -0 R0 (2.5 -7.75);
Layer 1;
Smd '19' 0.27 1.5 -0 R0 (3 -7.75);
Layer 1;
Smd '20' 0.27 1.5 -0 R0 (3.5 -7.75);
Layer 1;
Smd '21' 0.27 1.5 -0 R0 (4 -7.75);
Layer 1;
Smd '22' 0.27 1.5 -0 R0 (4.5 -7.75);
Layer 1;
Smd '23' 0.27 1.5 -0 R0 (5 -7.75);
Layer 1;
Smd '24' 0.27 1.5 -0 R0 (5.5 -7.75);
Layer 1;
Smd '25' 0.27 1.5 -0 R0 (6 -7.75);
Layer 1;
Smd '26' 1.5 0.27 -0 R0 (7.75 -6);
Layer 1;
Smd '27' 1.5 0.27 -0 R0 (7.75 -5.5);
Layer 1;
Smd '28' 1.5 0.27 -0 R0 (7.75 -5);
Layer 1;
Smd '29' 1.5 0.27 -0 R0 (7.75 -4.5);
Layer 1;
Smd '30' 1.5 0.27 -0 R0 (7.75 -4);
Layer 1;
Smd '31' 1.5 0.27 -0 R0 (7.75 -3.5);
Layer 1;
Smd '32' 1.5 0.27 -0 R0 (7.75 -3);
Layer 1;
Smd '33' 1.5 0.27 -0 R0 (7.75 -2.5);
Layer 1;
Smd '34' 1.5 0.27 -0 R0 (7.75 -2);
Layer 1;
Smd '35' 1.5 0.27 -0 R0 (7.75 -1.5);
Layer 1;
Smd '36' 1.5 0.27 -0 R0 (7.75 -1);
Layer 1;
Smd '37' 1.5 0.27 -0 R0 (7.75 -0.5);
Layer 1;
Smd '38' 1.5 0.27 -0 R0 (7.75 0);
Layer 1;
Smd '39' 1.5 0.27 -0 R0 (7.75 0.5);
Layer 1;
Smd '40' 1.5 0.27 -0 R0 (7.75 1);
Layer 1;
Smd '41' 1.5 0.27 -0 R0 (7.75 1.5);
Layer 1;
Smd '42' 1.5 0.27 -0 R0 (7.75 2);
Layer 1;
Smd '43' 1.5 0.27 -0 R0 (7.75 2.5);
Layer 1;
Smd '44' 1.5 0.27 -0 R0 (7.75 3);
Layer 1;
Smd '45' 1.5 0.27 -0 R0 (7.75 3.5);
Layer 1;
Smd '46' 1.5 0.27 -0 R0 (7.75 4);
Layer 1;
Smd '47' 1.5 0.27 -0 R0 (7.75 4.5);
Layer 1;
Smd '48' 1.5 0.27 -0 R0 (7.75 5);
Layer 1;
Smd '49' 1.5 0.27 -0 R0 (7.75 5.5);
Layer 1;
Smd '50' 1.5 0.27 -0 R0 (7.75 6);
Layer 1;
Smd '76' 1.5 0.27 -0 R0 (-7.75 6);
Layer 1;
Smd '77' 1.5 0.27 -0 R0 (-7.75 5.5);
Layer 1;
Smd '78' 1.5 0.27 -0 R0 (-7.75 5);
Layer 1;
Smd '79' 1.5 0.27 -0 R0 (-7.75 4.5);
Layer 1;
Smd '80' 1.5 0.27 -0 R0 (-7.75 4);
Layer 1;
Smd '81' 1.5 0.27 -0 R0 (-7.75 3.5);
Layer 1;
Smd '82' 1.5 0.27 -0 R0 (-7.75 3);
Layer 1;
Smd '83' 1.5 0.27 -0 R0 (-7.75 2.5);
Layer 1;
Smd '84' 1.5 0.27 -0 R0 (-7.75 2);
Layer 1;
Smd '85' 1.5 0.27 -0 R0 (-7.75 1.5);
Layer 1;
Smd '86' 1.5 0.27 -0 R0 (-7.75 1);
Layer 1;
Smd '87' 1.5 0.27 -0 R0 (-7.75 0.5);
Layer 1;
Smd '88' 1.5 0.27 -0 R0 (-7.75 0);
Layer 1;
Smd '89' 1.5 0.27 -0 R0 (-7.75 -0.5);
Layer 1;
Smd '90' 1.5 0.27 -0 R0 (-7.75 -1);
Layer 1;
Smd '91' 1.5 0.27 -0 R0 (-7.75 -1.5);
Layer 1;
Smd '92' 1.5 0.27 -0 R0 (-7.75 -2);
Layer 1;
Smd '93' 1.5 0.27 -0 R0 (-7.75 -2.5);
Layer 1;
Smd '94' 1.5 0.27 -0 R0 (-7.75 -3);
Layer 1;
Smd '95' 1.5 0.27 -0 R0 (-7.75 -3.5);
Layer 1;
Smd '96' 1.5 0.27 -0 R0 (-7.75 -4);
Layer 1;
Smd '97' 1.5 0.27 -0 R0 (-7.75 -4.5);
Layer 1;
Smd '98' 1.5 0.27 -0 R0 (-7.75 -5);
Layer 1;
Smd '99' 1.5 0.27 -0 R0 (-7.75 -5.5);
Layer 1;
Smd '100' 1.5 0.27 -0 R0 (-7.75 -6);
Layer 25;
Change Size 1.778;
Change Ratio 10;
Change Align bottom left;
Text '>NAME' R0 (-6.223 8.763);
Layer 27;
Change Size 1.778;
Change Align bottom left;
Text '>VALUE' R0 (-5.08 -2.54);
Layer 51;
Rect R0 (-6.135 6.868) (-5.865 7.873);
Layer 51;
Rect R0 (-5.635 6.868) (-5.365 7.873);
Layer 51;
Rect R0 (-5.135 6.868) (-4.865 7.873);
Layer 51;
Rect R0 (-4.635 6.868) (-4.365 7.873);
Layer 51;
Rect R0 (-4.135 6.868) (-3.865 7.873);
Layer 51;
Rect R0 (-3.635 6.868) (-3.365 7.873);
Layer 51;
Rect R0 (-3.135 6.868) (-2.865 7.873);
Layer 51;
Rect R0 (-2.635 6.868) (-2.365 7.873);
Layer 51;
Rect R0 (-2.135 6.868) (-1.865 7.873);
Layer 51;
Rect R0 (-1.635 6.868) (-1.365 7.873);
Layer 51;
Rect R0 (-1.135 6.868) (-0.865 7.873);
Layer 51;
Rect R0 (-0.635 6.868) (-0.365 7.873);
Layer 51;
Rect R0 (-0.135 6.868) (0.135 7.873);
Layer 51;
Rect R0 (0.365 6.868) (0.635 7.873);
Layer 51;
Rect R0 (0.865 6.868) (1.135 7.873);
Layer 51;
Rect R0 (1.365 6.868) (1.635 7.873);
Layer 51;
Rect R0 (1.865 6.868) (2.135 7.873);
Layer 51;
Rect R0 (2.365 6.868) (2.635 7.873);
Layer 51;
Rect R0 (2.865 6.868) (3.135 7.873);
Layer 51;
Rect R0 (3.365 6.868) (3.635 7.873);
Layer 51;
Rect R0 (3.865 6.868) (4.135 7.873);
Layer 51;
Rect R0 (4.365 6.868) (4.635 7.873);
Layer 51;
Rect R0 (4.865 6.868) (5.135 7.873);
Layer 51;
Rect R0 (5.365 6.868) (5.635 7.873);
Layer 51;
Rect R0 (5.865 6.868) (6.135 7.873);
Layer 51;
Rect R0 (6.873 5.865) (7.878 6.135);
Layer 51;
Rect R0 (6.873 5.365) (7.878 5.635);
Layer 51;
Rect R0 (6.873 4.865) (7.878 5.135);
Layer 51;
Rect R0 (6.873 4.365) (7.878 4.635);
Layer 51;
Rect R0 (6.873 3.865) (7.878 4.135);
Layer 51;
Rect R0 (6.873 3.365) (7.878 3.635);
Layer 51;
Rect R0 (6.873 2.865) (7.878 3.135);
Layer 51;
Rect R0 (6.873 2.365) (7.878 2.635);
Layer 51;
Rect R0 (6.873 1.865) (7.878 2.135);
Layer 51;
Rect R0 (6.873 1.365) (7.878 1.635);
Layer 51;
Rect R0 (6.873 0.865) (7.878 1.135);
Layer 51;
Rect R0 (6.873 0.365) (7.878 0.635);
Layer 51;
Rect R0 (6.873 -0.135) (7.878 0.135);
Layer 51;
Rect R0 (6.873 -0.635) (7.878 -0.365);
Layer 51;
Rect R0 (6.873 -1.135) (7.878 -0.865);
Layer 51;
Rect R0 (6.873 -1.635) (7.878 -1.365);
Layer 51;
Rect R0 (6.873 -2.135) (7.878 -1.865);
Layer 51;
Rect R0 (6.873 -2.635) (7.878 -2.365);
Layer 51;
Rect R0 (6.873 -3.135) (7.878 -2.865);
Layer 51;
Rect R0 (6.873 -3.635) (7.878 -3.365);
Layer 51;
Rect R0 (6.873 -4.135) (7.878 -3.865);
Layer 51;
Rect R0 (6.873 -4.635) (7.878 -4.365);
Layer 51;
Rect R0 (6.873 -5.135) (7.878 -4.865);
Layer 51;
Rect R0 (6.873 -5.635) (7.878 -5.365);
Layer 51;
Rect R0 (6.873 -6.135) (7.878 -5.865);
Layer 51;
Rect R0 (5.865 -7.873) (6.135 -6.868);
Layer 51;
Rect R0 (5.365 -7.873) (5.635 -6.868);
Layer 51;
Rect R0 (4.865 -7.873) (5.135 -6.868);
Layer 51;
Rect R0 (4.365 -7.873) (4.635 -6.868);
Layer 51;
Rect R0 (3.865 -7.873) (4.135 -6.868);
Layer 51;
Rect R0 (3.365 -7.873) (3.635 -6.868);
Layer 51;
Rect R0 (2.865 -7.873) (3.135 -6.868);
Layer 51;
Rect R0 (2.365 -7.873) (2.635 -6.868);
Layer 51;
Rect R0 (1.865 -7.873) (2.135 -6.868);
Layer 51;
Rect R0 (1.365 -7.873) (1.635 -6.868);
Layer 51;
Rect R0 (0.865 -7.873) (1.135 -6.868);
Layer 51;
Rect R0 (0.365 -7.873) (0.635 -6.868);
Layer 51;
Rect R0 (-0.135 -7.873) (0.135 -6.868);
Layer 51;
Rect R0 (-0.635 -7.873) (-0.365 -6.868);
Layer 51;
Rect R0 (-1.135 -7.873) (-0.865 -6.868);
Layer 51;
Rect R0 (-1.635 -7.873) (-1.365 -6.868);
Layer 51;
Rect R0 (-2.135 -7.873) (-1.865 -6.868);
Layer 51;
Rect R0 (-2.635 -7.873) (-2.365 -6.868);
Layer 51;
Rect R0 (-3.135 -7.873) (-2.865 -6.868);
Layer 51;
Rect R0 (-3.635 -7.873) (-3.365 -6.868);
Layer 51;
Rect R0 (-4.135 -7.873) (-3.865 -6.868);
Layer 51;
Rect R0 (-4.635 -7.873) (-4.365 -6.868);
Layer 51;
Rect R0 (-5.135 -7.873) (-4.865 -6.868);
Layer 51;
Rect R0 (-5.635 -7.873) (-5.365 -6.868);
Layer 51;
Rect R0 (-6.135 -7.873) (-5.865 -6.868);
Layer 51;
Rect R0 (-7.878 -6.135) (-6.873 -5.865);
Layer 51;
Rect R0 (-7.878 -5.635) (-6.873 -5.365);
Layer 51;
Rect R0 (-7.878 -5.135) (-6.873 -4.865);
Layer 51;
Rect R0 (-7.878 -4.635) (-6.873 -4.365);
Layer 51;
Rect R0 (-7.878 -4.135) (-6.873 -3.865);
Layer 51;
Rect R0 (-7.878 -3.635) (-6.873 -3.365);
Layer 51;
Rect R0 (-7.878 -3.135) (-6.873 -2.865);
Layer 51;
Rect R0 (-7.878 -2.635) (-6.873 -2.365);
Layer 51;
Rect R0 (-7.878 -2.135) (-6.873 -1.865);
Layer 51;
Rect R0 (-7.878 -1.635) (-6.873 -1.365);
Layer 51;
Rect R0 (-7.878 -1.135) (-6.873 -0.865);
Layer 51;
Rect R0 (-7.878 -0.635) (-6.873 -0.365);
Layer 51;
Rect R0 (-7.878 -0.135) (-6.873 0.135);
Layer 51;
Rect R0 (-7.878 0.365) (-6.873 0.635);
Layer 51;
Rect R0 (-7.878 0.865) (-6.873 1.135);
Layer 51;
Rect R0 (-7.878 1.365) (-6.873 1.635);
Layer 51;
Rect R0 (-7.878 1.865) (-6.873 2.135);
Layer 51;
Rect R0 (-7.878 2.365) (-6.873 2.635);
Layer 51;
Rect R0 (-7.878 2.865) (-6.873 3.135);
Layer 51;
Rect R0 (-7.878 3.365) (-6.873 3.635);
Layer 51;
Rect R0 (-7.878 3.865) (-6.873 4.135);
Layer 51;
Rect R0 (-7.878 4.365) (-6.873 4.635);
Layer 51;
Rect R0 (-7.878 4.865) (-6.873 5.135);
Layer 51;
Rect R0 (-7.878 5.365) (-6.873 5.635);
Layer 51;
Rect R0 (-7.878 5.865) (-6.873 6.135);

Edit 'TSSOP14.pac';
Description '\
<b>14-Lead Plastic Thin Shrink Small Outline (ST)</b> - 4.4 mm Body  TSSOP </b><p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/40039E.pdf';
Layer 21;
Wire  0.2032 (2.455 -2.15) (-2.455 -2.15) (-2.455 2.15);
Wire  0.2032 (2.455 2.15) (2.455 -2.15);
Wire  0.2032 (-2.455 2.15) (2.455 2.15);
Layer 21;
Circle 0 (-1.825 -1.525) (-1.45 -1.525);
Layer 1;
Smd '1' 0.35 1 -0 R0 (-1.95 -2.825);
Layer 1;
Smd '2' 0.35 1 -0 R0 (-1.3 -2.825);
Layer 1;
Smd '3' 0.35 1 -0 R0 (-0.65 -2.825);
Layer 1;
Smd '4' 0.35 1 -0 R0 (0 -2.825);
Layer 1;
Smd '5' 0.35 1 -0 R0 (0.65 -2.825);
Layer 1;
Smd '6' 0.35 1 -0 R0 (1.3 -2.825);
Layer 1;
Smd '7' 0.35 1 -0 R0 (1.95 -2.825);
Layer 1;
Smd '8' 0.35 1 -0 R180 (1.95 2.825);
Layer 1;
Smd '9' 0.35 1 -0 R180 (1.3 2.825);
Layer 1;
Smd '10' 0.35 1 -0 R180 (0.65 2.825);
Layer 1;
Smd '11' 0.35 1 -0 R180 (0 2.825);
Layer 1;
Smd '12' 0.35 1 -0 R180 (-0.65 2.825);
Layer 1;
Smd '13' 0.35 1 -0 R180 (-1.3 2.825);
Layer 1;
Smd '14' 0.35 1 -0 R180 (-1.95 2.825);
Layer 25;
Change Size 1.27;
Change Ratio 8;
Change Align bottom left;
Text '>NAME' R90 (-2.6 -2.6);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R90 (3.9 -3.25);
Layer 51;
Rect R0 (-2.1 -3.2) (-1.8 -2.225);
Layer 51;
Rect R0 (-1.45 -3.2) (-1.15 -2.225);
Layer 51;
Rect R0 (-0.8 -3.2) (-0.5 -2.225);
Layer 51;
Rect R0 (-0.15 -3.2) (0.15 -2.225);
Layer 51;
Rect R0 (0.5 -3.2) (0.8 -2.225);
Layer 51;
Rect R0 (1.15 -3.2) (1.45 -2.225);
Layer 51;
Rect R0 (1.8 -3.2) (2.1 -2.225);
Layer 51;
Rect R180 (1.8 2.225) (2.1 3.2);
Layer 51;
Rect R180 (1.15 2.225) (1.45 3.2);
Layer 51;
Rect R180 (0.5 2.225) (0.8 3.2);
Layer 51;
Rect R180 (-0.15 2.225) (0.15 3.2);
Layer 51;
Rect R180 (-0.8 2.225) (-0.5 3.2);
Layer 51;
Rect R180 (-1.45 2.225) (-1.15 3.2);
Layer 51;
Rect R180 (-2.1 2.225) (-1.8 3.2);

Edit 'SOT23.pac';
Description '\
<b>SMALL OUTLINE TRANSISTOR</b><p>\n\
reflow soldering';
Layer 39;
Wire  0.0508 (-1.973 1.983) (1.973 1.983);
Wire  0.0508 (1.973 -1.983) (-1.973 -1.983) (-1.973 1.983);
Wire  0.0508 (1.973 1.983) (1.973 -1.983);
Layer 51;
Wire  0.1524 (1.422 0.66) (1.422 -0.66) (-1.422 -0.66) (-1.422 0.66) \
      (1.422 0.66);
Layer 1;
Smd '3' 1 1.4 -0 R0 (0 1.1);
Layer 1;
Smd '2' 1 1.4 -0 R0 (0.95 -1.1);
Layer 1;
Smd '1' 1 1.4 -0 R0 (-0.95 -1.1);
Layer 25;
Change Size 1.27;
Change Align bottom left;
Text '>NAME' R0 (-1.905 1.905);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R0 (-1.905 -3.175);
Layer 51;
Rect R0 (-0.2286 0.7112) (0.2286 1.2954);
Layer 51;
Rect R0 (0.7112 -1.2954) (1.1684 -0.7112);
Layer 51;
Rect R0 (-1.1684 -1.2954) (-0.7112 -0.7112);
Layer 35;
Rect R0 (-0.5001 -0.3) (0.5001 0.3);

Edit 'TO92.pac';
Description '<b>TO 92</b>';
Layer 21;
Wire  0.127 (-2.0946 -1.651) -32.781 (-2.6549 -0.254) -78.3185 (-0.7863 2.5485);
Wire  0.127 (0.7863 2.5484) -111.1 (2.0945 -1.651);
Wire  0.127 (-2.0945 -1.651) (2.0945 -1.651);
Layer 51;
Wire  0.127 (-2.2537 -0.254) (-0.2863 -0.254);
Layer 21;
Wire  0.127 (-2.6549 -0.254) (-2.2537 -0.254);
Wire  0.127 (-0.2863 -0.254) (0.2863 -0.254);
Wire  0.127 (2.2537 -0.254) (2.6549 -0.254);
Layer 51;
Wire  0.127 (0.2863 -0.254) (2.2537 -0.254);
Wire  0.127 (-0.7863 2.5485) -34.2936 (0.7863 2.5485);
Change Drill 0.8128;Pad '3' octagon 0 R0 (1.27 0);
Change Drill 0.8128;Pad '2' octagon 0 R0 (0 1.905);
Change Drill 0.8128;Pad '1' octagon 0 R0 (-1.27 0);
Layer 25;
Change Size 1.27;
Change Ratio 10;
Change Align bottom left;
Text '>NAME' R0 (3.175 0.635);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R0 (3.175 -1.27);

Edit 'DFN8-4X4.pac';
Description '\
<b>8-Lead Plastic Dual Flat, No Lead Package (MD)</b> 4x4x0.9 mm Body [DFN]<p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/41211D_.pdf';
Layer 21;
Wire  0.1016 (-1.95 1.925) (1.95 1.925);
Wire  0.1016 (1.95 -1.95) (-1.95 -1.95);
Layer 51;
Wire  0.1016 (-1.95 1.925) (-1.95 -1.95);
Wire  0.1016 (1.95 -1.95) (1.95 1.925);
Layer 1;
Smd '1' 0.8 0.4 -0 R0 NOCREAM NOSTOP (-1.65 1.2);
Layer 1;
Smd '2' 0.8 0.4 -0 R0 NOCREAM NOSTOP (-1.65 0.4);
Layer 1;
Smd '3' 0.8 0.4 -0 R0 NOCREAM NOSTOP (-1.65 -0.4);
Layer 1;
Smd '4' 0.8 0.4 -0 R0 NOCREAM NOSTOP (-1.65 -1.2);
Layer 1;
Smd '5' 0.8 0.4 -0 R0 NOCREAM NOSTOP (1.65 -1.2);
Layer 1;
Smd '6' 0.8 0.4 -0 R0 NOCREAM NOSTOP (1.65 -0.4);
Layer 1;
Smd '7' 0.8 0.4 -0 R0 NOCREAM NOSTOP (1.65 0.4);
Layer 1;
Smd '8' 0.8 0.4 -0 R0 NOCREAM NOSTOP (1.65 1.2);
Layer 1;
Smd 'EXP' 2.2 3 -0 R0 NOCREAM NOSTOP (0 0);
Layer 25;
Change Size 1.27;
Change Ratio 8;
Change Align bottom left;
Text '>NAME' R0 (-2 2.4);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R0 (-2 -3.6);
Layer 51;
Rect R0 (-1.95 1.475) (-1.525 1.925);
Layer 29;
Rect R0 (-2.1 0.95) (-1.2 1.45);
Layer 31;
Rect R0 (-2.025 1.025) (-1.275 1.375);
Layer 29;
Rect R0 (-2.1 0.15) (-1.2 0.65);
Layer 31;
Rect R0 (-2.025 0.225) (-1.275 0.575);
Layer 29;
Rect R0 (-2.1 -0.65) (-1.2 -0.15);
Layer 31;
Rect R0 (-2.025 -0.575) (-1.275 -0.225);
Layer 29;
Rect R0 (-2.1 -1.45) (-1.2 -0.95);
Layer 31;
Rect R0 (-2.025 -1.375) (-1.275 -1.025);
Layer 29;
Rect R180 (1.2 -1.45) (2.1 -0.95);
Layer 31;
Rect R180 (1.275 -1.375) (2.025 -1.025);
Layer 29;
Rect R180 (1.2 -0.65) (2.1 -0.15);
Layer 31;
Rect R180 (1.275 -0.575) (2.025 -0.225);
Layer 29;
Rect R180 (1.2 0.15) (2.1 0.65);
Layer 31;
Rect R180 (1.275 0.225) (2.025 0.575);
Layer 29;
Rect R180 (1.2 0.95) (2.1 1.45);
Layer 31;
Rect R180 (1.275 1.025) (2.025 1.375);
Layer 29;
Rect R0 (-1.15 -1.55) (1.15 1.55);
Layer 31;
Rect R0 (-0.95 -1.35) (0.95 1.35);

Edit 'QFN40ML6X6MM.pac';
Description '\
<b>40-Lead Plastic Quad Flat</b> 6x6x0.9 mm Body [QFN]<p>\n\
With 0.40 mm Contact Length<br>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/39776a.pdf';
Layer 51;
Wire  0.2032 (-2.9 2.9) (2.9 2.9) (2.9 -2.9) (-2.9 -2.9) \
      (-2.9 2.9);
Layer 29;
Circle 0 (-2.675 2.25) (-2.4735 2.25);
Layer 29;
Circle 0 (-2.675 1.75) (-2.4735 1.75);
Layer 29;
Circle 0 (-2.675 1.25) (-2.4735 1.25);
Layer 29;
Circle 0 (-2.675 0.75) (-2.4735 0.75);
Layer 29;
Circle 0 (-2.675 0.25) (-2.4735 0.25);
Layer 29;
Circle 0 (-2.675 -0.25) (-2.4735 -0.25);
Layer 29;
Circle 0 (-2.675 -0.75) (-2.4735 -0.75);
Layer 29;
Circle 0 (-2.675 -1.25) (-2.4735 -1.25);
Layer 29;
Circle 0 (-2.675 -1.75) (-2.4735 -1.75);
Layer 29;
Circle 0 (-2.675 -2.25) (-2.4735 -2.25);
Layer 29;
Circle 0 (-2.25 -2.675) (-2.0485 -2.675);
Layer 29;
Circle 0 (-1.75 -2.675) (-1.5485 -2.675);
Layer 29;
Circle 0 (-1.25 -2.675) (-1.0485 -2.675);
Layer 29;
Circle 0 (-0.75 -2.675) (-0.5485 -2.675);
Layer 29;
Circle 0 (-0.25 -2.675) (-0.0485 -2.675);
Layer 29;
Circle 0 (0.25 -2.675) (0.4515 -2.675);
Layer 29;
Circle 0 (0.75 -2.675) (0.9515 -2.675);
Layer 29;
Circle 0 (1.25 -2.675) (1.4515 -2.675);
Layer 29;
Circle 0 (1.75 -2.675) (1.9515 -2.675);
Layer 29;
Circle 0 (2.25 -2.675) (2.4515 -2.675);
Layer 29;
Circle 0 (2.675 -2.25) (2.8765 -2.25);
Layer 29;
Circle 0 (2.675 -1.75) (2.8765 -1.75);
Layer 29;
Circle 0 (2.675 -1.25) (2.8765 -1.25);
Layer 29;
Circle 0 (2.675 -0.75) (2.8765 -0.75);
Layer 29;
Circle 0 (2.675 -0.25) (2.8765 -0.25);
Layer 29;
Circle 0 (2.675 0.25) (2.8765 0.25);
Layer 29;
Circle 0 (2.675 0.75) (2.8765 0.75);
Layer 29;
Circle 0 (2.675 1.25) (2.8765 1.25);
Layer 29;
Circle 0 (2.675 1.75) (2.8765 1.75);
Layer 29;
Circle 0 (2.675 2.25) (2.8765 2.25);
Layer 29;
Circle 0 (2.25 2.675) (2.4515 2.675);
Layer 29;
Circle 0 (1.75 2.675) (1.9515 2.675);
Layer 29;
Circle 0 (1.25 2.675) (1.4515 2.675);
Layer 29;
Circle 0 (0.75 2.675) (0.9515 2.675);
Layer 29;
Circle 0 (0.25 2.675) (0.4515 2.675);
Layer 29;
Circle 0 (-0.25 2.675) (-0.0485 2.675);
Layer 29;
Circle 0 (-0.75 2.675) (-0.5485 2.675);
Layer 29;
Circle 0 (-1.25 2.675) (-1.0485 2.675);
Layer 29;
Circle 0 (-1.75 2.675) (-1.5485 2.675);
Layer 29;
Circle 0 (-2.25 2.675) (-2.0485 2.675);
Layer 1;
Smd '1' 0.6 0.35 -50 R0 NOSTOP (-2.8 2.25);
Layer 1;
Smd '2' 0.6 0.35 -50 R0 NOSTOP (-2.8 1.75);
Layer 1;
Smd '3' 0.6 0.35 -50 R0 NOSTOP (-2.8 1.25);
Layer 1;
Smd '4' 0.6 0.35 -50 R0 NOSTOP (-2.8 0.75);
Layer 1;
Smd '5' 0.6 0.35 -50 R0 NOSTOP (-2.8 0.25);
Layer 1;
Smd '6' 0.6 0.35 -50 R0 NOSTOP (-2.8 -0.25);
Layer 1;
Smd '7' 0.6 0.35 -50 R0 NOSTOP (-2.8 -0.75);
Layer 1;
Smd '8' 0.6 0.35 -50 R0 NOSTOP (-2.8 -1.25);
Layer 1;
Smd '9' 0.6 0.35 -50 R0 NOSTOP (-2.8 -1.75);
Layer 1;
Smd '10' 0.6 0.35 -50 R0 NOSTOP (-2.8 -2.25);
Layer 1;
Smd '11' 0.6 0.35 -50 R90 NOSTOP (-2.25 -2.8);
Layer 1;
Smd '12' 0.6 0.35 -50 R90 NOSTOP (-1.75 -2.8);
Layer 1;
Smd '13' 0.6 0.35 -50 R90 NOSTOP (-1.25 -2.8);
Layer 1;
Smd '14' 0.6 0.35 -50 R90 NOSTOP (-0.75 -2.8);
Layer 1;
Smd '15' 0.6 0.35 -50 R90 NOSTOP (-0.25 -2.8);
Layer 1;
Smd '16' 0.6 0.35 -50 R90 NOSTOP (0.25 -2.8);
Layer 1;
Smd '17' 0.6 0.35 -50 R90 NOSTOP (0.75 -2.8);
Layer 1;
Smd '18' 0.6 0.35 -50 R90 NOSTOP (1.25 -2.8);
Layer 1;
Smd '19' 0.6 0.35 -50 R90 NOSTOP (1.75 -2.8);
Layer 1;
Smd '20' 0.6 0.35 -50 R90 NOSTOP (2.25 -2.8);
Layer 1;
Smd '21' 0.6 0.35 -50 R180 NOSTOP (2.8 -2.25);
Layer 1;
Smd '22' 0.6 0.35 -50 R180 NOSTOP (2.8 -1.75);
Layer 1;
Smd '23' 0.6 0.35 -50 R180 NOSTOP (2.8 -1.25);
Layer 1;
Smd '24' 0.6 0.35 -50 R180 NOSTOP (2.8 -0.75);
Layer 1;
Smd '25' 0.6 0.35 -50 R180 NOSTOP (2.8 -0.25);
Layer 1;
Smd '26' 0.6 0.35 -50 R180 NOSTOP (2.8 0.25);
Layer 1;
Smd '27' 0.6 0.35 -50 R180 NOSTOP (2.8 0.75);
Layer 1;
Smd '28' 0.6 0.35 -50 R180 NOSTOP (2.8 1.25);
Layer 1;
Smd '29' 0.6 0.35 -50 R180 NOSTOP (2.8 1.75);
Layer 1;
Smd '30' 0.6 0.35 -50 R180 NOSTOP (2.8 2.25);
Layer 1;
Smd '31' 0.6 0.35 -50 R270 NOSTOP (2.25 2.8);
Layer 1;
Smd '32' 0.6 0.35 -50 R270 NOSTOP (1.75 2.8);
Layer 1;
Smd '33' 0.6 0.35 -50 R270 NOSTOP (1.25 2.8);
Layer 1;
Smd '34' 0.6 0.35 -50 R270 NOSTOP (0.75 2.8);
Layer 1;
Smd '35' 0.6 0.35 -50 R270 NOSTOP (0.25 2.8);
Layer 1;
Smd '36' 0.6 0.35 -50 R270 NOSTOP (-0.25 2.8);
Layer 1;
Smd '37' 0.6 0.35 -50 R270 NOSTOP (-0.75 2.8);
Layer 1;
Smd '38' 0.6 0.35 -50 R270 NOSTOP (-1.25 2.8);
Layer 1;
Smd '39' 0.6 0.35 -50 R270 NOSTOP (-1.75 2.8);
Layer 1;
Smd '40' 0.6 0.35 -50 R270 NOSTOP (-2.25 2.8);
Layer 1;
Smd 'EXP' 4.37 4.37 -0 R0 (0 0);
Layer 25;
Change Size 1.27;
Change Align bottom left;
Change Font vector;
Text '>NAME' R0 (-3 3.915);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R0 (-2.95 -5.04);
Layer 29;
Rect R0 (-3.125 2.05) (-2.7 2.45);
Layer 29;
Rect R0 (-3.125 1.55) (-2.7 1.95);
Layer 29;
Rect R0 (-3.125 1.05) (-2.7 1.45);
Layer 29;
Rect R0 (-3.125 0.55) (-2.7 0.95);
Layer 29;
Rect R0 (-3.125 0.05) (-2.7 0.45);
Layer 29;
Rect R0 (-3.125 -0.45) (-2.7 -0.05);
Layer 29;
Rect R0 (-3.125 -0.95) (-2.7 -0.55);
Layer 29;
Rect R0 (-3.125 -1.45) (-2.7 -1.05);
Layer 29;
Rect R0 (-3.125 -1.95) (-2.7 -1.55);
Layer 29;
Rect R0 (-3.125 -2.45) (-2.7 -2.05);
Layer 29;
Rect R90 (-2.4625 -3.1125) (-2.0375 -2.7125);
Layer 29;
Rect R90 (-1.9625 -3.1125) (-1.5375 -2.7125);
Layer 29;
Rect R90 (-1.4625 -3.1125) (-1.0375 -2.7125);
Layer 29;
Rect R90 (-0.9625 -3.1125) (-0.5375 -2.7125);
Layer 29;
Rect R90 (-0.4625 -3.1125) (-0.0375 -2.7125);
Layer 29;
Rect R90 (0.0375 -3.1125) (0.4625 -2.7125);
Layer 29;
Rect R90 (0.5375 -3.1125) (0.9625 -2.7125);
Layer 29;
Rect R90 (1.0375 -3.1125) (1.4625 -2.7125);
Layer 29;
Rect R90 (1.5375 -3.1125) (1.9625 -2.7125);
Layer 29;
Rect R90 (2.0375 -3.1125) (2.4625 -2.7125);
Layer 29;
Rect R180 (2.7 -2.45) (3.125 -2.05);
Layer 29;
Rect R180 (2.7 -1.95) (3.125 -1.55);
Layer 29;
Rect R180 (2.7 -1.45) (3.125 -1.05);
Layer 29;
Rect R180 (2.7 -0.95) (3.125 -0.55);
Layer 29;
Rect R180 (2.7 -0.45) (3.125 -0.05);
Layer 29;
Rect R180 (2.7 0.05) (3.125 0.45);
Layer 29;
Rect R180 (2.7 0.55) (3.125 0.95);
Layer 29;
Rect R180 (2.7 1.05) (3.125 1.45);
Layer 29;
Rect R180 (2.7 1.55) (3.125 1.95);
Layer 29;
Rect R180 (2.7 2.05) (3.125 2.45);
Layer 29;
Rect R270 (2.0375 2.7125) (2.4625 3.1125);
Layer 29;
Rect R270 (1.5375 2.7125) (1.9625 3.1125);
Layer 29;
Rect R270 (1.0375 2.7125) (1.4625 3.1125);
Layer 29;
Rect R270 (0.5375 2.7125) (0.9625 3.1125);
Layer 29;
Rect R270 (0.0375 2.7125) (0.4625 3.1125);
Layer 29;
Rect R270 (-0.4625 2.7125) (-0.0375 3.1125);
Layer 29;
Rect R270 (-0.9625 2.7125) (-0.5375 3.1125);
Layer 29;
Rect R270 (-1.4625 2.7125) (-1.0375 3.1125);
Layer 29;
Rect R270 (-1.9625 2.7125) (-1.5375 3.1125);
Layer 29;
Rect R270 (-2.4625 2.7125) (-2.0375 3.1125);
Layer 51;
Rect R0 (-2.9 0) (0 2.9);

Edit 'SS20.pac';
Description '\
<b>20-Lead Plastic Shrink Small Outline</b> K04-072 (SS) - 5.30 mm<p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/40300C.pdf';
Layer 21;
Wire  0.2032 (-3.5 -2.55) (3.5 -2.55) (3.5 2.55) (-3.5 2.55) \
      (-3.5 -2.55);
Layer 21;
Circle 0.2032 (-2.6 -1.8) (-2.1494 -1.8);
Layer 1;
Smd '1' 0.4 1.5 -0 R0 (-2.925 -3.625);
Layer 1;
Smd '2' 0.4 1.5 -0 R0 (-2.275 -3.625);
Layer 1;
Smd '3' 0.4 1.5 -0 R0 (-1.625 -3.625);
Layer 1;
Smd '4' 0.4 1.5 -0 R0 (-0.975 -3.625);
Layer 1;
Smd '5' 0.4 1.5 -0 R0 (-0.325 -3.625);
Layer 1;
Smd '6' 0.4 1.5 -0 R0 (0.325 -3.625);
Layer 1;
Smd '7' 0.4 1.5 -0 R0 (0.975 -3.625);
Layer 1;
Smd '8' 0.4 1.5 -0 R0 (1.625 -3.625);
Layer 1;
Smd '9' 0.4 1.5 -0 R0 (2.275 -3.625);
Layer 1;
Smd '10' 0.4 1.5 -0 R0 (2.925 -3.625);
Layer 1;
Smd '11' 0.4 1.5 -0 R0 (2.925 3.625);
Layer 1;
Smd '12' 0.4 1.5 -0 R0 (2.275 3.625);
Layer 1;
Smd '13' 0.4 1.5 -0 R0 (1.625 3.625);
Layer 1;
Smd '14' 0.4 1.5 -0 R0 (0.975 3.625);
Layer 1;
Smd '15' 0.4 1.5 -0 R0 (0.325 3.625);
Layer 1;
Smd '16' 0.4 1.5 -0 R0 (-0.325 3.625);
Layer 1;
Smd '17' 0.4 1.5 -0 R0 (-0.975 3.625);
Layer 1;
Smd '18' 0.4 1.5 -0 R0 (-1.625 3.625);
Layer 1;
Smd '19' 0.4 1.5 -0 R0 (-2.275 3.625);
Layer 1;
Smd '20' 0.4 1.5 -0 R0 (-2.925 3.625);
Layer 25;
Change Size 1.27;
Change Align bottom left;
Change Font proportional;
Text '>NAME' R90 (-4.206 -2.5999);
Layer 27;
Change Size 1.27;
Change Align bottom left;
Text '>VALUE' R0 (-3.175 -0.635);
Layer 51;
Rect R0 (-3.1028 -4.09) (-2.7472 -2.65);
Layer 51;
Rect R0 (-2.4529 -4.09) (-2.0973 -2.65);
Layer 51;
Rect R0 (-1.8029 -4.09) (-1.4473 -2.65);
Layer 51;
Rect R0 (-1.1529 -4.09) (-0.7973 -2.65);
Layer 51;
Rect R0 (-0.5029 -4.09) (-0.1473 -2.65);
Layer 51;
Rect R0 (0.1471 -4.09) (0.5027 -2.65);
Layer 51;
Rect R0 (0.7971 -4.09) (1.1527 -2.65);
Layer 51;
Rect R0 (1.4473 -4.09) (1.8029 -2.65);
Layer 51;
Rect R0 (2.0973 -4.09) (2.4529 -2.65);
Layer 51;
Rect R0 (2.7473 -4.09) (3.1029 -2.65);
Layer 51;
Rect R0 (2.7471 2.65) (3.1027 4.09);
Layer 51;
Rect R0 (2.0971 2.65) (2.4527 4.09);
Layer 51;
Rect R0 (1.4471 2.65) (1.8027 4.09);
Layer 51;
Rect R0 (0.7972 2.65) (1.1528 4.09);
Layer 51;
Rect R0 (0.1472 2.65) (0.5028 4.09);
Layer 51;
Rect R0 (-0.5027 2.65) (-0.1471 4.09);
Layer 51;
Rect R0 (-1.1527 2.65) (-0.7971 4.09);
Layer 51;
Rect R0 (-1.8027 2.65) (-1.4471 4.09);
Layer 51;
Rect R0 (-2.4527 2.65) (-2.0971 4.09);
Layer 51;
Rect R0 (-3.1027 2.65) (-2.7471 4.09);

Edit 'PIC16C*.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
<ul>\n\
<li>PIC16C5X family: EPROM/ROM-based\n\
<li>PIC16C55X family: EPROM-based\n\
<li>PIC16C6X family\n\
<li>PIC16CE62X family: analog comparators/EEPROM data memory\n\
<li>PIC16C7X family: A/D converter\n\
<li>PIC16C71X family: A/D converter\n\
<li>PIC16F8X family: flash EEPROM\n\
</ul><p>\n\
Pin compatible devices:<p>\n\
PIC16C154, PIC16CR154, PIC16C156, PIC16CR156, PIC16C158<p>\n\
PIC16CR158, PIC16C52, PIC16C54, PIC16C54A, PIC16CR54A<p>\n\
PIC16C56, PIC16C58A, PIC16CR58A, PIC16C61, PIC16C554<p>\n\
PIC16C556, PIC16C558, PIC16C620, PIC16C621, PIC16C622<p>\n\
PIC16C641, PIC16C642, PIC16C661, PIC16C662, PIC16C71<p>\n\
PIC16C710, PIC16C711, PIC16C715, PIC126F83, PIC16CR83<p>\n\
PIC16F84A, PIC16CR84<p>\n\
see also <a href=PIC16F8*>PIC16F8*</a>';
Value off;
Add 13IO-2 'G$1' next 0 (0 0);
Package 'DIL18' 'P';
Technology -'' '52' '54' '54A' '55' '56' '58A' '61' '71' '84' '154' '156' '158' '554' '556' '558' '620' '621' '622' '641' '661' '710' '711' '715' 'F83' 'R54' 'R54A' 'R58A' 'R83' 'R84' 'R154' 'R156' 'R158';
Connect  'G$1.!MCLR' '4'  'G$1.OSC1' '16'  'G$1.OSC2' '15'  'G$1.RA0' '17'  'G$1.RA1' '18' \
         'G$1.RA2' '1'  'G$1.RA3' '2'  'G$1.RB0' '6'  'G$1.RB1' '7'  'G$1.RB2' '8'  'G$1.RB3' '9' \
         'G$1.RB4' '10'  'G$1.RB5' '11'  'G$1.RB6' '12'  'G$1.RB7' '13'  'G$1.T0CKI' '3'  'G$1.VDD' '14' \
         'G$1.VSS' '5';
Package 'SO-18W' 'SO';
Technology -'' '52' '54' '54A' '55' '58A' '61' '71' '84' '154' '156' '158' '554' '556' '558' '620' '621' '622' '710' '711' '715' 'R54' 'R54A' 'R58A' 'R83' 'R84' 'R154' 'R156' 'R158';
Connect  'G$1.!MCLR' '4'  'G$1.OSC1' '16'  'G$1.OSC2' '15'  'G$1.RA0' '17'  'G$1.RA1' '18' \
         'G$1.RA2' '1'  'G$1.RA3' '2'  'G$1.RB0' '6'  'G$1.RB1' '7'  'G$1.RB2' '8'  'G$1.RB3' '9' \
         'G$1.RB4' '10'  'G$1.RB5' '11'  'G$1.RB6' '12'  'G$1.RB7' '13'  'G$1.T0CKI' '3'  'G$1.VDD' '14' \
         'G$1.VSS' '5';

Edit 'PIC16C52.dev';
Prefix 'IC';
Description '<B>MICROCONTROLLER</B>';
Value off;
Add 13IO-2 'G$1' next 0 (0 0);
Package 'DIL18' 'P';
Technology '';
Connect  'G$1.!MCLR' '4'  'G$1.OSC1' '16'  'G$1.OSC2' '15'  'G$1.RA0' '17'  'G$1.RA1' '18' \
         'G$1.RA2' '1'  'G$1.RA3' '2'  'G$1.RB0' '6'  'G$1.RB1' '7'  'G$1.RB2' '8'  'G$1.RB3' '9' \
         'G$1.RB4' '10'  'G$1.RB5' '11'  'G$1.RB6' '12'  'G$1.RB7' '13'  'G$1.T0CKI' '3'  'G$1.VDD' '14' \
         'G$1.VSS' '5';
Package 'DIL18' 'JW';
Technology '';
Connect  'G$1.!MCLR' '4'  'G$1.OSC1' '16'  'G$1.OSC2' '15'  'G$1.RA0' '17'  'G$1.RA1' '18' \
         'G$1.RA2' '1'  'G$1.RA3' '2'  'G$1.RB0' '6'  'G$1.RB1' '7'  'G$1.RB2' '8'  'G$1.RB3' '9' \
         'G$1.RB4' '10'  'G$1.RB5' '11'  'G$1.RB6' '12'  'G$1.RB7' '13'  'G$1.T0CKI' '3'  'G$1.VDD' '14' \
         'G$1.VSS' '5';
Package 'SO-18W' 'SO';
Technology '';
Connect  'G$1.!MCLR' '4'  'G$1.OSC1' '16'  'G$1.OSC2' '15'  'G$1.RA0' '17'  'G$1.RA1' '18' \
         'G$1.RA2' '1'  'G$1.RA3' '2'  'G$1.RB0' '6'  'G$1.RB1' '7'  'G$1.RB2' '8'  'G$1.RB3' '9' \
         'G$1.RB4' '10'  'G$1.RB5' '11'  'G$1.RB6' '12'  'G$1.RB7' '13'  'G$1.T0CKI' '3'  'G$1.VDD' '14' \
         'G$1.VSS' '5';

Edit 'PIC16C56*SS.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
EPROM/ROM-based';
Value off;
Add 13IO-1SS 'G$1' next 0 (0 0);
Package 'SSOP20' '';
Technology '' 'A';
Connect  'G$1.!MCLR' '4'  'G$1.OSC1' '18'  'G$1.OSC2' '17'  'G$1.RA0' '19'  'G$1.RA1' '20' \
         'G$1.RA2' '1'  'G$1.RA3' '2'  'G$1.RA4' '3'  'G$1.RB0' '7'  'G$1.RB1' '8'  'G$1.RB2' '9' \
         'G$1.RB3' '10'  'G$1.RB4' '11'  'G$1.RB5' '12'  'G$1.RB6' '13'  'G$1.RB7' '14'  'G$1.VDD' '15' \
         'G$1.VDD@1' '16'  'G$1.VSS' '5'  'G$1.VSS@1' '6';

Edit 'PIC16C62*.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
EPROM/ROM-based';
Value off;
Add 13IO-1SS 'G$1' next 0 (0 0);
Package 'SSOP20' 'SS';
Technology -'' '0' '1' '2';
Connect  'G$1.!MCLR' '4'  'G$1.OSC1' '18'  'G$1.OSC2' '17'  'G$1.RA0' '19'  'G$1.RA1' '20' \
         'G$1.RA2' '1'  'G$1.RA3' '2'  'G$1.RA4' '3'  'G$1.RB0' '7'  'G$1.RB1' '8'  'G$1.RB2' '9' \
         'G$1.RB3' '10'  'G$1.RB4' '11'  'G$1.RB5' '12'  'G$1.RB6' '13'  'G$1.RB7' '14'  'G$1.VDD' '15' \
         'G$1.VDD@1' '16'  'G$1.VSS' '5'  'G$1.VSS@1' '6';

Edit 'PIC16C5*.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
EPROM/ROM-based';
Value off;
Add 20IO-2 'G$1' next 0 (0 0);
Package 'DIL28-6' 'P';
Technology -'' '5' '7' '7A';
Connect  'G$1.!MCLR' '28'  'G$1.NC' '3'  'G$1.NC@1' '5'  'G$1.OSC1' '27'  'G$1.OSC2' '26' \
         'G$1.RA0' '6'  'G$1.RA1' '7'  'G$1.RA2' '8'  'G$1.RA3' '9'  'G$1.RB0' '10'  'G$1.RB1' '11' \
         'G$1.RB2' '12'  'G$1.RB3' '13'  'G$1.RB4' '14'  'G$1.RB5' '15'  'G$1.RB6' '16'  'G$1.RB7' '17' \
         'G$1.RC0' '18'  'G$1.RC1' '19'  'G$1.RC2' '20'  'G$1.RC3' '21'  'G$1.RC4' '22'  'G$1.RC5' '23' \
         'G$1.RC6' '24'  'G$1.RC7' '25'  'G$1.T0CKI' '1'  'G$1.VDD' '2'  'G$1.VSS' '4';
Package 'SO28W' 'SO';
Technology -'' '5' '7' '7A';
Connect  'G$1.!MCLR' '28'  'G$1.NC' '3'  'G$1.NC@1' '5'  'G$1.OSC1' '27'  'G$1.OSC2' '26' \
         'G$1.RA0' '6'  'G$1.RA1' '7'  'G$1.RA2' '8'  'G$1.RA3' '9'  'G$1.RB0' '10'  'G$1.RB1' '11' \
         'G$1.RB2' '12'  'G$1.RB3' '13'  'G$1.RB4' '14'  'G$1.RB5' '15'  'G$1.RB6' '16'  'G$1.RB7' '17' \
         'G$1.RC0' '18'  'G$1.RC1' '19'  'G$1.RC2' '20'  'G$1.RC3' '21'  'G$1.RC4' '22'  'G$1.RC5' '23' \
         'G$1.RC6' '24'  'G$1.RC7' '25'  'G$1.T0CKI' '1'  'G$1.VDD' '2'  'G$1.VSS' '4';
Package 'SSOP28' 'SS';
Technology -'' '5' '7' '7A';
Connect  'G$1.!MCLR' '28'  'G$1.NC' '3'  'G$1.NC@1' '5'  'G$1.OSC1' '27'  'G$1.OSC2' '26' \
         'G$1.RA0' '6'  'G$1.RA1' '7'  'G$1.RA2' '8'  'G$1.RA3' '9'  'G$1.RB0' '10'  'G$1.RB1' '11' \
         'G$1.RB2' '12'  'G$1.RB3' '13'  'G$1.RB4' '14'  'G$1.RB5' '15'  'G$1.RB6' '16'  'G$1.RB7' '17' \
         'G$1.RC0' '18'  'G$1.RC1' '19'  'G$1.RC2' '20'  'G$1.RC3' '21'  'G$1.RC4' '22'  'G$1.RC5' '23' \
         'G$1.RC6' '24'  'G$1.RC7' '25'  'G$1.T0CKI' '1'  'G$1.VDD' '2'  'G$1.VSS' '4';

Edit 'PIC16C65*?-40.dev';
Prefix 'IC';
Description '<B>MICROCONTROLLER</B>';
Value off;
Add 33IO-1A 'G$1' next 0 (0 0);
Package 'DIL40' 'P';
Technology '' 'A' 'B';
Connect  'G$1.!MCLR' '1'  'G$1.OSC1' '13'  'G$1.OSC2' '14'  'G$1.RA0' '2'  'G$1.RA1' '3' \
         'G$1.RA2' '4'  'G$1.RA3' '5'  'G$1.RA4' '6'  'G$1.RA5' '7'  'G$1.RB0' '33'  'G$1.RB1' '34' \
         'G$1.RB2' '35'  'G$1.RB3' '36'  'G$1.RB4' '37'  'G$1.RB5' '38'  'G$1.RB6' '39'  'G$1.RB7' '40' \
         'G$1.RC0' '15'  'G$1.RC1' '16'  'G$1.RC2' '17'  'G$1.RC3' '18'  'G$1.RC4' '23'  'G$1.RC5' '24' \
         'G$1.RC6' '25'  'G$1.RC7' '26'  'G$1.RD0' '19'  'G$1.RD1' '20'  'G$1.RD2' '21'  'G$1.RD3' '22' \
         'G$1.RD4' '27'  'G$1.RD5' '28'  'G$1.RD6' '29'  'G$1.RD7' '30'  'G$1.RE0' '8'  'G$1.RE1' '9' \
         'G$1.RE2' '10'  'G$1.VDD' '11'  'G$1.VDD@1' '32'  'G$1.VSS' '12'  'G$1.VSS@1' '31';
Package 'DIL40' 'JW';
Technology '' 'A' 'B';
Connect  'G$1.!MCLR' '1'  'G$1.OSC1' '13'  'G$1.OSC2' '14'  'G$1.RA0' '2'  'G$1.RA1' '3' \
         'G$1.RA2' '4'  'G$1.RA3' '5'  'G$1.RA4' '6'  'G$1.RA5' '7'  'G$1.RB0' '33'  'G$1.RB1' '34' \
         'G$1.RB2' '35'  'G$1.RB3' '36'  'G$1.RB4' '37'  'G$1.RB5' '38'  'G$1.RB6' '39'  'G$1.RB7' '40' \
         'G$1.RC0' '15'  'G$1.RC1' '16'  'G$1.RC2' '17'  'G$1.RC3' '18'  'G$1.RC4' '23'  'G$1.RC5' '24' \
         'G$1.RC6' '25'  'G$1.RC7' '26'  'G$1.RD0' '19'  'G$1.RD1' '20'  'G$1.RD2' '21'  'G$1.RD3' '22' \
         'G$1.RD4' '27'  'G$1.RD5' '28'  'G$1.RD6' '29'  'G$1.RD7' '30'  'G$1.RE0' '8'  'G$1.RE1' '9' \
         'G$1.RE2' '10'  'G$1.VDD' '11'  'G$1.VDD@1' '32'  'G$1.VSS' '12'  'G$1.VSS@1' '31';

Edit 'PIC16C*?-40.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
8-Bit CMOS<p>\n\
Pin compatible:<p>\n\
PIC16CR64, PIC16C64A, PIC16C65A, \n\
PIC16CR65, PIC16C67, PIC16C74A, PIC16C77';
Value off;
Add 33IO-1A 'G$1' next 0 (0 0);
Package 'DIL40' 'P';
Technology -'' '64A' '65A' '67' '74A' '77' 'R64' 'R65';
Connect  'G$1.!MCLR' '1'  'G$1.OSC1' '13'  'G$1.OSC2' '14'  'G$1.RA0' '2'  'G$1.RA1' '3' \
         'G$1.RA2' '4'  'G$1.RA3' '5'  'G$1.RA4' '6'  'G$1.RA5' '7'  'G$1.RB0' '33'  'G$1.RB1' '34' \
         'G$1.RB2' '35'  'G$1.RB3' '36'  'G$1.RB4' '37'  'G$1.RB5' '38'  'G$1.RB6' '39'  'G$1.RB7' '40' \
         'G$1.RC0' '15'  'G$1.RC1' '16'  'G$1.RC2' '17'  'G$1.RC3' '18'  'G$1.RC4' '23'  'G$1.RC5' '24' \
         'G$1.RC6' '25'  'G$1.RC7' '26'  'G$1.RD0' '19'  'G$1.RD1' '20'  'G$1.RD2' '21'  'G$1.RD3' '22' \
         'G$1.RD4' '27'  'G$1.RD5' '28'  'G$1.RD6' '29'  'G$1.RD7' '30'  'G$1.RE0' '8'  'G$1.RE1' '9' \
         'G$1.RE2' '10'  'G$1.VDD' '11'  'G$1.VDD@1' '32'  'G$1.VSS' '12'  'G$1.VSS@1' '31';
Package 'DIL40' 'JW';
Technology -'' '64A' '65A' '67' '74A' '77' 'R64' 'R65';
Connect  'G$1.!MCLR' '1'  'G$1.OSC1' '13'  'G$1.OSC2' '14'  'G$1.RA0' '2'  'G$1.RA1' '3' \
         'G$1.RA2' '4'  'G$1.RA3' '5'  'G$1.RA4' '6'  'G$1.RA5' '7'  'G$1.RB0' '33'  'G$1.RB1' '34' \
         'G$1.RB2' '35'  'G$1.RB3' '36'  'G$1.RB4' '37'  'G$1.RB5' '38'  'G$1.RB6' '39'  'G$1.RB7' '40' \
         'G$1.RC0' '15'  'G$1.RC1' '16'  'G$1.RC2' '17'  'G$1.RC3' '18'  'G$1.RC4' '23'  'G$1.RC5' '24' \
         'G$1.RC6' '25'  'G$1.RC7' '26'  'G$1.RD0' '19'  'G$1.RD1' '20'  'G$1.RD2' '21'  'G$1.RD3' '22' \
         'G$1.RD4' '27'  'G$1.RD5' '28'  'G$1.RD6' '29'  'G$1.RD7' '30'  'G$1.RE0' '8'  'G$1.RE1' '9' \
         'G$1.RE2' '10'  'G$1.VDD' '11'  'G$1.VDD@1' '32'  'G$1.VSS' '12'  'G$1.VSS@1' '31';

Edit 'PIC16C64*?-40.dev';
Prefix 'IC';
Description '<B>MICROCONTROLLER</B>';
Value off;
Add 33IO-1A 'G$1' next 0 (0 0);
Package 'DIL40' 'P';
Technology '';
Connect  'G$1.!MCLR' '1'  'G$1.OSC1' '13'  'G$1.OSC2' '14'  'G$1.RA0' '2'  'G$1.RA1' '3' \
         'G$1.RA2' '4'  'G$1.RA3' '5'  'G$1.RA4' '6'  'G$1.RA5' '7'  'G$1.RB0' '33'  'G$1.RB1' '34' \
         'G$1.RB2' '35'  'G$1.RB3' '36'  'G$1.RB4' '37'  'G$1.RB5' '38'  'G$1.RB6' '39'  'G$1.RB7' '40' \
         'G$1.RC0' '15'  'G$1.RC1' '16'  'G$1.RC2' '17'  'G$1.RC3' '18'  'G$1.RC4' '23'  'G$1.RC5' '24' \
         'G$1.RC6' '25'  'G$1.RC7' '26'  'G$1.RD0' '19'  'G$1.RD1' '20'  'G$1.RD2' '21'  'G$1.RD3' '22' \
         'G$1.RD4' '27'  'G$1.RD5' '28'  'G$1.RD6' '29'  'G$1.RD7' '30'  'G$1.RE0' '8'  'G$1.RE1' '9' \
         'G$1.RE2' '10'  'G$1.VDD' '11'  'G$1.VDD@1' '32'  'G$1.VSS' '12'  'G$1.VSS@1' '31';
Package 'DIL40' 'JW';
Technology '' 'A';
Connect  'G$1.!MCLR' '1'  'G$1.OSC1' '13'  'G$1.OSC2' '14'  'G$1.RA0' '2'  'G$1.RA1' '3' \
         'G$1.RA2' '4'  'G$1.RA3' '5'  'G$1.RA4' '6'  'G$1.RA5' '7'  'G$1.RB0' '33'  'G$1.RB1' '34' \
         'G$1.RB2' '35'  'G$1.RB3' '36'  'G$1.RB4' '37'  'G$1.RB5' '38'  'G$1.RB6' '39'  'G$1.RB7' '40' \
         'G$1.RC0' '15'  'G$1.RC1' '16'  'G$1.RC2' '17'  'G$1.RC3' '18'  'G$1.RC4' '23'  'G$1.RC5' '24' \
         'G$1.RC6' '25'  'G$1.RC7' '26'  'G$1.RD0' '19'  'G$1.RD1' '20'  'G$1.RD2' '21'  'G$1.RD3' '22' \
         'G$1.RD4' '27'  'G$1.RD5' '28'  'G$1.RD6' '29'  'G$1.RD7' '30'  'G$1.RE0' '8'  'G$1.RE1' '9' \
         'G$1.RE2' '10'  'G$1.VDD' '11'  'G$1.VDD@1' '32'  'G$1.VSS' '12'  'G$1.VSS@1' '31';

Edit 'PIC16C6*?-40.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
EPROM/ROM-based';
Value off;
Add 33IO-1A 'G$1' next 0 (0 0);
Package 'DIL40' 'P';
Technology -'' '4' '5';
Connect  'G$1.!MCLR' '1'  'G$1.OSC1' '13'  'G$1.OSC2' '14'  'G$1.RA0' '2'  'G$1.RA1' '3' \
         'G$1.RA2' '4'  'G$1.RA3' '5'  'G$1.RA4' '6'  'G$1.RA5' '7'  'G$1.RB0' '33'  'G$1.RB1' '34' \
         'G$1.RB2' '35'  'G$1.RB3' '36'  'G$1.RB4' '37'  'G$1.RB5' '38'  'G$1.RB6' '39'  'G$1.RB7' '40' \
         'G$1.RC0' '15'  'G$1.RC1' '16'  'G$1.RC2' '17'  'G$1.RC3' '18'  'G$1.RC4' '23'  'G$1.RC5' '24' \
         'G$1.RC6' '25'  'G$1.RC7' '26'  'G$1.RD0' '19'  'G$1.RD1' '20'  'G$1.RD2' '21'  'G$1.RD3' '22' \
         'G$1.RD4' '27'  'G$1.RD5' '28'  'G$1.RD6' '29'  'G$1.RD7' '30'  'G$1.RE0' '8'  'G$1.RE1' '9' \
         'G$1.RE2' '10'  'G$1.VDD' '11'  'G$1.VDD@1' '32'  'G$1.VSS' '12'  'G$1.VSS@1' '31';

Edit 'PIC16C65*?-44.dev';
Prefix 'IC';
Description '<B>MICROCONTROLLER</B>';
Value off;
Add 33IO-MQ 'G$1' next 0 (0 0);
Package 'PLCC-44' 'L';
Technology '' 'A' 'B';
Connect  'G$1.!MCLR' '2'  'G$1.NC' '1'  'G$1.NC@1' '17'  'G$1.NC@2' '28'  'G$1.NC@3' '40' \
         'G$1.OSC1' '14'  'G$1.OSC2' '15'  'G$1.RA0' '3'  'G$1.RA1' '4'  'G$1.RA2' '5'  'G$1.RA3' '6' \
         'G$1.RA4' '7'  'G$1.RA5' '8'  'G$1.RB0' '36'  'G$1.RB1' '37'  'G$1.RB2' '38'  'G$1.RB3' '39' \
         'G$1.RB4' '41'  'G$1.RB5' '42'  'G$1.RB6' '43'  'G$1.RB7' '44'  'G$1.RC0' '16'  'G$1.RC1' '18' \
         'G$1.RC2' '19'  'G$1.RC3' '20'  'G$1.RC4' '25'  'G$1.RC5' '26'  'G$1.RC6' '27'  'G$1.RC7' '29' \
         'G$1.RD0' '21'  'G$1.RD1' '22'  'G$1.RD2' '23'  'G$1.RD3' '24'  'G$1.RD4' '30'  'G$1.RD5' '31' \
         'G$1.RD6' '32'  'G$1.RD7' '33'  'G$1.RE0' '9'  'G$1.RE1' '10'  'G$1.RE2' '11'  'G$1.VDD' '12' \
         'G$1.VDD@1' '35'  'G$1.VSS' '13'  'G$1.VSS@1' '34';
Package 'MQFP44-2' 'PQ';
Technology '' 'A' 'B';
Connect  'G$1.!MCLR' '18'  'G$1.NC' '12'  'G$1.NC@1' '13'  'G$1.NC@2' '33'  'G$1.NC@3' '34' \
         'G$1.OSC1' '30'  'G$1.OSC2' '31'  'G$1.RA0' '19'  'G$1.RA1' '20'  'G$1.RA2' '21'  'G$1.RA3' '22' \
         'G$1.RA4' '23'  'G$1.RA5' '24'  'G$1.RB0' '8'  'G$1.RB1' '9'  'G$1.RB2' '10'  'G$1.RB3' '11' \
         'G$1.RB4' '14'  'G$1.RB5' '15'  'G$1.RB6' '16'  'G$1.RB7' '17'  'G$1.RC0' '32'  'G$1.RC1' '35' \
         'G$1.RC2' '36'  'G$1.RC3' '37'  'G$1.RC4' '42'  'G$1.RC5' '43'  'G$1.RC6' '44'  'G$1.RC7' '1' \
         'G$1.RD0' '38'  'G$1.RD1' '39'  'G$1.RD2' '40'  'G$1.RD3' '41'  'G$1.RD4' '2'  'G$1.RD5' '3' \
         'G$1.RD6' '4'  'G$1.RD7' '5'  'G$1.RE0' '25'  'G$1.RE1' '26'  'G$1.RE2' '27'  'G$1.VDD' '7' \
         'G$1.VDD@1' '28'  'G$1.VSS' '6'  'G$1.VSS@1' '29';
Package 'TQFP44' 'TQ';
Technology '' 'A' 'B';
Connect  'G$1.!MCLR' '18'  'G$1.NC' '12'  'G$1.NC@1' '13'  'G$1.NC@2' '33'  'G$1.NC@3' '34' \
         'G$1.OSC1' '30'  'G$1.OSC2' '31'  'G$1.RA0' '19'  'G$1.RA1' '20'  'G$1.RA2' '21'  'G$1.RA3' '22' \
         'G$1.RA4' '23'  'G$1.RA5' '24'  'G$1.RB0' '8'  'G$1.RB1' '9'  'G$1.RB2' '10'  'G$1.RB3' '11' \
         'G$1.RB4' '14'  'G$1.RB5' '15'  'G$1.RB6' '16'  'G$1.RB7' '17'  'G$1.RC0' '32'  'G$1.RC1' '35' \
         'G$1.RC2' '36'  'G$1.RC3' '37'  'G$1.RC4' '42'  'G$1.RC5' '43'  'G$1.RC6' '44'  'G$1.RC7' '1' \
         'G$1.RD0' '38'  'G$1.RD1' '39'  'G$1.RD2' '40'  'G$1.RD3' '41'  'G$1.RD4' '2'  'G$1.RD5' '3' \
         'G$1.RD6' '4'  'G$1.RD7' '5'  'G$1.RE0' '25'  'G$1.RE1' '26'  'G$1.RE2' '27'  'G$1.VDD' '7' \
         'G$1.VDD@1' '28'  'G$1.VSS' '6'  'G$1.VSS@1' '29';

Edit 'PIC16C74*-44.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
EPROM/ROM-based<br>\n\
Source: http://www.microchip.com/.. 30390e.pdf<br>\n\
Note:This product is obsolete.';
Value off;
Add 33IO-MQ 'G$1' next 0 (0 0);
Package 'MQFP44-2' 'PQ';
Technology '';
Connect  'G$1.!MCLR' '18'  'G$1.NC' '12'  'G$1.NC@1' '13'  'G$1.NC@2' '33'  'G$1.NC@3' '34' \
         'G$1.OSC1' '30'  'G$1.OSC2' '31'  'G$1.RA0' '19'  'G$1.RA1' '20'  'G$1.RA2' '21'  'G$1.RA3' '22' \
         'G$1.RA4' '23'  'G$1.RA5' '24'  'G$1.RB0' '8'  'G$1.RB1' '9'  'G$1.RB2' '10'  'G$1.RB3' '11' \
         'G$1.RB4' '14'  'G$1.RB5' '15'  'G$1.RB6' '16'  'G$1.RB7' '17'  'G$1.RC0' '32'  'G$1.RC1' '35' \
         'G$1.RC2' '36'  'G$1.RC3' '37'  'G$1.RC4' '42'  'G$1.RC5' '43'  'G$1.RC6' '44'  'G$1.RC7' '1' \
         'G$1.RD0' '38'  'G$1.RD1' '39'  'G$1.RD2' '40'  'G$1.RD3' '41'  'G$1.RD4' '2'  'G$1.RD5' '3' \
         'G$1.RD6' '4'  'G$1.RD7' '5'  'G$1.RE0' '25'  'G$1.RE1' '26'  'G$1.RE2' '27'  'G$1.VDD' '7' \
         'G$1.VDD@1' '28'  'G$1.VSS' '6'  'G$1.VSS@1' '29';
Package 'PLCC-44' 'L';
Technology '';
Connect  'G$1.!MCLR' '2'  'G$1.NC' '1'  'G$1.NC@1' '17'  'G$1.NC@2' '28'  'G$1.NC@3' '40' \
         'G$1.OSC1' '14'  'G$1.OSC2' '15'  'G$1.RA0' '3'  'G$1.RA1' '4'  'G$1.RA2' '5'  'G$1.RA3' '6' \
         'G$1.RA4' '7'  'G$1.RA5' '8'  'G$1.RB0' '36'  'G$1.RB1' '37'  'G$1.RB2' '38'  'G$1.RB3' '39' \
         'G$1.RB4' '41'  'G$1.RB5' '42'  'G$1.RB6' '43'  'G$1.RB7' '44'  'G$1.RC0' '16'  'G$1.RC1' '18' \
         'G$1.RC2' '19'  'G$1.RC3' '20'  'G$1.RC4' '25'  'G$1.RC5' '26'  'G$1.RC6' '27'  'G$1.RC7' '29' \
         'G$1.RD0' '21'  'G$1.RD1' '22'  'G$1.RD2' '23'  'G$1.RD3' '24'  'G$1.RD4' '30'  'G$1.RD5' '31' \
         'G$1.RD6' '32'  'G$1.RD7' '33'  'G$1.RE0' '9'  'G$1.RE1' '10'  'G$1.RE2' '11'  'G$1.VDD' '12' \
         'G$1.VDD@1' '35'  'G$1.VSS' '13'  'G$1.VSS@1' '34';

Edit 'PIC16C*?-44.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
8-Bit CMOS<p>\n\
Pin compatible:<p>\n\
PIC16CR64, PIC16C64A, PIC16C65A, \n\
PIC16CR65, PIC16C67, PIC16C74A, PIC16C77';
Value off;
Add 33IO-MQ 'G$1' next 0 (0 0);
Package 'PLCC-44' 'L';
Technology -'' '64A' '65A' '67' '74A' '77' 'R64' 'R65';
Connect  'G$1.!MCLR' '2'  'G$1.NC' '1'  'G$1.NC@1' '17'  'G$1.NC@2' '28'  'G$1.NC@3' '40' \
         'G$1.OSC1' '14'  'G$1.OSC2' '15'  'G$1.RA0' '3'  'G$1.RA1' '4'  'G$1.RA2' '5'  'G$1.RA3' '6' \
         'G$1.RA4' '7'  'G$1.RA5' '8'  'G$1.RB0' '36'  'G$1.RB1' '37'  'G$1.RB2' '38'  'G$1.RB3' '39' \
         'G$1.RB4' '41'  'G$1.RB5' '42'  'G$1.RB6' '43'  'G$1.RB7' '44'  'G$1.RC0' '16'  'G$1.RC1' '18' \
         'G$1.RC2' '19'  'G$1.RC3' '20'  'G$1.RC4' '25'  'G$1.RC5' '26'  'G$1.RC6' '27'  'G$1.RC7' '29' \
         'G$1.RD0' '21'  'G$1.RD1' '22'  'G$1.RD2' '23'  'G$1.RD3' '24'  'G$1.RD4' '30'  'G$1.RD5' '31' \
         'G$1.RD6' '32'  'G$1.RD7' '33'  'G$1.RE0' '9'  'G$1.RE1' '10'  'G$1.RE2' '11'  'G$1.VDD' '12' \
         'G$1.VDD@1' '35'  'G$1.VSS' '13'  'G$1.VSS@1' '34';
Package 'MQFP44-2' 'PQ';
Technology -'' '64A' '65A' '67' '74A' '77' 'R64' 'R65';
Connect  'G$1.!MCLR' '18'  'G$1.NC' '12'  'G$1.NC@1' '13'  'G$1.NC@2' '33'  'G$1.NC@3' '34' \
         'G$1.OSC1' '30'  'G$1.OSC2' '31'  'G$1.RA0' '19'  'G$1.RA1' '20'  'G$1.RA2' '21'  'G$1.RA3' '22' \
         'G$1.RA4' '23'  'G$1.RA5' '24'  'G$1.RB0' '8'  'G$1.RB1' '9'  'G$1.RB2' '10'  'G$1.RB3' '11' \
         'G$1.RB4' '14'  'G$1.RB5' '15'  'G$1.RB6' '16'  'G$1.RB7' '17'  'G$1.RC0' '32'  'G$1.RC1' '35' \
         'G$1.RC2' '36'  'G$1.RC3' '37'  'G$1.RC4' '42'  'G$1.RC5' '43'  'G$1.RC6' '44'  'G$1.RC7' '1' \
         'G$1.RD0' '38'  'G$1.RD1' '39'  'G$1.RD2' '40'  'G$1.RD3' '41'  'G$1.RD4' '2'  'G$1.RD5' '3' \
         'G$1.RD6' '4'  'G$1.RD7' '5'  'G$1.RE0' '25'  'G$1.RE1' '26'  'G$1.RE2' '27'  'G$1.VDD' '7' \
         'G$1.VDD@1' '28'  'G$1.VSS' '6'  'G$1.VSS@1' '29';

Edit 'PIC16C64*?-44.dev';
Prefix 'IC';
Description '<B>MICROCONTROLLER</B>';
Value off;
Add 33IO-MQ 'G$1' next 0 (0 0);
Package 'PLCC-44' 'L';
Technology '';
Connect  'G$1.!MCLR' '2'  'G$1.NC' '1'  'G$1.NC@1' '17'  'G$1.NC@2' '28'  'G$1.NC@3' '40' \
         'G$1.OSC1' '14'  'G$1.OSC2' '15'  'G$1.RA0' '3'  'G$1.RA1' '4'  'G$1.RA2' '5'  'G$1.RA3' '6' \
         'G$1.RA4' '7'  'G$1.RA5' '8'  'G$1.RB0' '36'  'G$1.RB1' '37'  'G$1.RB2' '38'  'G$1.RB3' '39' \
         'G$1.RB4' '41'  'G$1.RB5' '42'  'G$1.RB6' '43'  'G$1.RB7' '44'  'G$1.RC0' '16'  'G$1.RC1' '18' \
         'G$1.RC2' '19'  'G$1.RC3' '20'  'G$1.RC4' '25'  'G$1.RC5' '26'  'G$1.RC6' '27'  'G$1.RC7' '29' \
         'G$1.RD0' '21'  'G$1.RD1' '22'  'G$1.RD2' '23'  'G$1.RD3' '24'  'G$1.RD4' '30'  'G$1.RD5' '31' \
         'G$1.RD6' '32'  'G$1.RD7' '33'  'G$1.RE0' '9'  'G$1.RE1' '10'  'G$1.RE2' '11'  'G$1.VDD' '12' \
         'G$1.VDD@1' '35'  'G$1.VSS' '13'  'G$1.VSS@1' '34';
Package 'TQFP44' 'PT';
Technology '';
Connect  'G$1.!MCLR' '18'  'G$1.NC' '12'  'G$1.NC@1' '13'  'G$1.NC@2' '33'  'G$1.NC@3' '34' \
         'G$1.OSC1' '30'  'G$1.OSC2' '31'  'G$1.RA0' '19'  'G$1.RA1' '20'  'G$1.RA2' '21'  'G$1.RA3' '22' \
         'G$1.RA4' '23'  'G$1.RA5' '24'  'G$1.RB0' '8'  'G$1.RB1' '9'  'G$1.RB2' '10'  'G$1.RB3' '11' \
         'G$1.RB4' '14'  'G$1.RB5' '15'  'G$1.RB6' '16'  'G$1.RB7' '17'  'G$1.RC0' '32'  'G$1.RC1' '35' \
         'G$1.RC2' '36'  'G$1.RC3' '37'  'G$1.RC4' '42'  'G$1.RC5' '43'  'G$1.RC6' '44'  'G$1.RC7' '1' \
         'G$1.RD0' '38'  'G$1.RD1' '39'  'G$1.RD2' '40'  'G$1.RD3' '41'  'G$1.RD4' '2'  'G$1.RD5' '3' \
         'G$1.RD6' '4'  'G$1.RD7' '5'  'G$1.RE0' '25'  'G$1.RE1' '26'  'G$1.RE2' '27'  'G$1.VDD' '7' \
         'G$1.VDD@1' '28'  'G$1.VSS' '6'  'G$1.VSS@1' '29';

Edit 'PIC16C6*?-44.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
EPROM/ROM-based';
Value off;
Add 33IO-MQ 'G$1' next 0 (0 0);
Package 'MQFP44-2' 'PQ';
Technology -'' '4' '4A';
Connect  'G$1.!MCLR' '18'  'G$1.NC' '12'  'G$1.NC@1' '13'  'G$1.NC@2' '33'  'G$1.NC@3' '34' \
         'G$1.OSC1' '30'  'G$1.OSC2' '31'  'G$1.RA0' '19'  'G$1.RA1' '20'  'G$1.RA2' '21'  'G$1.RA3' '22' \
         'G$1.RA4' '23'  'G$1.RA5' '24'  'G$1.RB0' '8'  'G$1.RB1' '9'  'G$1.RB2' '10'  'G$1.RB3' '11' \
         'G$1.RB4' '14'  'G$1.RB5' '15'  'G$1.RB6' '16'  'G$1.RB7' '17'  'G$1.RC0' '32'  'G$1.RC1' '35' \
         'G$1.RC2' '36'  'G$1.RC3' '37'  'G$1.RC4' '42'  'G$1.RC5' '43'  'G$1.RC6' '44'  'G$1.RC7' '1' \
         'G$1.RD0' '38'  'G$1.RD1' '39'  'G$1.RD2' '40'  'G$1.RD3' '41'  'G$1.RD4' '2'  'G$1.RD5' '3' \
         'G$1.RD6' '4'  'G$1.RD7' '5'  'G$1.RE0' '25'  'G$1.RE1' '26'  'G$1.RE2' '27'  'G$1.VDD' '7' \
         'G$1.VDD@1' '28'  'G$1.VSS' '6'  'G$1.VSS@1' '29';
Package 'PLCC-44' 'L';
Technology -'' '4' '5';
Connect  'G$1.!MCLR' '18'  'G$1.NC' '12'  'G$1.NC@1' '13'  'G$1.NC@2' '33'  'G$1.NC@3' '34' \
         'G$1.OSC1' '30'  'G$1.OSC2' '31'  'G$1.RA0' '19'  'G$1.RA1' '20'  'G$1.RA2' '21'  'G$1.RA3' '22' \
         'G$1.RA4' '23'  'G$1.RA5' '24'  'G$1.RB0' '8'  'G$1.RB1' '9'  'G$1.RB2' '10'  'G$1.RB3' '11' \
         'G$1.RB4' '14'  'G$1.RB5' '15'  'G$1.RB6' '16'  'G$1.RB7' '17'  'G$1.RC0' '32'  'G$1.RC1' '35' \
         'G$1.RC2' '36'  'G$1.RC3' '37'  'G$1.RC4' '42'  'G$1.RC5' '43'  'G$1.RC6' '44'  'G$1.RC7' '1' \
         'G$1.RD0' '38'  'G$1.RD1' '39'  'G$1.RD2' '40'  'G$1.RD3' '41'  'G$1.RD4' '2'  'G$1.RD5' '3' \
         'G$1.RD6' '4'  'G$1.RD7' '5'  'G$1.RE0' '25'  'G$1.RE1' '26'  'G$1.RE2' '27'  'G$1.VDD' '7' \
         'G$1.VDD@1' '28'  'G$1.VSS' '6'  'G$1.VSS@1' '29';
Package 'TQFP44' 'TQ';
Technology -'' '4A';
Connect  'G$1.!MCLR' '18'  'G$1.NC' '12'  'G$1.NC@1' '13'  'G$1.NC@2' '33'  'G$1.NC@3' '34' \
         'G$1.OSC1' '30'  'G$1.OSC2' '31'  'G$1.RA0' '19'  'G$1.RA1' '20'  'G$1.RA2' '21'  'G$1.RA3' '22' \
         'G$1.RA4' '23'  'G$1.RA5' '24'  'G$1.RB0' '8'  'G$1.RB1' '9'  'G$1.RB2' '10'  'G$1.RB3' '11' \
         'G$1.RB4' '14'  'G$1.RB5' '15'  'G$1.RB6' '16'  'G$1.RB7' '17'  'G$1.RC0' '32'  'G$1.RC1' '35' \
         'G$1.RC2' '36'  'G$1.RC3' '37'  'G$1.RC4' '42'  'G$1.RC5' '43'  'G$1.RC6' '44'  'G$1.RC7' '1' \
         'G$1.RD0' '38'  'G$1.RD1' '39'  'G$1.RD2' '40'  'G$1.RD3' '41'  'G$1.RD4' '2'  'G$1.RD5' '3' \
         'G$1.RD6' '4'  'G$1.RD7' '5'  'G$1.RE0' '25'  'G$1.RE1' '26'  'G$1.RE2' '27'  'G$1.VDD' '7' \
         'G$1.VDD@1' '28'  'G$1.VSS' '6'  'G$1.VSS@1' '29';

Edit 'PIC16C74.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
EPROM/ROM-based';
Value off;
Add 33IO-1A 'G$1' next 0 (0 0);
Package 'DIL40' 'P';
Technology '';
Connect  'G$1.!MCLR' '1'  'G$1.OSC1' '13'  'G$1.OSC2' '14'  'G$1.RA0' '2'  'G$1.RA1' '3' \
         'G$1.RA2' '4'  'G$1.RA3' '5'  'G$1.RA4' '6'  'G$1.RA5' '7'  'G$1.RB0' '33'  'G$1.RB1' '34' \
         'G$1.RB2' '35'  'G$1.RB3' '36'  'G$1.RB4' '37'  'G$1.RB5' '38'  'G$1.RB6' '39'  'G$1.RB7' '40' \
         'G$1.RC0' '15'  'G$1.RC1' '16'  'G$1.RC2' '17'  'G$1.RC3' '18'  'G$1.RC4' '23'  'G$1.RC5' '24' \
         'G$1.RC6' '25'  'G$1.RC7' '26'  'G$1.RD0' '19'  'G$1.RD1' '20'  'G$1.RD2' '21'  'G$1.RD3' '22' \
         'G$1.RD4' '27'  'G$1.RD5' '28'  'G$1.RD6' '29'  'G$1.RD7' '30'  'G$1.RE0' '8'  'G$1.RE1' '9' \
         'G$1.RE2' '10'  'G$1.VDD' '11'  'G$1.VDD@1' '32'  'G$1.VSS' '12'  'G$1.VSS@1' '31';

Edit 'PIC16C84.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
EPROM/ROM-based';
Value off;
Add 13IO-1 'G$1' next 0 (0 0);
Package 'SO-18W' 'SO';
Technology '';
Connect  'G$1.!MCLR' '4'  'G$1.OSC1' '16'  'G$1.OSC2' '15'  'G$1.RA0' '17'  'G$1.RA1' '18' \
         'G$1.RA2' '1'  'G$1.RA3' '2'  'G$1.RB0' '6'  'G$1.RB1' '7'  'G$1.RB2' '8'  'G$1.RB3' '9' \
         'G$1.RB4' '10'  'G$1.RB5' '11'  'G$1.RB6' '12'  'G$1.RB7' '13'  'G$1.T0CKI/RA4' '3'  'G$1.VDD' '14' \
         'G$1.VSS' '5';
Package 'DIL18' 'P';
Technology '';
Connect  'G$1.!MCLR' '4'  'G$1.OSC1' '16'  'G$1.OSC2' '15'  'G$1.RA0' '17'  'G$1.RA1' '18' \
         'G$1.RA2' '1'  'G$1.RA3' '2'  'G$1.RB0' '6'  'G$1.RB1' '7'  'G$1.RB2' '8'  'G$1.RB3' '9' \
         'G$1.RB4' '10'  'G$1.RB5' '11'  'G$1.RB6' '12'  'G$1.RB7' '13'  'G$1.T0CKI/RA4' '3'  'G$1.VDD' '14' \
         'G$1.VSS' '5';

Edit 'PIC16F8*.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
8-Bit PIC16F8X Family - CMOS Flash/<B>EEPROM</B><p>\n\
Pin Compatible :<p>\n\
PIC16F83, PIC16CR83, PIC16F84A, PIC16CR84<p>\n\
see also <a href=PIC16C*>PIC16C*</a>';
Value off;
Add 13IO-1 'G$1' next 0 (0 0);
Package 'SO-18W' 'SO';
Technology -'' '3' '4A';
Connect  'G$1.!MCLR' '4'  'G$1.OSC1' '16'  'G$1.OSC2' '15'  'G$1.RA0' '17'  'G$1.RA1' '18' \
         'G$1.RA2' '1'  'G$1.RA3' '2'  'G$1.RB0' '6'  'G$1.RB1' '7'  'G$1.RB2' '8'  'G$1.RB3' '9' \
         'G$1.RB4' '10'  'G$1.RB5' '11'  'G$1.RB6' '12'  'G$1.RB7' '13'  'G$1.T0CKI/RA4' '3'  'G$1.VDD' '14' \
         'G$1.VSS' '5';
Package 'DIL18' 'P';
Technology -'' '3' '4A';
Connect  'G$1.!MCLR' '4'  'G$1.OSC1' '16'  'G$1.OSC2' '15'  'G$1.RA0' '17'  'G$1.RA1' '18' \
         'G$1.RA2' '1'  'G$1.RA3' '2'  'G$1.RB0' '6'  'G$1.RB1' '7'  'G$1.RB2' '8'  'G$1.RB3' '9' \
         'G$1.RB4' '10'  'G$1.RB5' '11'  'G$1.RB6' '12'  'G$1.RB7' '13'  'G$1.T0CKI/RA4' '3'  'G$1.VDD' '14' \
         'G$1.VSS' '5';

Edit 'PIC16C*?-28.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
8-Bit<B>EPROM</B>/ROM-based<p>\n\
Pin compatible:<p>\n\
PIC16CR62, PIC16C62A, PIC16C63, PIC16CR63<p>\n\
PIC16C66, PIC16C72, PIC16C73A, PIC16C76';
Value off;
Add 22IO-1 'G$1' next 0 (0 0);
Package 'SSOP28' 'SS';
Technology -'' '62A' '63' '66' '72' '73A' '76' 'R62' 'R63';
Connect  'G$1.!MCLR' '1'  'G$1.OSC1' '9'  'G$1.OSC2' '10'  'G$1.RA0' '2'  'G$1.RA1' '3' \
         'G$1.RA2' '4'  'G$1.RA3' '5'  'G$1.RA4' '6'  'G$1.RA5' '7'  'G$1.RB0' '21'  'G$1.RB1' '22' \
         'G$1.RB2' '23'  'G$1.RB3' '24'  'G$1.RB4' '25'  'G$1.RB5' '26'  'G$1.RB6' '27'  'G$1.RB7' '28' \
         'G$1.RC0' '11'  'G$1.RC1' '12'  'G$1.RC2' '13'  'G$1.RC3' '14'  'G$1.RC4' '15'  'G$1.RC5' '16' \
         'G$1.RC6' '17'  'G$1.RC7' '18'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';
Package 'DIL28-3' 'P';
Technology -'' '62A' '63' '66' '72' '73A' '76' 'R62' 'R63';
Connect  'G$1.!MCLR' '1'  'G$1.OSC1' '9'  'G$1.OSC2' '10'  'G$1.RA0' '2'  'G$1.RA1' '3' \
         'G$1.RA2' '4'  'G$1.RA3' '5'  'G$1.RA4' '6'  'G$1.RA5' '7'  'G$1.RB0' '21'  'G$1.RB1' '22' \
         'G$1.RB2' '23'  'G$1.RB3' '24'  'G$1.RB4' '25'  'G$1.RB5' '26'  'G$1.RB6' '27'  'G$1.RB7' '28' \
         'G$1.RC0' '11'  'G$1.RC1' '12'  'G$1.RC2' '13'  'G$1.RC3' '14'  'G$1.RC4' '15'  'G$1.RC5' '16' \
         'G$1.RC6' '17'  'G$1.RC7' '18'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';
Package 'SO28W' 'SO';
Technology -'' '62A' '63' '66' '72' '73A' '76' 'R62' 'R63';
Connect  'G$1.!MCLR' '1'  'G$1.OSC1' '9'  'G$1.OSC2' '10'  'G$1.RA0' '2'  'G$1.RA1' '3' \
         'G$1.RA2' '4'  'G$1.RA3' '5'  'G$1.RA4' '6'  'G$1.RA5' '7'  'G$1.RB0' '21'  'G$1.RB1' '22' \
         'G$1.RB2' '23'  'G$1.RB3' '24'  'G$1.RB4' '25'  'G$1.RB5' '26'  'G$1.RB6' '27'  'G$1.RB7' '28' \
         'G$1.RC0' '11'  'G$1.RC1' '12'  'G$1.RC2' '13'  'G$1.RC3' '14'  'G$1.RC4' '15'  'G$1.RC5' '16' \
         'G$1.RC6' '17'  'G$1.RC7' '18'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';
Package 'DIL28-3' 'PS';
Technology -'' '62' '62A' '63' '66' '72' '73A' '76' 'R63';
Connect  'G$1.!MCLR' '1'  'G$1.OSC1' '9'  'G$1.OSC2' '10'  'G$1.RA0' '2'  'G$1.RA1' '3' \
         'G$1.RA2' '4'  'G$1.RA3' '5'  'G$1.RA4' '6'  'G$1.RA5' '7'  'G$1.RB0' '21'  'G$1.RB1' '22' \
         'G$1.RB2' '23'  'G$1.RB3' '24'  'G$1.RB4' '25'  'G$1.RB5' '26'  'G$1.RB6' '27'  'G$1.RB7' '28' \
         'G$1.RC0' '11'  'G$1.RC1' '12'  'G$1.RC2' '13'  'G$1.RC3' '14'  'G$1.RC4' '15'  'G$1.RC5' '16' \
         'G$1.RC6' '17'  'G$1.RC7' '18'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';
Package 'DIL28-6' 'JW';
Technology -'' '62A' '63' '66' '72' '73A' '76' 'R62' 'R63';
Connect  'G$1.!MCLR' '1'  'G$1.OSC1' '9'  'G$1.OSC2' '10'  'G$1.RA0' '2'  'G$1.RA1' '3' \
         'G$1.RA2' '4'  'G$1.RA3' '5'  'G$1.RA4' '6'  'G$1.RA5' '7'  'G$1.RB0' '21'  'G$1.RB1' '22' \
         'G$1.RB2' '23'  'G$1.RB3' '24'  'G$1.RB4' '25'  'G$1.RB5' '26'  'G$1.RB6' '27'  'G$1.RB7' '28' \
         'G$1.RC0' '11'  'G$1.RC1' '12'  'G$1.RC2' '13'  'G$1.RC3' '14'  'G$1.RC4' '15'  'G$1.RC5' '16' \
         'G$1.RC6' '17'  'G$1.RC7' '18'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';

Edit 'PIC16C73.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
EPROM/ROM-based';
Value off;
Add 22IO-1 'G$1' next 0 (0 0);
Package 'SO28W' 'SO';
Technology '';
Connect  'G$1.!MCLR' '1'  'G$1.OSC1' '9'  'G$1.OSC2' '10'  'G$1.RA0' '2'  'G$1.RA1' '3' \
         'G$1.RA2' '4'  'G$1.RA3' '5'  'G$1.RA4' '6'  'G$1.RA5' '7'  'G$1.RB0' '21'  'G$1.RB1' '22' \
         'G$1.RB2' '23'  'G$1.RB3' '24'  'G$1.RB4' '25'  'G$1.RB5' '26'  'G$1.RB6' '27'  'G$1.RB7' '28' \
         'G$1.RC0' '11'  'G$1.RC1' '12'  'G$1.RC2' '13'  'G$1.RC3' '14'  'G$1.RC4' '15'  'G$1.RC5' '16' \
         'G$1.RC6' '17'  'G$1.RC7' '18'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';
Package 'DIL28-3' 'P';
Technology '';
Connect  'G$1.!MCLR' '1'  'G$1.OSC1' '9'  'G$1.OSC2' '10'  'G$1.RA0' '2'  'G$1.RA1' '3' \
         'G$1.RA2' '4'  'G$1.RA3' '5'  'G$1.RA4' '6'  'G$1.RA5' '7'  'G$1.RB0' '21'  'G$1.RB1' '22' \
         'G$1.RB2' '23'  'G$1.RB3' '24'  'G$1.RB4' '25'  'G$1.RB5' '26'  'G$1.RB6' '27'  'G$1.RB7' '28' \
         'G$1.RC0' '11'  'G$1.RC1' '12'  'G$1.RC2' '13'  'G$1.RC3' '14'  'G$1.RC4' '15'  'G$1.RC5' '16' \
         'G$1.RC6' '17'  'G$1.RC7' '18'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';

Edit 'PIC16C66.dev';
Prefix 'IC';
Description '<B>MICROCONTROLLER</B>';
Value off;
Add 22IO-1 'G$1' next 0 (0 0);
Package 'DIL28-3' 'P';
Technology '';
Connect  'G$1.!MCLR' '1'  'G$1.OSC1' '9'  'G$1.OSC2' '10'  'G$1.RA0' '2'  'G$1.RA1' '3' \
         'G$1.RA2' '4'  'G$1.RA3' '5'  'G$1.RA4' '6'  'G$1.RA5' '7'  'G$1.RB0' '21'  'G$1.RB1' '22' \
         'G$1.RB2' '23'  'G$1.RB3' '24'  'G$1.RB4' '25'  'G$1.RB5' '26'  'G$1.RB6' '27'  'G$1.RB7' '28' \
         'G$1.RC0' '11'  'G$1.RC1' '12'  'G$1.RC2' '13'  'G$1.RC3' '14'  'G$1.RC4' '15'  'G$1.RC5' '16' \
         'G$1.RC6' '17'  'G$1.RC7' '18'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';
Package 'SO28W' 'SO';
Technology '';
Connect  'G$1.!MCLR' '1'  'G$1.OSC1' '9'  'G$1.OSC2' '10'  'G$1.RA0' '2'  'G$1.RA1' '3' \
         'G$1.RA2' '4'  'G$1.RA3' '5'  'G$1.RA4' '6'  'G$1.RA5' '7'  'G$1.RB0' '21'  'G$1.RB1' '22' \
         'G$1.RB2' '23'  'G$1.RB3' '24'  'G$1.RB4' '25'  'G$1.RB5' '26'  'G$1.RB6' '27'  'G$1.RB7' '28' \
         'G$1.RC0' '11'  'G$1.RC1' '12'  'G$1.RC2' '13'  'G$1.RC3' '14'  'G$1.RC4' '15'  'G$1.RC5' '16' \
         'G$1.RC6' '17'  'G$1.RC7' '18'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';
Package 'DIL28-6' 'JW';
Technology '';
Connect  'G$1.!MCLR' '1'  'G$1.OSC1' '9'  'G$1.OSC2' '10'  'G$1.RA0' '2'  'G$1.RA1' '3' \
         'G$1.RA2' '4'  'G$1.RA3' '5'  'G$1.RA4' '6'  'G$1.RA5' '7'  'G$1.RB0' '21'  'G$1.RB1' '22' \
         'G$1.RB2' '23'  'G$1.RB3' '24'  'G$1.RB4' '25'  'G$1.RB5' '26'  'G$1.RB6' '27'  'G$1.RB7' '28' \
         'G$1.RC0' '11'  'G$1.RC1' '12'  'G$1.RC2' '13'  'G$1.RC3' '14'  'G$1.RC4' '15'  'G$1.RC5' '16' \
         'G$1.RC6' '17'  'G$1.RC7' '18'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';

Edit 'PIC17C4*.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
EPROM-based';
Value off;
Add 33IO-1MQ 'G$1' next 0 (0 0);
Package 'PLCC-44' 'L';
Technology -'' '2' '3' '4';
Connect  'G$1.!MCLR' '35'  'G$1.NC' '2'  'G$1.OSC1' '21'  'G$1.OSC2' '22'  'G$1.RA0' '28' \
         'G$1.RA1' '27'  'G$1.RA2' '26'  'G$1.RA3' '25'  'G$1.RA4' '24'  'G$1.RA5' '23'  'G$1.RB0' '13' \
         'G$1.RB1' '14'  'G$1.RB2' '15'  'G$1.RB3' '16'  'G$1.RB4' '17'  'G$1.RB5' '18'  'G$1.RB6' '19' \
         'G$1.RB7' '20'  'G$1.RC0' '3'  'G$1.RC1' '4'  'G$1.RC2' '5'  'G$1.RC3' '6'  'G$1.RC4' '7' \
         'G$1.RC5' '8'  'G$1.RC6' '9'  'G$1.RC7' '10'  'G$1.RD0' '43'  'G$1.RD1' '42'  'G$1.RD2' '41' \
         'G$1.RD3' '40'  'G$1.RD4' '39'  'G$1.RD5' '38'  'G$1.RD6' '37'  'G$1.RD7' '36'  'G$1.RE0' '32' \
         'G$1.RE1' '31'  'G$1.RE2' '30'  'G$1.TEST' '29'  'G$1.VDD' '1'  'G$1.VDD@1' '44'  'G$1.VSS' '11' \
         'G$1.VSS@1' '12'  'G$1.VSS@2' '33'  'G$1.VSS@3' '34';
Package 'MQFP44-2' 'PQ';
Technology -'' '2' '3' '4';
Connect  'G$1.!MCLR' '7'  'G$1.NC' '18'  'G$1.OSC1' '37'  'G$1.OSC2' '38'  'G$1.RA0' '44' \
         'G$1.RA1' '43'  'G$1.RA2' '42'  'G$1.RA3' '41'  'G$1.RA4' '40'  'G$1.RA5' '39'  'G$1.RB0' '29' \
         'G$1.RB1' '30'  'G$1.RB2' '31'  'G$1.RB3' '32'  'G$1.RB4' '33'  'G$1.RB5' '34'  'G$1.RB6' '35' \
         'G$1.RB7' '36'  'G$1.RC0' '19'  'G$1.RC1' '20'  'G$1.RC2' '21'  'G$1.RC3' '22'  'G$1.RC4' '23' \
         'G$1.RC5' '24'  'G$1.RC6' '25'  'G$1.RC7' '26'  'G$1.RD0' '15'  'G$1.RD1' '14'  'G$1.RD2' '13' \
         'G$1.RD3' '12'  'G$1.RD4' '11'  'G$1.RD5' '10'  'G$1.RD6' '9'  'G$1.RD7' '8'  'G$1.RE0' '4' \
         'G$1.RE1' '3'  'G$1.RE2' '2'  'G$1.TEST' '1'  'G$1.VDD' '16'  'G$1.VDD@1' '17'  'G$1.VSS' '5' \
         'G$1.VSS@1' '6'  'G$1.VSS@2' '27'  'G$1.VSS@3' '28';

Edit 'PIC17C4*?-40.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
EPROM-based';
Value off;
Add 33IO-1 'G$1' next 0 (0 0);
Package 'DIL40' 'P';
Technology -'' '2' '3' '4';
Connect  'G$1.!MCLR' '32'  'G$1.OSC1' '19'  'G$1.OSC2' '20'  'G$1.RA0' '26'  'G$1.RA1' '25' \
         'G$1.RA2' '24'  'G$1.RA3' '23'  'G$1.RA4' '22'  'G$1.RA5' '21'  'G$1.RB0' '11'  'G$1.RB1' '12' \
         'G$1.RB2' '13'  'G$1.RB3' '14'  'G$1.RB4' '15'  'G$1.RB5' '16'  'G$1.RB6' '17'  'G$1.RB7' '18' \
         'G$1.RC0' '2'  'G$1.RC1' '3'  'G$1.RC2' '4'  'G$1.RC3' '5'  'G$1.RC4' '6'  'G$1.RC5' '7' \
         'G$1.RC6' '8'  'G$1.RC7' '9'  'G$1.RD0' '40'  'G$1.RD1' '39'  'G$1.RD2' '38'  'G$1.RD3' '37' \
         'G$1.RD4' '36'  'G$1.RD5' '35'  'G$1.RD6' '34'  'G$1.RD7' '33'  'G$1.RE0' '30'  'G$1.RE1' '29' \
         'G$1.RE2' '28'  'G$1.TEST' '27'  'G$1.VDD' '1'  'G$1.VSS' '10'  'G$1.VSS@1' '31';

Edit 'PIC16C*?-20.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
Pin compatible devices\n\
<ul>\n\
<li>PIC16C5X family: EPROM/ROM-based\n\
<li>PIC16C55X family: EPROM-based\n\
<li>PIC16C6X family\n\
<li>PIC16CE62X family: analog comparators/EEPROM data memory\n\
<li>PIC16C7X family: A/D converter\n\
<li>PIC16C71X family: A/D converter\n\
</ul>\n\
Pin compatible devices:\n\
<p>PIC16C154, PIC16CR154, PIC16C156, PIC16CR156, PIC16C158<p>\n\
PIC16CR158, PIC16C52, PIC16C54, PIC16C54A, PIC16CR54A<p>\n\
PIC16C56, PIC16C58A, PIC16CR58A, PIC16C61, PIC16C554<p>\n\
PIC16C556, PIC16C558, PIC16C620, PIC16C621, PIC16C622<p>\n\
PIC16C641, PIC16C642, PIC16C661, PIC16C662, PIC16C71<p>\n\
PIC16C710, PIC16C711, PIC16C715, PIC126F83, PIC16CR83<p>\n\
PIC16F84A, PIC16CR84';
Value off;
Add 13IO-1SS 'G$1' next 0 (0 0);
Package 'SSOP20' 'SS';
Technology -'' '54' '54A' '56' '58A' '154' '156' '158' '554' '556' '558' '620' '621' '622' '710' '711' '715' 'R54A' 'R58A' 'R154' 'R156' 'R158';
Connect  'G$1.!MCLR' '4'  'G$1.OSC1' '18'  'G$1.OSC2' '17'  'G$1.RA0' '19'  'G$1.RA1' '20' \
         'G$1.RA2' '1'  'G$1.RA3' '2'  'G$1.RA4' '3'  'G$1.RB0' '7'  'G$1.RB1' '8'  'G$1.RB2' '9' \
         'G$1.RB3' '10'  'G$1.RB4' '11'  'G$1.RB5' '12'  'G$1.RB6' '13'  'G$1.RB7' '14'  'G$1.VDD' '15' \
         'G$1.VDD@1' '16'  'G$1.VSS' '5'  'G$1.VSS@1' '6';

Edit 'PIC12C*?.dev';
Prefix 'IC';
Description '<B>MICROCONTROLLER</B>';
Value off;
Add 6IO 'G$1' next 0 (0 0);
Package 'DIL8' 'P';
Technology -'' '508' '509' '671' '672';
Connect  'G$1.GP0' '7'  'G$1.GP1' '6'  'G$1.GP2' '5'  'G$1.GP3/MC' '4'  'G$1.GP4/COUT' '3' \
         'G$1.GP5/CIN' '2'  'G$1.VDD' '1'  'G$1.VSS' '8';
Package 'DIL8' 'JN';
Technology -'' '508' '509' '671' '672';
Connect  'G$1.GP0' '7'  'G$1.GP1' '6'  'G$1.GP2' '5'  'G$1.GP3/MC' '4'  'G$1.GP4/COUT' '3' \
         'G$1.GP5/CIN' '2'  'G$1.VDD' '1'  'G$1.VSS' '8';
Package 'SO-08M' 'SM';
Technology -'' '508' '509' '671' '672';
Connect  'G$1.GP0' '7'  'G$1.GP1' '6'  'G$1.GP2' '5'  'G$1.GP3/MC' '4'  'G$1.GP4/COUT' '3' \
         'G$1.GP5/CIN' '2'  'G$1.VDD' '1'  'G$1.VSS' '8';

Edit 'PIC14000*.dev';
Prefix 'IC';
Description '<B>MIXED SIGNAL CONTROLLER</B>';
Value off;
Add 14000 'G$1' next 0 (0 0);
Package 'SSOP28' 'SS';
Technology '';
Connect  'G$1.!MCLR' '14'  'G$1.CDAC' '22'  'G$1.OSC1' '8'  'G$1.OSC2' '7'  'G$1.RA0' '2' \
         'G$1.RA1' '1'  'G$1.RA2' '28'  'G$1.RA3' '27'  'G$1.RC0' '19'  'G$1.RC1' '18'  'G$1.RC2' '17' \
         'G$1.RC3' '16'  'G$1.RC4' '15'  'G$1.RC5' '13'  'G$1.RC6' '12'  'G$1.RC7' '11'  'G$1.RD0' '6' \
         'G$1.RD1' '5'  'G$1.RD2' '4'  'G$1.RD3' '3'  'G$1.RD4' '26'  'G$1.RD5' '25'  'G$1.RD6' '24' \
         'G$1.RD7' '23'  'G$1.SUM' '21'  'G$1.VDD' '9'  'G$1.VREG' '10'  'G$1.VSS' '20';
Package 'SO28W' 'SO';
Technology '';
Connect  'G$1.!MCLR' '14'  'G$1.CDAC' '22'  'G$1.OSC1' '8'  'G$1.OSC2' '7'  'G$1.RA0' '2' \
         'G$1.RA1' '1'  'G$1.RA2' '28'  'G$1.RA3' '27'  'G$1.RC0' '19'  'G$1.RC1' '18'  'G$1.RC2' '17' \
         'G$1.RC3' '16'  'G$1.RC4' '15'  'G$1.RC5' '13'  'G$1.RC6' '12'  'G$1.RC7' '11'  'G$1.RD0' '6' \
         'G$1.RD1' '5'  'G$1.RD2' '4'  'G$1.RD3' '3'  'G$1.RD4' '26'  'G$1.RD5' '25'  'G$1.RD6' '24' \
         'G$1.RD7' '23'  'G$1.SUM' '21'  'G$1.VDD' '9'  'G$1.VREG' '10'  'G$1.VSS' '20';
Package 'DIL28-3' 'SP';
Technology '';
Connect  'G$1.!MCLR' '14'  'G$1.CDAC' '22'  'G$1.OSC1' '8'  'G$1.OSC2' '7'  'G$1.RA0' '2' \
         'G$1.RA1' '1'  'G$1.RA2' '28'  'G$1.RA3' '27'  'G$1.RC0' '19'  'G$1.RC1' '18'  'G$1.RC2' '17' \
         'G$1.RC3' '16'  'G$1.RC4' '15'  'G$1.RC5' '13'  'G$1.RC6' '12'  'G$1.RC7' '11'  'G$1.RD0' '6' \
         'G$1.RD1' '5'  'G$1.RD2' '4'  'G$1.RD3' '3'  'G$1.RD4' '26'  'G$1.RD5' '25'  'G$1.RD6' '24' \
         'G$1.RD7' '23'  'G$1.SUM' '21'  'G$1.VDD' '9'  'G$1.VREG' '10'  'G$1.VSS' '20';
Package 'DIL28-6' 'JW';
Technology '';
Connect  'G$1.!MCLR' '14'  'G$1.CDAC' '22'  'G$1.OSC1' '8'  'G$1.OSC2' '7'  'G$1.RA0' '2' \
         'G$1.RA1' '1'  'G$1.RA2' '28'  'G$1.RA3' '27'  'G$1.RC0' '19'  'G$1.RC1' '18'  'G$1.RC2' '17' \
         'G$1.RC3' '16'  'G$1.RC4' '15'  'G$1.RC5' '13'  'G$1.RC6' '12'  'G$1.RC7' '11'  'G$1.RD0' '6' \
         'G$1.RD1' '5'  'G$1.RD2' '4'  'G$1.RD3' '3'  'G$1.RD4' '26'  'G$1.RD5' '25'  'G$1.RD6' '24' \
         'G$1.RD7' '23'  'G$1.SUM' '21'  'G$1.VDD' '9'  'G$1.VREG' '10'  'G$1.VSS' '20';

Edit 'PIC16C9*?-68.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
with LCD driver';
Value off;
Add 16C9L 'G$1' next 0 (0 0);
Package 'PLCC-68' 'L';
Technology -'' '23' '24';
Connect  'G$1.!MCLR' '2'  'G$1.C1' '17'  'G$1.C2' '18'  'G$1.COM0' '63'  'G$1.NC' '1' \
         'G$1.OSC1' '24'  'G$1.OSC2' '25'  'G$1.RA0' '5'  'G$1.RA1' '6'  'G$1.RA2' '8'  'G$1.RA3' '9' \
         'G$1.RA4' '10'  'G$1.RA5' '11'  'G$1.RB0' '13'  'G$1.RB1' '12'  'G$1.RB2' '4'  'G$1.RB3' '3' \
         'G$1.RB4' '68'  'G$1.RB5' '67'  'G$1.RB6' '65'  'G$1.RB7' '66'  'G$1.RC0' '26'  'G$1.RC1' '27' \
         'G$1.RC2' '28'  'G$1.RC3' '14'  'G$1.RC4' '15'  'G$1.RC5' '16'  'G$1.RD0' '31'  'G$1.RD1' '32' \
         'G$1.RD2' '33'  'G$1.RD3' '34'  'G$1.RD4' '35'  'G$1.RD5' '60'  'G$1.RD6' '61'  'G$1.RD7' '62' \
         'G$1.RE0' '37'  'G$1.RE1' '38'  'G$1.RE2' '39'  'G$1.RE3' '40'  'G$1.RE4' '41'  'G$1.RE5' '42' \
         'G$1.RE6' '43'  'G$1.RE7' '36'  'G$1.RF0' '44'  'G$1.RF1' '45'  'G$1.RF2' '46'  'G$1.RF3' '47' \
         'G$1.RF4' '48'  'G$1.RF5' '49'  'G$1.RF6' '50'  'G$1.RF7' '51'  'G$1.RG0' '53'  'G$1.RG1' '54' \
         'G$1.RG2' '55'  'G$1.RG3' '56'  'G$1.RG4' '57'  'G$1.RG5' '58'  'G$1.RG6' '59'  'G$1.RG7' '52' \
         'G$1.VDD' '21'  'G$1.VDD@1' '22'  'G$1.VDD@2' '64'  'G$1.VLCD1' '29'  'G$1.VLCD2' '19'  'G$1.VLCD3' '20' \
         'G$1.VLCDADJ' '30'  'G$1.VSS' '7'  'G$1.VSS@1' '23';

Edit 'PIC16C92*?-64.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
with LCD driver';
Value off;
Add 16C9P 'G$1' next 0 (0 0);
Package 'DIL64' 'PS';
Technology -'' '3' '4';
Connect  'G$1.!MCLR' '1'  'G$1.C1' '16'  'G$1.C2' '17'  'G$1.COM0' '59'  'G$1.OSC1' '22' \
         'G$1.OSC2' '23'  'G$1.RA0' '4'  'G$1.RA1' '5'  'G$1.RA2' '7'  'G$1.RA3' '8'  'G$1.RA4' '9' \
         'G$1.RA5' '10'  'G$1.RB0' '12'  'G$1.RB1' '11'  'G$1.RB2' '3'  'G$1.RB3' '2'  'G$1.RB4' '64' \
         'G$1.RB5' '63'  'G$1.RB6' '61'  'G$1.RB7' '62'  'G$1.RC0' '24'  'G$1.RC1' '25'  'G$1.RC2' '26' \
         'G$1.RC3' '13'  'G$1.RC4' '14'  'G$1.RC5' '15'  'G$1.RD0' '29'  'G$1.RD1' '30'  'G$1.RD2' '31' \
         'G$1.RD3' '32'  'G$1.RD4' '33'  'G$1.RD5' '56'  'G$1.RD6' '57'  'G$1.RD7' '58'  'G$1.RE0' '34' \
         'G$1.RE1' '35'  'G$1.RE2' '36'  'G$1.RE3' '37'  'G$1.RE4' '38'  'G$1.RE5' '39'  'G$1.RE6' '40' \
         'G$1.RF0' '41'  'G$1.RF1' '42'  'G$1.RF2' '43'  'G$1.RF3' '44'  'G$1.RF4' '45'  'G$1.RF5' '46' \
         'G$1.RF6' '47'  'G$1.RF7' '48'  'G$1.RG0' '49'  'G$1.RG1' '50'  'G$1.RG2' '51'  'G$1.RG3' '52' \
         'G$1.RG4' '53'  'G$1.RG5' '54'  'G$1.RG6' '55'  'G$1.VDD' '20'  'G$1.VDD@1' '60'  'G$1.VLCD1' '27' \
         'G$1.VLCD2' '18'  'G$1.VLCD3' '19'  'G$1.VLCDADJ' '28'  'G$1.VSS' '6'  'G$1.VSS@1' '21';
Package 'TQFP64-10X10' 'TQ';
Technology -'' '3' '4';
Connect  'G$1.!MCLR' '57'  'G$1.C1' '8'  'G$1.C2' '9'  'G$1.COM0' '51'  'G$1.OSC1' '14' \
         'G$1.OSC2' '15'  'G$1.RA0' '60'  'G$1.RA1' '61'  'G$1.RA2' '63'  'G$1.RA3' '64'  'G$1.RA4' '1' \
         'G$1.RA5' '2'  'G$1.RB0' '4'  'G$1.RB1' '3'  'G$1.RB2' '59'  'G$1.RB3' '58'  'G$1.RB4' '56' \
         'G$1.RB5' '55'  'G$1.RB6' '53'  'G$1.RB7' '54'  'G$1.RC0' '16'  'G$1.RC1' '17'  'G$1.RC2' '18' \
         'G$1.RC3' '5'  'G$1.RC4' '6'  'G$1.RC5' '7'  'G$1.RD0' '21'  'G$1.RD1' '22'  'G$1.RD2' '23' \
         'G$1.RD3' '24'  'G$1.RD4' '25'  'G$1.RD5' '48'  'G$1.RD6' '49'  'G$1.RD7' '50'  'G$1.RE0' '26' \
         'G$1.RE1' '27'  'G$1.RE2' '28'  'G$1.RE3' '29'  'G$1.RE4' '30'  'G$1.RE5' '31'  'G$1.RE6' '32' \
         'G$1.RF0' '33'  'G$1.RF1' '34'  'G$1.RF2' '35'  'G$1.RF3' '36'  'G$1.RF4' '37'  'G$1.RF5' '38' \
         'G$1.RF6' '39'  'G$1.RF7' '40'  'G$1.RG0' '41'  'G$1.RG1' '42'  'G$1.RG2' '43'  'G$1.RG3' '44' \
         'G$1.RG4' '45'  'G$1.RG5' '46'  'G$1.RG6' '47'  'G$1.VDD' '12'  'G$1.VDD@1' '52'  'G$1.VLCD1' '19' \
         'G$1.VLCD2' '10'  'G$1.VLCD3' '11'  'G$1.VLCDADJ' '20'  'G$1.VSS' '13'  'G$1.VSS@1' '62';

Edit '24C*.dev';
Prefix 'IC';
Description '\
Serial <B>EEPROM</B><p>\n\
1 K/2 K/4 K';
Value off;
Add 24AA 'G$1' next 0 (0 0);
Package 'SO-08' 'SN';
Technology -'' '01' '01A' '01C' '02' '02A' '02C' '04' '04A' '04C';
Connect  'G$1.A0' '1'  'G$1.A1' '2'  'G$1.A2' '3'  'G$1.GND' '4'  'G$1.SCL' '6' \
         'G$1.SDA' '5'  'G$1.VCC' '8'  'G$1.WP' '7';
Package 'SO-08M' 'SM';
Technology -'' '01' '01A' '01C' '02' '02A' '02C' '04' '04A';
Connect  'G$1.A0' '1'  'G$1.A1' '2'  'G$1.A2' '3'  'G$1.GND' '4'  'G$1.SCL' '6' \
         'G$1.SDA' '5'  'G$1.VCC' '8'  'G$1.WP' '7';
Package 'DIL8' 'P';
Technology -'' '01' '01A' '01C' '02' '02A' '02C' '04' '04A' '04C';
Connect  'G$1.A0' '1'  'G$1.A1' '2'  'G$1.A2' '3'  'G$1.GND' '4'  'G$1.SCL' '6' \
         'G$1.SDA' '5'  'G$1.VCC' '8'  'G$1.WP' '7';
Package 'SO-14' 'SL';
Technology -'' '01' '02' '04';
Connect  'G$1.A0' '2'  'G$1.A1' '3'  'G$1.A2' '5'  'G$1.GND' '6'  'G$1.SCL' '10' \
         'G$1.SDA' '9'  'G$1.VCC' '13'  'G$1.WP' '12';

Edit '24C0*.dev';
Prefix 'IC';
Description '\
Serial <B>EEPROM</B><p>\n\
128 bit/1 K/2 K, I2C';
Value off;
Add SERIALEEPROM 'G$1' next 0 (0 0);
Package 'SO-08W' 'SO';
Technology -'' '0' '1B' '2B';
Connect  'G$1.GND' '4'  'G$1.SCL' '6'  'G$1.SDA' '5'  'G$1.VCC' '8';
Package 'DIL8' 'P';
Technology -'' '0' '1B' '2B';
Connect  'G$1.GND' '4'  'G$1.SCL' '6'  'G$1.SDA' '5'  'G$1.VCC' '8';
Package 'TSSOP8' 'TS';
Technology -'' '0';
Connect  'G$1.GND' '4'  'G$1.SCL' '6'  'G$1.SDA' '5'  'G$1.VCC' '8';
Package 'SOT23-5L' 'OT';
Technology -'' '0';
Connect  'G$1.GND' '2'  'G$1.SCL' '1'  'G$1.SDA' '3'  'G$1.VCC' '5';

Edit '59C11.dev';
Prefix 'IC';
Description '\
Serial <B>EEPROM</B><p>\n\
1 K, 5.0 V, CMOS';
Value off;
Add 59C11 'G$1' next 0 (0 0);
Package 'DIL8' 'P';
Technology '';
Connect  'G$1.CLK' '2'  'G$1.CS' '1'  'G$1.DI' '3'  'G$1.DO' '4'  'G$1.GND' '5' \
         'G$1.ORG' '6'  'G$1.RDY' '7'  'G$1.VCC' '8';
Package 'SO-08' 'SN';
Technology '';
Connect  'G$1.CLK' '2'  'G$1.CS' '1'  'G$1.DI' '3'  'G$1.DO' '4'  'G$1.GND' '5' \
         'G$1.ORG' '6'  'G$1.RDY' '7'  'G$1.VCC' '8';
Package 'SO-08M' 'SM';
Technology '';
Connect  'G$1.CLK' '2'  'G$1.CS' '1'  'G$1.DI' '3'  'G$1.DO' '4'  'G$1.GND' '5' \
         'G$1.ORG' '6'  'G$1.RDY' '7'  'G$1.VCC' '8';

Edit '85C*.dev';
Prefix 'IC';
Description '\
Serial <B>EEPROM</B><p>\n\
1 K/2 K/4 K, 5.0 V, CMOS<p>\n\
85C72/82/92';
Value off;
Add 85C72 'G$1' next 0 (0 0);
Add NC '7' request 0 (30.48 7.62);
Package 'DIL8' 'P';
Technology -'' '72' '82' '92';
Connect  '7.NC' '7'  'G$1.A0' '1'  'G$1.A1' '2'  'G$1.A2' '3'  'G$1.GND' '4' \
         'G$1.SCL' '6'  'G$1.SDA' '5'  'G$1.VCC' '8';
Package 'SO-08M' 'SM';
Technology '' '72' '82' '92';
Connect  '7.NC' '7'  'G$1.A0' '1'  'G$1.A1' '2'  'G$1.A2' '3'  'G$1.GND' '4' \
         'G$1.SCL' '6'  'G$1.SDA' '5'  'G$1.VCC' '8';

Edit '93-*.dev';
Prefix 'IC';
Description '\
Serial <B>EEPROM</B><p>\n\
512 x 8 bit/256 x 16 bit/1 K/4 K, 5.0 V, Microwire';
Value off;
Add 93C06 'G$1' next 0 (0 0);
Package 'DIL8' 'P';
Technology -'' 'C46A' 'C46B' 'C56A' 'C56B' 'C66A' 'C66B' 'LC56A' 'LC56B';
Connect  'G$1.CLK' '2'  'G$1.CS' '1'  'G$1.DI' '3'  'G$1.DO' '4'  'G$1.GND' '5' \
         'G$1.VCC' '8';
Package 'SO-08' 'SN';
Technology -'' 'C46A' 'C46B' 'C56A' 'C56B' 'C66A' 'C66B' 'LC56A' 'LC56B';
Connect  'G$1.CLK' '2'  'G$1.CS' '1'  'G$1.DI' '3'  'G$1.DO' '4'  'G$1.GND' '5' \
         'G$1.VCC' '8';
Package 'TSSOP8' 'ST';
Technology -'' 'C46A' 'C46B' 'LC56A' 'LC56B';
Connect  'G$1.CLK' '2'  'G$1.CS' '1'  'G$1.DI' '3'  'G$1.DO' '4'  'G$1.GND' '5' \
         'G$1.VCC' '8';
Package 'SO-08M' 'SM';
Technology -'' 'C46A' 'C46B' 'LC56A' 'LC56B';
Connect  'G$1.CLK' '2'  'G$1.CS' '1'  'G$1.DI' '3'  'G$1.DO' '4'  'G$1.GND' '5' \
         'G$1.VCC' '8';

Edit '93LCS*.dev';
Prefix 'IC';
Description '\
<B>EEPROM</B><p>\n\
2 K/4 K, 2.5 V<p>\n\
Microwire with software write protect';
Value off;
Add 93LCS 'G$1' next 0 (0 0);
Package 'DIL8' 'P';
Technology -'' '56' '66';
Connect  'G$1.CLK' '2'  'G$1.CS' '1'  'G$1.DI' '3'  'G$1.DO' '4'  'G$1.GND' '5' \
         'G$1.PE' '6'  'G$1.PRE' '7'  'G$1.VCC' '8';
Package 'SO-14' 'SL';
Technology -'' '56' '66';
Connect  'G$1.CLK' '3'  'G$1.CS' '2'  'G$1.DI' '5'  'G$1.DO' '6'  'G$1.GND' '9' \
         'G$1.PE' '10'  'G$1.PRE' '12'  'G$1.VCC' '13';
Package 'SO-08M' 'SM';
Technology -'' '56' '66';
Connect  'G$1.CLK' '2'  'G$1.CS' '1'  'G$1.DI' '3'  'G$1.DO' '4'  'G$1.GND' '5' \
         'G$1.PE' '6'  'G$1.PRE' '7'  'G$1.VCC' '8';
Package 'SO-08' 'SN';
Technology -'' '56' '66';
Connect  'G$1.CLK' '2'  'G$1.CS' '1'  'G$1.DI' '3'  'G$1.DO' '4'  'G$1.GND' '5' \
         'G$1.PE' '6'  'G$1.PRE' '7'  'G$1.VCC' '8';

Edit '93*.dev';
Prefix 'IC';
Description '\
Serial <B>EPROM</B><p>\n\
1 K/2 K/4 K, low voltage, Microwire';
Value off;
Add 93LC46 'G$1' next 0 (0 0);
Package 'SO-08' 'SN';
Technology -'' 'AA46' 'AA56' 'AA66' 'LC45' 'LC46' 'LC66';
Connect  'G$1.CLK' '2'  'G$1.CS' '1'  'G$1.DI' '3'  'G$1.DO' '4'  'G$1.GND' '5' \
         'G$1.NU' '7'  'G$1.ORG' '6'  'G$1.VCC' '8';
Package 'DIL8' 'P';
Technology -'' 'AA46' 'AA56' 'AA66' 'LC46' 'LC56' 'LC66';
Connect  'G$1.CLK' '2'  'G$1.CS' '1'  'G$1.DI' '3'  'G$1.DO' '4'  'G$1.GND' '5' \
         'G$1.NU' '7'  'G$1.ORG' '6'  'G$1.VCC' '8';
Package 'SO-08M' 'SM';
Technology -'' 'AA46' 'AA56' 'AA66' 'LC46' 'LC56' 'LC66';
Connect  'G$1.CLK' '2'  'G$1.CS' '1'  'G$1.DI' '3'  'G$1.DO' '4'  'G$1.GND' '5' \
         'G$1.NU' '7'  'G$1.ORG' '6'  'G$1.VCC' '8';
Package 'TSSOP8' 'ST';
Technology -'' 'LC46' 'LC56' 'LC66';
Connect  'G$1.CLK' '2'  'G$1.CS' '1'  'G$1.DI' '3'  'G$1.DO' '4'  'G$1.GND' '5' \
         'G$1.NU' '7'  'G$1.ORG' '6'  'G$1.VCC' '8';

Edit '24*.dev';
Prefix 'IC';
Description '\
Serial <B>EEPROM</B><p>\n\
I2C';
Value off;
Add 24AA 'G$1' next 0 (0 0);
Package 'SO-08M' 'SM';
Technology -'' 'AA01' 'AA02' 'AA04' 'AA08' 'AA16' 'AA32A' 'AA128' 'C01A' 'C02A' 'C04A' 'C08B' 'C32A' 'C64' 'CL04B' 'LC08B' 'LC16B' 'LC32A' 'LC64' 'LC128';
Connect  'G$1.A0' '1'  'G$1.A1' '2'  'G$1.A2' '3'  'G$1.GND' '4'  'G$1.SCL' '6' \
         'G$1.SDA' '5'  'G$1.VCC' '8'  'G$1.WP' '7';
Package 'SO-14' 'SL';
Technology -'' 'AA04' 'AA08' 'AA16' 'C01A' 'C02A' 'C04A' 'C08B' 'C16B' 'CL04A' 'LC08B' 'LC16B';
Connect  'G$1.A0' '2'  'G$1.A1' '3'  'G$1.A2' '5'  'G$1.GND' '6'  'G$1.SCL' '10' \
         'G$1.SDA' '9'  'G$1.VCC' '13'  'G$1.WP' '12';
Package 'DIL8' 'P';
Technology -'' 'AA01' 'AA02' 'AA04' 'AA08' 'AA16' 'AA32A' 'AA64' 'AA128' 'AA256' 'C01A' 'C02A' 'C04A' 'C08B' 'C16B' 'C32A' 'C64' 'CL04B' 'LC01' 'LC04' 'LC08B' 'LC16B' 'LC024' 'LC025' 'LC32A' 'LC64' 'LC128' 'LC256' 'LCS52';
Connect  'G$1.A0' '1'  'G$1.A1' '2'  'G$1.A2' '3'  'G$1.GND' '4'  'G$1.SCL' '6' \
         'G$1.SDA' '5'  'G$1.VCC' '8'  'G$1.WP' '7';
Package 'SO-08' 'SN';
Technology -'' 'AA01' 'AA02' 'AA04' 'AA08' 'AA16' 'AA32A' 'AA64' 'AA128' 'AA256' 'C08B' 'C16B' 'C32A' 'CL04B' 'LC08B' 'LC16B' 'LC024' 'LC025' 'LC32A' 'LC64' 'LC128' 'LC256' 'LCS52';
Connect  'G$1.A0' '1'  'G$1.A1' '2'  'G$1.A2' '3'  'G$1.GND' '4'  'G$1.SCL' '6' \
         'G$1.SDA' '5'  'G$1.VCC' '8'  'G$1.WP' '7';
Package 'TSSOP8' 'ST';
Technology -'' 'AA64' 'AA128' 'C64' 'LC024' 'LC025' 'LC64' 'LC128' 'LCS52';
Connect  'G$1.A0' '1'  'G$1.A1' '2'  'G$1.A2' '3'  'G$1.GND' '4'  'G$1.SCL' '6' \
         'G$1.SDA' '5'  'G$1.VCC' '8'  'G$1.WP' '7';

Edit '28*04A.dev';
Prefix 'IC';
Description '\
CMOS <B>EPROM</B> 4 K (512 x 8)<p>\n\
Source: ww1.microchip.com/downloads/en/DeviceDoc/11126H.pdf';
Value off;
Add 28C04 'G$1' next 0 (0 0);
Package 'DIL24-6' 'P';
Technology -'' 'C';
Connect  'G$1.!CE' '18'  'G$1.!OE' '20'  'G$1.!WE' '21'  'G$1.A0' '8'  'G$1.A1' '7' \
         'G$1.A2' '6'  'G$1.A3' '5'  'G$1.A4' '4'  'G$1.A5' '3'  'G$1.A6' '2'  'G$1.A7' '1' \
         'G$1.A8' '23'  'G$1.D0' '9'  'G$1.D1' '10'  'G$1.D2' '11'  'G$1.D3' '13'  'G$1.D4' '14' \
         'G$1.D5' '15'  'G$1.D6' '16'  'G$1.D7' '17'  'G$1.GND' '12'  'G$1.NC19' '19'  'G$1.NC22' '22' \
         'G$1.VCC' '24';
Package 'PLCC-32' 'L';
Technology -'' 'C';
Connect  'G$1.!CE' '23'  'G$1.!OE' '25'  'G$1.!WE' '31'  'G$1.A0' '11'  'G$1.A1' '10' \
         'G$1.A2' '9'  'G$1.A3' '8'  'G$1.A4' '7'  'G$1.A5' '6'  'G$1.A6' '5'  'G$1.A7' '4' \
         'G$1.A8' '29'  'G$1.D0' '13'  'G$1.D1' '14'  'G$1.D2' '15'  'G$1.D3' '18'  'G$1.D4' '19' \
         'G$1.D5' '20'  'G$1.D6' '21'  'G$1.D7' '22'  'G$1.GND' '16'  'G$1.NC19' '1'  'G$1.NC22' '17' \
         'G$1.VCC' '32';

Edit '28*16A.dev';
Prefix 'IC';
Description '\
CMOS <B>EPROM</B> 16 K (2 K x 8)<p>\n\
Source: ww1.microchip.com/downloads/en/DeviceDoc/11125J.pdf';
Value off;
Add 28C16 'G$1' next 0 (0 0);
Package 'PLCC-32' 'L';
Technology -'' 'C';
Connect  'G$1.!CE' '23'  'G$1.!OE' '25'  'G$1.!WE' '31'  'G$1.A0' '11'  'G$1.A1' '10' \
         'G$1.A2' '9'  'G$1.A3' '8'  'G$1.A4' '7'  'G$1.A5' '6'  'G$1.A6' '5'  'G$1.A7' '4' \
         'G$1.A8' '29'  'G$1.A9' '28'  'G$1.A10' '24'  'G$1.D0' '13'  'G$1.D1' '14'  'G$1.D2' '15' \
         'G$1.D3' '18'  'G$1.D4' '19'  'G$1.D5' '20'  'G$1.D6' '21'  'G$1.D7' '22'  'G$1.GND' '16' \
         'G$1.VCC' '32';
Package 'DIL24-6' 'P';
Technology -'' 'C';
Connect  'G$1.!CE' '18'  'G$1.!OE' '20'  'G$1.!WE' '21'  'G$1.A0' '8'  'G$1.A1' '7' \
         'G$1.A2' '6'  'G$1.A3' '5'  'G$1.A4' '4'  'G$1.A5' '3'  'G$1.A6' '2'  'G$1.A7' '1' \
         'G$1.A8' '23'  'G$1.A9' '22'  'G$1.A10' '19'  'G$1.D0' '9'  'G$1.D1' '10'  'G$1.D2' '11' \
         'G$1.D3' '13'  'G$1.D4' '14'  'G$1.D5' '15'  'G$1.D6' '16'  'G$1.D7' '17'  'G$1.GND' '12' \
         'G$1.VCC' '24';
Package 'TSOP28' 'TS';
Technology -'' 'C';
Connect  'G$1.!CE' '27'  'G$1.!OE' '1'  'G$1.!WE' '6'  'G$1.A0' '17'  'G$1.A1' '16' \
         'G$1.A2' '15'  'G$1.A3' '14'  'G$1.A4' '13'  'G$1.A5' '12'  'G$1.A6' '11'  'G$1.A7' '10' \
         'G$1.A8' '4'  'G$1.A9' '3'  'G$1.A10' '28'  'G$1.D0' '18'  'G$1.D1' '19'  'G$1.D2' '20' \
         'G$1.D3' '22'  'G$1.D4' '23'  'G$1.D5' '24'  'G$1.D6' '25'  'G$1.D7' '26'  'G$1.GND' '21' \
         'G$1.VCC' '7';
Package 'VSOP28-8X13' 'VS';
Technology -'' 'C';
Connect  'G$1.!CE' '20'  'G$1.!OE' '22'  'G$1.!WE' '27'  'G$1.A0' '10'  'G$1.A1' '9' \
         'G$1.A2' '8'  'G$1.A3' '7'  'G$1.A4' '6'  'G$1.A5' '5'  'G$1.A6' '4'  'G$1.A7' '3' \
         'G$1.A8' '25'  'G$1.A9' '24'  'G$1.A10' '21'  'G$1.D0' '11'  'G$1.D1' '12'  'G$1.D2' '13' \
         'G$1.D3' '15'  'G$1.D4' '16'  'G$1.D5' '17'  'G$1.D6' '18'  'G$1.D7' '19'  'G$1.GND' '14' \
         'G$1.VCC' '28';

Edit '28*17A.dev';
Prefix 'IC';
Description '\
CMOS <B>EEPROM</B><p>\n\
16 K (2 K x 8)';
Value off;
Add 28C17 'G$1' next 0 (0 0);
Add NC '2' request 0 (35.56 15.24);
Add NC '23' request 0 (35.56 10.16);
Add NC '26' request 0 (35.56 5.08);
Package 'DIL28-6' 'P';
Technology -'' 'C';
Connect  '2.NC' '2'  '23.NC' '23'  '26.NC' '26'  'G$1.!CE' '20'  'G$1.!OE' '22' \
         'G$1.!WE' '27'  'G$1.A0' '10'  'G$1.A1' '9'  'G$1.A2' '8'  'G$1.A3' '7'  'G$1.A4' '6' \
         'G$1.A5' '5'  'G$1.A6' '4'  'G$1.A7' '3'  'G$1.A8' '25'  'G$1.A9' '24'  'G$1.A10' '21' \
         'G$1.D0' '11'  'G$1.D1' '12'  'G$1.D2' '13'  'G$1.D3' '15'  'G$1.D4' '16'  'G$1.D5' '17' \
         'G$1.D6' '18'  'G$1.D7' '19'  'G$1.GND' '14'  'G$1.RDY/!BSY' '1'  'G$1.VCC' '28';
Package 'PLCC-32' 'L';
Technology -'' 'C';
Connect  '2.NC' '1'  '23.NC' '3'  '26.NC' '12'  'G$1.!CE' '23'  'G$1.!OE' '25' \
         'G$1.!WE' '31'  'G$1.A0' '11'  'G$1.A1' '10'  'G$1.A2' '9'  'G$1.A3' '8'  'G$1.A4' '7' \
         'G$1.A5' '6'  'G$1.A6' '5'  'G$1.A7' '4'  'G$1.A8' '29'  'G$1.A9' '28'  'G$1.A10' '24' \
         'G$1.D0' '13'  'G$1.D1' '14'  'G$1.D2' '15'  'G$1.D3' '18'  'G$1.D4' '19'  'G$1.D5' '20' \
         'G$1.D6' '21'  'G$1.D7' '22'  'G$1.GND' '16'  'G$1.RDY/!BSY' '2'  'G$1.VCC' '32';
Package 'VSOP28-8X13' 'VS';
Technology -'' 'C';
Connect  '2.NC' '2'  '23.NC' '23'  '26.NC' '26'  'G$1.!CE' '20'  'G$1.!OE' '22' \
         'G$1.!WE' '27'  'G$1.A0' '10'  'G$1.A1' '9'  'G$1.A2' '8'  'G$1.A3' '7'  'G$1.A4' '6' \
         'G$1.A5' '5'  'G$1.A6' '4'  'G$1.A7' '3'  'G$1.A8' '25'  'G$1.A9' '24'  'G$1.A10' '21' \
         'G$1.D0' '11'  'G$1.D1' '12'  'G$1.D2' '13'  'G$1.D3' '15'  'G$1.D4' '16'  'G$1.D5' '17' \
         'G$1.D6' '18'  'G$1.D7' '19'  'G$1.GND' '14'  'G$1.RDY/!BSY' '1'  'G$1.VCC' '28';
Package 'TSOP28' 'TS';
Technology -'' 'C';
Connect  '2.NC' '2'  '23.NC' '5'  '26.NC' '9'  'G$1.!CE' '27'  'G$1.!OE' '1' \
         'G$1.!WE' '6'  'G$1.A0' '17'  'G$1.A1' '16'  'G$1.A2' '15'  'G$1.A3' '14'  'G$1.A4' '13' \
         'G$1.A5' '12'  'G$1.A6' '11'  'G$1.A7' '10'  'G$1.A8' '4'  'G$1.A9' '3'  'G$1.A10' '28' \
         'G$1.D0' '18'  'G$1.D1' '19'  'G$1.D2' '20'  'G$1.D3' '22'  'G$1.D4' '23'  'G$1.D5' '24' \
         'G$1.D6' '25'  'G$1.D7' '26'  'G$1.GND' '21'  'G$1.RDY/!BSY' '8'  'G$1.VCC' '7';
Package 'SO28W' 'SO';
Technology -'' 'C';
Connect  '2.NC' '2'  '23.NC' '23'  '26.NC' '26'  'G$1.!CE' '20'  'G$1.!OE' '22' \
         'G$1.!WE' '27'  'G$1.A0' '10'  'G$1.A1' '9'  'G$1.A2' '8'  'G$1.A3' '7'  'G$1.A4' '6' \
         'G$1.A5' '5'  'G$1.A6' '4'  'G$1.A7' '3'  'G$1.A8' '25'  'G$1.A9' '24'  'G$1.A10' '21' \
         'G$1.D0' '11'  'G$1.D1' '12'  'G$1.D2' '13'  'G$1.D3' '15'  'G$1.D4' '16'  'G$1.D5' '17' \
         'G$1.D6' '18'  'G$1.D7' '19'  'G$1.GND' '14'  'G$1.RDY/!BSY' '1'  'G$1.VCC' '28';

Edit '28*64A.dev';
Prefix 'IC';
Description '\
CMOS <B>EEPROM</B><p>\n\
64 K (8 K x 8), low voltage';
Value off;
Add 28C64 'G$1' next 0 (0 0);
Package 'PLCC-32' 'L';
Technology -'' 'C' 'VL';
Connect  'G$1.!CE' '23'  'G$1.!OE' '25'  'G$1.!WE' '31'  'G$1.A0' '11'  'G$1.A1' '10' \
         'G$1.A2' '9'  'G$1.A3' '8'  'G$1.A4' '7'  'G$1.A5' '6'  'G$1.A6' '5'  'G$1.A7' '4' \
         'G$1.A8' '29'  'G$1.A9' '28'  'G$1.A10' '24'  'G$1.A11' '27'  'G$1.A12' '3'  'G$1.D0' '13' \
         'G$1.D1' '14'  'G$1.D2' '15'  'G$1.D3' '18'  'G$1.D4' '19'  'G$1.D5' '20'  'G$1.D6' '21' \
         'G$1.D7' '22'  'G$1.GND' '16'  'G$1.RDY/!BSY' '2'  'G$1.VCC' '32';
Package 'DIL28-6' 'P';
Technology -'' 'C' 'LV';
Connect  'G$1.!CE' '20'  'G$1.!OE' '22'  'G$1.!WE' '27'  'G$1.A0' '10'  'G$1.A1' '9' \
         'G$1.A2' '8'  'G$1.A3' '7'  'G$1.A4' '6'  'G$1.A5' '5'  'G$1.A6' '4'  'G$1.A7' '3' \
         'G$1.A8' '25'  'G$1.A9' '24'  'G$1.A10' '21'  'G$1.A11' '23'  'G$1.A12' '2'  'G$1.D0' '11' \
         'G$1.D1' '12'  'G$1.D2' '13'  'G$1.D3' '15'  'G$1.D4' '16'  'G$1.D5' '17'  'G$1.D6' '18' \
         'G$1.D7' '19'  'G$1.GND' '14'  'G$1.RDY/!BSY' '1'  'G$1.VCC' '28';
Package 'SO28W' 'SO';
Technology -'' 'C' 'LV';
Connect  'G$1.!CE' '20'  'G$1.!OE' '22'  'G$1.!WE' '27'  'G$1.A0' '10'  'G$1.A1' '9' \
         'G$1.A2' '8'  'G$1.A3' '7'  'G$1.A4' '6'  'G$1.A5' '5'  'G$1.A6' '4'  'G$1.A7' '3' \
         'G$1.A8' '25'  'G$1.A9' '24'  'G$1.A10' '21'  'G$1.A11' '23'  'G$1.A12' '2'  'G$1.D0' '11' \
         'G$1.D1' '12'  'G$1.D2' '13'  'G$1.D3' '15'  'G$1.D4' '16'  'G$1.D5' '17'  'G$1.D6' '18' \
         'G$1.D7' '19'  'G$1.GND' '14'  'G$1.RDY/!BSY' '1'  'G$1.VCC' '28';
Package 'VSOP28-8X13' 'VS';
Technology -'' 'C' 'LV';
Connect  'G$1.!CE' '20'  'G$1.!OE' '22'  'G$1.!WE' '27'  'G$1.A0' '10'  'G$1.A1' '9' \
         'G$1.A2' '8'  'G$1.A3' '7'  'G$1.A4' '6'  'G$1.A5' '5'  'G$1.A6' '4'  'G$1.A7' '3' \
         'G$1.A8' '25'  'G$1.A9' '24'  'G$1.A10' '21'  'G$1.A11' '23'  'G$1.A12' '2'  'G$1.D0' '11' \
         'G$1.D1' '12'  'G$1.D2' '13'  'G$1.D3' '15'  'G$1.D4' '16'  'G$1.D5' '17'  'G$1.D6' '18' \
         'G$1.D7' '19'  'G$1.GND' '14'  'G$1.RDY/!BSY' '1'  'G$1.VCC' '28';
Package 'TSOP28' 'TS';
Technology -'' 'C' 'LV';
Connect  'G$1.!CE' '27'  'G$1.!OE' '1'  'G$1.!WE' '6'  'G$1.A0' '17'  'G$1.A1' '16' \
         'G$1.A2' '15'  'G$1.A3' '14'  'G$1.A4' '13'  'G$1.A5' '12'  'G$1.A6' '11'  'G$1.A7' '10' \
         'G$1.A8' '4'  'G$1.A9' '3'  'G$1.A10' '28'  'G$1.A11' '2'  'G$1.A12' '9'  'G$1.D0' '18' \
         'G$1.D1' '19'  'G$1.D2' '20'  'G$1.D3' '22'  'G$1.D4' '23'  'G$1.D5' '24'  'G$1.D6' '25' \
         'G$1.D7' '26'  'G$1.GND' '21'  'G$1.RDY/!BSY' '8'  'G$1.VCC' '7';

Edit '27*128.dev';
Prefix 'IC';
Description '\
CMOS <B>EPROM</B><p>\n\
128 K (16 K x 8)';
Value off;
Add 27C128 'G$1' next 0 (0 0);
Package 'DIL28-6' 'P';
Technology -'' 'C';
Connect  'G$1.!CE' '20'  'G$1.!OE' '22'  'G$1.!PGM' '27'  'G$1.A0' '10'  'G$1.A1' '9' \
         'G$1.A2' '8'  'G$1.A3' '7'  'G$1.A4' '6'  'G$1.A5' '5'  'G$1.A6' '4'  'G$1.A7' '3' \
         'G$1.A8' '25'  'G$1.A9' '24'  'G$1.A10' '21'  'G$1.A11' '23'  'G$1.A12' '2'  'G$1.A13' '26' \
         'G$1.D0' '11'  'G$1.D1' '12'  'G$1.D2' '13'  'G$1.D3' '15'  'G$1.D4' '16'  'G$1.D5' '17' \
         'G$1.D6' '18'  'G$1.D7' '19'  'G$1.GND' '14'  'G$1.VCC' '28'  'G$1.VPP' '1';
Package 'PLCC-32' 'L';
Technology -'' 'C';
Connect  'G$1.!CE' '23'  'G$1.!OE' '25'  'G$1.!PGM' '31'  'G$1.A0' '11'  'G$1.A1' '10' \
         'G$1.A2' '9'  'G$1.A3' '8'  'G$1.A4' '7'  'G$1.A5' '6'  'G$1.A6' '5'  'G$1.A7' '4' \
         'G$1.A8' '29'  'G$1.A9' '28'  'G$1.A10' '24'  'G$1.A11' '27'  'G$1.A12' '3'  'G$1.A13' '30' \
         'G$1.D0' '13'  'G$1.D1' '14'  'G$1.D2' '15'  'G$1.D3' '18'  'G$1.D4' '19'  'G$1.D5' '20' \
         'G$1.D6' '21'  'G$1.D7' '22'  'G$1.GND' '16'  'G$1.VCC' '32'  'G$1.VPP' '2';
Package 'TSOP28' 'TS';
Technology -'' 'C' 'LV';
Connect  'G$1.!CE' '27'  'G$1.!OE' '1'  'G$1.!PGM' '6'  'G$1.A0' '17'  'G$1.A1' '16' \
         'G$1.A2' '15'  'G$1.A3' '14'  'G$1.A4' '13'  'G$1.A5' '12'  'G$1.A6' '11'  'G$1.A7' '10' \
         'G$1.A8' '4'  'G$1.A9' '3'  'G$1.A10' '28'  'G$1.A11' '2'  'G$1.A12' '9'  'G$1.A13' '5' \
         'G$1.D0' '18'  'G$1.D1' '19'  'G$1.D2' '20'  'G$1.D3' '22'  'G$1.D4' '23'  'G$1.D5' '24' \
         'G$1.D6' '25'  'G$1.D7' '26'  'G$1.GND' '21'  'G$1.VCC' '7'  'G$1.VPP' '8';

Edit '27*256.dev';
Prefix 'IC';
Description '\
CMOS <B>EPROM</B><p>\n\
256 K (32 K x 8), low voltage';
Value off;
Add 27C256 'G$1' next 0 (0 0);
Package 'PLCC-32' 'L';
Technology -'' 'C' 'LV';
Connect  'G$1.!CE' '23'  'G$1.!OE' '25'  'G$1.A0' '11'  'G$1.A1' '10'  'G$1.A2' '9' \
         'G$1.A3' '8'  'G$1.A4' '7'  'G$1.A5' '6'  'G$1.A6' '5'  'G$1.A7' '4'  'G$1.A8' '29' \
         'G$1.A9' '28'  'G$1.A10' '24'  'G$1.A11' '27'  'G$1.A12' '3'  'G$1.A13' '30'  'G$1.A14' '31' \
         'G$1.D0' '13'  'G$1.D1' '14'  'G$1.D2' '15'  'G$1.D3' '18'  'G$1.D4' '19'  'G$1.D5' '20' \
         'G$1.D6' '21'  'G$1.D7' '22'  'G$1.GND' '16'  'G$1.VCC' '32'  'G$1.VPP' '2';
Package 'DIL28-6' 'P';
Technology -'' 'C' 'LV';
Connect  'G$1.!CE' '20'  'G$1.!OE' '22'  'G$1.A0' '10'  'G$1.A1' '9'  'G$1.A2' '8' \
         'G$1.A3' '7'  'G$1.A4' '6'  'G$1.A5' '5'  'G$1.A6' '4'  'G$1.A7' '3'  'G$1.A8' '25' \
         'G$1.A9' '24'  'G$1.A10' '21'  'G$1.A11' '23'  'G$1.A12' '2'  'G$1.A13' '26'  'G$1.A14' '27' \
         'G$1.D0' '11'  'G$1.D1' '12'  'G$1.D2' '13'  'G$1.D3' '15'  'G$1.D4' '16'  'G$1.D5' '17' \
         'G$1.D6' '18'  'G$1.D7' '19'  'G$1.GND' '14'  'G$1.VCC' '28'  'G$1.VPP' '1';
Package 'SO28W' 'SO';
Technology -'' 'C' 'LV';
Connect  'G$1.!CE' '20'  'G$1.!OE' '22'  'G$1.A0' '10'  'G$1.A1' '9'  'G$1.A2' '8' \
         'G$1.A3' '7'  'G$1.A4' '6'  'G$1.A5' '5'  'G$1.A6' '4'  'G$1.A7' '3'  'G$1.A8' '25' \
         'G$1.A9' '24'  'G$1.A10' '21'  'G$1.A11' '23'  'G$1.A12' '2'  'G$1.A13' '26'  'G$1.A14' '27' \
         'G$1.D0' '11'  'G$1.D1' '12'  'G$1.D2' '13'  'G$1.D3' '15'  'G$1.D4' '16'  'G$1.D5' '17' \
         'G$1.D6' '18'  'G$1.D7' '19'  'G$1.GND' '14'  'G$1.VCC' '28'  'G$1.VPP' '1';
Package 'VSOP28-8X13' 'VS';
Technology '';
Connect  'G$1.!CE' '20'  'G$1.!OE' '22'  'G$1.A0' '10'  'G$1.A1' '9'  'G$1.A2' '8' \
         'G$1.A3' '7'  'G$1.A4' '6'  'G$1.A5' '5'  'G$1.A6' '4'  'G$1.A7' '3'  'G$1.A8' '25' \
         'G$1.A9' '24'  'G$1.A10' '21'  'G$1.A11' '23'  'G$1.A12' '2'  'G$1.A13' '26'  'G$1.A14' '27' \
         'G$1.D0' '11'  'G$1.D1' '12'  'G$1.D2' '13'  'G$1.D3' '15'  'G$1.D4' '16'  'G$1.D5' '17' \
         'G$1.D6' '18'  'G$1.D7' '19'  'G$1.GND' '14'  'G$1.VCC' '28'  'G$1.VPP' '1';
Package 'TSOP28' 'TS';
Technology '' 'C';
Connect  'G$1.!CE' '27'  'G$1.!OE' '1'  'G$1.A0' '17'  'G$1.A1' '16'  'G$1.A2' '15' \
         'G$1.A3' '14'  'G$1.A4' '13'  'G$1.A5' '12'  'G$1.A6' '11'  'G$1.A7' '10'  'G$1.A8' '4' \
         'G$1.A9' '3'  'G$1.A10' '28'  'G$1.A11' '2'  'G$1.A12' '9'  'G$1.A13' '5'  'G$1.A14' '6' \
         'G$1.D0' '18'  'G$1.D1' '19'  'G$1.D2' '20'  'G$1.D3' '22'  'G$1.D4' '23'  'G$1.D5' '24' \
         'G$1.D6' '25'  'G$1.D7' '26'  'G$1.GND' '21'  'G$1.VCC' '7'  'G$1.VPP' '8';

Edit '27*512A.dev';
Prefix 'IC';
Description '\
CMOS <B>EPROM</B><p>\n\
512 K (64 K x 8)';
Value off;
Add 27C512 'G$1' next 0 (0 0);
Package 'DIL28-6' 'P';
Technology -'' 'C';
Connect  'G$1.!CE' '20'  'G$1.A0' '10'  'G$1.A1' '9'  'G$1.A2' '8'  'G$1.A3' '7' \
         'G$1.A4' '6'  'G$1.A5' '5'  'G$1.A6' '4'  'G$1.A7' '3'  'G$1.A8' '25'  'G$1.A9' '24' \
         'G$1.A10' '21'  'G$1.A11' '23'  'G$1.A12' '2'  'G$1.A13' '26'  'G$1.A14' '27'  'G$1.A15' '1' \
         'G$1.D0' '11'  'G$1.D1' '12'  'G$1.D2' '13'  'G$1.D3' '15'  'G$1.D4' '16'  'G$1.D5' '17' \
         'G$1.D6' '18'  'G$1.D7' '19'  'G$1.GND' '14'  'G$1.VCC' '28'  'G$1.VPP/!OE' '22';
Package 'SO28W' 'SO';
Technology -'' 'C';
Connect  'G$1.!CE' '20'  'G$1.A0' '10'  'G$1.A1' '9'  'G$1.A2' '8'  'G$1.A3' '7' \
         'G$1.A4' '6'  'G$1.A5' '5'  'G$1.A6' '4'  'G$1.A7' '3'  'G$1.A8' '25'  'G$1.A9' '24' \
         'G$1.A10' '21'  'G$1.A11' '23'  'G$1.A12' '2'  'G$1.A13' '26'  'G$1.A14' '27'  'G$1.A15' '1' \
         'G$1.D0' '11'  'G$1.D1' '12'  'G$1.D2' '13'  'G$1.D3' '15'  'G$1.D4' '16'  'G$1.D5' '17' \
         'G$1.D6' '18'  'G$1.D7' '19'  'G$1.GND' '14'  'G$1.VCC' '28'  'G$1.VPP/!OE' '22';
Package 'PLCC-32' 'L';
Technology -'' 'C';
Connect  'G$1.!CE' '23'  'G$1.A0' '11'  'G$1.A1' '10'  'G$1.A2' '9'  'G$1.A3' '8' \
         'G$1.A4' '7'  'G$1.A5' '6'  'G$1.A6' '5'  'G$1.A7' '4'  'G$1.A8' '29'  'G$1.A9' '28' \
         'G$1.A10' '24'  'G$1.A11' '27'  'G$1.A12' '3'  'G$1.A13' '30'  'G$1.A14' '31'  'G$1.A15' '2' \
         'G$1.D0' '13'  'G$1.D1' '14'  'G$1.D2' '15'  'G$1.D3' '18'  'G$1.D4' '19'  'G$1.D5' '20' \
         'G$1.D6' '21'  'G$1.D7' '22'  'G$1.GND' '16'  'G$1.VCC' '32'  'G$1.VPP/!OE' '25';
Package 'TSOP28' 'TS';
Technology -'' 'C' 'LV';
Connect  'G$1.!CE' '27'  'G$1.A0' '17'  'G$1.A1' '16'  'G$1.A2' '15'  'G$1.A3' '14' \
         'G$1.A4' '13'  'G$1.A5' '12'  'G$1.A6' '11'  'G$1.A7' '10'  'G$1.A8' '4'  'G$1.A9' '3' \
         'G$1.A10' '28'  'G$1.A11' '2'  'G$1.A12' '9'  'G$1.A13' '5'  'G$1.A14' '6'  'G$1.A15' '8' \
         'G$1.D0' '18'  'G$1.D1' '19'  'G$1.D2' '20'  'G$1.D3' '22'  'G$1.D4' '23'  'G$1.D5' '24' \
         'G$1.D6' '25'  'G$1.D7' '26'  'G$1.GND' '21'  'G$1.VCC' '7'  'G$1.VPP/!OE' '1';
Package 'VSOP28-8X13' 'VS';
Technology '';
Connect  'G$1.!CE' '20'  'G$1.A0' '10'  'G$1.A1' '9'  'G$1.A2' '8'  'G$1.A3' '7' \
         'G$1.A4' '6'  'G$1.A5' '5'  'G$1.A6' '4'  'G$1.A7' '3'  'G$1.A8' '25'  'G$1.A9' '24' \
         'G$1.A10' '21'  'G$1.A11' '23'  'G$1.A12' '2'  'G$1.A13' '26'  'G$1.A14' '27'  'G$1.A15' '1' \
         'G$1.D0' '11'  'G$1.D1' '12'  'G$1.D2' '13'  'G$1.D3' '15'  'G$1.D4' '16'  'G$1.D5' '17' \
         'G$1.D6' '18'  'G$1.D7' '19'  'G$1.GND' '14'  'G$1.VCC' '28'  'G$1.VPP/!OE' '22';

Edit '27*1616.dev';
Prefix 'IC';
Description '<B>EPROM</B> Obsolete/EOL';
Value off;
Add 27HC1616 'G$1' next 0 (0 0);
Package 'DIL40' 'P';
Technology -'' 'HC';
Connect  'G$1.!CE' '2'  'G$1.!OE' '20'  'G$1.A0' '21'  'G$1.A1' '22'  'G$1.A2' '23' \
         'G$1.A3' '24'  'G$1.A4' '25'  'G$1.A5' '26'  'G$1.A6' '27'  'G$1.A7' '28'  'G$1.A8' '29' \
         'G$1.A9' '31'  'G$1.A10' '32'  'G$1.A11' '33'  'G$1.A12' '34'  'G$1.A13' '35'  'G$1.D0' '19' \
         'G$1.D1' '18'  'G$1.D2' '17'  'G$1.D3' '16'  'G$1.D4' '15'  'G$1.D5' '14'  'G$1.D6' '13' \
         'G$1.D7' '12'  'G$1.D8' '10'  'G$1.D9' '9'  'G$1.D10' '8'  'G$1.D11' '7'  'G$1.D12' '6' \
         'G$1.D13' '5'  'G$1.D14' '4'  'G$1.D15' '3'  'G$1.GND' '11'  'G$1.GND@1' '30'  'G$1.NU36' '36' \
         'G$1.NU37' '37'  'G$1.NU38' '38'  'G$1.PGM' '39'  'G$1.VCC' '40'  'G$1.VPP' '1';
Package 'LCC44' 'L';
Technology '';
Connect  'G$1.!CE' '3'  'G$1.!OE' '22'  'G$1.A0' '24'  'G$1.A1' '25'  'G$1.A2' '26' \
         'G$1.A3' '27'  'G$1.A4' '28'  'G$1.A5' '29'  'G$1.A6' '30'  'G$1.A7' '31'  'G$1.A8' '32' \
         'G$1.A9' '35'  'G$1.A10' '36'  'G$1.A11' '37'  'G$1.A12' '38'  'G$1.A13' '39'  'G$1.D0' '21' \
         'G$1.D1' '20'  'G$1.D2' '19'  'G$1.D3' '18'  'G$1.D4' '17'  'G$1.D5' '16'  'G$1.D6' '15' \
         'G$1.D7' '14'  'G$1.D8' '11'  'G$1.D9' '10'  'G$1.D10' '9'  'G$1.D11' '8'  'G$1.D12' '7' \
         'G$1.D13' '6'  'G$1.D14' '5'  'G$1.D15' '4'  'G$1.GND' '12'  'G$1.GND@1' '34'  'G$1.NU36' '13' \
         'G$1.NU37' '23'  'G$1.NU38' '33'  'G$1.PGM' '43'  'G$1.VCC' '44'  'G$1.VPP' '2';

Edit '27*64.dev';
Prefix 'IC';
Description '\
CMOS <B>EPROM</B><p>\n\
64 K (8 K x 8), low voltage';
Value off;
Add 27C64 'G$1' next 0 (0 0);
Package 'SO28W' 'SO';
Technology -'' 'C' 'LV';
Connect  'G$1.!CE' '20'  'G$1.!OE' '22'  'G$1.A0' '10'  'G$1.A1' '9'  'G$1.A2' '8' \
         'G$1.A3' '7'  'G$1.A4' '6'  'G$1.A5' '5'  'G$1.A6' '4'  'G$1.A7' '3'  'G$1.A8' '25' \
         'G$1.A9' '24'  'G$1.A10' '21'  'G$1.A11' '23'  'G$1.A12' '2'  'G$1.D0' '11'  'G$1.D1' '12' \
         'G$1.D2' '13'  'G$1.D3' '15'  'G$1.D4' '16'  'G$1.D5' '17'  'G$1.D6' '18'  'G$1.D7' '19' \
         'G$1.GND' '14'  'G$1.NC' '26'  'G$1.PGM' '27'  'G$1.VCC' '28'  'G$1.VPP' '1';
Package 'DIL28-6' 'P';
Technology -'' 'C' 'LV';
Connect  'G$1.!CE' '20'  'G$1.!OE' '22'  'G$1.A0' '10'  'G$1.A1' '9'  'G$1.A2' '8' \
         'G$1.A3' '7'  'G$1.A4' '6'  'G$1.A5' '5'  'G$1.A6' '4'  'G$1.A7' '3'  'G$1.A8' '25' \
         'G$1.A9' '24'  'G$1.A10' '21'  'G$1.A11' '23'  'G$1.A12' '2'  'G$1.D0' '11'  'G$1.D1' '12' \
         'G$1.D2' '13'  'G$1.D3' '15'  'G$1.D4' '16'  'G$1.D5' '17'  'G$1.D6' '18'  'G$1.D7' '19' \
         'G$1.GND' '14'  'G$1.NC' '26'  'G$1.PGM' '27'  'G$1.VCC' '28'  'G$1.VPP' '1';
Package 'PLCC-32' 'L';
Technology -'' 'C' 'LV';
Connect  'G$1.!CE' '23'  'G$1.!OE' '25'  'G$1.A0' '11'  'G$1.A1' '10'  'G$1.A2' '9' \
         'G$1.A3' '8'  'G$1.A4' '7'  'G$1.A5' '6'  'G$1.A6' '5'  'G$1.A7' '4'  'G$1.A8' '29' \
         'G$1.A9' '28'  'G$1.A10' '24'  'G$1.A11' '27'  'G$1.A12' '3'  'G$1.D0' '13'  'G$1.D1' '14' \
         'G$1.D2' '15'  'G$1.D3' '18'  'G$1.D4' '19'  'G$1.D5' '20'  'G$1.D6' '21'  'G$1.D7' '22' \
         'G$1.GND' '16'  'G$1.NC' '1'  'G$1.PGM' '31'  'G$1.VCC' '32'  'G$1.VPP' '2';
Package 'TSOP28' 'TS';
Technology -'' 'LV';
Connect  'G$1.!CE' '27'  'G$1.!OE' '1'  'G$1.A0' '17'  'G$1.A1' '16'  'G$1.A2' '15' \
         'G$1.A3' '14'  'G$1.A4' '13'  'G$1.A5' '12'  'G$1.A6' '11'  'G$1.A7' '10'  'G$1.A8' '4' \
         'G$1.A9' '3'  'G$1.A10' '28'  'G$1.A11' '2'  'G$1.A12' '9'  'G$1.D0' '18'  'G$1.D1' '19' \
         'G$1.D2' '20'  'G$1.D3' '22'  'G$1.D4' '23'  'G$1.D5' '24'  'G$1.D6' '25'  'G$1.D7' '26' \
         'G$1.GND' '21'  'G$1.NC' '5'  'G$1.PGM' '6'  'G$1.VCC' '7'  'G$1.VPP' '8';

Edit 'AY0438.dev';
Prefix 'IC';
Description '<B>LCD DRIVER</B>';
Value off;
Add AY0438 'G$1' next 0 (0 0);
Package 'DIL40' 'P';
Technology '';
Connect  'G$1.BP' '30'  'G$1.CLK' '40'  'G$1.DI' '34'  'G$1.DO' '35'  'G$1.GND' '36' \
         'G$1.LCD0' '31'  'G$1.LOAD' '2'  'G$1.SEG1' '39'  'G$1.SEG2' '38'  'G$1.SEG3' '37'  'G$1.SEG4' '33' \
         'G$1.SEG5' '32'  'G$1.SEG6' '29'  'G$1.SEG7' '28'  'G$1.SEG8' '27'  'G$1.SEG9' '26'  'G$1.SEG10' '25' \
         'G$1.SEG11' '24'  'G$1.SEG12' '23'  'G$1.SEG13' '22'  'G$1.SEG14' '21'  'G$1.SEG15' '20'  'G$1.SEG16' '19' \
         'G$1.SEG17' '18'  'G$1.SEG18' '17'  'G$1.SEG19' '16'  'G$1.SEG20' '15'  'G$1.SEG21' '14'  'G$1.SEG22' '13' \
         'G$1.SEG23' '12'  'G$1.SEG24' '11'  'G$1.SEG25' '10'  'G$1.SEG26' '9'  'G$1.SEG27' '8'  'G$1.SEG28' '7' \
         'G$1.SEG29' '6'  'G$1.SEG30' '5'  'G$1.SEG31' '4'  'G$1.SEG32' '3'  'G$1.VCC' '1';
Package 'PLCC-44' 'L';
Technology '';
Connect  'G$1.BP' '33'  'G$1.CLK' '44'  'G$1.DI' '37'  'G$1.DO' '38'  'G$1.GND' '40' \
         'G$1.LCD0' '34'  'G$1.LOAD' '2'  'G$1.SEG1' '43'  'G$1.SEG2' '42'  'G$1.SEG3' '41'  'G$1.SEG4' '36' \
         'G$1.SEG5' '35'  'G$1.SEG6' '32'  'G$1.SEG7' '31'  'G$1.SEG8' '30'  'G$1.SEG9' '27'  'G$1.SEG10' '26' \
         'G$1.SEG11' '25'  'G$1.SEG12' '24'  'G$1.SEG13' '23'  'G$1.SEG14' '22'  'G$1.SEG15' '21'  'G$1.SEG16' '20' \
         'G$1.SEG17' '19'  'G$1.SEG18' '18'  'G$1.SEG19' '17'  'G$1.SEG20' '16'  'G$1.SEG21' '15'  'G$1.SEG22' '14' \
         'G$1.SEG23' '13'  'G$1.SEG24' '12'  'G$1.SEG25' '11'  'G$1.SEG26' '10'  'G$1.SEG27' '9'  'G$1.SEG28' '8' \
         'G$1.SEG29' '7'  'G$1.SEG30' '5'  'G$1.SEG31' '4'  'G$1.SEG32' '3'  'G$1.VCC' '1';

Edit 'HCS410.dev';
Prefix 'IC';
Description '\
<B>ENCODER</B><p>\n\
code hopping encoder and transponder';
Value off;
Add HCS410 'P1' next 0 (0 0);
Package 'DIL8' 'P';
Technology '';
Connect  'P1.GND' '5'  'P1.LC0' '7'  'P1.LC1' '4'  'P1.PWM' '6'  'P1.S0' '1' \
         'P1.S1' '2'  'P1.S2/LED' '3'  'P1.VDD' '8';
Package 'SO-08' 'SO';
Technology '';
Connect  'P1.GND' '5'  'P1.LC0' '7'  'P1.LC1' '4'  'P1.PWM' '6'  'P1.S0' '1' \
         'P1.S1' '2'  'P1.S2/LED' '3'  'P1.VDD' '8';
Package 'TSSOP8' 'TS';
Technology '';
Connect  'P1.GND' '3'  'P1.LC0' '5'  'P1.LC1' '2'  'P1.PWM' '4'  'P1.S0' '7' \
         'P1.S1' '8'  'P1.S2/LED' '1'  'P1.VDD' '6';

Edit '24*00.dev';
Prefix 'IC';
Description '\
Serial <B>EEPROM</B><p>\n\
128 bit, I2C (AA = 1.8 V/LC = 2.5 V/C = 5.0 V)';
Value off;
Add SERIALEEPROM 'G$1' next 0 (0 0);
Package 'DIL8' 'P';
Technology -'' 'AA' 'C' 'LC';
Connect  'G$1.GND' '4'  'G$1.SCL' '6'  'G$1.SDA' '5'  'G$1.VCC' '8';
Package 'TSSOP8' 'ST';
Technology -'' 'AA' 'C' 'LC';
Connect  'G$1.GND' '4'  'G$1.SCL' '6'  'G$1.SDA' '5'  'G$1.VCC' '8';
Package 'SOT23-5L' 'OT';
Technology -'' 'AA' 'C' 'LC';
Connect  'G$1.GND' '2'  'G$1.SCL' '1'  'G$1.SDA' '3'  'G$1.VCC' '4';
Package 'SO-08' 'SN';
Technology -'' 'AA' 'C' 'LC';
Connect  'G$1.GND' '4'  'G$1.SCL' '6'  'G$1.SDA' '5'  'G$1.VCC' '8';

Edit '24LC*.dev';
Prefix 'IC';
Description '\
Serial <B>EEPROM</B><p>\n\
128 byte/1 K, 2.5 V, dual mode I2C';
Value off;
Add SERIAL-EEPROM-DUAL 'G$1' next 0 (0 0);
Package 'DIL8' 'P';
Technology -'' 'S21A';
Connect  'G$1.!WP' '3'  'G$1.GND' '4'  'G$1.SCL' '6'  'G$1.SDA' '5'  'G$1.VCC' '8' \
         'G$1.VCLK' '7';
Package 'SO-08' 'SN';
Technology -'' 'S21A';
Connect  'G$1.!WP' '3'  'G$1.GND' '4'  'G$1.SCL' '6'  'G$1.SDA' '5'  'G$1.VCC' '8' \
         'G$1.VCLK' '7';

Edit '24L*.dev';
Prefix 'IC';
Description '\
Serial <B>EEPROM</B><p>\n\
128 byte/1 K';
Value off;
Add 24-LC 'G$1' next 0 (0 0);
Package 'DIL8' 'P';
Technology -'' 'C21' 'C21A';
Connect  'G$1.GND' '4'  'G$1.SCL' '6'  'G$1.SDA' '5'  'G$1.VCC' '8'  'G$1.VCLK' '7';
Package 'SO-08' 'SN';
Technology -'' 'C21' 'C21A';
Connect  'G$1.GND' '4'  'G$1.SCL' '6'  'G$1.SDA' '5'  'G$1.VCC' '8'  'G$1.VCLK' '7';

Edit '24LC41A.dev';
Prefix 'IC';
Description '\
Serial <B>EEPROM</B><p>\n\
128/512 byte, dual port';
Value off;
Add 24LC41 'G$1' next 0 (0 0);
Package 'DIL8' 'P';
Technology '';
Connect  'G$1.!DWP' '2'  'G$1.DSCL' '1'  'G$1.DSDA' '8'  'G$1.GND' '3'  'G$1.MSCL' '5' \
         'G$1.MSDA' '4'  'G$1.MWP' '6'  'G$1.VCC' '7';

Edit '24LCS6*.dev';
Prefix 'IC';
Description '\
Serial <B>EEPROM</B><p>\n\
1 K/2 K';
Value off;
Add 24LC61 'G$1' next 0 (0 0);
Package 'DIL8' 'N';
Technology -'' '1' '2';
Connect  'G$1.!EDS' '3'  'G$1.GND' '4'  'G$1.SCL' '6'  'G$1.SDA' '5'  'G$1.VCC' '8';
Package 'TSSOP8' 'ST';
Technology -'' '1' '2';
Connect  'G$1.!EDS' '3'  'G$1.GND' '4'  'G$1.SCL' '6'  'G$1.SDA' '5'  'G$1.VCC' '8';
Package 'SO-08' 'SN';
Technology -'' '1' '2';
Connect  'G$1.!EDS' '3'  'G$1.GND' '4'  'G$1.SCL' '6'  'G$1.SDA' '5'  'G$1.VCC' '8';

Edit '24-*.dev';
Prefix 'IC';
Description '\
Serial <B>EEPROM</B><p>\n\
32 K/64 K, 1.8 V, I2C';
Value off;
Add 24AA32 'G$1' next 0 (0 0);
Package 'DIL8' 'P';
Technology -'' 'AA65' 'C32' 'C65' 'FC32' 'FC65' 'LC32' 'LC65';
Connect  'G$1.A0' '1'  'G$1.A1' '2'  'G$1.A2' '3'  'G$1.GND' '4'  'G$1.SCL' '6' \
         'G$1.SDA' '5'  'G$1.VCC' '8';
Package 'SO-08M' 'SM';
Technology -'' 'AA65' 'C32' 'C65' 'FC32' 'FC65' 'LC32' 'LC65';
Connect  'G$1.A0' '1'  'G$1.A1' '2'  'G$1.A2' '3'  'G$1.GND' '4'  'G$1.SCL' '6' \
         'G$1.SDA' '5'  'G$1.VCC' '8';

Edit '37LV*.dev';
Prefix 'IC';
Description '\
Serial <B>EPROM</B><p>\n\
36 K/64 K/128 K';
Value off;
Add 37LV 'G$1' next 0 (0 0);
Package 'DIL8' 'P';
Technology -'' '36' '65' '128';
Connect  'G$1.!CE' '4'  'G$1.!CEO' '6'  'G$1.!OE' '3'  'G$1.CLK' '2'  'G$1.DATA' '1' \
         'G$1.GND' '5'  'G$1.VCC' '8'  'G$1.VPP' '7';
Package 'SO-08' 'SN';
Technology -'' '36' '65' '128';
Connect  'G$1.!CE' '4'  'G$1.!CEO' '6'  'G$1.!OE' '3'  'G$1.CLK' '2'  'G$1.DATA' '1' \
         'G$1.GND' '5'  'G$1.VCC' '8'  'G$1.VPP' '7';
Package 'PLCC20S' 'L';
Technology -'' '36' '65' '128';
Connect  'G$1.!CE' '8'  'G$1.!CEO' '14'  'G$1.!OE' '6'  'G$1.CLK' '4'  'G$1.DATA' '2' \
         'G$1.GND' '10'  'G$1.VCC' '20'  'G$1.VPP' '17';

Edit '25*.dev';
Prefix 'IC';
Description '\
Serial <B>EEPROM</B><p>\n\
4 K, SPI bus';
Value off;
Add 25SERIAL 'G$1' next 0 (0 0);
Package 'DIL8' 'P';
Technology -'' 'AA040' 'AA080' 'C040' 'C080' 'LC040' 'LC080';
Connect  'G$1.!CS' '1'  'G$1.!HOLD' '7'  'G$1.!WP' '3'  'G$1.GND' '4'  'G$1.SCK' '6' \
         'G$1.SI' '5'  'G$1.SO' '2'  'G$1.VCC' '8';
Package 'TSSOP8' 'ST';
Technology -'' 'AA040' 'C040' 'LC040';
Connect  'G$1.!CS' '1'  'G$1.!HOLD' '7'  'G$1.!WP' '3'  'G$1.GND' '4'  'G$1.SCK' '6' \
         'G$1.SI' '5'  'G$1.SO' '2'  'G$1.VCC' '8';
Package 'SO-08' 'SN';
Technology -'' 'AA080' 'C080' 'LC080';
Connect  'G$1.!CS' '1'  'G$1.!HOLD' '7'  'G$1.!WP' '3'  'G$1.GND' '4'  'G$1.SCK' '6' \
         'G$1.SI' '5'  'G$1.SO' '2'  'G$1.VCC' '8';

Edit 'PIC16*870.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
flash type';
Value off;
Add PIC16F870 'G$1' next 0 (0 0);
Package 'SO28W' 'SO';
Technology -'' 'F' 'LF';
Connect  'G$1.!MCLR/THV' '1'  'G$1.INT/RB0' '21'  'G$1.OSC1/CLKIN' '9'  'G$1.OSC2/CLKOUT' '10'  'G$1.PGC/RB6' '27' \
         'G$1.PGD/RB7' '28'  'G$1.PGM/RB3' '24'  'G$1.RA0/AN0' '2'  'G$1.RA1/AN1' '3'  'G$1.RA2/AN2' '4'  'G$1.RA3/AN3' '5' \
         'G$1.RA4/T0CKI' '6'  'G$1.RA5/AN4' '7'  'G$1.RB1' '22'  'G$1.RB2' '23'  'G$1.RB4' '25'  'G$1.RB5' '26' \
         'G$1.RC0/T1OSO' '11'  'G$1.RC1/T1OSI' '12'  'G$1.RC2/CCP1' '13'  'G$1.RC3' '14'  'G$1.RC4' '15'  'G$1.RC5' '16' \
         'G$1.RX/RC7' '18'  'G$1.TX/RC6' '17'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';
Package 'SSOP28' 'SS';
Technology -'' 'F' 'LF';
Connect  'G$1.!MCLR/THV' '1'  'G$1.INT/RB0' '21'  'G$1.OSC1/CLKIN' '9'  'G$1.OSC2/CLKOUT' '10'  'G$1.PGC/RB6' '27' \
         'G$1.PGD/RB7' '28'  'G$1.PGM/RB3' '24'  'G$1.RA0/AN0' '2'  'G$1.RA1/AN1' '3'  'G$1.RA2/AN2' '4'  'G$1.RA3/AN3' '5' \
         'G$1.RA4/T0CKI' '6'  'G$1.RA5/AN4' '7'  'G$1.RB1' '22'  'G$1.RB2' '23'  'G$1.RB4' '25'  'G$1.RB5' '26' \
         'G$1.RC0/T1OSO' '11'  'G$1.RC1/T1OSI' '12'  'G$1.RC2/CCP1' '13'  'G$1.RC3' '14'  'G$1.RC4' '15'  'G$1.RC5' '16' \
         'G$1.RX/RC7' '18'  'G$1.TX/RC6' '17'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';
Package 'DIL28-3' 'P';
Technology -'' 'F' 'LF';
Connect  'G$1.!MCLR/THV' '1'  'G$1.INT/RB0' '21'  'G$1.OSC1/CLKIN' '9'  'G$1.OSC2/CLKOUT' '10'  'G$1.PGC/RB6' '27' \
         'G$1.PGD/RB7' '28'  'G$1.PGM/RB3' '24'  'G$1.RA0/AN0' '2'  'G$1.RA1/AN1' '3'  'G$1.RA2/AN2' '4'  'G$1.RA3/AN3' '5' \
         'G$1.RA4/T0CKI' '6'  'G$1.RA5/AN4' '7'  'G$1.RB1' '22'  'G$1.RB2' '23'  'G$1.RB4' '25'  'G$1.RB5' '26' \
         'G$1.RC0/T1OSO' '11'  'G$1.RC1/T1OSI' '12'  'G$1.RC2/CCP1' '13'  'G$1.RC3' '14'  'G$1.RC4' '15'  'G$1.RC5' '16' \
         'G$1.RX/RC7' '18'  'G$1.TX/RC6' '17'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';

Edit 'PIC16*871.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
flash type';
Value off;
Add PIC16F871 'G$1' next 0 (0 0);
Package 'PLCC-44' 'L';
Technology -'' 'F' 'LF';
Connect  'G$1.!MCLR/THV' '2'  'G$1.INT/RB0' '36'  'G$1.OSC1/CLKIN' '14'  'G$1.OSC2/CLKOUT' '15'  'G$1.PGC/RB6' '43' \
         'G$1.PGD/RB7' '44'  'G$1.PGM/RB3' '39'  'G$1.PSP4/RD4' '30'  'G$1.PSP5/RD5' '31'  'G$1.PSP6/RD6' '32'  'G$1.PSP7/RD7' '33' \
         'G$1.RA0/AN0' '3'  'G$1.RA1/AN1' '4'  'G$1.RA2/AN2' '5'  'G$1.RA3/AN3' '6'  'G$1.RA4/T0CKI' '7'  'G$1.RA5/AN4' '8' \
         'G$1.RB1' '37'  'G$1.RB2' '38'  'G$1.RB4' '41'  'G$1.RB5' '42'  'G$1.RC0/T1OSO' '16'  'G$1.RC1/T1OSI' '18' \
         'G$1.RC2/CCP1' '19'  'G$1.RC3' '20'  'G$1.RC4' '25'  'G$1.RC5' '26'  'G$1.RD0/PSP0' '21'  'G$1.RD1/PSP1' '22' \
         'G$1.RD2/PSP2' '23'  'G$1.RD3/PSP3' '24'  'G$1.RE0/!RD/AN5' '9'  'G$1.RE1/!WR/AN6' '10'  'G$1.RE2/!CS/AN7' '11'  'G$1.RX/RC7' '29' \
         'G$1.TX/RC6' '27'  'G$1.VDD' '12'  'G$1.VDD@1' '35'  'G$1.VSS' '13'  'G$1.VSS@1' '34';
Package 'TQFP44' 'T';
Technology -'' 'F' 'LF';
Connect  'G$1.!MCLR/THV' '18'  'G$1.INT/RB0' '8'  'G$1.OSC1/CLKIN' '30'  'G$1.OSC2/CLKOUT' '31'  'G$1.PGC/RB6' '16' \
         'G$1.PGD/RB7' '17'  'G$1.PGM/RB3' '11'  'G$1.PSP4/RD4' '2'  'G$1.PSP5/RD5' '3'  'G$1.PSP6/RD6' '4'  'G$1.PSP7/RD7' '5' \
         'G$1.RA0/AN0' '19'  'G$1.RA1/AN1' '20'  'G$1.RA2/AN2' '21'  'G$1.RA3/AN3' '22'  'G$1.RA4/T0CKI' '23'  'G$1.RA5/AN4' '24' \
         'G$1.RB1' '9'  'G$1.RB2' '10'  'G$1.RB4' '14'  'G$1.RB5' '15'  'G$1.RC0/T1OSO' '32'  'G$1.RC1/T1OSI' '35' \
         'G$1.RC2/CCP1' '36'  'G$1.RC3' '37'  'G$1.RC4' '42'  'G$1.RC5' '43'  'G$1.RD0/PSP0' '38'  'G$1.RD1/PSP1' '39' \
         'G$1.RD2/PSP2' '40'  'G$1.RD3/PSP3' '41'  'G$1.RE0/!RD/AN5' '25'  'G$1.RE1/!WR/AN6' '26'  'G$1.RE2/!CS/AN7' '27'  'G$1.RX/RC7' '1' \
         'G$1.TX/RC6' '44'  'G$1.VDD' '7'  'G$1.VDD@1' '28'  'G$1.VSS' '6'  'G$1.VSS@1' '29';
Package 'DIL40' 'P';
Technology -'' 'F' 'LF';
Connect  'G$1.!MCLR/THV' '1'  'G$1.INT/RB0' '33'  'G$1.OSC1/CLKIN' '13'  'G$1.OSC2/CLKOUT' '14'  'G$1.PGC/RB6' '39' \
         'G$1.PGD/RB7' '40'  'G$1.PGM/RB3' '36'  'G$1.PSP4/RD4' '27'  'G$1.PSP5/RD5' '28'  'G$1.PSP6/RD6' '29'  'G$1.PSP7/RD7' '30' \
         'G$1.RA0/AN0' '2'  'G$1.RA1/AN1' '3'  'G$1.RA2/AN2' '4'  'G$1.RA3/AN3' '5'  'G$1.RA4/T0CKI' '6'  'G$1.RA5/AN4' '7' \
         'G$1.RB1' '34'  'G$1.RB2' '35'  'G$1.RB4' '37'  'G$1.RB5' '38'  'G$1.RC0/T1OSO' '15'  'G$1.RC1/T1OSI' '16' \
         'G$1.RC2/CCP1' '17'  'G$1.RC3' '18'  'G$1.RC4' '23'  'G$1.RC5' '24'  'G$1.RD0/PSP0' '19'  'G$1.RD1/PSP1' '20' \
         'G$1.RD2/PSP2' '21'  'G$1.RD3/PSP3' '22'  'G$1.RE0/!RD/AN5' '8'  'G$1.RE1/!WR/AN6' '9'  'G$1.RE2/!CS/AN7' '10'  'G$1.RX/RC7' '26' \
         'G$1.TX/RC6' '25'  'G$1.VDD' '11'  'G$1.VDD@1' '32'  'G$1.VSS' '12'  'G$1.VSS@1' '31';

Edit 'PIC16*872.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
flash type';
Value off;
Add PIC16F872 'G$1' next 0 (0 0);
Package 'SO28W' 'SO';
Technology -'' 'F' 'LF';
Connect  'G$1.!MCLR/THV' '1'  'G$1.INT/RB0' '21'  'G$1.OSC1/CLKIN' '9'  'G$1.OSC2/CLKOUT' '10'  'G$1.PGC/RB6' '27' \
         'G$1.PGD/RB7' '28'  'G$1.PGM/RB3' '24'  'G$1.RA0/AN0' '2'  'G$1.RA1/AN1' '3'  'G$1.RA2/AN2' '4'  'G$1.RA3/AN3' '5' \
         'G$1.RA4/T0CKI' '6'  'G$1.RA5/AN4' '7'  'G$1.RB1' '22'  'G$1.RB2' '23'  'G$1.RB4' '25'  'G$1.RB5' '26' \
         'G$1.RC0/T1OSO' '11'  'G$1.RC1/T1OSI' '12'  'G$1.RC2/CCP1' '13'  'G$1.RC3/SCK' '14'  'G$1.RC6' '17'  'G$1.RC7' '18' \
         'G$1.SDI/RC4' '15'  'G$1.SDO/RC5' '16'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';
Package 'SSOP28' 'SS';
Technology -'' 'F' 'LF';
Connect  'G$1.!MCLR/THV' '1'  'G$1.INT/RB0' '21'  'G$1.OSC1/CLKIN' '9'  'G$1.OSC2/CLKOUT' '10'  'G$1.PGC/RB6' '27' \
         'G$1.PGD/RB7' '28'  'G$1.PGM/RB3' '24'  'G$1.RA0/AN0' '2'  'G$1.RA1/AN1' '3'  'G$1.RA2/AN2' '4'  'G$1.RA3/AN3' '5' \
         'G$1.RA4/T0CKI' '6'  'G$1.RA5/AN4' '7'  'G$1.RB1' '22'  'G$1.RB2' '23'  'G$1.RB4' '25'  'G$1.RB5' '26' \
         'G$1.RC0/T1OSO' '11'  'G$1.RC1/T1OSI' '12'  'G$1.RC2/CCP1' '13'  'G$1.RC3/SCK' '14'  'G$1.RC6' '17'  'G$1.RC7' '18' \
         'G$1.SDI/RC4' '15'  'G$1.SDO/RC5' '16'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';
Package 'DIL28-3' 'P';
Technology -'' 'F' 'LF';
Connect  'G$1.!MCLR/THV' '1'  'G$1.INT/RB0' '21'  'G$1.OSC1/CLKIN' '9'  'G$1.OSC2/CLKOUT' '10'  'G$1.PGC/RB6' '27' \
         'G$1.PGD/RB7' '28'  'G$1.PGM/RB3' '24'  'G$1.RA0/AN0' '2'  'G$1.RA1/AN1' '3'  'G$1.RA2/AN2' '4'  'G$1.RA3/AN3' '5' \
         'G$1.RA4/T0CKI' '6'  'G$1.RA5/AN4' '7'  'G$1.RB1' '22'  'G$1.RB2' '23'  'G$1.RB4' '25'  'G$1.RB5' '26' \
         'G$1.RC0/T1OSO' '11'  'G$1.RC1/T1OSI' '12'  'G$1.RC2/CCP1' '13'  'G$1.RC3/SCK' '14'  'G$1.RC6' '17'  'G$1.RC7' '18' \
         'G$1.SDI/RC4' '15'  'G$1.SDO/RC5' '16'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';

Edit 'PIC16F87*.dev';
Prefix 'IC';
Description '<B>MICROCONTROLLER</B>';
Value off;
Add PIC17F874 'G$1' next 0 (0 0);
Package 'PLCC-44' 'L';
Technology -'' '4' '7';
Connect  'G$1.!MCLR/THV' '2'  'G$1.INT/RB0' '36'  'G$1.OSC1/CLKIN' '14'  'G$1.OSC2/CLKOUT' '15'  'G$1.PGC/RB6' '43' \
         'G$1.PGD/RB7' '44'  'G$1.PGM/RB3' '39'  'G$1.PSP4/RD4' '30'  'G$1.PSP5/RD5' '31'  'G$1.PSP6/RD6' '32'  'G$1.PSP7/RD7' '33' \
         'G$1.RA0/AN0' '3'  'G$1.RA1/AN1' '4'  'G$1.RA2/AN2' '5'  'G$1.RA3/AN3' '6'  'G$1.RA4/T0CKI' '7'  'G$1.RA5/AN4' '8' \
         'G$1.RB1' '37'  'G$1.RB2' '38'  'G$1.RB4' '41'  'G$1.RB5' '42'  'G$1.RC0/T1OSO' '16'  'G$1.RC1/T1OSI' '18' \
         'G$1.RC2/CCP1' '19'  'G$1.RC3/SCK' '20'  'G$1.RD0/PSP0' '21'  'G$1.RD1/PSP1' '22'  'G$1.RD2/PSP2' '23'  'G$1.RD3/PSP3' '24' \
         'G$1.RE0/!RD/AN5' '9'  'G$1.RE1/!WR/AN6' '10'  'G$1.RE2/!CS/AN7' '11'  'G$1.RX/RC7' '29'  'G$1.SDI/RC4' '25'  'G$1.SDO/RC5' '26' \
         'G$1.TX/RC6' '27'  'G$1.VDD' '12'  'G$1.VDD@1' '35'  'G$1.VSS' '13'  'G$1.VSS@1' '34';
Package 'MQFP44-2' 'PQ';
Technology -'' '4' '7';
Connect  'G$1.!MCLR/THV' '18'  'G$1.INT/RB0' '8'  'G$1.OSC1/CLKIN' '30'  'G$1.OSC2/CLKOUT' '31'  'G$1.PGC/RB6' '16' \
         'G$1.PGD/RB7' '17'  'G$1.PGM/RB3' '11'  'G$1.PSP4/RD4' '2'  'G$1.PSP5/RD5' '3'  'G$1.PSP6/RD6' '4'  'G$1.PSP7/RD7' '5' \
         'G$1.RA0/AN0' '19'  'G$1.RA1/AN1' '20'  'G$1.RA2/AN2' '21'  'G$1.RA3/AN3' '22'  'G$1.RA4/T0CKI' '23'  'G$1.RA5/AN4' '24' \
         'G$1.RB1' '9'  'G$1.RB2' '10'  'G$1.RB4' '14'  'G$1.RB5' '15'  'G$1.RC0/T1OSO' '32'  'G$1.RC1/T1OSI' '35' \
         'G$1.RC2/CCP1' '36'  'G$1.RC3/SCK' '37'  'G$1.RD0/PSP0' '38'  'G$1.RD1/PSP1' '39'  'G$1.RD2/PSP2' '40'  'G$1.RD3/PSP3' '41' \
         'G$1.RE0/!RD/AN5' '25'  'G$1.RE1/!WR/AN6' '26'  'G$1.RE2/!CS/AN7' '27'  'G$1.RX/RC7' '1'  'G$1.SDI/RC4' '42'  'G$1.SDO/RC5' '43' \
         'G$1.TX/RC6' '44'  'G$1.VDD' '7'  'G$1.VDD@1' '28'  'G$1.VSS' '6'  'G$1.VSS@1' '29';
Package 'TQFP44' 'PT';
Technology -'' '4' '7';
Connect  'G$1.!MCLR/THV' '18'  'G$1.INT/RB0' '8'  'G$1.OSC1/CLKIN' '30'  'G$1.OSC2/CLKOUT' '31'  'G$1.PGC/RB6' '16' \
         'G$1.PGD/RB7' '17'  'G$1.PGM/RB3' '11'  'G$1.PSP4/RD4' '2'  'G$1.PSP5/RD5' '3'  'G$1.PSP6/RD6' '4'  'G$1.PSP7/RD7' '5' \
         'G$1.RA0/AN0' '19'  'G$1.RA1/AN1' '20'  'G$1.RA2/AN2' '21'  'G$1.RA3/AN3' '22'  'G$1.RA4/T0CKI' '23'  'G$1.RA5/AN4' '24' \
         'G$1.RB1' '9'  'G$1.RB2' '10'  'G$1.RB4' '14'  'G$1.RB5' '15'  'G$1.RC0/T1OSO' '32'  'G$1.RC1/T1OSI' '35' \
         'G$1.RC2/CCP1' '36'  'G$1.RC3/SCK' '37'  'G$1.RD0/PSP0' '38'  'G$1.RD1/PSP1' '39'  'G$1.RD2/PSP2' '40'  'G$1.RD3/PSP3' '41' \
         'G$1.RE0/!RD/AN5' '25'  'G$1.RE1/!WR/AN6' '26'  'G$1.RE2/!CS/AN7' '27'  'G$1.RX/RC7' '1'  'G$1.SDI/RC4' '42'  'G$1.SDO/RC5' '43' \
         'G$1.TX/RC6' '44'  'G$1.VDD' '7'  'G$1.VDD@1' '28'  'G$1.VSS' '6'  'G$1.VSS@1' '29';
Package 'DIL40' 'P';
Technology -'' '4' '7';
Connect  'G$1.!MCLR/THV' '1'  'G$1.INT/RB0' '33'  'G$1.OSC1/CLKIN' '13'  'G$1.OSC2/CLKOUT' '14'  'G$1.PGC/RB6' '39' \
         'G$1.PGD/RB7' '40'  'G$1.PGM/RB3' '36'  'G$1.PSP4/RD4' '27'  'G$1.PSP5/RD5' '28'  'G$1.PSP6/RD6' '29'  'G$1.PSP7/RD7' '30' \
         'G$1.RA0/AN0' '2'  'G$1.RA1/AN1' '3'  'G$1.RA2/AN2' '4'  'G$1.RA3/AN3' '5'  'G$1.RA4/T0CKI' '6'  'G$1.RA5/AN4' '7' \
         'G$1.RB1' '34'  'G$1.RB2' '35'  'G$1.RB4' '37'  'G$1.RB5' '38'  'G$1.RC0/T1OSO' '15'  'G$1.RC1/T1OSI' '16' \
         'G$1.RC2/CCP1' '17'  'G$1.RC3/SCK' '18'  'G$1.RD0/PSP0' '19'  'G$1.RD1/PSP1' '20'  'G$1.RD2/PSP2' '21'  'G$1.RD3/PSP3' '22' \
         'G$1.RE0/!RD/AN5' '8'  'G$1.RE1/!WR/AN6' '9'  'G$1.RE2/!CS/AN7' '10'  'G$1.RX/RC7' '26'  'G$1.SDI/RC4' '23'  'G$1.SDO/RC5' '24' \
         'G$1.TX/RC6' '25'  'G$1.VDD' '11'  'G$1.VDD@1' '32'  'G$1.VSS' '12'  'G$1.VSS@1' '31';
Package 'S44' 'SO';
Technology -'' '7';
Connect  'G$1.!MCLR/THV' '2'  'G$1.INT/RB0' '36'  'G$1.OSC1/CLKIN' '14'  'G$1.OSC2/CLKOUT' '15'  'G$1.PGC/RB6' '43' \
         'G$1.PGD/RB7' '44'  'G$1.PGM/RB3' '39'  'G$1.PSP4/RD4' '30'  'G$1.PSP5/RD5' '31'  'G$1.PSP6/RD6' '32'  'G$1.PSP7/RD7' '33' \
         'G$1.RA0/AN0' '3'  'G$1.RA1/AN1' '4'  'G$1.RA2/AN2' '5'  'G$1.RA3/AN3' '6'  'G$1.RA4/T0CKI' '7'  'G$1.RA5/AN4' '8' \
         'G$1.RB1' '37'  'G$1.RB2' '38'  'G$1.RB4' '41'  'G$1.RB5' '42'  'G$1.RC0/T1OSO' '16'  'G$1.RC1/T1OSI' '18' \
         'G$1.RC2/CCP1' '19'  'G$1.RC3/SCK' '20'  'G$1.RD0/PSP0' '21'  'G$1.RD1/PSP1' '22'  'G$1.RD2/PSP2' '23'  'G$1.RD3/PSP3' '24' \
         'G$1.RE0/!RD/AN5' '9'  'G$1.RE1/!WR/AN6' '10'  'G$1.RE2/!CS/AN7' '11'  'G$1.RX/RC7' '29'  'G$1.SDI/RC4' '25'  'G$1.SDO/RC5' '26' \
         'G$1.TX/RC6' '27'  'G$1.VDD' '12'  'G$1.VDD@1' '35'  'G$1.VSS' '13'  'G$1.VSS@1' '34';

Edit 'PIC16*873.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
flash type';
Value off;
Add PIC16F872 'G$1' next 0 (0 0);
Package 'SO28W' 'SO';
Technology '';
Connect  'G$1.!MCLR/THV' '1'  'G$1.INT/RB0' '21'  'G$1.OSC1/CLKIN' '9'  'G$1.OSC2/CLKOUT' '10'  'G$1.PGC/RB6' '27' \
         'G$1.PGD/RB7' '28'  'G$1.PGM/RB3' '24'  'G$1.RA0/AN0' '2'  'G$1.RA1/AN1' '3'  'G$1.RA2/AN2' '4'  'G$1.RA3/AN3' '5' \
         'G$1.RA4/T0CKI' '6'  'G$1.RA5/AN4' '7'  'G$1.RB1' '22'  'G$1.RB2' '23'  'G$1.RB4' '25'  'G$1.RB5' '26' \
         'G$1.RC0/T1OSO' '11'  'G$1.RC1/T1OSI' '12'  'G$1.RC2/CCP1' '13'  'G$1.RC3/SCK' '14'  'G$1.RC6' '17'  'G$1.RC7' '18' \
         'G$1.SDI/RC4' '15'  'G$1.SDO/RC5' '16'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';
Package 'DIL28-3' 'P';
Technology '';
Connect  'G$1.!MCLR/THV' '1'  'G$1.INT/RB0' '21'  'G$1.OSC1/CLKIN' '9'  'G$1.OSC2/CLKOUT' '10'  'G$1.PGC/RB6' '27' \
         'G$1.PGD/RB7' '28'  'G$1.PGM/RB3' '24'  'G$1.RA0/AN0' '2'  'G$1.RA1/AN1' '3'  'G$1.RA2/AN2' '4'  'G$1.RA3/AN3' '5' \
         'G$1.RA4/T0CKI' '6'  'G$1.RA5/AN4' '7'  'G$1.RB1' '22'  'G$1.RB2' '23'  'G$1.RB4' '25'  'G$1.RB5' '26' \
         'G$1.RC0/T1OSO' '11'  'G$1.RC1/T1OSI' '12'  'G$1.RC2/CCP1' '13'  'G$1.RC3/SCK' '14'  'G$1.RC6' '17'  'G$1.RC7' '18' \
         'G$1.SDI/RC4' '15'  'G$1.SDO/RC5' '16'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';

Edit 'PIC16*876.dev';
Prefix 'IC';
Description '\
<B>MICROCONTROLLER</B><p>\n\
flash type';
Value off;
Add PIC16F872 'G$1' next 0 (0 0);
Package 'SO28W' 'SO';
Technology -'' 'F';
Connect  'G$1.!MCLR/THV' '1'  'G$1.INT/RB0' '21'  'G$1.OSC1/CLKIN' '9'  'G$1.OSC2/CLKOUT' '10'  'G$1.PGC/RB6' '27' \
         'G$1.PGD/RB7' '28'  'G$1.PGM/RB3' '24'  'G$1.RA0/AN0' '2'  'G$1.RA1/AN1' '3'  'G$1.RA2/AN2' '4'  'G$1.RA3/AN3' '5' \
         'G$1.RA4/T0CKI' '6'  'G$1.RA5/AN4' '7'  'G$1.RB1' '22'  'G$1.RB2' '23'  'G$1.RB4' '25'  'G$1.RB5' '26' \
         'G$1.RC0/T1OSO' '11'  'G$1.RC1/T1OSI' '12'  'G$1.RC2/CCP1' '13'  'G$1.RC3/SCK' '14'  'G$1.RC6' '17'  'G$1.RC7' '18' \
         'G$1.SDI/RC4' '15'  'G$1.SDO/RC5' '16'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';
Package 'DIL28-3' 'P';
Technology '';
Connect  'G$1.!MCLR/THV' '1'  'G$1.INT/RB0' '21'  'G$1.OSC1/CLKIN' '9'  'G$1.OSC2/CLKOUT' '10'  'G$1.PGC/RB6' '27' \
         'G$1.PGD/RB7' '28'  'G$1.PGM/RB3' '24'  'G$1.RA0/AN0' '2'  'G$1.RA1/AN1' '3'  'G$1.RA2/AN2' '4'  'G$1.RA3/AN3' '5' \
         'G$1.RA4/T0CKI' '6'  'G$1.RA5/AN4' '7'  'G$1.RB1' '22'  'G$1.RB2' '23'  'G$1.RB4' '25'  'G$1.RB5' '26' \
         'G$1.RC0/T1OSO' '11'  'G$1.RC1/T1OSI' '12'  'G$1.RC2/CCP1' '13'  'G$1.RC3/SCK' '14'  'G$1.RC6' '17'  'G$1.RC7' '18' \
         'G$1.SDI/RC4' '15'  'G$1.SDO/RC5' '16'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';

Edit 'PIC17C75XPT.dev';
Prefix 'IC';
Description '<B>MICROCONTROLLER</B><p>';
Value off;
Add PIC17C75X 'G$1' next 0 (0 0);
Add VDD 'P1' request 0 (5.08 53.34);
Add VDD 'P2' request 0 (7.62 53.34);
Add VDD 'P3' request 0 (10.16 53.34);
Add VDD 'P4' request 0 (12.7 53.34);
Add VSS 'P5' request 0 (5.08 -58.42);
Add VSS 'P6' request 0 (7.62 -58.42);
Add VSS 'P7' request 0 (10.16 -58.42);
Add VSS 'P8' request 0 (12.7 -58.42);
Package 'TQFP64' '';
Technology '';
Connect  'G$1.!MCLR' '7'  'G$1.AVDD' '19'  'G$1.AVSS' '20'  'G$1.OSC1/CKIN' '39'  'G$1.OSC2/CKOUT' '40' \
         'G$1.RA0/INT' '48'  'G$1.RA1/TOCKI' '33'  'G$1.RA2/SCL' '34'  'G$1.RA3/SDA' '35'  'G$1.RA4/RX1' '32'  'G$1.RA5/TX1' '31' \
         'G$1.RB0/CAP1' '47'  'G$1.RB1/CAP2' '46'  'G$1.RB2/PWM1' '42'  'G$1.RB3/PWM2' '45'  'G$1.RB4/TCLK12' '44'  'G$1.RB5/TCLK3' '43' \
         'G$1.RB6/SCK' '36'  'G$1.RB7/SDO' '37'  'G$1.RC0/AD0' '58'  'G$1.RC1/AD1' '55'  'G$1.RC2/AD2' '54'  'G$1.RC3/AD3' '53' \
         'G$1.RC4/AD4' '52'  'G$1.RC5/AD5' '51'  'G$1.RC6/AD6' '50'  'G$1.RC7/AD7' '49'  'G$1.RD0/AD8' '2'  'G$1.RD1/AD9' '1' \
         'G$1.RD2/AD10' '64'  'G$1.RD3/AD11' '63'  'G$1.RD4/AD12' '62'  'G$1.RD5/AD13' '61'  'G$1.RD6/AD14' '60'  'G$1.RD7/AD15' '59' \
         'G$1.RE0/ALE' '3'  'G$1.RE1/!OE' '4'  'G$1.RE2/!WR' '5'  'G$1.RE3/CAP4' '6'  'G$1.RF0/AN4' '18'  'G$1.RF1/AN5' '17' \
         'G$1.RF2/AN6' '16'  'G$1.RF3/AN7' '15'  'G$1.RF4/AN8' '14'  'G$1.RF5/AN9' '13'  'G$1.RF6/AN10' '12'  'G$1.RF7/AN11' '11' \
         'G$1.RG0/AN3' '24'  'G$1.RG1/AN2' '23'  'G$1.RG2/AN1' '22'  'G$1.RG3/AN0' '21'  'G$1.RG4/CAP3' '27'  'G$1.RG5/PWM3' '28' \
         'G$1.RG6/RX2' '29'  'G$1.RG7/TX2' '30'  'G$1.TEST' '8'  'P1.VDD' '10'  'P2.VDD' '26'  'P3.VDD' '38' \
         'P4.VDD' '57'  'P5.VSS' '9'  'P6.VSS' '25'  'P7.VSS' '41'  'P8.VSS' '56';

Edit 'PIC18F1*20.dev';
Prefix 'IC';
Description '\
<b>18/20/28-Pin High-Performance, Enhanced Flash Microcontrollers</b><br>\n\
with 10-bit A/D and nanoWatt Technology<p>\n\
\n\
Source: ww1.microchip.com/downloads/en/DeviceDoc/39605c.pdf';
Value off;
Add PIC18F1220 'G$1' next 0 (0 0);
Package 'DIL18' 'P';
Technology -'' '2';
Connect  'G$1.BKI0/DT/RX/AN6/RB4' '10'  'G$1.INT0/AN4/RB0' '8'  'G$1.INT1/CK/TX/AN5/RB1' '9'  'G$1.INT2/P1B/RB2' '17'  'G$1.KBI1/PGM/RB5' '11' \
         'G$1.KBI2/P1C/T13CKI/T1OSO/RB6' '12'  'G$1.KBI3/P1D/T1OSI/PGD/RB7' '13'  'G$1.P1A/CCP1/RB3' '18'  'G$1.RA0/AN0' '1'  'G$1.RA1/AN1/LVDIN' '2'  'G$1.RA2/AN2/VREF-' '6' \
         'G$1.RA3/AN3/VREF+' '7'  'G$1.RA4/T0CKI' '3'  'G$1.RA5/!MCLR' '4'  'G$1.RA6/CLKO/OSC2' '15'  'G$1.RA7/CLKI/OSC1' '16'  'G$1.VDD@AVDD' '14' \
         'G$1.VSS@AVSS' '5';
Package 'SO-18W' 'SO';
Technology -'' '2';
Connect  'G$1.BKI0/DT/RX/AN6/RB4' '10'  'G$1.INT0/AN4/RB0' '8'  'G$1.INT1/CK/TX/AN5/RB1' '9'  'G$1.INT2/P1B/RB2' '17'  'G$1.KBI1/PGM/RB5' '11' \
         'G$1.KBI2/P1C/T13CKI/T1OSO/RB6' '12'  'G$1.KBI3/P1D/T1OSI/PGD/RB7' '13'  'G$1.P1A/CCP1/RB3' '18'  'G$1.RA0/AN0' '1'  'G$1.RA1/AN1/LVDIN' '2'  'G$1.RA2/AN2/VREF-' '6' \
         'G$1.RA3/AN3/VREF+' '7'  'G$1.RA4/T0CKI' '3'  'G$1.RA5/!MCLR' '4'  'G$1.RA6/CLKO/OSC2' '15'  'G$1.RA7/CLKI/OSC1' '16'  'G$1.VDD@AVDD' '14' \
         'G$1.VSS@AVSS' '5';

Edit 'PIC18F1*20?.dev';
Prefix 'IC';
Description '\
<b>18/20/28-Pin High-Performance, Enhanced Flash Microcontrollers</b><br>\n\
with 10-bit A/D and nanoWatt Technology<p>\n\
\n\
Source: ww1.microchip.com/downloads/en/DeviceDoc/39605c.pdf';
Value off;
Add PIC18F1320 'G$1' next 0 (0 0);
Package 'SSOP20' 'SS';
Technology -'' '2' '3';
Connect  'G$1.AVDD' '15'  'G$1.AVSS' '6'  'G$1.BKI0/DT/RX/AN6/RB4' '11'  'G$1.INT0/AN4/RB0' '9'  'G$1.INT1/CK/TX/AN5/RB1' '10' \
         'G$1.INT2/P1B/RB2' '19'  'G$1.KBI1/PGM/RB5' '12'  'G$1.KBI2/P1C/T13CKI/T1OSO/RB6' '13'  'G$1.KBI3/P1D/T1OSI/PGD/RB7' '14'  'G$1.P1A/CCP1/RB3' '20'  'G$1.RA0/AN0' '1' \
         'G$1.RA1/AN1/LVDIN' '2'  'G$1.RA2/AN2/VREF-' '7'  'G$1.RA3/AN3/VREF+' '8'  'G$1.RA4/T0CKI' '3'  'G$1.RA5/!MCLR' '4'  'G$1.RA6/CLKO/OSC2' '17' \
         'G$1.RA7/CLKI/OSC1' '18'  'G$1.VDD' '16'  'G$1.VSS' '5';
Package 'QFN28' 'ML';
Technology -'' '2' '3';
Connect  'G$1.AVDD' '17'  'G$1.AVSS' '5'  'G$1.BKI0/DT/RX/AN6/RB4' '12'  'G$1.INT0/AN4/RB0' '9'  'G$1.INT1/CK/TX/AN5/RB1' '10' \
         'G$1.INT2/P1B/RB2' '23'  'G$1.KBI1/PGM/RB5' '13'  'G$1.KBI2/P1C/T13CKI/T1OSO/RB6' '15'  'G$1.KBI3/P1D/T1OSI/PGD/RB7' '16'  'G$1.P1A/CCP1/RB3' '24'  'G$1.RA0/AN0' '26' \
         'G$1.RA1/AN1/LVDIN' '27'  'G$1.RA2/AN2/VREF-' '7'  'G$1.RA3/AN3/VREF+' '8'  'G$1.RA4/T0CKI' '28'  'G$1.RA5/!MCLR' '1'  'G$1.RA6/CLKO/OSC2' '20' \
         'G$1.RA7/CLKI/OSC1' '21'  'G$1.VDD' '19'  'G$1.VSS' '3';

Edit 'PIC12F6*.dev';
Prefix 'IC';
Description '\
<b>Data Sheet 8-Pin FLASH-Based 8-Bit CMOS Microcontrollers</b><p>\n\
Source: http://www.microchip.com .. 41190c.pdf';
Value off;
Add PIC12F629 'G$1' next 0 (0 0);
Package 'DFN-S' 'MF';
Technology -'' '29' '75';
Connect  'G$1.GP0' '7'  'G$1.GP1' '6'  'G$1.GP2' '5'  'G$1.GP3' '4'  'G$1.GP4/CLKOUT' '3' \
         'G$1.GP5/CLKIN' '2'  'G$1.VDD' '1'  'G$1.VSS' '8';
Package 'SO-08' 'SN';
Technology -'' '29' '75';
Connect  'G$1.GP0' '7'  'G$1.GP1' '6'  'G$1.GP2' '5'  'G$1.GP3' '4'  'G$1.GP4/CLKOUT' '3' \
         'G$1.GP5/CLKIN' '2'  'G$1.VDD' '1'  'G$1.VSS' '8';
Package 'DIL8' 'P';
Technology -'' '29' '75';
Connect  'G$1.GP0' '7'  'G$1.GP1' '6'  'G$1.GP2' '5'  'G$1.GP3' '4'  'G$1.GP4/CLKOUT' '3' \
         'G$1.GP5/CLKIN' '2'  'G$1.VDD' '1'  'G$1.VSS' '8';

Edit 'PIC18F2*80.dev';
Prefix 'IC';
Description '\
<b>28-Pin Enhanced Flash Microcontrollers with ECAN(TM) Technology</b><br>\n\
10-Bit A/D and nanoWatt Technology<p>\n\
Source: http://www.microchip.com .. 39637a.pdf';
Value off;
Add PIC18F2580 'G$1' next 0 (0 0);
Package 'QFN28-ML_6X6MM' '-I/ML';
Technology -'' '4' '5';
Connect  'G$1.CANRX/RB3' '21'  'G$1.INT0/AN10/RB0' '18'  'G$1.INT1/AN8/RB1' '19'  'G$1.INT2/CANTX/RB2' '20'  'G$1.KBI0/AN9/RB4' '22' \
         'G$1.KBI1/PGM/RB5' '23'  'G$1.KBI2/PGC/RB6' '24'  'G$1.KBI3/PGD/RB7' '25'  'G$1.RA0/AN0' '27'  'G$1.RA1/AN1' '28'  'G$1.RA2/AN2/VREF-' '1' \
         'G$1.RA3/AN3/VREF+' '2'  'G$1.RA4/T0CKI' '3'  'G$1.RA5/AN4/!SS/HLVDIN' '4'  'G$1.RA6/CLKO/OSC2' '7'  'G$1.RA7/CLKI/OSC1' '6'  'G$1.RC0/T1OSO/T13CKI' '8' \
         'G$1.RC1/T1OSI' '9'  'G$1.RC2/CCP1' '10'  'G$1.RC3/SCK/SCL' '11'  'G$1.RC4/SDI/SDA' '12'  'G$1.RC5/SDO' '13'  'G$1.RC6/TX/CK' '14' \
         'G$1.RC7/RX/DT' '15'  'G$1.RE3/!MCLR/VPP' '26'  'G$1.VDD' '17'  'G$1.VSS' '5'  'G$1.VSS@1' '16';
Package 'SO28W' '-E/SO';
Technology -'' '5';
Connect  'G$1.CANRX/RB3' '24'  'G$1.INT0/AN10/RB0' '21'  'G$1.INT1/AN8/RB1' '22'  'G$1.INT2/CANTX/RB2' '23'  'G$1.KBI0/AN9/RB4' '25' \
         'G$1.KBI1/PGM/RB5' '26'  'G$1.KBI2/PGC/RB6' '27'  'G$1.KBI3/PGD/RB7' '28'  'G$1.RA0/AN0' '2'  'G$1.RA1/AN1' '3'  'G$1.RA2/AN2/VREF-' '4' \
         'G$1.RA3/AN3/VREF+' '5'  'G$1.RA4/T0CKI' '6'  'G$1.RA5/AN4/!SS/HLVDIN' '7'  'G$1.RA6/CLKO/OSC2' '10'  'G$1.RA7/CLKI/OSC1' '9'  'G$1.RC0/T1OSO/T13CKI' '11' \
         'G$1.RC1/T1OSI' '12'  'G$1.RC2/CCP1' '13'  'G$1.RC3/SCK/SCL' '14'  'G$1.RC4/SDI/SDA' '15'  'G$1.RC5/SDO' '16'  'G$1.RC6/TX/CK' '17' \
         'G$1.RC7/RX/DT' '18'  'G$1.RE3/!MCLR/VPP' '1'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';
Package 'DIL28-3' '-I/SP';
Technology -'' '4' '5';
Connect  'G$1.CANRX/RB3' '24'  'G$1.INT0/AN10/RB0' '21'  'G$1.INT1/AN8/RB1' '22'  'G$1.INT2/CANTX/RB2' '23'  'G$1.KBI0/AN9/RB4' '25' \
         'G$1.KBI1/PGM/RB5' '26'  'G$1.KBI2/PGC/RB6' '27'  'G$1.KBI3/PGD/RB7' '28'  'G$1.RA0/AN0' '2'  'G$1.RA1/AN1' '3'  'G$1.RA2/AN2/VREF-' '4' \
         'G$1.RA3/AN3/VREF+' '5'  'G$1.RA4/T0CKI' '6'  'G$1.RA5/AN4/!SS/HLVDIN' '7'  'G$1.RA6/CLKO/OSC2' '10'  'G$1.RA7/CLKI/OSC1' '9'  'G$1.RC0/T1OSO/T13CKI' '11' \
         'G$1.RC1/T1OSI' '12'  'G$1.RC2/CCP1' '13'  'G$1.RC3/SCK/SCL' '14'  'G$1.RC4/SDI/SDA' '15'  'G$1.RC5/SDO' '16'  'G$1.RC6/TX/CK' '17' \
         'G$1.RC7/RX/DT' '18'  'G$1.RE3/!MCLR/VPP' '1'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19';

Edit 'PIC18F6*.dev';
Prefix 'IC';
Description '\
<b>PIC18F87J10 FAMILY</b> 64/80-Pin, High-Performance, 1-Mbit Flash Microcontrollers with nanoWatt Technology<p>\n\
Source: http://www.microchip.com/ .. 39663c.pdf';
Value off;
Add PIC18F6XJ10 'G$1' next 0 (0 0);
Package 'TQFP64-10X10' '';
Technology -'' '5J10' '5J15' '6J10' '6J15' '7J10';
Connect  'G$1.!MCLR' '7'  'G$1.AVDD' '19'  'G$1.AVSS' '20'  'G$1.ENVREG' '18'  'G$1.OSC1/CLKI' '39' \
         'G$1.OSC2/CLKO' '40'  'G$1.RA0/AN0' '24'  'G$1.RA1/AN1' '23'  'G$1.RA2/AN2/VREF-' '22'  'G$1.RA3/AN3/VREF+' '21'  'G$1.RA4/T0CK' '28' \
         'G$1.RA5/AN4' '27'  'G$1.RB0/INT0/FLT0' '48'  'G$1.RB1/INT1' '47'  'G$1.RB2/INT2' '46'  'G$1.RB3/INT3' '45'  'G$1.RB4/KBI0' '44' \
         'G$1.RB5/KBI1' '43'  'G$1.RB6/KBI2/PGC' '42'  'G$1.RB7/KBI2/PGD' '37'  'G$1.RC0/T1OSO/T13CKI' '30'  'G$1.RC1/T1OSI/ECCP2/P2A' '29'  'G$1.RC2/ECCP1/P1A' '33' \
         'G$1.RC3/SCK1/SCL1' '34'  'G$1.RC4/SDI1/SDA1' '35'  'G$1.RC5/SDO1' '36'  'G$1.RC6/TX1/CK1' '31'  'G$1.RC7/RX1/DT1' '32'  'G$1.RD0/PSP0' '58' \
         'G$1.RD1/PSP1' '55'  'G$1.RD2/PSP2' '54'  'G$1.RD3/PSP3' '53'  'G$1.RD4/PSP4/SDO2' '52'  'G$1.RD5/PSP5/SDI2/SDA2' '51'  'G$1.RD6/PSP6/SCK2/SCL2' '50' \
         'G$1.RD7/PSP7/!SS2' '49'  'G$1.RE0/!RD/P2D' '2'  'G$1.RE1/!WR/P2C' '1'  'G$1.RE2/!CS/P2B' '64'  'G$1.RE3/P3C' '63'  'G$1.RE4/P3B' '62' \
         'G$1.RE5/P1C' '61'  'G$1.RE6/P1B' '60'  'G$1.RE7/ECCP2/P2A' '59'  'G$1.RF1/AN6/C2OUT' '17'  'G$1.RF2/AN7/C1OUT' '16'  'G$1.RF3/AN8' '15' \
         'G$1.RF4/AN9' '14'  'G$1.RF5/AN10/CVREF' '13'  'G$1.RF6/AN11' '12'  'G$1.RF7/!SS1' '11'  'G$1.RG0/ECCP3/P3A' '3'  'G$1.RG1/TX2/CK2' '4' \
         'G$1.RG2/RX2/DT2' '5'  'G$1.RG3/CCP4/P3D' '6'  'G$1.RG4/CCP5/P1D' '8'  'G$1.VDD' '38'  'G$1.VDD@1' '26'  'G$1.VDD@2' '57' \
         'G$1.VDDCORE/VCAP' '10'  'G$1.VSS' '9'  'G$1.VSS@1' '25'  'G$1.VSS@2' '41'  'G$1.VSS@3' '56';

Edit 'PIC18F8*.dev';
Prefix 'IC';
Description '\
<b>PIC18F87J10 FAMILY</b> 64/80-Pin, High-Performance, 1-Mbit Flash Microcontrollers with nanoWatt Technology<p>\n\
Source: http://www.microchip.com/ .. 39663c.pdf';
Value off;
Add PIC18F87J10 'G$1' next 0 (0 0);
Package 'TQFP80-12X12' '';
Technology -'' '5J10' '5J15' '6J10' '6J15' '7J10';
Connect  'G$1.!MCLR' '9'  'G$1.AVDD' '25'  'G$1.AVSS' '26'  'G$1.ENVREG' '24'  'G$1.OSC1/CLKI' '49' \
         'G$1.OSC2/CLKO' '50'  'G$1.RA0/AN0' '30'  'G$1.RA1/AN1' '29'  'G$1.RA2/AN2/VREF-' '28'  'G$1.RA3/AN3/VREF+' '27'  'G$1.RA4/T0CK' '34' \
         'G$1.RA5/AN4' '33'  'G$1.RB0/INT0/FLT0' '58'  'G$1.RB1/INT1' '57'  'G$1.RB2/INT2' '56'  'G$1.RB3/INT3/ACCP2/P2A' '55'  'G$1.RB4/KBI0' '54' \
         'G$1.RB5/KBI1' '53'  'G$1.RB6/KBI2/PGC' '52'  'G$1.RB7/KBI2/PGD' '47'  'G$1.RC0/T1OSO/T13CKI' '36'  'G$1.RC1/T1OSI/ECCP2/P2A' '35'  'G$1.RC2/ECCP1/P1A' '43' \
         'G$1.RC3/SCK1/SCL1' '44'  'G$1.RC4/SDI1/SDA1' '45'  'G$1.RC5/SDO1' '46'  'G$1.RC6/TX1/CK1' '37'  'G$1.RC7/RX1/DT1' '38'  'G$1.RD0/AD0/PSP0' '72' \
         'G$1.RD1/AD1/PSP1' '69'  'G$1.RD2/AD2/PSP2' '68'  'G$1.RD3/AD3/PSP3' '67'  'G$1.RD4/AD4/PSP4/SDO2' '66'  'G$1.RD5/AD5/PSP5/SDI2/SDA2' '65'  'G$1.RD6/AD6/PSP6/SCK2/SCL2' '64' \
         'G$1.RD7/AD7/PSP7/!SS2' '63'  'G$1.RE0/AD8/!RD/P2D' '4'  'G$1.RE1/AD9/!WR/P2C' '3'  'G$1.RE2/!AD10CS/P2B' '78'  'G$1.RE3/AD11/P3C' '77'  'G$1.RE4/AD12/P3B' '76' \
         'G$1.RE5/AD13/P1C' '75'  'G$1.RE6/AD14/P1B' '74'  'G$1.RE7/AD15/ECCP2/P2A' '73'  'G$1.RF1/AN6/C2OUT' '23'  'G$1.RF2/AN7/C1OUT' '18'  'G$1.RF3/AN8' '17' \
         'G$1.RF4/AN9' '16'  'G$1.RF5/AN10/CVREF' '15'  'G$1.RF6/AN11' '14'  'G$1.RF7/!SS1' '13'  'G$1.RG0/ECCP3/P3A' '5'  'G$1.RG1/TX2/CK2' '6' \
         'G$1.RG2/RX2/DT2' '7'  'G$1.RG3/CCP4/P3D' '8'  'G$1.RG4/CCP5/P1D' '10'  'G$1.RH0/A16' '79'  'G$1.RH1/A17' '80'  'G$1.RH2/A18' '1' \
         'G$1.RH3/A19' '2'  'G$1.RH4/AN12/P3C' '22'  'G$1.RH5/AN13/P3B' '21'  'G$1.RH6/AN14/P1C' '20'  'G$1.RH7/AN15/P1B' '19'  'G$1.RJ0/ALE' '62' \
         'G$1.RJ1/!OE' '61'  'G$1.RJ2/!WRL' '60'  'G$1.RJ3/!WRH' '59'  'G$1.RJ4/BA0' '39'  'G$1.RJ5/!CE' '40'  'G$1.RJ6/!LB' '41' \
         'G$1.RJ7/!UB' '42'  'G$1.VDD' '48'  'G$1.VDD@1' '32'  'G$1.VDD@2' '71'  'G$1.VDDCORE/VCAP' '12'  'G$1.VSS' '11' \
         'G$1.VSS@1' '31'  'G$1.VSS@2' '51'  'G$1.VSS@3' '70';

Edit 'PIC18F4*_TQFP.dev';
Prefix 'IC';
Description '\
<b>USB Microcontrollers with nanoWatt Technology</b> High-Performance, Enhanced Flash, 28/40/44-Pin, <p>\n\
Source: http://ww1.microchip.com/downloads/en/devicedoc/39632c.pdf';
Value off;
Add PIC18F4455_44TQFP 'G$1' next 0 (0 0);
Package 'TQFP44' '';
Technology -'' '455' '550';
Connect  'G$1.!MCLR!/VPP/RE3' '18'  'G$1.NC/!ICRST!/IVVPP' '33'  'G$1.NC/ICCK/ICPGC' '12'  'G$1.NC/ICDT/ICPGD' '13'  'G$1.NC/ICPORTS' '34' \
         'G$1.OSC1/CLKI' '30'  'G$1.RA0/AN0' '19'  'G$1.RA1/AN1' '20'  'G$1.RA2/AN2/VREF-/CVREF' '21'  'G$1.RA3/AN3/VREF+' '22'  'G$1.RA4/T0CKI/CIOUT/RCV' '23' \
         'G$1.RA5/AN4/!SS!/HLVDIN/C2OUT' '24'  'G$1.RA6/OSC2/CLKO' '31'  'G$1.RB0/AN12/INT0/LFT0/SDI/SDA' '8'  'G$1.RB1/AN10/INT1/SCK/SCL' '9'  'G$1.RB2/AN8/INT2/VMO' '10'  'G$1.RB3/AN9/CCP2/VPO' '11' \
         'G$1.RB4/AN11/KBI0/CSSPP' '14'  'G$1.RB5/KBI1/PGM' '15'  'G$1.RB6/KBI2/PGC' '16'  'G$1.RB7/BKI3/PGD' '17'  'G$1.RC0/TIOSO/T13CKI' '32'  'G$1.RC1/T1OSI/ICCP2/!UOE' '35' \
         'G$1.RC2/CCP1/P1A' '36'  'G$1.RC4/D-/VM' '42'  'G$1.RC5/D+/VP' '43'  'G$1.RC6/TX/CK' '44'  'G$1.RC7/RX/DT/SDO' '1'  'G$1.RD0/SPP0' '38' \
         'G$1.RD1/SPP1' '39'  'G$1.RD2/SPP2' '40'  'G$1.RD3/SPP3' '41'  'G$1.RD4/SPP4' '2'  'G$1.RD5/SPP5/P1B' '3'  'G$1.RD6/SPP6/P1C' '4' \
         'G$1.RD7/SPP7/P1D' '5'  'G$1.RE0/AN5/CK1SPP' '25'  'G$1.RE1/AN6/CK2SPP' '26'  'G$1.RE2/AN7/OESPP' '27'  'G$1.VDD' '7'  'G$1.VDD@1' '28' \
         'G$1.VSS' '6'  'G$1.VSS@1' '29'  'G$1.VUSB' '37';

Edit 'PIC18F4*_QFN.dev';
Prefix 'IC';
Description '\
<b>USB Microcontrollers with nanoWatt Technology</b> High-Performance, Enhanced Flash, 28/40/44-Pin, <p>\n\
Source: http://ww1.microchip.com/downloads/en/devicedoc/39632c.pdf';
Value off;
Add PIC18F4455_44QFN 'G$1' next 0 (0 0);
Package 'QFN44ML8X8' '';
Technology -'' '455' '550';
Connect  'G$1.!MCLR!/VPP/RE3' '18'  'G$1.EXP' 'EXP'  'G$1.NC' '13'  'G$1.OSC1/CLKI' '32'  'G$1.RA0/AN0' '19' \
         'G$1.RA1/AN1' '20'  'G$1.RA2/AN2/VREF-/CVREF' '21'  'G$1.RA3/AN3/VREF+' '22'  'G$1.RA4/T0CKI/CIOUT/RCV' '23'  'G$1.RA5/AN4/!SS!/HLVDIN/C2OUT' '24'  'G$1.RA6/OSC2/CLKO' '33' \
         'G$1.RB0/AN12/INT0/LFT0/SDI/SDA' '9'  'G$1.RB1/AN10/INT1/SCK/SCL' '10'  'G$1.RB2/AN8/INT2/VMO' '11'  'G$1.RB3/AN9/CCP2/VPO' '12'  'G$1.RB4/AN11/KBI0/CSSPP' '14'  'G$1.RB5/KBI1/PGM' '15' \
         'G$1.RB6/KBI2/PGC' '16'  'G$1.RB7/BKI3/PGD' '17'  'G$1.RC0/TIOSO/T13CKI' '34'  'G$1.RC1/T1OSI/ICCP2/!UOE' '35'  'G$1.RC2/CCP1/P1A' '36'  'G$1.RC4/D-/VM' '42' \
         'G$1.RC5/D+/VP' '43'  'G$1.RC6/TX/CK' '44'  'G$1.RC7/RX/DT/SDO' '1'  'G$1.RD0/SPP0' '38'  'G$1.RD1/SPP1' '39'  'G$1.RD2/SPP2' '40' \
         'G$1.RD3/SPP3' '41'  'G$1.RD4/SPP4' '2'  'G$1.RD5/SPP5/P1B' '3'  'G$1.RD6/SPP6/P1C' '4'  'G$1.RD7/SPP7/P1D' '5'  'G$1.RE0/AN5/CK1SPP' '25' \
         'G$1.RE1/AN6/CK2SPP' '26'  'G$1.RE2/AN7/OESPP' '27'  'G$1.VDD' '7'  'G$1.VDD@1' '8'  'G$1.VDD@2' '28'  'G$1.VDD@3' '29' \
         'G$1.VSS' '6'  'G$1.VSS@1' '30'  'G$1.VSS@2' '31'  'G$1.VUSB' '37';

Edit 'PIC18F4*_40.dev';
Prefix 'IC';
Description '\
<b>USB Microcontrollers with nanoWatt Technology</b> High-Performance, Enhanced Flash, 28/40/44-Pin, <p>\n\
Source: http://ww1.microchip.com/downloads/en/devicedoc/39632c.pdf';
Value off;
Add PIC18F4455_40 'G$1' next 0 (0 0);
Package 'DIL40' '';
Technology -'' '455' '550';
Connect  'G$1.!MCLR!/VPP/RE3' '1'  'G$1.OSC1/CLKI' '13'  'G$1.RA0/AN0' '2'  'G$1.RA1/AN1' '3'  'G$1.RA2/AN2/VREF-/CVREF' '4' \
         'G$1.RA3/AN3/VREF+' '5'  'G$1.RA4/T0CKI/CIOUT/RCV' '6'  'G$1.RA5/AN4/!SS!/HLVDIN/C2OUT' '7'  'G$1.RA6/OSC2/CLKO' '14'  'G$1.RB0/AN12/INT0/LFT0/SDI/SDA' '33'  'G$1.RB1/AN10/INT1/SCK/SCL' '34' \
         'G$1.RB2/AN8/INT2/VMO' '35'  'G$1.RB3/AN9/CCP2/VPO' '36'  'G$1.RB4/AN11/KBI0/CSSPP' '37'  'G$1.RB5/KBI1/PGM' '38'  'G$1.RB6/KBI2/PGC' '39'  'G$1.RB7/BKI3/PGD' '40' \
         'G$1.RC0/TIOSO/T13CKI' '15'  'G$1.RC1/T1OSI/ICCP2/!UOE' '16'  'G$1.RC2/CCP1/P1A' '17'  'G$1.RC4/D-/VM' '23'  'G$1.RC5/D+/VP' '24'  'G$1.RC6/TX/CK' '25' \
         'G$1.RC7/RX/DT/SDO' '26'  'G$1.RD0/SPP0' '19'  'G$1.RD1/SPP1' '20'  'G$1.RD2/SPP2' '21'  'G$1.RD3/SPP3' '22'  'G$1.RD4/SPP4' '27' \
         'G$1.RD5/SPP5/P1B' '28'  'G$1.RD6/SPP6/P1C' '29'  'G$1.RD7/SPP7/P1D' '30'  'G$1.RE0/AN5/CK1SPP' '8'  'G$1.RE1/AN6/CK2SPP' '9'  'G$1.RE2/AN7/OESPP' '10' \
         'G$1.VDD' '11'  'G$1.VDD@1' '32'  'G$1.VSS' '12'  'G$1.VSS@1' '31'  'G$1.VUSB' '18';

Edit 'PIC18F2*_28.dev';
Prefix 'IC';
Description '\
<b>USB Microcontrollers with nanoWatt Technology</b> High-Performance, Enhanced Flash, 28/40/44-Pin, <p>\n\
Source: http://ww1.microchip.com/downloads/en/devicedoc/39632c.pdf';
Value off;
Add PIC18F4455_28 'G$1' next 0 (0 0);
Package 'DIL28-3' 'DIP';
Technology -'' '455' '550';
Connect  'G$1.!MCLR!/VPP/RE3' '1'  'G$1.OSC1/CLKI' '9'  'G$1.RA0/AN0' '2'  'G$1.RA1/AN1' '3'  'G$1.RA2/AN2/VREF-/CVREF' '4' \
         'G$1.RA3/AN3/VREF+' '5'  'G$1.RA4/T0CKI/CIOUT/RCV' '6'  'G$1.RA5/AN4/!SS!/HLVDIN/C2OUT' '7'  'G$1.RA6/OSC2/CLKO' '10'  'G$1.RB0/AN12/INT0/LFT0/SDI/SDA' '21'  'G$1.RB1/AN10/INT1/SCK/SCL' '22' \
         'G$1.RB2/AN8/INT2/VMO' '23'  'G$1.RB3/AN9/CCP2/VPO' '24'  'G$1.RB4/AN11/KBI0/CSSPP' '25'  'G$1.RB5/KBI1/PGM' '26'  'G$1.RB6/KBI2/PGC' '27'  'G$1.RB7/BKI3/PGD' '28' \
         'G$1.RC0/TIOSO/T13CKI' '11'  'G$1.RC1/T1OSI/ICCP2/!UOE' '12'  'G$1.RC2/CCP1/P1A' '13'  'G$1.RC4/D-/VM' '15'  'G$1.RC5/D+/VP' '16'  'G$1.RC6/TX/CK' '17' \
         'G$1.RC7/RX/DT/SDO' '18'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19'  'G$1.VUSB' '14';
Package 'SO28W' 'W';
Technology -'' '455' '550';
Connect  'G$1.!MCLR!/VPP/RE3' '1'  'G$1.OSC1/CLKI' '9'  'G$1.RA0/AN0' '2'  'G$1.RA1/AN1' '3'  'G$1.RA2/AN2/VREF-/CVREF' '4' \
         'G$1.RA3/AN3/VREF+' '5'  'G$1.RA4/T0CKI/CIOUT/RCV' '6'  'G$1.RA5/AN4/!SS!/HLVDIN/C2OUT' '7'  'G$1.RA6/OSC2/CLKO' '10'  'G$1.RB0/AN12/INT0/LFT0/SDI/SDA' '21'  'G$1.RB1/AN10/INT1/SCK/SCL' '22' \
         'G$1.RB2/AN8/INT2/VMO' '23'  'G$1.RB3/AN9/CCP2/VPO' '24'  'G$1.RB4/AN11/KBI0/CSSPP' '25'  'G$1.RB5/KBI1/PGM' '26'  'G$1.RB6/KBI2/PGC' '27'  'G$1.RB7/BKI3/PGD' '28' \
         'G$1.RC0/TIOSO/T13CKI' '11'  'G$1.RC1/T1OSI/ICCP2/!UOE' '12'  'G$1.RC2/CCP1/P1A' '13'  'G$1.RC4/D-/VM' '15'  'G$1.RC5/D+/VP' '16'  'G$1.RC6/TX/CK' '17' \
         'G$1.RC7/RX/DT/SDO' '18'  'G$1.VDD' '20'  'G$1.VSS' '8'  'G$1.VSS@1' '19'  'G$1.VUSB' '14';

Edit 'MCP23017.dev';
Prefix 'IC';
Description '\
<b>http://ww1.microchip.com/downloads/en/DeviceDoc/21952a.pdf</b><p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/21952a.pdf';
Value off;
Add MCP23017 'G$1' next 0 (0 0);
Package 'DIL28-3' 'SP';
Technology '';
Connect  'G$1.!RESET' '18'  'G$1.A0' '15'  'G$1.A1' '16'  'G$1.A2' '17'  'G$1.GPA0' '21' \
         'G$1.GPA1' '22'  'G$1.GPA2' '23'  'G$1.GPA3' '24'  'G$1.GPA4' '25'  'G$1.GPA5' '26'  'G$1.GPA6' '27' \
         'G$1.GPA7' '28'  'G$1.GPB0' '1'  'G$1.GPB1' '2'  'G$1.GPB2' '3'  'G$1.GPB3' '4'  'G$1.GPB4' '5' \
         'G$1.GPB5' '6'  'G$1.GPB6' '7'  'G$1.GPB7' '8'  'G$1.INTA' '20'  'G$1.INTB' '19'  'G$1.SCL' '12' \
         'G$1.SDA' '13'  'G$1.VDD' '9'  'G$1.VSS' '10';
Package 'SO28W' 'SO';
Technology '';
Connect  'G$1.!RESET' '18'  'G$1.A0' '15'  'G$1.A1' '16'  'G$1.A2' '17'  'G$1.GPA0' '21' \
         'G$1.GPA1' '22'  'G$1.GPA2' '23'  'G$1.GPA3' '24'  'G$1.GPA4' '25'  'G$1.GPA5' '26'  'G$1.GPA6' '27' \
         'G$1.GPA7' '28'  'G$1.GPB0' '1'  'G$1.GPB1' '2'  'G$1.GPB2' '3'  'G$1.GPB3' '4'  'G$1.GPB4' '5' \
         'G$1.GPB5' '6'  'G$1.GPB6' '7'  'G$1.GPB7' '8'  'G$1.INTA' '20'  'G$1.INTB' '19'  'G$1.SCL' '12' \
         'G$1.SDA' '13'  'G$1.VDD' '9'  'G$1.VSS' '10';
Package 'SSOP28' 'SS';
Technology '';
Connect  'G$1.!RESET' '18'  'G$1.A0' '15'  'G$1.A1' '16'  'G$1.A2' '17'  'G$1.GPA0' '21' \
         'G$1.GPA1' '22'  'G$1.GPA2' '23'  'G$1.GPA3' '24'  'G$1.GPA4' '25'  'G$1.GPA5' '26'  'G$1.GPA6' '27' \
         'G$1.GPA7' '28'  'G$1.GPB0' '1'  'G$1.GPB1' '2'  'G$1.GPB2' '3'  'G$1.GPB3' '4'  'G$1.GPB4' '5' \
         'G$1.GPB5' '6'  'G$1.GPB6' '7'  'G$1.GPB7' '8'  'G$1.INTA' '20'  'G$1.INTB' '19'  'G$1.SCL' '12' \
         'G$1.SDA' '13'  'G$1.VDD' '9'  'G$1.VSS' '10';
Package 'QFN28-ML_6X6MM' 'ML';
Technology '';
Connect  'G$1.!RESET' '14'  'G$1.A0' '11'  'G$1.A1' '12'  'G$1.A2' '13'  'G$1.GPA0' '17' \
         'G$1.GPA1' '18'  'G$1.GPA2' '19'  'G$1.GPA3' '20'  'G$1.GPA4' '21'  'G$1.GPA5' '22'  'G$1.GPA6' '23' \
         'G$1.GPA7' '24'  'G$1.GPB0' '25'  'G$1.GPB1' '26'  'G$1.GPB2' '27'  'G$1.GPB3' '28'  'G$1.GPB4' '1' \
         'G$1.GPB5' '2'  'G$1.GPB6' '3'  'G$1.GPB7' '4'  'G$1.INTA' '16'  'G$1.INTB' '15'  'G$1.SCL' '8' \
         'G$1.SDA' '9'  'G$1.VDD' '5'  'G$1.VSS' '6';

Edit 'MCP23S17.dev';
Prefix 'IC';
Description '\
<b>http://ww1.microchip.com/downloads/en/DeviceDoc/21952a.pdf</b><p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/21952a.pdf';
Value off;
Add MCP23S17 'G$1' next 0 (0 0);
Package 'DIL28-3' 'SP';
Technology '';
Connect  'G$1.!CS' '11'  'G$1.!RESET' '18'  'G$1.A0' '15'  'G$1.A1' '16'  'G$1.A2' '17' \
         'G$1.GPA0' '21'  'G$1.GPA1' '22'  'G$1.GPA2' '23'  'G$1.GPA3' '24'  'G$1.GPA4' '25'  'G$1.GPA5' '26' \
         'G$1.GPA6' '27'  'G$1.GPA7' '28'  'G$1.GPB0' '1'  'G$1.GPB1' '2'  'G$1.GPB2' '3'  'G$1.GPB3' '4' \
         'G$1.GPB4' '5'  'G$1.GPB5' '6'  'G$1.GPB6' '7'  'G$1.GPB7' '8'  'G$1.INTA' '20'  'G$1.INTB' '19' \
         'G$1.SCK' '12'  'G$1.SI' '13'  'G$1.SO' '14'  'G$1.VDD' '9'  'G$1.VSS' '10';
Package 'SSOP28' 'SS';
Technology '';
Connect  'G$1.!CS' '11'  'G$1.!RESET' '18'  'G$1.A0' '15'  'G$1.A1' '16'  'G$1.A2' '17' \
         'G$1.GPA0' '21'  'G$1.GPA1' '22'  'G$1.GPA2' '23'  'G$1.GPA3' '24'  'G$1.GPA4' '25'  'G$1.GPA5' '26' \
         'G$1.GPA6' '27'  'G$1.GPA7' '28'  'G$1.GPB0' '1'  'G$1.GPB1' '2'  'G$1.GPB2' '3'  'G$1.GPB3' '4' \
         'G$1.GPB4' '5'  'G$1.GPB5' '6'  'G$1.GPB6' '7'  'G$1.GPB7' '8'  'G$1.INTA' '20'  'G$1.INTB' '19' \
         'G$1.SCK' '12'  'G$1.SI' '13'  'G$1.SO' '14'  'G$1.VDD' '9'  'G$1.VSS' '10';
Package 'SO28W' 'SO';
Technology '';
Connect  'G$1.!CS' '11'  'G$1.!RESET' '18'  'G$1.A0' '15'  'G$1.A1' '16'  'G$1.A2' '17' \
         'G$1.GPA0' '21'  'G$1.GPA1' '22'  'G$1.GPA2' '23'  'G$1.GPA3' '24'  'G$1.GPA4' '25'  'G$1.GPA5' '26' \
         'G$1.GPA6' '27'  'G$1.GPA7' '28'  'G$1.GPB0' '1'  'G$1.GPB1' '2'  'G$1.GPB2' '3'  'G$1.GPB3' '4' \
         'G$1.GPB4' '5'  'G$1.GPB5' '6'  'G$1.GPB6' '7'  'G$1.GPB7' '8'  'G$1.INTA' '20'  'G$1.INTB' '19' \
         'G$1.SCK' '12'  'G$1.SI' '13'  'G$1.SO' '14'  'G$1.VDD' '9'  'G$1.VSS' '10';
Package 'QFN28-ML_6X6MM' 'ML';
Technology '';
Connect  'G$1.!CS' '7'  'G$1.!RESET' '14'  'G$1.A0' '11'  'G$1.A1' '12'  'G$1.A2' '13' \
         'G$1.GPA0' '17'  'G$1.GPA1' '18'  'G$1.GPA2' '19'  'G$1.GPA3' '20'  'G$1.GPA4' '21'  'G$1.GPA5' '22' \
         'G$1.GPA6' '23'  'G$1.GPA7' '24'  'G$1.GPB0' '25'  'G$1.GPB1' '26'  'G$1.GPB2' '27'  'G$1.GPB3' '28' \
         'G$1.GPB4' '1'  'G$1.GPB5' '2'  'G$1.GPB6' '3'  'G$1.GPB7' '4'  'G$1.INTA' '16'  'G$1.INTB' '15' \
         'G$1.SCK' '8'  'G$1.SI' '9'  'G$1.SO' '10'  'G$1.VDD' '5'  'G$1.VSS' '6';

Edit 'PIC16*F62.dev';
Prefix 'IC';
Description '\
<b>FLASH-Based 8-Bit CMOS Microcontroller</b><p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/40300C.pdf';
Value off;
Add PIC16F62X 'G$1' next 0 (0 0);
Package 'DIL18' '7P';
Technology '' 'L';
Connect  'G$1.RA0/AN0' '17'  'G$1.RA1/AN1' '18'  'G$1.RA2/AN2/VREF' '1'  'G$1.RA3/AN3/CMP1' '2'  'G$1.RA4/TOCKI/CMP2' '3' \
         'G$1.RA5/MCLR/VPP' '4'  'G$1.RA6/OSC2/CLKOUT' '15'  'G$1.RA7/ASC1/CLKIN' '16'  'G$1.RB0/INT' '6'  'G$1.RB1/RX/DT' '7'  'G$1.RB2/TX/CK' '8' \
         'G$1.RB3/CCP1' '9'  'G$1.RB4/PGM' '10'  'G$1.RB5' '11'  'G$1.RB6/T1OSO/1ICKI/PGC' '12'  'G$1.RB7/T1OSI/PGD' '13'  'G$1.VDD' '14' \
         'G$1.VSS' '5';
Package 'SO-18W' '7SO';
Technology '' 'L';
Connect  'G$1.RA0/AN0' '17'  'G$1.RA1/AN1' '18'  'G$1.RA2/AN2/VREF' '1'  'G$1.RA3/AN3/CMP1' '2'  'G$1.RA4/TOCKI/CMP2' '3' \
         'G$1.RA5/MCLR/VPP' '4'  'G$1.RA6/OSC2/CLKOUT' '15'  'G$1.RA7/ASC1/CLKIN' '16'  'G$1.RB0/INT' '6'  'G$1.RB1/RX/DT' '7'  'G$1.RB2/TX/CK' '8' \
         'G$1.RB3/CCP1' '9'  'G$1.RB4/PGM' '10'  'G$1.RB5' '11'  'G$1.RB6/T1OSO/1ICKI/PGC' '12'  'G$1.RB7/T1OSI/PGD' '13'  'G$1.VDD' '14' \
         'G$1.VSS' '5';
Package 'DIL18' '8P';
Technology '' 'L';
Connect  'G$1.RA0/AN0' '17'  'G$1.RA1/AN1' '18'  'G$1.RA2/AN2/VREF' '1'  'G$1.RA3/AN3/CMP1' '2'  'G$1.RA4/TOCKI/CMP2' '3' \
         'G$1.RA5/MCLR/VPP' '4'  'G$1.RA6/OSC2/CLKOUT' '15'  'G$1.RA7/ASC1/CLKIN' '16'  'G$1.RB0/INT' '6'  'G$1.RB1/RX/DT' '7'  'G$1.RB2/TX/CK' '8' \
         'G$1.RB3/CCP1' '9'  'G$1.RB4/PGM' '10'  'G$1.RB5' '11'  'G$1.RB6/T1OSO/1ICKI/PGC' '12'  'G$1.RB7/T1OSI/PGD' '13'  'G$1.VDD' '14' \
         'G$1.VSS' '5';
Package 'SSOP20' '8SO';
Technology '' 'L';
Connect  'G$1.RA0/AN0' '17'  'G$1.RA1/AN1' '18'  'G$1.RA2/AN2/VREF' '1'  'G$1.RA3/AN3/CMP1' '2'  'G$1.RA4/TOCKI/CMP2' '3' \
         'G$1.RA5/MCLR/VPP' '4'  'G$1.RA6/OSC2/CLKOUT' '15'  'G$1.RA7/ASC1/CLKIN' '16'  'G$1.RB0/INT' '6'  'G$1.RB1/RX/DT' '7'  'G$1.RB2/TX/CK' '8' \
         'G$1.RB3/CCP1' '9'  'G$1.RB4/PGM' '10'  'G$1.RB5' '11'  'G$1.RB6/T1OSO/1ICKI/PGC' '12'  'G$1.RB7/T1OSI/PGD' '13'  'G$1.VDD' '14' \
         'G$1.VSS' '5';

Edit 'PIC16*F62?SS.dev';
Prefix 'IC';
Description '\
<b>FLASH-Based 8-Bit CMOS Microcontroller</b><p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/40300C.pdf';
Value off;
Add PIC16F62X-SSOP 'G$1' next 0 (0 0);
Package 'SSOP20' '7';
Technology '' 'L';
Connect  'G$1.RA0/AN0' '19'  'G$1.RA1/AN1' '20'  'G$1.RA2/AN2/VREF' '1'  'G$1.RA3/AN3/CMP1' '2'  'G$1.RA4/TOCKI/CMP2' '3' \
         'G$1.RA5/MCLR/VPP' '4'  'G$1.RA6/OSC2/CLKOUT' '17'  'G$1.RA7/ASC1/CLKIN' '18'  'G$1.RB0/INT' '7'  'G$1.RB1/RX/DT' '8'  'G$1.RB2/TX/CK' '9' \
         'G$1.RB3/CCP1' '10'  'G$1.RB4/PGM' '11'  'G$1.RB5' '12'  'G$1.RB6/T1OSO/1ICKI/PGC' '13'  'G$1.RB7/T1OSI/PGD' '14'  'G$1.VDD' '15' \
         'G$1.VDD@1' '16'  'G$1.VSS' '5'  'G$1.VSS@1' '6';
Package 'SSOP20' '8';
Technology '';
Connect  'G$1.RA0/AN0' '19'  'G$1.RA1/AN1' '20'  'G$1.RA2/AN2/VREF' '1'  'G$1.RA3/AN3/CMP1' '2'  'G$1.RA4/TOCKI/CMP2' '3' \
         'G$1.RA5/MCLR/VPP' '4'  'G$1.RA6/OSC2/CLKOUT' '17'  'G$1.RA7/ASC1/CLKIN' '18'  'G$1.RB0/INT' '7'  'G$1.RB1/RX/DT' '8'  'G$1.RB2/TX/CK' '9' \
         'G$1.RB3/CCP1' '10'  'G$1.RB4/PGM' '11'  'G$1.RB5' '12'  'G$1.RB6/T1OSO/1ICKI/PGC' '13'  'G$1.RB7/T1OSI/PGD' '14'  'G$1.VDD' '15' \
         'G$1.VDD@1' '16'  'G$1.VSS' '5'  'G$1.VSS@1' '6';

Edit '93*76C.dev';
Prefix 'IC';
Description '\
<b>8K Microwire Compatible Serial EEPROM</b><p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/21796H.pdf';
Value off;
Add 93AA76 'G$1' next 0 (0 0);
Package 'DIL8' 'P';
Technology -'' 'AA' 'C' 'LC';
Connect  'G$1.CLK' '2'  'G$1.CS' '1'  'G$1.DI' '3'  'G$1.DO' '4'  'G$1.GND' '5' \
         'G$1.ORG' '6'  'G$1.PE' '7'  'G$1.VCC' '8';
Package 'SO-08' 'SN';
Technology -'' 'AA' 'C' 'LC';
Connect  'G$1.CLK' '2'  'G$1.CS' '1'  'G$1.DI' '3'  'G$1.DO' '4'  'G$1.GND' '5' \
         'G$1.ORG' '6'  'G$1.PE' '7'  'G$1.VCC' '8';
Package 'TSSOP8' 'ST';
Technology -'' 'AA' 'C' 'LC';
Connect  'G$1.CLK' '2'  'G$1.CS' '1'  'G$1.DI' '3'  'G$1.DO' '4'  'G$1.GND' '5' \
         'G$1.ORG' '6'  'G$1.PE' '7'  'G$1.VCC' '8';
Package 'MSOP8' 'MS';
Technology -'' 'AA' 'C' 'LC';
Connect  'G$1.CLK' '2'  'G$1.CS' '1'  'G$1.DI' '3'  'G$1.DO' '4'  'G$1.GND' '5' \
         'G$1.ORG' '6'  'G$1.PE' '7'  'G$1.VCC' '8';
Package 'DFN-2X3' 'MC';
Technology '';
Connect  'G$1.CLK' '2'  'G$1.CS' '1'  'G$1.DI' '3'  'G$1.DO' '4'  'G$1.GND' '5' \
         'G$1.ORG' '6'  'G$1.PE' '7'  'G$1.VCC' '8';

Edit '93*76?.dev';
Prefix 'IC';
Description '\
<b>8K Microwire Compatible Serial EEPROM</b><p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/21796H.pdf';
Value off;
Add 93AA76-OT 'G$1' next 0 (0 0);
Package 'SOT23-6' 'A';
Technology -'' 'AA' 'C' 'LC';
Connect  'G$1.CLK' '4'  'G$1.CS' '5'  'G$1.DI' '3'  'G$1.DO' '1'  'G$1.GND' '2' \
         'G$1.VCC' '6';
Package 'SOT23-6' 'B';
Technology -'' 'AA' 'C' 'LC';
Connect  'G$1.CLK' '4'  'G$1.CS' '5'  'G$1.DI' '3'  'G$1.DO' '1'  'G$1.GND' '2' \
         'G$1.VCC' '6';

Edit 'TC4467.dev';
Prefix 'IC';
Description '\
<b>Logic-Input CMOS Quad Drivers</b><p>\n\
Source: TC 4469-MOSFET-DRIVER.pdf';
Value off;
Add TC4467 'A' next 1 (0 25.4);
Add TC4467 'B' next 1 (0 7.62);
Add TC4467 'C' next 1 (0 -10.16);
Add TC4467 'D' next 1 (0 -27.94);
Add VDD-GND 'P' request 0 (25.4 0);
Package 'DIL14' 'DP';
Technology '';
Connect  'A.A' '1'  'A.B' '2'  'A.Y' '13'  'B.A' '3'  'B.B' '4' \
         'B.Y' '12'  'C.A' '5'  'C.B' '6'  'C.Y' '11'  'D.A' '8'  'D.B' '9' \
         'D.Y' '10'  'P.GND' '7'  'P.VDD' '14';
Package 'DIL14' 'JD';
Technology '';
Connect  'A.A' '1'  'A.B' '2'  'A.Y' '13'  'B.A' '3'  'B.B' '4' \
         'B.Y' '12'  'C.A' '5'  'C.B' '6'  'C.Y' '11'  'D.A' '8'  'D.B' '9' \
         'D.Y' '10'  'P.GND' '7'  'P.VDD' '14';

Edit 'TC4467OE.dev';
Prefix 'IC';
Description '\
<b>Logic-Input CMOS Quad Drivers</b><p>\n\
Source: TC 4469-MOSFET-DRIVER.pdf';
Value off;
Add TC4467 'A' next 1 (0 27.94);
Add TC4467 'B' next 1 (0 10.16);
Add TC4467 'C' next 1 (0 -7.62);
Add TC4467 'D' next 1 (0 -25.4);
Add VDD-GND-2 'P' request 0 (27.94 0);
Package 'SO-16DW' '';
Technology '';
Connect  'A.A' '1'  'A.B' '2'  'A.Y' '14'  'B.A' '3'  'B.B' '4' \
         'B.Y' '13'  'C.A' '5'  'C.B' '6'  'C.Y' '12'  'D.A' '9'  'D.B' '10' \
         'D.Y' '11'  'P.GND' '7'  'P.GND@1' '8'  'P.VDD' '16'  'P.VDD@1' '15';

Edit 'TC4468OE.dev';
Prefix 'IC';
Description '\
<b>Logic-Input CMOS Quad Drivers</b><p>\n\
Source: TC 4469-MOSFET-DRIVER.pdf';
Value off;
Add TC4468 'A' next 1 (0 27.94);
Add TC4468 'B' next 1 (0 10.16);
Add TC4468 'C' next 1 (0 -7.62);
Add TC4468 'D' next 1 (0 -25.4);
Add VDD-GND-2 'P' request 0 (22.86 5.08);
Package 'SO-16DW' '';
Technology '';
Connect  'A.A' '1'  'A.B' '2'  'A.Y' '14'  'B.A' '3'  'B.B' '4' \
         'B.Y' '13'  'C.A' '5'  'C.B' '6'  'C.Y' '12'  'D.A' '9'  'D.B' '10' \
         'D.Y' '11'  'P.GND' '7'  'P.GND@1' '8'  'P.VDD' '16'  'P.VDD@1' '15';

Edit 'TC4468.dev';
Prefix 'IC';
Description '\
<b>Logic-Input CMOS Quad Drivers</b><p>\n\
Source: TC 4469-MOSFET-DRIVER.pdf';
Value off;
Add TC4468 'A' next 1 (0 27.94);
Add TC4468 'B' next 1 (0 10.16);
Add TC4468 'C' next 1 (0 -7.62);
Add TC4468 'D' next 1 (0 -25.4);
Add VDD-GND 'P' request 0 (22.86 5.08);
Package 'DIL14' 'DP';
Technology '';
Connect  'A.A' '1'  'A.B' '2'  'A.Y' '13'  'B.A' '3'  'B.B' '4' \
         'B.Y' '12'  'C.A' '5'  'C.B' '6'  'C.Y' '11'  'D.A' '8'  'D.B' '9' \
         'D.Y' '10'  'P.GND' '7'  'P.VDD' '14';
Package 'DIL14' 'JD';
Technology '';
Connect  'A.A' '1'  'A.B' '2'  'A.Y' '13'  'B.A' '3'  'B.B' '4' \
         'B.Y' '12'  'C.A' '5'  'C.B' '6'  'C.Y' '11'  'D.A' '8'  'D.B' '9' \
         'D.Y' '10'  'P.GND' '7'  'P.VDD' '14';

Edit 'TC4469OE.dev';
Prefix 'IC';
Description '\
<b>Logic-Input CMOS Quad Drivers</b><p>\n\
Source: TC 4469-MOSFET-DRIVER.pdf';
Value off;
Add TC4469 'A' next 1 (0 27.94);
Add TC4469 'B' next 1 (0 10.16);
Add TC4469 'C' next 1 (0 -10.16);
Add TC4469 'D' next 1 (0 -27.94);
Add VDD-GND-2 'P' request 0 (22.86 0);
Package 'SO-16DW' '';
Technology '';
Connect  'A.A' '1'  'A.B' '2'  'A.Y' '14'  'B.A' '3'  'B.B' '4' \
         'B.Y' '13'  'C.A' '5'  'C.B' '6'  'C.Y' '12'  'D.A' '9'  'D.B' '10' \
         'D.Y' '11'  'P.GND' '7'  'P.GND@1' '8'  'P.VDD' '16'  'P.VDD@1' '15';

Edit 'TC4469.dev';
Prefix 'IC';
Description '\
<b>Logic-Input CMOS Quad Drivers</b><p>\n\
Source: TC 4469-MOSFET-DRIVER.pdf';
Value off;
Add TC4469 'A' next 1 (0 25.4);
Add TC4469 'B' next 1 (0 7.62);
Add TC4469 'C' next 1 (0 -10.16);
Add TC4469 'D' next 1 (0 -27.94);
Add VDD-GND 'P' request 0 (20.32 0);
Package 'DIL14' 'DP';
Technology '';
Connect  'A.A' '1'  'A.B' '2'  'A.Y' '13'  'B.A' '3'  'B.B' '4' \
         'B.Y' '12'  'C.A' '5'  'C.B' '6'  'C.Y' '11'  'D.A' '8'  'D.B' '9' \
         'D.Y' '10'  'P.GND' '7'  'P.VDD' '14';
Package 'DIL14' 'JD';
Technology '';
Connect  'A.A' '1'  'A.B' '2'  'A.Y' '13'  'B.A' '3'  'B.B' '4' \
         'B.Y' '12'  'C.A' '5'  'C.B' '6'  'C.Y' '11'  'D.A' '8'  'D.B' '9' \
         'D.Y' '10'  'P.GND' '7'  'P.VDD' '14';

Edit 'PIC18F9*.dev';
Prefix 'IC';
Description '\
<b>1-Mbit Flash Microcontrollers with Ethernet</b> 100-Pin High-Performance<p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/39762c.pdf';
Value off;
Add PIC18F97J60-100 'G$1' next 0 (0 0);
Package 'TQFP100' 'T';
Technology -'' '6J60' '6J65' '7J60';
Connect  'G$1.!MCLR' '13'  'G$1.AVDD' '30'  'G$1.AVSS' '31'  'G$1.ENVREG' '29'  'G$1.OSC1/CLKI' '63' \
         'G$1.OSC2/CLKO' '64'  'G$1.RA0/AN0' '35'  'G$1.RA1/AN1' '34'  'G$1.RA2/AN2/VREF-' '33'  'G$1.RA3/AN3/VREF+' '32'  'G$1.RA4/T0CK' '42' \
         'G$1.RA5/AN4' '41'  'G$1.RB0/INT0/FLT0' '5'  'G$1.RB1/INT1' '6'  'G$1.RB2/INT2' '7'  'G$1.RB3/INT3/ACCP2/P2A' '8'  'G$1.RB4/KBI0' '69' \
         'G$1.RB5/KBI1' '68'  'G$1.RB6/KBI2/PGC' '67'  'G$1.RB7/KBI2/PGD' '57'  'G$1.RBIAS' '80'  'G$1.RC0/T1OSO/T13CKI' '44'  'G$1.RC1/T1OSI/ECCP2/P2A' '43' \
         'G$1.RC2/ECCP1/P1A' '53'  'G$1.RC3/SCK1/SCL1' '54'  'G$1.RC4/SDI1/SDA1' '55'  'G$1.RC5/SDO1' '56'  'G$1.RC6/TX1/CK1' '45'  'G$1.RC7/RX1/DT1' '46' \
         'G$1.RD0/AD0/PSP0' '92'  'G$1.RD1/AD1/PSP1' '91'  'G$1.RD2/AD2/PSP2' '90'  'G$1.RD3/AD3/PSP3' '89'  'G$1.RD4/AD4/PSP4/SDO2' '88'  'G$1.RD5/AD5/PSP5/SDI2/SDA2' '87' \
         'G$1.RD6/AD6/PSP6/SCK2/SCL2' '84'  'G$1.RD7/AD7/PSP7/!SS2' '83'  'G$1.RE0/AD8/!RD/P2D' '4'  'G$1.RE1/AD9/!WR/P2C' '3'  'G$1.RE2/!AD10CS/P2B' '98'  'G$1.RE3/AD11/P3C' '97' \
         'G$1.RE4/AD12/P3B' '96'  'G$1.RE5/AD13/P1C' '95'  'G$1.RE6/AD14/P1B' '94'  'G$1.RE7/AD15/ECCP2/P2A' '93'  'G$1.RF0/AN5' '12'  'G$1.RF1/AN6/C2OUT' '28' \
         'G$1.RF2/AN7/C1OUT' '23'  'G$1.RF3/AN8' '22'  'G$1.RF4/AN9' '21'  'G$1.RF5/AN10/CVREF' '20'  'G$1.RF6/AN11' '19'  'G$1.RF7/!SS1' '18' \
         'G$1.RG0/ECCP3/P3A' '71'  'G$1.RG1/TX2/CK2' '70'  'G$1.RG2/RX2/DT2' '52'  'G$1.RG3/CCP4/P3D' '51'  'G$1.RG4/CCP5/P1D' '14'  'G$1.RG5' '11' \
         'G$1.RG6' '10'  'G$1.RG7' '38'  'G$1.RH0/A16' '99'  'G$1.RH1/A17' '100'  'G$1.RH2/A18' '1'  'G$1.RH3/A19' '2' \
         'G$1.RH4/AN12/P3C' '27'  'G$1.RH5/AN13/P3B' '26'  'G$1.RH6/AN14/P1C' '25'  'G$1.RH7/AN15/P1B' '24'  'G$1.RJ0/ALE' '49'  'G$1.RJ1/!OE' '50' \
         'G$1.RJ2/!WRL' '66'  'G$1.RJ3/!WRH' '61'  'G$1.RJ4/BA0' '47'  'G$1.RJ5/!CE' '48'  'G$1.RJ6/!LB' '58'  'G$1.RJ7/!UB' '39' \
         'G$1.TPIN+' '74'  'G$1.TPIN-' '73'  'G$1.TPOUT+' '78'  'G$1.TPOUT-' '77'  'G$1.VDD' '17'  'G$1.VDD@1' '37' \
         'G$1.VDD@2' '59'  'G$1.VDD@3' '62'  'G$1.VDD@4' '86'  'G$1.VDDCORE/VCAP' '16'  'G$1.VDDPLL' '81'  'G$1.VDDRX' '75' \
         'G$1.VDDTX' '76'  'G$1.VSS' '15'  'G$1.VSS@1' '36'  'G$1.VSS@2' '40'  'G$1.VSS@3' '60'  'G$1.VSS@4' '65' \
         'G$1.VSS@5' '85'  'G$1.VSSPLL' '82'  'G$1.VSSRX' '72'  'G$1.VSSTX' '79';

Edit 'PIC18F86.dev';
Prefix 'IC';
Description '\
<b>1-Mbit Flash Microcontrollers with Ethernet</b> 80-Pin High-Performance<p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/39762c.pdf';
Value off;
Add PIC18F86-80 'G$1' next 0 (0 0);
Package 'TQFP80-12X12' '';
Technology -'' '6J60' '6J65' '7J60';
Connect  'G$1.!MCLR' '9'  'G$1.AVDD' '25'  'G$1.AVSS' '26'  'G$1.ENVREG' '24'  'G$1.OSC1/CLKI' '49' \
         'G$1.OSC2/CLKO' '50'  'G$1.RA0/AN0' '30'  'G$1.RA1/AN1' '29'  'G$1.RA2/AN2/VREF-' '28'  'G$1.RA3/AN3/VREF+' '27'  'G$1.RA4/T0CK' '34' \
         'G$1.RA5/AN4' '33'  'G$1.RB0/INT0/FLT0' '5'  'G$1.RB1/INT1' '6'  'G$1.RB2/INT2' '7'  'G$1.RB3/INT3/ACCP2/P2A' '8'  'G$1.RB4/KBI0' '54' \
         'G$1.RB5/KBI1' '53'  'G$1.RB6/KBI2/PGC' '52'  'G$1.RB7/KBI2/PGD' '47'  'G$1.RBIAS' '65'  'G$1.RC0/T1OSO/T13CKI' '36'  'G$1.RC1/T1OSI/ECCP2/P2A' '35' \
         'G$1.RC2/ECCP1/P1A' '43'  'G$1.RC3/SCK1/SCL1' '44'  'G$1.RC4/SDI1/SDA1' '45'  'G$1.RC5/SDO1' '46'  'G$1.RC6/TX1/CK1' '37'  'G$1.RC7/RX1/DT1' '38' \
         'G$1.RD0/AD0/PSP0' '72'  'G$1.RD1' '69'  'G$1.RD2' '68'  'G$1.RE0/AD8/!RD/P2D' '4'  'G$1.RE1/AD9/!WR/P2C' '3'  'G$1.RE2/!AD10CS/P2B' '78' \
         'G$1.RE3/AD11/P3C' '77'  'G$1.RE4/AD12/P3B' '76'  'G$1.RE5/AD13/P1C' '75'  'G$1.RE6/AD14/P1B' '74'  'G$1.RE7/AD15/ECCP2/P2A' '73'  'G$1.RF1/AN6/C2OUT' '23' \
         'G$1.RF2/AN7/C1OUT' '18'  'G$1.RF3/AN8' '17'  'G$1.RF4/AN9' '16'  'G$1.RF5/AN10/CVREF' '15'  'G$1.RF6/AN11' '14'  'G$1.RF7/!SS1' '13' \
         'G$1.RG0/ECCP3/P3A' '56'  'G$1.RG1/TX2/CK2' '55'  'G$1.RG2/RX2/DT2' '42'  'G$1.RG3/CCP4/P3D' '41'  'G$1.RG4/CCP5/P1D' '10'  'G$1.RH0/A16' '79' \
         'G$1.RH1/A17' '80'  'G$1.RH2' '1'  'G$1.RH3' '2'  'G$1.RH4/AN12/P3C' '22'  'G$1.RH5/AN13/P3B' '21'  'G$1.RH6/AN14/P1C' '20' \
         'G$1.RH7/AN15/P1B' '19'  'G$1.RJ4/BA0' '39'  'G$1.RJ5/!CE' '40'  'G$1.TPIN+' '59'  'G$1.TPIN-' '58'  'G$1.TPOUT+' '63' \
         'G$1.TPOUT-' '62'  'G$1.VDD' '32'  'G$1.VDD@1' '48'  'G$1.VDD@2' '71'  'G$1.VDDCORE/VCAP' '12'  'G$1.VDDPLL' '66' \
         'G$1.VDDRX' '60'  'G$1.VDDTX' '61'  'G$1.VSS' '11'  'G$1.VSS@1' '31'  'G$1.VSS@2' '51'  'G$1.VSS@3' '70' \
         'G$1.VSSPLL' '67'  'G$1.VSSRX' '57'  'G$1.VSSTX' '64';

Edit 'PIC12F675.dev';
Prefix 'IC';
Description '\
<b>8-Pin FLASH-Based 8-Bit CMOS Microcontroller</b><p>\n\
<b><i>Precision Internal 4 MHz oscillator factory calibrated to 1%</i></b><br>\n\
Low Power Features:<br>\n\
<i>Standby Current</i>:<br>\n\
 - 1 nA @ 2.0V, typical<br>\n\
<i>Operating Current</i>:<br>\n\
 - 8.5&micro;A @ 32 kHz, 2.0V, typical<br>\n\
 - 100&micro;A @ 1 MHz, 2.0V, typical <br>\n\
<i>Watchdog Timer Current</i>:<br>\n\
 - 300 nA @ 2.0V, typical<br>\n\
<i>Timer1 oscillator current</i>:<br>\n\
- 4&micro;A @ 32 kHz, 2.0V, typical<br>\n\
<i>Analog-to-Digital Converter module</i>:<br>\n\
- 10-bit resolution<br>\n\
- Programmable 4-channel input<br>\n\
- Voltage reference input<p>\n\
\n\
Source: http://www.microchip.com .. 41190E.pdf';
Value off;
Add PIC12F675 'G$1' next 0 (0 0);
Package 'SO-08' 'SN';
Technology '';
Connect  'G$1.GND' '8'  'G$1.GP0/AN0' '7'  'G$1.GP2/AN2' '5'  'G$1.GP3/!MCLR' '4'  'G$1.GP4/AN3' '3' \
         'G$1.GP5/CLKIN' '2'  'G$1.VCC' '1'  'G$1.VREF/GP1/AN1' '6';
Package 'DIL8' 'P';
Technology '';
Connect  'G$1.GND' '8'  'G$1.GP0/AN0' '7'  'G$1.GP2/AN2' '5'  'G$1.GP3/!MCLR' '4'  'G$1.GP4/AN3' '3' \
         'G$1.GP5/CLKIN' '2'  'G$1.VCC' '1'  'G$1.VREF/GP1/AN1' '6';
Package 'DFN-S' 'MF';
Technology '';
Connect  'G$1.GND' '8'  'G$1.GP0/AN0' '7'  'G$1.GP2/AN2' '5'  'G$1.GP3/!MCLR' '4'  'G$1.GP4/AN3' '3' \
         'G$1.GP5/CLKIN' '2'  'G$1.VCC' '1'  'G$1.VREF/GP1/AN1' '6';

Edit 'PIC24FJ*GA010.dev';
Prefix 'IC';
Description '\
<b>64/80/100-Pin General Purpose, 16-Bit Flash Microcontrollers</b><p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/39747d.pdf';
Value off;
Add PIC24FJ128GA010 'G$1' next 0 (0 0);
Package 'TQFP100' '';
Technology -'' '64' '96' '128';
Connect  'G$1.!MCLR' '13'  'G$1.!U1CTS/CN20/RD14' '47'  'G$1.!U1RTS/BCLK1/CN21/RD15' '48'  'G$1.!U2CTS/RF12' '40'  'G$1.!U2RTS/BCLK2/RF13' '39' \
         'G$1.AVDD' '30'  'G$1.AVSS' '31'  'G$1.C1IN+/AN5/CN7/RB5' '20'  'G$1.C1IN-/AN4/CN6/RB4' '21'  'G$1.C1OUT/AN8/RB8' '32'  'G$1.C2IN+/AN3/CN5/RB3' '22' \
         'G$1.C2IN-/AN2/SS1/CN4/RB2' '23'  'G$1.C2OUT/AN9/RB9' '33'  'G$1.CN15/RD6' '83'  'G$1.CN16/RD7' '84'  'G$1.CN19/RD13' '80'  'G$1.ENVREG' '86' \
         'G$1.IC1/RTCC/RD8' '68'  'G$1.IC2/RD9' '69'  'G$1.IC3/PMCS2/RD10' '70'  'G$1.IC4/PMCS1/RD11' '71'  'G$1.IC5/RD12' '79'  'G$1.INT1/RE8' '18' \
         'G$1.INT2/RE9' '19'  'G$1.INT3/RA14' '66'  'G$1.INT4/RA15' '67'  'G$1.OC1/RD0' '72'  'G$1.OC2/RD1' '76'  'G$1.OC3/RD2' '77' \
         'G$1.OSC1/CLKI/RC12' '63'  'G$1.OSC2/CLKO/RC15' '64'  'G$1.PGC1/EMUC1/AN1/CN3/RB1' '24'  'G$1.PGC2/EMUC2/AN6/OCFA/RB6' '26'  'G$1.PGD1/EMUD1/AN0/CN2/RB0' '25'  'G$1.PGD2/EMUD2/AN7/RB7' '27' \
         'G$1.PMA0/AN15/OCFB/CN12/RB15' '44'  'G$1.PMA1/AN14/RB14' '43'  'G$1.PMA2/!SS2/CN11/RG9' '14'  'G$1.PMA3/SDO2/CN10/RG8' '12'  'G$1.PMA4/SDI2/CN9/RG7' '11'  'G$1.PMA5/SCK2/CN8/RG6' '10' \
         'G$1.PMA6/VREF+/RA10' '29'  'G$1.PMA7/VREF-/RA9' '28'  'G$1.PMA8/U2TX/CN18/RF5' '50'  'G$1.PMA9/U2RX/CN17/RF4' '49'  'G$1.PMA10/AN13/RB13' '42'  'G$1.PMA11/AN12/RB12' '41' \
         'G$1.PMA12/AN11/RB11' '35'  'G$1.PMA13/CVREF/AN10/RB10' '34'  'G$1.PMBE/OC4/RD3' '78'  'G$1.PMD0/RE0' '93'  'G$1.PMD1/RE1' '94'  'G$1.PMD2/RE2' '98' \
         'G$1.PMD3/RE3' '99'  'G$1.PMD4/RE4' '100'  'G$1.PMD5/RE5' '3'  'G$1.PMD6/RE6' '4'  'G$1.PMD7/RE7' '5'  'G$1.PMRD/CN14/RD5' '82' \
         'G$1.PMWR/OC5/CN13/RD4' '81'  'G$1.RA6' '91'  'G$1.RA7' '92'  'G$1.RF0' '87'  'G$1.RF1' '88'  'G$1.RG0' '90' \
         'G$1.RG1' '89'  'G$1.RG12' '96'  'G$1.RG13' '97'  'G$1.RG14' '95'  'G$1.RG15' '1'  'G$1.SCK1/INT0/RF6' '55' \
         'G$1.SCL1/RG2' '57'  'G$1.SCL2/RA2' '58'  'G$1.SDA1/RG3' '56'  'G$1.SDA2/RA3' '59'  'G$1.SDI1/RF7' '54'  'G$1.SDO1/RF8' '53' \
         'G$1.SOSCI/CN1/RC13' '73'  'G$1.SOSCO/T1CK/CN0/RC14' '74'  'G$1.T2CK/RC1' '6'  'G$1.T3CK/RC2' '7'  'G$1.T4CK/RC3' '8'  'G$1.T5CK/RC4' '9' \
         'G$1.TCK/RA1' '38'  'G$1.TDI/RA4' '60'  'G$1.TDO/RA5' '61'  'G$1.TMS/RA0' '17'  'G$1.U1RX/RF2' '52'  'G$1.U1TX/RF3' '51' \
         'G$1.VCAP/VDDCORE' '85'  'G$1.VDD@1' '2'  'G$1.VDD@2' '16'  'G$1.VDD@3' '37'  'G$1.VDD@4' '46'  'G$1.VDD@5' '62' \
         'G$1.VSS@1' '15'  'G$1.VSS@2' '36'  'G$1.VSS@3' '45'  'G$1.VSS@4' '65'  'G$1.VSS@5' '75';

Edit 'PIC24FJ*GA008.dev';
Prefix 'IC';
Description '\
<b>64/80/100-Pin General Purpose, 16-Bit Flash Microcontrollers</b><p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/39747d.pdf';
Value off;
Add PIC24FJ128GA008 'G$1' next 0 (0 0);
Package 'TQFP80-12X12' '';
Technology -'' '64' '96' '128';
Connect  'G$1.!MCLR' '9'  'G$1.!U1CTS/CN20/RD14' '37'  'G$1.!U1RTS/BCLK1/CN21/RD15' '38'  'G$1.!U2CTS/C1OUT/AN8/RB8' '27'  'G$1.AVDD' '25' \
         'G$1.AVSS' '26'  'G$1.C1IN+/AN5/CN7/RB5' '15'  'G$1.C1IN-/AN4/CN6/RB4' '16'  'G$1.C2IN+/AN3/CN5/RB3' '17'  'G$1.C2IN-/AN2/SS1/CN4/RB2' '18'  'G$1.C2OUT/AN9/RB9' '28' \
         'G$1.CN15/RD6' '68'  'G$1.CN16/RD7' '69'  'G$1.CN19/RD13' '65'  'G$1.ENVREG' '71'  'G$1.IC1/RTCC/RD8' '54'  'G$1.IC2/RD9' '55' \
         'G$1.IC3/PMCS2/RD10' '56'  'G$1.IC4/PMCS1/RD11' '57'  'G$1.IC5/RD12' '64'  'G$1.OC1/RD0' '58'  'G$1.OC2/RD1' '61'  'G$1.OC3/RD2' '62' \
         'G$1.OSC1/CLKI/RC12' '49'  'G$1.OSC2/CLKO/RC15' '50'  'G$1.PGC1/EMUC1/AN1/CN3/RB1' '19'  'G$1.PGC2/EMUC2/AN6/OCFA/RB6' '21'  'G$1.PGD1/EMUD1/AN0/CN2/RB0' '20'  'G$1.PGD2/EMUD2/AN7/RB7' '22' \
         'G$1.PMA0/AN15/OCFB/CN12/RB15' '36'  'G$1.PMA1/!U2RTS/BCLK2/AN14/RB14' '35'  'G$1.PMA2/!SS2/CN11/RG9' '10'  'G$1.PMA3/SDO2/CN10/RG8' '8'  'G$1.PMA4/SDI2/CN9/RG7' '7'  'G$1.PMA5/SCK2/CN8/RG6' '6' \
         'G$1.PMA6/VREF+/RA10' '24'  'G$1.PMA7/VREF-/RA9' '23'  'G$1.PMA8/U2TX/CN18/RF5' '40'  'G$1.PMA9/U2RX/CN17/RF4' '39'  'G$1.PMA12/AN11/RB11' '30'  'G$1.PMA13/CVREF/AN10/RB10' '29' \
         'G$1.PMBE/OC4/RD3' '63'  'G$1.PMD0/RE0' '76'  'G$1.PMD1/RE1' '77'  'G$1.PMD2/RE2' '78'  'G$1.PMD3/RE3' '79'  'G$1.PMD4/RE4' '80' \
         'G$1.PMD5/RE5' '1'  'G$1.PMD6/RE6' '2'  'G$1.PMD7/RE7' '3'  'G$1.PMRD/CN14/RD5' '67'  'G$1.PMWR/OC5/CN13/RD4' '66'  'G$1.RF0' '72' \
         'G$1.RF1' '73'  'G$1.RG0' '75'  'G$1.RG1' '74'  'G$1.SCK1/INT0/RF6' '45'  'G$1.SCL1/RG2' '47'  'G$1.SCL2/INT3/RA14' '52' \
         'G$1.SDA1/RG3' '46'  'G$1.SDA2/INT4/RA15' '53'  'G$1.SDI1/RF7' '44'  'G$1.SDO1/RF8' '43'  'G$1.SOSCI/CN1/RC13' '59'  'G$1.SOSCO/T1CK/CN0/RC14' '60' \
         'G$1.T2CK/RC1' '4'  'G$1.T4CK/RC3' '5'  'G$1.TCK/PMA11/AN12/RB12' '33'  'G$1.TDI/PMA10/AN13/RB13' '34'  'G$1.TDO/INT2/RE9' '14'  'G$1.TMS/INT1/RE8' '13' \
         'G$1.U1RX/RF2' '42'  'G$1.U1TX/RF3' '41'  'G$1.VCAP/VDDCORE' '70'  'G$1.VDD@2' '12'  'G$1.VDD@3' '32'  'G$1.VDD@5' '48' \
         'G$1.VSS@1' '11'  'G$1.VSS@2' '31'  'G$1.VSS@4' '51';

Edit 'PIC24FJ*GA006.dev';
Prefix 'IC';
Description '\
<b>64/80/100-Pin General Purpose, 16-Bit Flash Microcontrollers</b><p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/39747d.pdf';
Value off;
Add PIC24FJ128GA006 'G$1' next 0 (0 0);
Package 'TQFP64-10X10' '';
Technology -'' '64' '69' '128';
Connect  'G$1.!MCLR' '7'  'G$1.!U1RTS/BCLK1/SCK1/INT0/RF6' '35'  'G$1.!U2CTS/C1OUT/AN8/RB8' '21'  'G$1.AVDD' '19'  'G$1.AVSS' '20' \
         'G$1.C1IN+/AN5/CN7/RB5' '11'  'G$1.C1IN-/AN4/CN6/RB4' '12'  'G$1.C2IN+/AN3/CN5/RB3' '13'  'G$1.C2IN-/AN2/SS1/CN4/RB2' '14'  'G$1.CN15/RD6' '54'  'G$1.CN16/RD7' '55' \
         'G$1.ENVREG' '57'  'G$1.IC1/RTCC/INT1/RD8' '42'  'G$1.IC2/!U1CTS/INT2/RD9' '43'  'G$1.IC3/PMCS2/INT3/RD10' '44'  'G$1.IC4/PMCS1/INT4/RD11' '45'  'G$1.OC1/RD0' '46' \
         'G$1.OC2/RD1' '49'  'G$1.OC3/RD2' '50'  'G$1.OSC1/CLKI/RC12' '39'  'G$1.OSC2/CLKO/RC15' '40'  'G$1.PGC1/EMUC1/AN1/CN3/RB1' '15'  'G$1.PGC2/EMUC2/AN6/OCFA/RB6' '17' \
         'G$1.PGD1/EMUD1/AN0/CN2/RB0' '16'  'G$1.PGD2/EMUD2/AN7/RB7' '18'  'G$1.PMA0/AN15/OCFB/CN12/RB15' '30'  'G$1.PMA1/!U2RTS/BCLK2/AN14/RB14' '29'  'G$1.PMA2/!SS2/CN11/RG9' '8'  'G$1.PMA3/SDO2/CN10/RG8' '6' \
         'G$1.PMA4/SDI2/CN9/RG7' '5'  'G$1.PMA5/SCK2/CN8/RG6' '4'  'G$1.PMA7/C2OUT/AN9/RB9' '22'  'G$1.PMA8/U2TX/SCL2/CN18/RF5' '32'  'G$1.PMA9/U2RX/SDA2/CN17/RF4' '31'  'G$1.PMBE/OC4/RD3' '51' \
         'G$1.PMD0/RE0' '60'  'G$1.PMD1/RE1' '61'  'G$1.PMD2/RE2' '62'  'G$1.PMD3/RE3' '63'  'G$1.PMD4/RE4' '64'  'G$1.PMD5/RE5' '1' \
         'G$1.PMD6/RE6' '2'  'G$1.PMD7/RE7' '3'  'G$1.PMRD/CN14/RD5' '53'  'G$1.PMWR/OC5/CN13/RD4' '52'  'G$1.RF0' '58'  'G$1.RF1' '59' \
         'G$1.SCL1/RG2' '37'  'G$1.SDA1/RG3' '36'  'G$1.SOSCI/CN1/RC13' '47'  'G$1.SOSCO/T1CK/CN0/RC14' '48'  'G$1.TCK/PMA11/AN12/RB12' '27'  'G$1.TDI/PMA10/AN13/RB13' '28' \
         'G$1.TDO/PMA12/AN11/RB11' '24'  'G$1.TMS/PMA13/CVREF/AN10/RB10' '23'  'G$1.U1RX/RF2' '34'  'G$1.U1TX/RF3' '33'  'G$1.VCAP/VDDCORE' '56'  'G$1.VDD@2' '10' \
         'G$1.VDD@3' '26'  'G$1.VDD@5' '38'  'G$1.VSS@1' '9'  'G$1.VSS@2' '25'  'G$1.VSS@4' '41';

Edit 'PIC16F676.dev';
Prefix 'IC';
Description '\
<b>14-Pin, Flash-Based 8-Bit</b> CMOS Microcontroller<p>\n\
High Performance RISC CPU:<br>\n\
* Only 35 instructions to learn<br>\n\
- All single-cycle instructions except branches<br>\n\
* Operating speed:<br>\n\
- DC - 20 MHz oscillator/clock input<br>\n\
- DC - 200 ns instruction cycle<br>\n\
<br>\n\
* Internal and external oscillator options<br>\n\
- Precision Internal 4 MHz oscillator factory calibrated to 1%<br>\n\
- External Oscillator support for crystals and resonators<br>\n\
- 5?s wake-up from SLEEP, 3.0V, typical<br>\n\
* Power saving SLEEP mode<br>\n\
* Wide operating voltage range - 2.0V to 5.5V<br>\n\
* Industrial and Extended temperature range<br>\n\
* Low power Power-on Reset (POR)<br>\n\
* Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)<br>\n\
* Brown-out Detect (BOD)<br>\n\
* Watchdog Timer (WDT) with independent oscillator for reliable operation<br>\n\
* Multiplexed MCLR/Input-pin<br>\n\
* Interrupt-on-pin change<br>\n\
* Individual programmable weak pull-ups<br>\n\
* Programmable code protection<br>\n\
* High Endurance FLASH/EEPROM Cell<br>\n\
- 100,000 write FLASH endurance<br>\n\
- 1,000,000 write EEPROM endurance<br>\n\
- FLASH/Data EEPROM Retention: > 40 years<br>\n\
<br>\n\
* Standby Current:<br>\n\
- 1 nA @ 2.0V, typical<br>\n\
* Operating Current:<br>\n\
- 8.5?A @ 32 kHz, 2.0V, typical<br>\n\
- 100?A @ 1 MHz, 2.0V, typical<br>\n\
* Watchdog Timer Current<br>\n\
- 300 nA @ 2.0V, typical<br>\n\
* Timer1 oscillator current:<br>\n\
- 4?A @ 32 kHz, 2.0V, typical<br>\n\
<br>\n\
* 12 I/O pins with individual direction control<br>\n\
* High current sink/source for direct LED drive<br>\n\
<br>\n\
* Analog-to-Digital Converter module (PIC16F676):<br>\n\
- 10-bit resolution<br>\n\
- Programmable 8-channel input<br>\n\
- Voltage reference input<br>\n\
<br>\n\
* In-Circuit Serial ProgrammingTM (ICSPTM) via two pins\n\
<p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/40039E.pdf';
Value off;
Add PIC16F676 'G$1' next 0 (0 0);
Package 'DIL14' 'P';
Technology '';
Connect  'G$1.CIN+/ICSPDAT/AN0/RA0' '13'  'G$1.CIN-/VREF/ICSPCLK/AN1/RA1' '12'  'G$1.COUT/T0CKI/INT/AN2/RA2' '11'  'G$1.OSC1/CLKIN/T1CKI/RA5' '2'  'G$1.RC0/AN4' '10' \
         'G$1.RC1/AN5' '9'  'G$1.RC2/AN6' '8'  'G$1.RC3/AN7' '7'  'G$1.RC4' '6'  'G$1.RC5' '5'  'G$1.T1G/OSC2/CLKOUT/AN3/RA4' '3' \
         'G$1.VDD' '1'  'G$1.VPP/MCLR/RA3' '4'  'G$1.VSS' '14';
Package 'SO-14' 'SL';
Technology '';
Connect  'G$1.CIN+/ICSPDAT/AN0/RA0' '13'  'G$1.CIN-/VREF/ICSPCLK/AN1/RA1' '12'  'G$1.COUT/T0CKI/INT/AN2/RA2' '11'  'G$1.OSC1/CLKIN/T1CKI/RA5' '2'  'G$1.RC0/AN4' '10' \
         'G$1.RC1/AN5' '9'  'G$1.RC2/AN6' '8'  'G$1.RC3/AN7' '7'  'G$1.RC4' '6'  'G$1.RC5' '5'  'G$1.T1G/OSC2/CLKOUT/AN3/RA4' '3' \
         'G$1.VDD' '1'  'G$1.VPP/MCLR/RA3' '4'  'G$1.VSS' '14';
Package 'TSSOP14' 'TS';
Technology '';
Connect  'G$1.CIN+/ICSPDAT/AN0/RA0' '13'  'G$1.CIN-/VREF/ICSPCLK/AN1/RA1' '12'  'G$1.COUT/T0CKI/INT/AN2/RA2' '11'  'G$1.OSC1/CLKIN/T1CKI/RA5' '2'  'G$1.RC0/AN4' '10' \
         'G$1.RC1/AN5' '9'  'G$1.RC2/AN6' '8'  'G$1.RC3/AN7' '7'  'G$1.RC4' '6'  'G$1.RC5' '5'  'G$1.T1G/OSC2/CLKOUT/AN3/RA4' '3' \
         'G$1.VDD' '1'  'G$1.VPP/MCLR/RA3' '4'  'G$1.VSS' '14';

Edit 'PIC18F*2.dev';
Prefix 'IC';
Description '\
<b>High-Performance, Enhanced Flash Microcontrollers with 10-Bit A/D</b><p>\n\
Source: http://www.microchip.com .. 39564c.pdf';
Value off;
Add PIC18F452-44 'G$1' next 0 (0 0);
Package 'PLCC-44' 'L';
Technology -'' '44' '45';
Connect  'G$1.!MCLR!/VPP' '2'  'G$1.GND' '13'  'G$1.GND@1' '34'  'G$1.NC' '1'  'G$1.NC@1' '17' \
         'G$1.NC@2' '28'  'G$1.NC@3' '40'  'G$1.OSC1/CLKI' '14'  'G$1.RA0/AN0' '3'  'G$1.RA1/AN1' '4'  'G$1.RA2/AN2/VREF-' '5' \
         'G$1.RA3/AN3/VREF+' '6'  'G$1.RA4/T0CKI' '7'  'G$1.RA5/AN4/!SS!/LVDIN' '8'  'G$1.RA6/OSC2/CLKO' '15'  'G$1.RB0/INT0' '36'  'G$1.RB1/INT1' '37' \
         'G$1.RB2/INT2' '38'  'G$1.RB3/CCP2' '39'  'G$1.RB4' '41'  'G$1.RB5/PGM' '42'  'G$1.RB6/PGC' '43'  'G$1.RB7/PGD' '44' \
         'G$1.RC0/T1OSO/T1CKI' '16'  'G$1.RC1/T1OSI/ICCP2' '18'  'G$1.RC2/CCP1' '19'  'G$1.RC3/SCK/SCL' '20'  'G$1.RC4/SDI/SDA' '25'  'G$1.RC5/SDO' '26' \
         'G$1.RC6/TX/CK' '27'  'G$1.RC7/RX/DT' '29'  'G$1.RD0/PSP0' '21'  'G$1.RD1/PSP1' '22'  'G$1.RD2/PSP2' '23'  'G$1.RD3/PSP3' '24' \
         'G$1.RD4/PSP4' '30'  'G$1.RD5/PSP5' '31'  'G$1.RD6/PSP6' '32'  'G$1.RD7/PSP7' '33'  'G$1.RE0/AN5/!RD' '9'  'G$1.RE1/AN6/!WR' '10' \
         'G$1.RE2/AN7/!CS' '11'  'G$1.VCC' '12'  'G$1.VCC@1' '35';
Package 'TQFP44' 'PT';
Technology -'' '44' '45';
Connect  'G$1.!MCLR!/VPP' '18'  'G$1.GND' '6'  'G$1.GND@1' '29'  'G$1.NC' '12'  'G$1.NC@1' '13' \
         'G$1.NC@2' '33'  'G$1.NC@3' '34'  'G$1.OSC1/CLKI' '30'  'G$1.RA0/AN0' '19'  'G$1.RA1/AN1' '20'  'G$1.RA2/AN2/VREF-' '21' \
         'G$1.RA3/AN3/VREF+' '22'  'G$1.RA4/T0CKI' '23'  'G$1.RA5/AN4/!SS!/LVDIN' '24'  'G$1.RA6/OSC2/CLKO' '31'  'G$1.RB0/INT0' '8'  'G$1.RB1/INT1' '9' \
         'G$1.RB2/INT2' '10'  'G$1.RB3/CCP2' '11'  'G$1.RB4' '14'  'G$1.RB5/PGM' '15'  'G$1.RB6/PGC' '16'  'G$1.RB7/PGD' '17' \
         'G$1.RC0/T1OSO/T1CKI' '32'  'G$1.RC1/T1OSI/ICCP2' '35'  'G$1.RC2/CCP1' '36'  'G$1.RC3/SCK/SCL' '37'  'G$1.RC4/SDI/SDA' '42'  'G$1.RC5/SDO' '43' \
         'G$1.RC6/TX/CK' '44'  'G$1.RC7/RX/DT' '1'  'G$1.RD0/PSP0' '38'  'G$1.RD1/PSP1' '39'  'G$1.RD2/PSP2' '40'  'G$1.RD3/PSP3' '41' \
         'G$1.RD4/PSP4' '2'  'G$1.RD5/PSP5' '3'  'G$1.RD6/PSP6' '4'  'G$1.RD7/PSP7' '5'  'G$1.RE0/AN5/!RD' '25'  'G$1.RE1/AN6/!WR' '26' \
         'G$1.RE2/AN7/!CS' '27'  'G$1.VCC' '7'  'G$1.VCC@1' '28';

Edit 'MC15*.dev';
Prefix 'IC';
Description '\
<b>2.5V and 4.096V Voltage References</b><p>\n\
Source: http://www.microchip.com .. 21653b.pdf';
Value off;
Add MCP1525 'G$1' next 0 (0 0);
Package 'SOT23' 'TT';
Technology -'' '25' '41';
Connect  'G$1.GND' '3'  'G$1.VIN' '1'  'G$1.VO' '2';
Package 'TO92' 'TO';
Technology -'' '25' '41';
Connect  'G$1.GND' '1'  'G$1.VIN' '3'  'G$1.VO' '2';

Edit 'PIC18F6*J5.dev';
Prefix 'IC';
Description '\
<b>PIC18F87J50 Family</b><p>\n\
64/80-Pin High-Performance, 1-Mbit Flash USB Microcontrollers with nanoWatt Technology<br>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/39775b.pdf';
Value off;
Add PIC18F6XJ5X 'G$1' next 0 (0 0);
Package 'TQFP64-10X10' '0';
Technology -'' '5' '6' '7';
Connect  'G$1.!MCLR' '7'  'G$1.AVDD' '19'  'G$1.AVSS' '20'  'G$1.ENVREG' '18'  'G$1.OSC1/CLKI/RA7' '39' \
         'G$1.OSC2/CLKO/RA6' '40'  'G$1.PMA5/AN7/C2INB' '16'  'G$1.RA0/AN0' '24'  'G$1.RA1/AN1' '23'  'G$1.RA2/AN2/VREF-' '22'  'G$1.RA3/AN3/VREF+' '21' \
         'G$1.RA4/T0CKI' '28'  'G$1.RA5/AN4/C2INA' '27'  'G$1.RB0/FLT0/INT0' '48'  'G$1.RB1/INT1/PMA4' '47'  'G$1.RB2/INT2/PMA3' '46'  'G$1.RB3/INT3/PMA2' '45' \
         'G$1.RB4/KBI0/PMA1' '44'  'G$1.RB5/KBI1/PMA0' '43'  'G$1.RB6/KBI2/PGC' '42'  'G$1.RB7/KBI3/PGD' '37'  'G$1.RC0/T1OSO/T13CKI' '30'  'G$1.RC1/T1OSI/ECCP2/P2A' '29' \
         'G$1.RC2/ECCP1/P1A' '33'  'G$1.RC3/SCK1/SCL1' '34'  'G$1.RC4/SDI1/SDA1' '35'  'G$1.RC5/SDO1/C2OUT' '36'  'G$1.RC6/TX1/CK1' '31'  'G$1.RC7/RX1/DT1' '32' \
         'G$1.RD0/PMD0' '58'  'G$1.RD1/PMD1' '55'  'G$1.RD2/PMD2' '54'  'G$1.RD3/PMD3' '53'  'G$1.RD4/PMD4/SDO2' '52'  'G$1.RD5/PMD5/SDI2/SDA2' '51' \
         'G$1.RD6/PMD6/SCK2/SCL2' '50'  'G$1.RD7/PMD7/!SS2' '49'  'G$1.RE0/PMRD/P2D' '2'  'G$1.RE1/PMWR/P2C' '1'  'G$1.RE2/PMBE/P2B' '64'  'G$1.RE3/PMA13/P3C/REFO' '63' \
         'G$1.RE4/PMA12/P3B' '62'  'G$1.RE5/PMA11/P1C' '61'  'G$1.RE6/PMA10/P1B' '60'  'G$1.RE7/PMA9/ECCP2/P2A' '59'  'G$1.RF3/DRF2/' '15'  'G$1.RF4/D+' '14' \
         'G$1.RF5/AN10/C1INB/CVREF' '13'  'G$1.RF6/AN11/C1INA' '12'  'G$1.RF7/!SS1!/C1OUT' '11'  'G$1.RG0/PMA8/ECCP3/P3A' '3'  'G$1.RG1/PMA7/TX2/CK2' '4'  'G$1.RG2/PMA6/RX2/DT2' '5' \
         'G$1.RG3/PMCS1/CCP4/P3D' '6'  'G$1.RG4/PMCS2/CCP5/P1D' '8'  'G$1.VDD' '26'  'G$1.VDD@1' '38'  'G$1.VDD@2' '57'  'G$1.VDDCORE/VCAP' '10' \
         'G$1.VSS' '9'  'G$1.VSS@1' '25'  'G$1.VSS@2' '41'  'G$1.VSS@3' '56'  'G$1.VUSB' '17';
Package 'TQFP64-10X10' '5';
Technology -'' '6';
Connect  'G$1.!MCLR' '7'  'G$1.AVDD' '19'  'G$1.AVSS' '20'  'G$1.ENVREG' '18'  'G$1.OSC1/CLKI/RA7' '39' \
         'G$1.OSC2/CLKO/RA6' '40'  'G$1.PMA5/AN7/C2INB' '16'  'G$1.RA0/AN0' '24'  'G$1.RA1/AN1' '23'  'G$1.RA2/AN2/VREF-' '22'  'G$1.RA3/AN3/VREF+' '21' \
         'G$1.RA4/T0CKI' '28'  'G$1.RA5/AN4/C2INA' '27'  'G$1.RB0/FLT0/INT0' '48'  'G$1.RB1/INT1/PMA4' '47'  'G$1.RB2/INT2/PMA3' '46'  'G$1.RB3/INT3/PMA2' '45' \
         'G$1.RB4/KBI0/PMA1' '44'  'G$1.RB5/KBI1/PMA0' '43'  'G$1.RB6/KBI2/PGC' '42'  'G$1.RB7/KBI3/PGD' '37'  'G$1.RC0/T1OSO/T13CKI' '30'  'G$1.RC1/T1OSI/ECCP2/P2A' '29' \
         'G$1.RC2/ECCP1/P1A' '33'  'G$1.RC3/SCK1/SCL1' '34'  'G$1.RC4/SDI1/SDA1' '35'  'G$1.RC5/SDO1/C2OUT' '36'  'G$1.RC6/TX1/CK1' '31'  'G$1.RC7/RX1/DT1' '32' \
         'G$1.RD0/PMD0' '58'  'G$1.RD1/PMD1' '55'  'G$1.RD2/PMD2' '54'  'G$1.RD3/PMD3' '53'  'G$1.RD4/PMD4/SDO2' '52'  'G$1.RD5/PMD5/SDI2/SDA2' '51' \
         'G$1.RD6/PMD6/SCK2/SCL2' '50'  'G$1.RD7/PMD7/!SS2' '49'  'G$1.RE0/PMRD/P2D' '2'  'G$1.RE1/PMWR/P2C' '1'  'G$1.RE2/PMBE/P2B' '64'  'G$1.RE3/PMA13/P3C/REFO' '63' \
         'G$1.RE4/PMA12/P3B' '62'  'G$1.RE5/PMA11/P1C' '61'  'G$1.RE6/PMA10/P1B' '60'  'G$1.RE7/PMA9/ECCP2/P2A' '59'  'G$1.RF3/DRF2/' '15'  'G$1.RF4/D+' '14' \
         'G$1.RF5/AN10/C1INB/CVREF' '13'  'G$1.RF6/AN11/C1INA' '12'  'G$1.RF7/!SS1!/C1OUT' '11'  'G$1.RG0/PMA8/ECCP3/P3A' '3'  'G$1.RG1/PMA7/TX2/CK2' '4'  'G$1.RG2/PMA6/RX2/DT2' '5' \
         'G$1.RG3/PMCS1/CCP4/P3D' '6'  'G$1.RG4/PMCS2/CCP5/P1D' '8'  'G$1.VDD' '26'  'G$1.VDD@1' '38'  'G$1.VDD@2' '57'  'G$1.VDDCORE/VCAP' '10' \
         'G$1.VSS' '9'  'G$1.VSS@1' '25'  'G$1.VSS@2' '41'  'G$1.VSS@3' '56'  'G$1.VUSB' '17';

Edit 'PIC18F8*J5.dev';
Prefix 'IC';
Description '\
<b>PIC18F87J50 Family</b><p>\n\
64/80-Pin High-Performance, 1-Mbit Flash USB Microcontrollers with nanoWatt Technology<br>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/39775b.pdf';
Value off;
Add PIC18F8XJ5X 'G$1' next 0 (0 0);
Package 'TQFP80-12X12' '0';
Technology -'' '5' '6' '7';
Connect  'G$1.!MCLR' '9'  'G$1.AVDD' '25'  'G$1.AVSS' '26'  'G$1.ENVREG' '24'  'G$1.OSC1/CLKI/RA7' '49' \
         'G$1.OSC2/CLKO/RA6' '50'  'G$1.RA0/AN0' '30'  'G$1.RA1/AN1' '29'  'G$1.RA2/AN2/VREF-' '28'  'G$1.RA3/AN3/VREF+' '27'  'G$1.RA4/PMD5/T0CKI' '34' \
         'G$1.RA5/PMD4/AN4/C2INA' '33'  'G$1.RB0/FLT0/INT0' '58'  'G$1.RB1/INT1/PMA4' '57'  'G$1.RB2/INT2/PMA3' '56'  'G$1.RB3/INT3/ECCP2/P2A/PMA2' '55'  'G$1.RB4/KBI0/PMA1' '54' \
         'G$1.RB5/KBI1/PMA0' '53'  'G$1.RB6/KBI2/PGC' '52'  'G$1.RB7/KBI3/PGD' '47'  'G$1.RC0/T1OSO/T13CKI' '36'  'G$1.RC1/T1OSI/ECCP2/P2A' '35'  'G$1.RC2/ECCP1/P1A' '43' \
         'G$1.RC3/SCK1/SCL1' '44'  'G$1.RC4/SDI1/SDA1' '45'  'G$1.RC5/SDO1/C2OUT' '46'  'G$1.RC6/TX1/CK1' '37'  'G$1.RC7/RX1/DT1' '38'  'G$1.RD0/AD0/PMD0' '72' \
         'G$1.RD1/AD1/PMD1' '69'  'G$1.RD2/AD2/PMD2' '68'  'G$1.RD3/AD3/PMD3' '67'  'G$1.RD4/AD4/PMD4/SDO2' '66'  'G$1.RD5/AD5/PMD5/SDI2/SDA2' '65'  'G$1.RD6/AD6/PMD6/SCK2/SCL2' '64' \
         'G$1.RD7/AD7/PMD7/!SS2' '63'  'G$1.RE0/AD8/PMRD/P2D' '4'  'G$1.RE1/AD9/PMWR/P2C' '3'  'G$1.RE2/AD10/PMBE/P2B' '78'  'G$1.RE3/AD11/PMA13/P3C/REFO' '77'  'G$1.RE4/AD12/PMA12/P3B' '76' \
         'G$1.RE5/AD13/PMA11/P1C' '75'  'G$1.RE6/AD14/PMA10/P1B' '74'  'G$1.RE7/AD15/PMA9/ECCP2/P2A' '73'  'G$1.RF2/PMA5/AN7/C2INB' '18'  'G$1.RF3/D-' '17'  'G$1.RF4/D+' '16' \
         'G$1.RF5/PMD2/AN10/C1INB/CVREF' '15'  'G$1.RF6/PMD1/AN11/C1INA' '14'  'G$1.RF7/PMD0/!SS1!/C1OUT' '13'  'G$1.RG0/PMA8/ECCP3/P3A' '5'  'G$1.RG1/PMA7/TX2/CK2' '6'  'G$1.RG2/PMA6/RX2/DT2' '7' \
         'G$1.RG3/PMCS1/CCP4/P3D' '8'  'G$1.RG4/PMCS2/CCP5/P1D' '10'  'G$1.RH0/A16' '79'  'G$1.RH1/A17' '80'  'G$1.RH2/A18/PMD7' '1'  'G$1.RH3/A19/PMD6' '2' \
         'G$1.RH4/PMD3/AN12/P3C/C2INC' '22'  'G$1.RH5/PMBE/AN13/P3B/C2IND' '21'  'G$1.RH6/PMRD/AN14/P1C/C1INC' '20'  'G$1.RH7/PMWR/AN15/P1B' '19'  'G$1.RJ0/ALE' '62'  'G$1.RJ1/!OE' '61' \
         'G$1.RJ2/!WRL' '60'  'G$1.RJ3/!WRH' '59'  'G$1.RJ4/BA0' '39'  'G$1.RJ5/!CE' '40'  'G$1.RJ6/!LB' '41'  'G$1.RJ7/!UB' '42' \
         'G$1.VDD' '32'  'G$1.VDD@1' '48'  'G$1.VDD@2' '71'  'G$1.VDDCORE/VCAP' '12'  'G$1.VSS' '11'  'G$1.VSS@1' '31' \
         'G$1.VSS@2' '51'  'G$1.VSS@3' '70'  'G$1.VUSB' '23';
Package 'TQFP80-12X12' '5';
Technology -'' '6';
Connect  'G$1.!MCLR' '9'  'G$1.AVDD' '25'  'G$1.AVSS' '26'  'G$1.ENVREG' '24'  'G$1.OSC1/CLKI/RA7' '49' \
         'G$1.OSC2/CLKO/RA6' '50'  'G$1.RA0/AN0' '30'  'G$1.RA1/AN1' '29'  'G$1.RA2/AN2/VREF-' '28'  'G$1.RA3/AN3/VREF+' '27'  'G$1.RA4/PMD5/T0CKI' '34' \
         'G$1.RA5/PMD4/AN4/C2INA' '33'  'G$1.RB0/FLT0/INT0' '58'  'G$1.RB1/INT1/PMA4' '57'  'G$1.RB2/INT2/PMA3' '56'  'G$1.RB3/INT3/ECCP2/P2A/PMA2' '55'  'G$1.RB4/KBI0/PMA1' '54' \
         'G$1.RB5/KBI1/PMA0' '53'  'G$1.RB6/KBI2/PGC' '52'  'G$1.RB7/KBI3/PGD' '47'  'G$1.RC0/T1OSO/T13CKI' '36'  'G$1.RC1/T1OSI/ECCP2/P2A' '35'  'G$1.RC2/ECCP1/P1A' '43' \
         'G$1.RC3/SCK1/SCL1' '44'  'G$1.RC4/SDI1/SDA1' '45'  'G$1.RC5/SDO1/C2OUT' '46'  'G$1.RC6/TX1/CK1' '37'  'G$1.RC7/RX1/DT1' '38'  'G$1.RD0/AD0/PMD0' '72' \
         'G$1.RD1/AD1/PMD1' '69'  'G$1.RD2/AD2/PMD2' '68'  'G$1.RD3/AD3/PMD3' '67'  'G$1.RD4/AD4/PMD4/SDO2' '66'  'G$1.RD5/AD5/PMD5/SDI2/SDA2' '65'  'G$1.RD6/AD6/PMD6/SCK2/SCL2' '64' \
         'G$1.RD7/AD7/PMD7/!SS2' '63'  'G$1.RE0/AD8/PMRD/P2D' '4'  'G$1.RE1/AD9/PMWR/P2C' '3'  'G$1.RE2/AD10/PMBE/P2B' '78'  'G$1.RE3/AD11/PMA13/P3C/REFO' '77'  'G$1.RE4/AD12/PMA12/P3B' '76' \
         'G$1.RE5/AD13/PMA11/P1C' '75'  'G$1.RE6/AD14/PMA10/P1B' '74'  'G$1.RE7/AD15/PMA9/ECCP2/P2A' '73'  'G$1.RF2/PMA5/AN7/C2INB' '18'  'G$1.RF3/D-' '17'  'G$1.RF4/D+' '16' \
         'G$1.RF5/PMD2/AN10/C1INB/CVREF' '15'  'G$1.RF6/PMD1/AN11/C1INA' '14'  'G$1.RF7/PMD0/!SS1!/C1OUT' '13'  'G$1.RG0/PMA8/ECCP3/P3A' '5'  'G$1.RG1/PMA7/TX2/CK2' '6'  'G$1.RG2/PMA6/RX2/DT2' '7' \
         'G$1.RG3/PMCS1/CCP4/P3D' '8'  'G$1.RG4/PMCS2/CCP5/P1D' '10'  'G$1.RH0/A16' '79'  'G$1.RH1/A17' '80'  'G$1.RH2/A18/PMD7' '1'  'G$1.RH3/A19/PMD6' '2' \
         'G$1.RH4/PMD3/AN12/P3C/C2INC' '22'  'G$1.RH5/PMBE/AN13/P3B/C2IND' '21'  'G$1.RH6/PMRD/AN14/P1C/C1INC' '20'  'G$1.RH7/PMWR/AN15/P1B' '19'  'G$1.RJ0/ALE' '62'  'G$1.RJ1/!OE' '61' \
         'G$1.RJ2/!WRL' '60'  'G$1.RJ3/!WRH' '59'  'G$1.RJ4/BA0' '39'  'G$1.RJ5/!CE' '40'  'G$1.RJ6/!LB' '41'  'G$1.RJ7/!UB' '42' \
         'G$1.VDD' '32'  'G$1.VDD@1' '48'  'G$1.VDD@2' '71'  'G$1.VDDCORE/VCAP' '12'  'G$1.VSS' '11'  'G$1.VSS@1' '31' \
         'G$1.VSS@2' '51'  'G$1.VSS@3' '70'  'G$1.VUSB' '23';

Edit 'PIC18F6*J6.dev';
Prefix 'IC';
Description '\
<b>PIC18F97J60 Family</b><p>\n\
64/80/100-Pin High-Performance, 1-Mbit Flash Microcontrollers with Ethernet<br>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/39762d.pdf';
Value off;
Add PIC18F6XJ6X 'G$1' next 0 (0 0);
Package 'TQFP64-10X10' '0';
Technology -'' '6' '7';
Connect  'G$1.!MCLR' '7'  'G$1.AVDD' '19'  'G$1.AVSS' '20'  'G$1.ENVREG' '18'  'G$1.OSC1/CLKI' '39' \
         'G$1.OSC2/CLKO' '40'  'G$1.RA0/LEDA/AN0' '24'  'G$1.RA1/LEDB/AN1' '23'  'G$1.RA2/AN2/VREF-' '22'  'G$1.RA3/AN3/VREF+' '21'  'G$1.RA4/T0CKI' '28' \
         'G$1.RA5/AN4' '27'  'G$1.RB0/INT0/FLT0' '3'  'G$1.RB1/INT1' '4'  'G$1.RB2/INT2' '5'  'G$1.RB3/INT3' '6'  'G$1.RB4/KBI0' '44' \
         'G$1.RB5/KBI1' '43'  'G$1.RB6/KBI2/PGC' '42'  'G$1.RB7/KBI3/PGD' '37'  'G$1.RBIAS' '53'  'G$1.RC0/T1OSO/T13CKI' '30'  'G$1.RC1/T1OSI/ECCP2/P2A' '29' \
         'G$1.RC2/ECCP1/P1A' '33'  'G$1.RC3/SCK1/SCL1' '34'  'G$1.RC4/SDI1/SDA1' '35'  'G$1.RC5/SDO1' '36'  'G$1.RC6/TX1/CK1' '31'  'G$1.RC7/RX1/DT1' '32' \
         'G$1.RD0/P1B' '60'  'G$1.RD1/ECCP3/P3A' '59'  'G$1.RD2/CCP4/P3D' '58'  'G$1.RE0/P2D' '2'  'G$1.RE1/P2C' '1'  'G$1.RE2/P2B' '64' \
         'G$1.RE3/P3C' '63'  'G$1.RE4/P3B' '62'  'G$1.RE5/P1C' '61'  'G$1.RF1/AN6/C2OUT' '17'  'G$1.RF2/AN7/C1OUT' '16'  'G$1.RF3/AN8' '15' \
         'G$1.RF4/AN9' '14'  'G$1.RF5/AN10/CVREF' '13'  'G$1.RF6/AN11' '12'  'G$1.RF7/!SS1' '11'  'G$1.RG4/CCP5/P1D' '8'  'G$1.TPIN+' '47' \
         'G$1.TPIN-' '46'  'G$1.TPOUT+' '51'  'G$1.TPOUT-' '50'  'G$1.VDD' '26'  'G$1.VDD@1' '38'  'G$1.VDD@2' '57' \
         'G$1.VDDCORE/VCAP' '10'  'G$1.VDDPLL' '54'  'G$1.VDDRX' '48'  'G$1.VDDTX' '49'  'G$1.VSS' '9'  'G$1.VSS@1' '25' \
         'G$1.VSS@2' '41'  'G$1.VSS@3' '56'  'G$1.VSSPLL' '55'  'G$1.VSSRX' '45'  'G$1.VSSTX' '52';
Package 'TQFP64-10X10' '5';
Technology -'' '6';
Connect  'G$1.!MCLR' '7'  'G$1.AVDD' '19'  'G$1.AVSS' '20'  'G$1.ENVREG' '18'  'G$1.OSC1/CLKI' '39' \
         'G$1.OSC2/CLKO' '40'  'G$1.RA0/LEDA/AN0' '24'  'G$1.RA1/LEDB/AN1' '23'  'G$1.RA2/AN2/VREF-' '22'  'G$1.RA3/AN3/VREF+' '21'  'G$1.RA4/T0CKI' '28' \
         'G$1.RA5/AN4' '27'  'G$1.RB0/INT0/FLT0' '3'  'G$1.RB1/INT1' '4'  'G$1.RB2/INT2' '5'  'G$1.RB3/INT3' '6'  'G$1.RB4/KBI0' '44' \
         'G$1.RB5/KBI1' '43'  'G$1.RB6/KBI2/PGC' '42'  'G$1.RB7/KBI3/PGD' '37'  'G$1.RBIAS' '53'  'G$1.RC0/T1OSO/T13CKI' '30'  'G$1.RC1/T1OSI/ECCP2/P2A' '29' \
         'G$1.RC2/ECCP1/P1A' '33'  'G$1.RC3/SCK1/SCL1' '34'  'G$1.RC4/SDI1/SDA1' '35'  'G$1.RC5/SDO1' '36'  'G$1.RC6/TX1/CK1' '31'  'G$1.RC7/RX1/DT1' '32' \
         'G$1.RD0/P1B' '60'  'G$1.RD1/ECCP3/P3A' '59'  'G$1.RD2/CCP4/P3D' '58'  'G$1.RE0/P2D' '2'  'G$1.RE1/P2C' '1'  'G$1.RE2/P2B' '64' \
         'G$1.RE3/P3C' '63'  'G$1.RE4/P3B' '62'  'G$1.RE5/P1C' '61'  'G$1.RF1/AN6/C2OUT' '17'  'G$1.RF2/AN7/C1OUT' '16'  'G$1.RF3/AN8' '15' \
         'G$1.RF4/AN9' '14'  'G$1.RF5/AN10/CVREF' '13'  'G$1.RF6/AN11' '12'  'G$1.RF7/!SS1' '11'  'G$1.RG4/CCP5/P1D' '8'  'G$1.TPIN+' '47' \
         'G$1.TPIN-' '46'  'G$1.TPOUT+' '51'  'G$1.TPOUT-' '50'  'G$1.VDD' '26'  'G$1.VDD@1' '38'  'G$1.VDD@2' '57' \
         'G$1.VDDCORE/VCAP' '10'  'G$1.VDDPLL' '54'  'G$1.VDDRX' '48'  'G$1.VDDTX' '49'  'G$1.VSS' '9'  'G$1.VSS@1' '25' \
         'G$1.VSS@2' '41'  'G$1.VSS@3' '56'  'G$1.VSSPLL' '55'  'G$1.VSSRX' '45'  'G$1.VSSTX' '52';

Edit 'PIC18F8*J6.dev';
Prefix 'IC';
Description '\
<b>PIC18F97J60 Family</b><p>\n\
64/80/100-Pin High-Performance, 1-Mbit Flash Microcontrollers with Ethernet<br>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/39762d.pdf';
Value off;
Add PIC18F8XJ6X 'G$1' next 0 (0 0);
Package 'TQFP80-12X12' '0';
Technology -'' '6' '7';
Connect  'G$1.!MCLR' '9'  'G$1.AVDD' '25'  'G$1.AVSS' '26'  'G$1.ENVREG' '24'  'G$1.OSC1/CLKI' '49' \
         'G$1.OSC2/CLKO' '50'  'G$1.RA0/LEDA/AN0' '30'  'G$1.RA1/LEDB/AN1' '29'  'G$1.RA2/AN2/VREF-' '28'  'G$1.RA3/AN3/VREF+' '27'  'G$1.RA4/T0CKI' '34' \
         'G$1.RA5/AN4' '33'  'G$1.RB0/INT0/FLT0' '5'  'G$1.RB1/INT1' '6'  'G$1.RB2/INT2' '7'  'G$1.RB3/INT3' '8'  'G$1.RB4/KBI0' '54' \
         'G$1.RB5/KBI1' '53'  'G$1.RB6/KBI2/PGC' '52'  'G$1.RB7/KBI3/PGD' '47'  'G$1.RBIAS' '65'  'G$1.RC0/T1OSO/T13CKI' '36'  'G$1.RC1/T1OSI/ECCP2/P2A' '35' \
         'G$1.RC2/ECCP1/P1A' '43'  'G$1.RC3/SCK1/SCL1' '44'  'G$1.RC4/SDI1/SDA1' '45'  'G$1.RC5/SDO1' '46'  'G$1.RC6/TX1/CK1' '37'  'G$1.RC7/RX1/DT1' '38' \
         'G$1.RD0' '72'  'G$1.RD1' '69'  'G$1.RD2' '68'  'G$1.RE0/P2D' '4'  'G$1.RE1/P2C' '3'  'G$1.RE2/P2B' '78' \
         'G$1.RE3/P3C' '77'  'G$1.RE4/P3B' '76'  'G$1.RE5/P1C' '75'  'G$1.RE6/P1B' '74'  'G$1.RE7/ECCP2/P2A' '73'  'G$1.RF1/AN6/C2OUT' '23' \
         'G$1.RF2/AN7/C1OUT' '18'  'G$1.RF3/AN8' '17'  'G$1.RF4/AN9' '16'  'G$1.RF5/AN10/CVREF' '15'  'G$1.RF6/AN11' '14'  'G$1.RF7/!SS1' '13' \
         'G$1.RG0/ECCP3/P3A' '56'  'G$1.RG1/TX2/CK2' '55'  'G$1.RG2/RX2/DT2' '42'  'G$1.RG3/CCP4/P3D' '41'  'G$1.RG4/CCP5/P1D' '10'  'G$1.RH0' '79' \
         'G$1.RH1' '80'  'G$1.RH2' '1'  'G$1.RH3' '2'  'G$1.RH4/AN12/P3C' '22'  'G$1.RH5/AN13/P3B' '21'  'G$1.RH6/AN14/P1C' '20' \
         'G$1.RH7/AN15/P1B' '19'  'G$1.RJ4' '40'  'G$1.RJ5' '39'  'G$1.TPIN+' '59'  'G$1.TPIN-' '58'  'G$1.TPOUT+' '63' \
         'G$1.TPOUT-' '62'  'G$1.VDD' '32'  'G$1.VDD@1' '48'  'G$1.VDD@2' '71'  'G$1.VDDCORE/VCAP' '12'  'G$1.VDDPLL' '66' \
         'G$1.VDDRX' '60'  'G$1.VDDTX' '61'  'G$1.VSS' '11'  'G$1.VSS@1' '31'  'G$1.VSS@2' '51'  'G$1.VSS@3' '70' \
         'G$1.VSSPLL' '67'  'G$1.VSSRX' '57'  'G$1.VSSTX' '64';
Package 'TQFP80-12X12' '5';
Technology -'' '6';
Connect  'G$1.!MCLR' '9'  'G$1.AVDD' '25'  'G$1.AVSS' '26'  'G$1.ENVREG' '24'  'G$1.OSC1/CLKI' '49' \
         'G$1.OSC2/CLKO' '50'  'G$1.RA0/LEDA/AN0' '30'  'G$1.RA1/LEDB/AN1' '29'  'G$1.RA2/AN2/VREF-' '28'  'G$1.RA3/AN3/VREF+' '27'  'G$1.RA4/T0CKI' '34' \
         'G$1.RA5/AN4' '33'  'G$1.RB0/INT0/FLT0' '5'  'G$1.RB1/INT1' '6'  'G$1.RB2/INT2' '7'  'G$1.RB3/INT3' '8'  'G$1.RB4/KBI0' '54' \
         'G$1.RB5/KBI1' '53'  'G$1.RB6/KBI2/PGC' '52'  'G$1.RB7/KBI3/PGD' '47'  'G$1.RBIAS' '65'  'G$1.RC0/T1OSO/T13CKI' '36'  'G$1.RC1/T1OSI/ECCP2/P2A' '35' \
         'G$1.RC2/ECCP1/P1A' '43'  'G$1.RC3/SCK1/SCL1' '44'  'G$1.RC4/SDI1/SDA1' '45'  'G$1.RC5/SDO1' '46'  'G$1.RC6/TX1/CK1' '37'  'G$1.RC7/RX1/DT1' '38' \
         'G$1.RD0' '72'  'G$1.RD1' '69'  'G$1.RD2' '68'  'G$1.RE0/P2D' '4'  'G$1.RE1/P2C' '3'  'G$1.RE2/P2B' '78' \
         'G$1.RE3/P3C' '77'  'G$1.RE4/P3B' '76'  'G$1.RE5/P1C' '75'  'G$1.RE6/P1B' '74'  'G$1.RE7/ECCP2/P2A' '73'  'G$1.RF1/AN6/C2OUT' '23' \
         'G$1.RF2/AN7/C1OUT' '18'  'G$1.RF3/AN8' '17'  'G$1.RF4/AN9' '16'  'G$1.RF5/AN10/CVREF' '15'  'G$1.RF6/AN11' '14'  'G$1.RF7/!SS1' '13' \
         'G$1.RG0/ECCP3/P3A' '56'  'G$1.RG1/TX2/CK2' '55'  'G$1.RG2/RX2/DT2' '42'  'G$1.RG3/CCP4/P3D' '41'  'G$1.RG4/CCP5/P1D' '10'  'G$1.RH0' '79' \
         'G$1.RH1' '80'  'G$1.RH2' '1'  'G$1.RH3' '2'  'G$1.RH4/AN12/P3C' '22'  'G$1.RH5/AN13/P3B' '21'  'G$1.RH6/AN14/P1C' '20' \
         'G$1.RH7/AN15/P1B' '19'  'G$1.RJ4' '40'  'G$1.RJ5' '39'  'G$1.TPIN+' '59'  'G$1.TPIN-' '58'  'G$1.TPOUT+' '63' \
         'G$1.TPOUT-' '62'  'G$1.VDD' '32'  'G$1.VDD@1' '48'  'G$1.VDD@2' '71'  'G$1.VDDCORE/VCAP' '12'  'G$1.VDDPLL' '66' \
         'G$1.VDDRX' '60'  'G$1.VDDTX' '61'  'G$1.VSS' '11'  'G$1.VSS@1' '31'  'G$1.VSS@2' '51'  'G$1.VSS@3' '70' \
         'G$1.VSSPLL' '67'  'G$1.VSSRX' '57'  'G$1.VSSTX' '64';

Edit 'PIC18F9*J6.dev';
Prefix 'IC';
Description '\
<b>PIC18F97J60 Family</b><p>\n\
64/80/100-Pin High-Performance, 1-Mbit Flash Microcontrollers with Ethernet<br>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/39762d.pdf';
Value off;
Add PIC18F9XJ6 'G$1' next 0 (0 0);
Package 'TQFP100' '0';
Technology -'' '6' '7';
Connect  'G$1.!MCLR' '13'  'G$1.AVDD' '30'  'G$1.AVSS' '31'  'G$1.D7/AD7/PSP7/!SS2' '83'  'G$1.ENVREG' '29' \
         'G$1.NC' '9'  'G$1.OSC1/CLKI' '63'  'G$1.OSC2/CLKO' '64'  'G$1.RA0/LEDA/AN0' '35'  'G$1.RA1/LEDB/AN1' '34'  'G$1.RA2/AN2/VREF-' '33' \
         'G$1.RA3/AN3/VREF+' '32'  'G$1.RA4/T0CKI' '42'  'G$1.RA5/AN4' '41'  'G$1.RB0/INT0/FLT0' '5'  'G$1.RB1/INT1' '6'  'G$1.RB2/INT2' '7' \
         'G$1.RB3/INT3/ECCP2/P2A' '8'  'G$1.RB4/KBI0' '69'  'G$1.RB5/KBI1' '68'  'G$1.RB6/KBI2/PGC' '67'  'G$1.RB7/KBI3/PGD' '57'  'G$1.RBIAS' '80' \
         'G$1.RC0/T1OSO/T13CKI' '44'  'G$1.RC1/T1OSI/ECCP2/P2A' '43'  'G$1.RC2/ECCP1/P1A' '53'  'G$1.RC3/SCK1/SCL1' '54'  'G$1.RC4/SDI1/SDA1' '55'  'G$1.RC5/SDO1' '56' \
         'G$1.RC6/TX1/CK1' '45'  'G$1.RC7/RX1/DT1' '46'  'G$1.RD0/AD0/PSP0' '92'  'G$1.RD1/AD1/PSP1' '91'  'G$1.RD2/AD2/PSP2' '90'  'G$1.RD3/AD3/PSP3' '89' \
         'G$1.RD4/AD4/PSP4/SDO2/SD' '88'  'G$1.RD5/AD5/PSP5/SDI2/SDA2' '87'  'G$1.RD6/AD6/PSP6/SCK2/SCL2' '84'  'G$1.RE0/AD8/!RD!/P2D/T' '4'  'G$1.RE1/AD9/!WR!/P2C' '3'  'G$1.RE2/AD10/!CS!/P2B' '98' \
         'G$1.RE3/AD11/P3C' '97'  'G$1.RE4/AD12/P3B' '96'  'G$1.RE5/AD13/P1C' '95'  'G$1.RE6/AD14/P1B' '94'  'G$1.RE7/AD15/ECCP2/P2A' '93'  'G$1.RF0/AN5' '12' \
         'G$1.RF1/AN6/C2OUT' '28'  'G$1.RF2/AN7/C1OUT' '23'  'G$1.RF3/AN8' '22'  'G$1.RF4/AN9' '21'  'G$1.RF5/AN10/CVREF' '20'  'G$1.RF6/AN11' '19' \
         'G$1.RF7/!SS1' '18'  'G$1.RG0/ECCP3/P3A' '71'  'G$1.RG1/TX2/CK2' '70'  'G$1.RG2/RX2/DT2' '52'  'G$1.RG3/CCP4/P3D' '51'  'G$1.RG4/CCP5/P1D' '14' \
         'G$1.RG5' '11'  'G$1.RG6' '10'  'G$1.RG7' '38'  'G$1.RH0/A16' '99'  'G$1.RH1/A17' '100'  'G$1.RH2/A18' '1' \
         'G$1.RH3/A19' '2'  'G$1.RH4/AN12/P3C' '27'  'G$1.RH5/AN13/P3B' '26'  'G$1.RH6/AN14/P1C' '25'  'G$1.RH7/AN15/P1B' '24'  'G$1.RJ0/ALE' '49' \
         'G$1.RJ1/!OE' '50'  'G$1.RJ2/!WRL' '66'  'G$1.RJ3/!WRH' '61'  'G$1.RJ4/BA0' '47'  'G$1.RJ5/!CE' '48'  'G$1.RJ6/!LB' '58' \
         'G$1.RJ7/!UB' '39'  'G$1.TPIN+' '74'  'G$1.TPIN-' '73'  'G$1.TPOUT+' '78'  'G$1.TPOUT-' '77'  'G$1.VDD' '17' \
         'G$1.VDD@1' '37'  'G$1.VDD@2' '59'  'G$1.VDD@3' '62'  'G$1.VDD@4' '86'  'G$1.VDDCORE/VCAP3' '16'  'G$1.VDDPLL' '81' \
         'G$1.VDDRX' '75'  'G$1.VDDTX' '76'  'G$1.VSS' '15'  'G$1.VSS@1' '36'  'G$1.VSS@2' '40'  'G$1.VSS@3' '60' \
         'G$1.VSS@4' '65'  'G$1.VSS@5' '85'  'G$1.VSSPLL' '82'  'G$1.VSSRX' '72'  'G$1.VSSTX' '79';
Package 'TQFP100' '5';
Technology -'' '6';
Connect  'G$1.!MCLR' '13'  'G$1.AVDD' '30'  'G$1.AVSS' '31'  'G$1.D7/AD7/PSP7/!SS2' '83'  'G$1.ENVREG' '29' \
         'G$1.NC' '9'  'G$1.OSC1/CLKI' '63'  'G$1.OSC2/CLKO' '64'  'G$1.RA0/LEDA/AN0' '35'  'G$1.RA1/LEDB/AN1' '34'  'G$1.RA2/AN2/VREF-' '33' \
         'G$1.RA3/AN3/VREF+' '32'  'G$1.RA4/T0CKI' '42'  'G$1.RA5/AN4' '41'  'G$1.RB0/INT0/FLT0' '5'  'G$1.RB1/INT1' '6'  'G$1.RB2/INT2' '7' \
         'G$1.RB3/INT3/ECCP2/P2A' '8'  'G$1.RB4/KBI0' '69'  'G$1.RB5/KBI1' '68'  'G$1.RB6/KBI2/PGC' '67'  'G$1.RB7/KBI3/PGD' '57'  'G$1.RBIAS' '80' \
         'G$1.RC0/T1OSO/T13CKI' '44'  'G$1.RC1/T1OSI/ECCP2/P2A' '43'  'G$1.RC2/ECCP1/P1A' '53'  'G$1.RC3/SCK1/SCL1' '54'  'G$1.RC4/SDI1/SDA1' '55'  'G$1.RC5/SDO1' '56' \
         'G$1.RC6/TX1/CK1' '45'  'G$1.RC7/RX1/DT1' '46'  'G$1.RD0/AD0/PSP0' '92'  'G$1.RD1/AD1/PSP1' '91'  'G$1.RD2/AD2/PSP2' '90'  'G$1.RD3/AD3/PSP3' '89' \
         'G$1.RD4/AD4/PSP4/SDO2/SD' '88'  'G$1.RD5/AD5/PSP5/SDI2/SDA2' '87'  'G$1.RD6/AD6/PSP6/SCK2/SCL2' '84'  'G$1.RE0/AD8/!RD!/P2D/T' '4'  'G$1.RE1/AD9/!WR!/P2C' '3'  'G$1.RE2/AD10/!CS!/P2B' '98' \
         'G$1.RE3/AD11/P3C' '97'  'G$1.RE4/AD12/P3B' '96'  'G$1.RE5/AD13/P1C' '95'  'G$1.RE6/AD14/P1B' '94'  'G$1.RE7/AD15/ECCP2/P2A' '93'  'G$1.RF0/AN5' '12' \
         'G$1.RF1/AN6/C2OUT' '28'  'G$1.RF2/AN7/C1OUT' '23'  'G$1.RF3/AN8' '22'  'G$1.RF4/AN9' '21'  'G$1.RF5/AN10/CVREF' '20'  'G$1.RF6/AN11' '19' \
         'G$1.RF7/!SS1' '18'  'G$1.RG0/ECCP3/P3A' '71'  'G$1.RG1/TX2/CK2' '70'  'G$1.RG2/RX2/DT2' '52'  'G$1.RG3/CCP4/P3D' '51'  'G$1.RG4/CCP5/P1D' '14' \
         'G$1.RG5' '11'  'G$1.RG6' '10'  'G$1.RG7' '38'  'G$1.RH0/A16' '99'  'G$1.RH1/A17' '100'  'G$1.RH2/A18' '1' \
         'G$1.RH3/A19' '2'  'G$1.RH4/AN12/P3C' '27'  'G$1.RH5/AN13/P3B' '26'  'G$1.RH6/AN14/P1C' '25'  'G$1.RH7/AN15/P1B' '24'  'G$1.RJ0/ALE' '49' \
         'G$1.RJ1/!OE' '50'  'G$1.RJ2/!WRL' '66'  'G$1.RJ3/!WRH' '61'  'G$1.RJ4/BA0' '47'  'G$1.RJ5/!CE' '48'  'G$1.RJ6/!LB' '58' \
         'G$1.RJ7/!UB' '39'  'G$1.TPIN+' '74'  'G$1.TPIN-' '73'  'G$1.TPOUT+' '78'  'G$1.TPOUT-' '77'  'G$1.VDD' '17' \
         'G$1.VDD@1' '37'  'G$1.VDD@2' '59'  'G$1.VDD@3' '62'  'G$1.VDD@4' '86'  'G$1.VDDCORE/VCAP3' '16'  'G$1.VDDPLL' '81' \
         'G$1.VDDRX' '75'  'G$1.VDDTX' '76'  'G$1.VSS' '15'  'G$1.VSS@1' '36'  'G$1.VSS@2' '40'  'G$1.VSS@3' '60' \
         'G$1.VSS@4' '65'  'G$1.VSS@5' '85'  'G$1.VSSPLL' '82'  'G$1.VSSRX' '72'  'G$1.VSSTX' '79';

Edit 'PIC12F683.dev';
Prefix 'IC';
Description '\
<b>8-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology</b><p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/41211D_.pdf';
Value off;
Add PIC12F683 'G$1' next 0 (0 0);
Package 'DIL8' 'P';
Technology '';
Connect  'G$1.GP0/AN0/CIN+/ICSPDAT/ULPWU' '7'  'G$1.GP1/AN1/CIN-/VREF/ICSPCLK' '6'  'G$1.GP2/AN2/T0CKI/INT/COUT/CCP1' '5'  'G$1.GP3/!MCLR!/VPP' '4'  'G$1.GP4/AN3/T1G/OSC2/CLKOUT' '3' \
         'G$1.GP5/T1CKI/OSC1/CLKIN' '2'  'G$1.VDD' '1'  'G$1.VSS' '8';
Package 'DFN-S' 'DS';
Technology '';
Connect  'G$1.GP0/AN0/CIN+/ICSPDAT/ULPWU' '7'  'G$1.GP1/AN1/CIN-/VREF/ICSPCLK' '6'  'G$1.GP2/AN2/T0CKI/INT/COUT/CCP1' '5'  'G$1.GP3/!MCLR!/VPP' '4'  'G$1.GP4/AN3/T1G/OSC2/CLKOUT' '3' \
         'G$1.GP5/T1CKI/OSC1/CLKIN' '2'  'G$1.VDD' '1'  'G$1.VSS' '8';
Package 'SO-08' 'SN';
Technology '';
Connect  'G$1.GP0/AN0/CIN+/ICSPDAT/ULPWU' '7'  'G$1.GP1/AN1/CIN-/VREF/ICSPCLK' '6'  'G$1.GP2/AN2/T0CKI/INT/COUT/CCP1' '5'  'G$1.GP3/!MCLR!/VPP' '4'  'G$1.GP4/AN3/T1G/OSC2/CLKOUT' '3' \
         'G$1.GP5/T1CKI/OSC1/CLKIN' '2'  'G$1.VDD' '1'  'G$1.VSS' '8';
Package 'DFN8-4X4' 'MD';
Technology '';
Connect  'G$1.GP0/AN0/CIN+/ICSPDAT/ULPWU' '7'  'G$1.GP1/AN1/CIN-/VREF/ICSPCLK' '6'  'G$1.GP2/AN2/T0CKI/INT/COUT/CCP1' '5'  'G$1.GP3/!MCLR!/VPP' '4'  'G$1.GP4/AN3/T1G/OSC2/CLKOUT' '3' \
         'G$1.GP5/T1CKI/OSC1/CLKIN' '2'  'G$1.VDD' '1'  'G$1.VSS' '8';

Edit 'MCP355*.dev';
Prefix 'IC';
Description '\
<b>Low-Power, Single-Channel 22-Bit Delta-Sigma ADCs<br><p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/21950c.pdf';
Value off;
Add MCP3550 '-1' next 0 (0 0);
Package 'MSOP8' 'MS';
Technology -'' '0-50' '0-60' '1' '3';
Connect  '-1.!CS' '7'  '-1.SCK' '5'  '-1.SDO/!RDY' '6'  '-1.VDD' '8'  '-1.VIN+' '2' \
         '-1.VIN-' '3'  '-1.VREF' '1'  '-1.VSS' '4';
Package 'SO-08' 'SN';
Technology -'' '0-50' '0-60' '1' '3';
Connect  '-1.!CS' '7'  '-1.SCK' '5'  '-1.SDO/!RDY' '6'  '-1.VDD' '8'  '-1.VIN+' '2' \
         '-1.VIN-' '3'  '-1.VREF' '1'  '-1.VSS' '4';

Edit 'ENC28J60.dev';
Prefix 'IC';
Description '\
<b>Stand-Alone Ethernet Controller with SPI Interface</b><p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/39662c.pdf';
Value off;
Add ENC28J60 'G$1' next 0 (0 0);
Package 'DIL28-3' 'SP';
Technology '';
Connect  'G$1.!CS' '9'  'G$1.!INT' '4'  'G$1.!RESET' '10'  'G$1.CLKOUT' '3'  'G$1.LEDA' '27' \
         'G$1.LEDB' '26'  'G$1.NC*' '5'  'G$1.OSC1' '23'  'G$1.OSC2' '24'  'G$1.RBIAS' '14'  'G$1.SCK' '8' \
         'G$1.SI' '7'  'G$1.SO' '6'  'G$1.TPIN+' '13'  'G$1.TPIN-' '12'  'G$1.TPOUT+' '17'  'G$1.TPOUT-' '16' \
         'G$1.VCAP' '1'  'G$1.VDD' '28'  'G$1.VDDOSC' '25'  'G$1.VDDPLL' '20'  'G$1.VDDRX' '19'  'G$1.VDDTX' '15' \
         'G$1.VSS' '2'  'G$1.VSSOSC' '22'  'G$1.VSSPLL' '21'  'G$1.VSSRX' '11'  'G$1.VSSTX' '18';
Package 'SO28W' 'SO';
Technology '';
Connect  'G$1.!CS' '9'  'G$1.!INT' '4'  'G$1.!RESET' '10'  'G$1.CLKOUT' '3'  'G$1.LEDA' '27' \
         'G$1.LEDB' '26'  'G$1.NC*' '5'  'G$1.OSC1' '22'  'G$1.OSC2' '23'  'G$1.RBIAS' '14'  'G$1.SCK' '8' \
         'G$1.SI' '7'  'G$1.SO' '6'  'G$1.TPIN+' '13'  'G$1.TPIN-' '12'  'G$1.TPOUT+' '17'  'G$1.TPOUT-' '16' \
         'G$1.VCAP' '1'  'G$1.VDD' '28'  'G$1.VDDOSC' '24'  'G$1.VDDPLL' '20'  'G$1.VDDRX' '19'  'G$1.VDDTX' '15' \
         'G$1.VSS' '2'  'G$1.VSSOSC' '25'  'G$1.VSSPLL' '21'  'G$1.VSSRX' '11'  'G$1.VSSTX' '18';

Edit 'MCP3202.dev';
Prefix 'IC';
Description '\
<b>2.7V Dual Channel 12-Bit A/D Converter with SPI Serial Interface</b><p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/21034D.pdf';
Value off;
Add MCP3202 'P' next 0 (0 0);
Package 'DIL8' 'P';
Technology '';
Connect  'P.!CS!/SHDN' '1'  'P.CH0' '2'  'P.CH1' '3'  'P.CLK' '7'  'P.DIN' '5' \
         'P.DOUT' '6'  'P.VDD/VREF' '8'  'P.VSS' '4';
Package 'SO-08' 'SN';
Technology '';
Connect  'P.!CS!/SHDN' '1'  'P.CH0' '2'  'P.CH1' '3'  'P.CLK' '7'  'P.DIN' '5' \
         'P.DOUT' '6'  'P.VDD/VREF' '8'  'P.VSS' '4';
Package 'MSOP8' 'MS';
Technology '';
Connect  'P.!CS!/SHDN' '1'  'P.CH0' '2'  'P.CH1' '3'  'P.CLK' '7'  'P.DIN' '5' \
         'P.DOUT' '6'  'P.VDD/VREF' '8'  'P.VSS' '4';
Package 'TSSOP8' 'ST';
Technology '';
Connect  'P.!CS!/SHDN' '1'  'P.CH0' '2'  'P.CH1' '3'  'P.CLK' '7'  'P.DIN' '5' \
         'P.DOUT' '6'  'P.VDD/VREF' '8'  'P.VSS' '4';

Edit 'PIC24FJ256GB110.dev';
Prefix 'IC';
Description '\
<b>PIC24FJ256GB110</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC24FJ256GB110.bsd';
Value off;
Add PIC24FJ256GB110 'G$1' next 0 (0 0);
Package 'TQFP100' '';
Technology '';
Connect  'G$1.!MCLR' '13'  'G$1.AVDD' '30'  'G$1.AVSS' '31'  'G$1.ENVREG' '86'  'G$1.RA2' '58' \
         'G$1.RA3' '59'  'G$1.RA6' '91'  'G$1.RA7' '92'  'G$1.RA9' '28'  'G$1.RA10' '29'  'G$1.RA14' '66' \
         'G$1.RA15' '67'  'G$1.RB0' '25'  'G$1.RB1' '24'  'G$1.RB2' '23'  'G$1.RB3' '22'  'G$1.RB4' '21' \
         'G$1.RB5' '20'  'G$1.RB6' '26'  'G$1.RB7' '27'  'G$1.RB8' '32'  'G$1.RB9' '33'  'G$1.RB10' '34' \
         'G$1.RB11' '35'  'G$1.RB12' '41'  'G$1.RB13' '42'  'G$1.RB14' '43'  'G$1.RB15' '44'  'G$1.RC1' '6' \
         'G$1.RC2' '7'  'G$1.RC3' '8'  'G$1.RC4' '9'  'G$1.RC12' '63'  'G$1.RC13' '73'  'G$1.RC14' '74' \
         'G$1.RC15' '64'  'G$1.RD0' '72'  'G$1.RD1' '76'  'G$1.RD2' '77'  'G$1.RD3' '78'  'G$1.RD4' '81' \
         'G$1.RD5' '82'  'G$1.RD6' '83'  'G$1.RD7' '84'  'G$1.RD8' '68'  'G$1.RD9' '69'  'G$1.RD10' '70' \
         'G$1.RD11' '71'  'G$1.RD12' '79'  'G$1.RD13' '80'  'G$1.RD14' '47'  'G$1.RD15' '48'  'G$1.RE0' '93' \
         'G$1.RE1' '94'  'G$1.RE2' '98'  'G$1.RE3' '99'  'G$1.RE4' '100'  'G$1.RE5' '3'  'G$1.RE6' '4' \
         'G$1.RE7' '5'  'G$1.RE8' '18'  'G$1.RE9' '19'  'G$1.RF0' '87'  'G$1.RF1' '88'  'G$1.RF2' '52' \
         'G$1.RF3' '51'  'G$1.RF4' '49'  'G$1.RF5' '50'  'G$1.RF8' '53'  'G$1.RF12' '40'  'G$1.RF13' '39' \
         'G$1.RG0' '90'  'G$1.RG1' '89'  'G$1.RG2' '57'  'G$1.RG3' '56'  'G$1.RG6' '10'  'G$1.RG7' '11' \
         'G$1.RG8' '12'  'G$1.RG9' '14'  'G$1.RG12' '96'  'G$1.RG13' '97'  'G$1.RG14' '95'  'G$1.RG15' '1' \
         'G$1.TCK' '38'  'G$1.TDI' '60'  'G$1.TDO' '61'  'G$1.TMS' '17'  'G$1.VBUS' '54'  'G$1.VDD@1' '2' \
         'G$1.VDD@2' '16'  'G$1.VDD@3' '37'  'G$1.VDD@4' '46'  'G$1.VDD@5' '62'  'G$1.VDDCORE' '85'  'G$1.VSS@1' '75' \
         'G$1.VSS@2' '15'  'G$1.VSS@3' '36'  'G$1.VSS@4' '45'  'G$1.VSS@5' '65'  'G$1.VUSB' '55';

Edit 'PIC32MX320F*H.dev';
Prefix 'IC';
Description '\
<b>PIC32MX320FxxxH</b><p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/61143E.pdf, PIC32MX320F064H.bsdl';
Value off;
Add PIC32MX320F064H 'G$1' next 0 (0 0);
Package 'TQFP64-10X10' '';
Technology -'' '032' '064' '128';
Connect  'G$1.!MCLR' '7'  'G$1.AVDD' '19'  'G$1.AVSS' '20'  'G$1.RB0' '16'  'G$1.RB1' '15' \
         'G$1.RB2' '14'  'G$1.RB3' '13'  'G$1.RB4' '12'  'G$1.RB5' '11'  'G$1.RB6' '17'  'G$1.RB7' '18' \
         'G$1.RB8' '21'  'G$1.RB9' '22'  'G$1.RB14' '29'  'G$1.RB15' '30'  'G$1.RC12' '39'  'G$1.RC13' '47' \
         'G$1.RC14' '48'  'G$1.RC15' '40'  'G$1.RD0' '46'  'G$1.RD1' '49'  'G$1.RD2' '50'  'G$1.RD3' '51' \
         'G$1.RD4' '52'  'G$1.RD5' '53'  'G$1.RD6' '54'  'G$1.RD7' '55'  'G$1.RD8' '42'  'G$1.RD9' '43' \
         'G$1.RD10' '44'  'G$1.RD11' '45'  'G$1.RE0' '60'  'G$1.RE1' '61'  'G$1.RE2' '62'  'G$1.RE3' '63' \
         'G$1.RE4' '64'  'G$1.RE5' '1'  'G$1.RE6' '2'  'G$1.RE7' '3'  'G$1.RF0' '58'  'G$1.RF1' '59' \
         'G$1.RF2' '34'  'G$1.RF3' '33'  'G$1.RF4' '31'  'G$1.RF5' '32'  'G$1.RF6' '35'  'G$1.RG2' '37' \
         'G$1.RG3' '36'  'G$1.RG6' '4'  'G$1.RG7' '5'  'G$1.RG8' '6'  'G$1.RG9' '8'  'G$1.TCK' '27' \
         'G$1.TDI' '28'  'G$1.TDO' '24'  'G$1.TMS' '23'  'G$1.VDD@2' '10'  'G$1.VDD@3' '26'  'G$1.VDD@5' '38' \
         'G$1.VDDCORE' '56'  'G$1.VREG' '57'  'G$1.VSS@2' '9'  'G$1.VSS@3' '25'  'G$1.VSS@5' '41';

Edit 'PIC32MX320F128L.dev';
Prefix 'IC';
Description '\
<b>PIC32MX320F128L</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC32MX320F128L.bsdl';
Value off;
Add PIC32MX320F128L 'G$1' next 0 (0 0);
Package 'TQFP100' '';
Technology '';
Connect  'G$1.!MCLR' '13'  'G$1.AVDD' '30'  'G$1.AVSS' '31'  'G$1.RA2' '58'  'G$1.RA3' '59' \
         'G$1.RA6' '91'  'G$1.RA7' '92'  'G$1.RA9' '28'  'G$1.RA10' '29'  'G$1.RA14' '66'  'G$1.RA15' '67' \
         'G$1.RB0' '25'  'G$1.RB1' '24'  'G$1.RB2' '23'  'G$1.RB3' '22'  'G$1.RB4' '21'  'G$1.RB5' '20' \
         'G$1.RB6' '26'  'G$1.RB7' '27'  'G$1.RB8' '32'  'G$1.RB9' '33'  'G$1.RB10' '34'  'G$1.RB11' '35' \
         'G$1.RB12' '41'  'G$1.RB13' '42'  'G$1.RB14' '43'  'G$1.RB15' '44'  'G$1.RC1' '6'  'G$1.RC2' '7' \
         'G$1.RC3' '8'  'G$1.RC4' '9'  'G$1.RC12' '63'  'G$1.RC13' '73'  'G$1.RC14' '74'  'G$1.RC15' '64' \
         'G$1.RD0' '72'  'G$1.RD1' '76'  'G$1.RD2' '77'  'G$1.RD3' '78'  'G$1.RD4' '81'  'G$1.RD5' '82' \
         'G$1.RD6' '83'  'G$1.RD7' '84'  'G$1.RD8' '68'  'G$1.RD9' '69'  'G$1.RD10' '70'  'G$1.RD11' '71' \
         'G$1.RD12' '79'  'G$1.RD13' '80'  'G$1.RD14' '47'  'G$1.RD15' '48'  'G$1.RE0' '93'  'G$1.RE1' '94' \
         'G$1.RE2' '98'  'G$1.RE3' '99'  'G$1.RE4' '100'  'G$1.RE5' '3'  'G$1.RE6' '4'  'G$1.RE7' '5' \
         'G$1.RE8' '18'  'G$1.RE9' '19'  'G$1.RF0' '87'  'G$1.RF1' '88'  'G$1.RF2' '52'  'G$1.RF3' '51' \
         'G$1.RF4' '49'  'G$1.RF5' '50'  'G$1.RF6' '55'  'G$1.RF7' '54'  'G$1.RF8' '53'  'G$1.RF12' '40' \
         'G$1.RF13' '39'  'G$1.RG0' '90'  'G$1.RG1' '89'  'G$1.RG2' '57'  'G$1.RG3' '56'  'G$1.RG6' '10' \
         'G$1.RG7' '11'  'G$1.RG8' '12'  'G$1.RG9' '14'  'G$1.RG12' '96'  'G$1.RG13' '97'  'G$1.RG14' '95' \
         'G$1.RG15' '1'  'G$1.TCK' '38'  'G$1.TDI' '60'  'G$1.TDO' '61'  'G$1.TMS' '17'  'G$1.VDD@1' '2' \
         'G$1.VDD@2' '16'  'G$1.VDD@3' '37'  'G$1.VDD@4' '46'  'G$1.VDD@5' '62'  'G$1.VDDCORE' '85'  'G$1.VREG' '86' \
         'G$1.VSS@1' '75'  'G$1.VSS@2' '15'  'G$1.VSS@3' '36'  'G$1.VSS@4' '45'  'G$1.VSS@5' '65';

Edit 'PIC32MX360F512L.dev';
Prefix 'IC';
Description '\
<b>PIC32MX360F512L</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC32MX360F512L.bsdl';
Value off;
Add PIC32MX360F512L 'G$1' next 0 (0 0);
Package 'TQFP100' '';
Technology '';
Connect  'G$1.!MCLR' '13'  'G$1.AVDD' '30'  'G$1.AVSS' '31'  'G$1.RA2' '58'  'G$1.RA3' '59' \
         'G$1.RA6' '91'  'G$1.RA7' '92'  'G$1.RA9' '28'  'G$1.RA10' '29'  'G$1.RA14' '66'  'G$1.RA15' '67' \
         'G$1.RB0' '25'  'G$1.RB1' '24'  'G$1.RB2' '23'  'G$1.RB3' '22'  'G$1.RB4' '21'  'G$1.RB5' '20' \
         'G$1.RB6' '26'  'G$1.RB7' '27'  'G$1.RB8' '32'  'G$1.RB9' '33'  'G$1.RB10' '34'  'G$1.RB11' '35' \
         'G$1.RB12' '41'  'G$1.RB13' '42'  'G$1.RB14' '43'  'G$1.RB15' '44'  'G$1.RC1' '6'  'G$1.RC2' '7' \
         'G$1.RC3' '8'  'G$1.RC4' '9'  'G$1.RC12' '63'  'G$1.RC13' '73'  'G$1.RC14' '74'  'G$1.RC15' '64' \
         'G$1.RD0' '72'  'G$1.RD1' '76'  'G$1.RD2' '77'  'G$1.RD3' '78'  'G$1.RD4' '81'  'G$1.RD5' '82' \
         'G$1.RD6' '83'  'G$1.RD7' '84'  'G$1.RD8' '68'  'G$1.RD9' '69'  'G$1.RD10' '70'  'G$1.RD11' '71' \
         'G$1.RD12' '79'  'G$1.RD13' '80'  'G$1.RD14' '47'  'G$1.RD15' '48'  'G$1.RE0' '93'  'G$1.RE1' '94' \
         'G$1.RE2' '98'  'G$1.RE3' '99'  'G$1.RE4' '100'  'G$1.RE5' '3'  'G$1.RE6' '4'  'G$1.RE7' '5' \
         'G$1.RE8' '18'  'G$1.RE9' '19'  'G$1.RF0' '87'  'G$1.RF1' '88'  'G$1.RF2' '52'  'G$1.RF3' '51' \
         'G$1.RF4' '49'  'G$1.RF5' '50'  'G$1.RF6' '55'  'G$1.RF7' '54'  'G$1.RF8' '53'  'G$1.RF12' '40' \
         'G$1.RF13' '39'  'G$1.RG0' '90'  'G$1.RG1' '89'  'G$1.RG2' '57'  'G$1.RG3' '56'  'G$1.RG6' '10' \
         'G$1.RG7' '11'  'G$1.RG8' '12'  'G$1.RG9' '14'  'G$1.RG12' '96'  'G$1.RG13' '97'  'G$1.RG14' '95' \
         'G$1.RG15' '1'  'G$1.TCK' '38'  'G$1.TDI' '60'  'G$1.TDO' '61'  'G$1.TMS' '17'  'G$1.VDD@1' '2' \
         'G$1.VDD@2' '16'  'G$1.VDD@3' '37'  'G$1.VDD@4' '46'  'G$1.VDD@5' '62'  'G$1.VDDCORE' '85'  'G$1.VREG' '86' \
         'G$1.VSS@1' '75'  'G$1.VSS@2' '15'  'G$1.VSS@3' '36'  'G$1.VSS@4' '45'  'G$1.VSS@5' '65';

Edit 'PIC32MX440F256H.dev';
Prefix 'IC';
Description '\
<b>PIC32MX440F256H</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC32MX440F256H.bsdl';
Value off;
Add PIC32MX440F256H 'G$1' next 0 (0 0);
Package 'TQFP64-10X10' '';
Technology '';
Connect  'G$1.!MCLR' '7'  'G$1.AVDD' '19'  'G$1.AVSS' '20'  'G$1.RB0' '16'  'G$1.RB1' '15' \
         'G$1.RB2' '14'  'G$1.RB3' '13'  'G$1.RB4' '12'  'G$1.RB5' '11'  'G$1.RB6' '17'  'G$1.RB7' '18' \
         'G$1.RB8' '21'  'G$1.RB9' '22'  'G$1.RB14' '29'  'G$1.RB15' '30'  'G$1.RC12' '39'  'G$1.RC13' '47' \
         'G$1.RC14' '48'  'G$1.RC15' '40'  'G$1.RD0' '46'  'G$1.RD1' '49'  'G$1.RD2' '50'  'G$1.RD3' '51' \
         'G$1.RD4' '52'  'G$1.RD5' '53'  'G$1.RD6' '54'  'G$1.RD7' '55'  'G$1.RD8' '42'  'G$1.RD9' '43' \
         'G$1.RD10' '44'  'G$1.RD11' '45'  'G$1.RE0' '60'  'G$1.RE1' '61'  'G$1.RE2' '62'  'G$1.RE3' '63' \
         'G$1.RE4' '64'  'G$1.RE5' '1'  'G$1.RE6' '2'  'G$1.RE7' '3'  'G$1.RF0' '58'  'G$1.RF1' '59' \
         'G$1.RF3' '33'  'G$1.RF4' '31'  'G$1.RF5' '32'  'G$1.RG6' '4'  'G$1.RG7' '5'  'G$1.RG8' '6' \
         'G$1.RG9' '8'  'G$1.TCK' '27'  'G$1.TDI' '28'  'G$1.TDO' '24'  'G$1.TMS' '23'  'G$1.USBDM' '36' \
         'G$1.USBDP' '37'  'G$1.VBUS' '34'  'G$1.VDD@2' '10'  'G$1.VDD@3' '26'  'G$1.VDD@5' '38'  'G$1.VDDCORE' '56' \
         'G$1.VREG' '57'  'G$1.VSS@2' '9'  'G$1.VSS@3' '25'  'G$1.VSS@5' '41'  'G$1.VUSB' '35';

Edit 'PIC32MX460F512L.dev';
Prefix 'IC';
Description '\
<b>PIC32MX460F512L</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC32MX460F512L.bsdl';
Value off;
Add PIC32MX460F512L 'G$1' next 0 (0 0);
Package 'TQFP100' '';
Technology '';
Connect  'G$1.!MCLR' '13'  'G$1.AVDD' '30'  'G$1.AVSS' '31'  'G$1.RA2' '58'  'G$1.RA3' '59' \
         'G$1.RA6' '91'  'G$1.RA7' '92'  'G$1.RA9' '28'  'G$1.RA10' '29'  'G$1.RA14' '66'  'G$1.RA15' '67' \
         'G$1.RB0' '25'  'G$1.RB1' '24'  'G$1.RB2' '23'  'G$1.RB3' '22'  'G$1.RB4' '21'  'G$1.RB5' '20' \
         'G$1.RB6' '26'  'G$1.RB7' '27'  'G$1.RB8' '32'  'G$1.RB9' '33'  'G$1.RB10' '34'  'G$1.RB11' '35' \
         'G$1.RB12' '41'  'G$1.RB13' '42'  'G$1.RB14' '43'  'G$1.RB15' '44'  'G$1.RC1' '6'  'G$1.RC2' '7' \
         'G$1.RC3' '8'  'G$1.RC4' '9'  'G$1.RC12' '63'  'G$1.RC13' '73'  'G$1.RC14' '74'  'G$1.RC15' '64' \
         'G$1.RD0' '72'  'G$1.RD1' '76'  'G$1.RD2' '77'  'G$1.RD3' '78'  'G$1.RD4' '81'  'G$1.RD5' '82' \
         'G$1.RD6' '83'  'G$1.RD7' '84'  'G$1.RD8' '68'  'G$1.RD9' '69'  'G$1.RD10' '70'  'G$1.RD11' '71' \
         'G$1.RD12' '79'  'G$1.RD13' '80'  'G$1.RD14' '47'  'G$1.RD15' '48'  'G$1.RE0' '93'  'G$1.RE1' '94' \
         'G$1.RE2' '98'  'G$1.RE3' '99'  'G$1.RE4' '100'  'G$1.RE5' '3'  'G$1.RE6' '4'  'G$1.RE7' '5' \
         'G$1.RE8' '18'  'G$1.RE9' '19'  'G$1.RF0' '87'  'G$1.RF1' '88'  'G$1.RF2' '52'  'G$1.RF3' '51' \
         'G$1.RF4' '49'  'G$1.RF5' '50'  'G$1.RF8' '53'  'G$1.RF12' '40'  'G$1.RF13' '39'  'G$1.RG0' '90' \
         'G$1.RG1' '89'  'G$1.RG6' '10'  'G$1.RG7' '11'  'G$1.RG8' '12'  'G$1.RG9' '14'  'G$1.RG12' '96' \
         'G$1.RG13' '97'  'G$1.RG14' '95'  'G$1.RG15' '1'  'G$1.TCK' '38'  'G$1.TDI' '60'  'G$1.TDO' '61' \
         'G$1.TMS' '17'  'G$1.USBDM' '56'  'G$1.USBDP' '57'  'G$1.VBUS' '54'  'G$1.VDD@1' '2'  'G$1.VDD@2' '16' \
         'G$1.VDD@3' '37'  'G$1.VDD@4' '46'  'G$1.VDD@5' '62'  'G$1.VDDCORE' '85'  'G$1.VREG' '86'  'G$1.VSS@1' '75' \
         'G$1.VSS@2' '15'  'G$1.VSS@3' '36'  'G$1.VSS@4' '45'  'G$1.VSS@5' '65'  'G$1.VUSB' '55';

Edit 'PIC32MX460F256L.dev';
Prefix 'IC';
Description '\
<b>PIC32MX460F256L</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC32MX460F256L.bsdl';
Value off;
Add PIC32MX460F256L 'G$1' next 0 (0 0);
Package 'TQFP100' '';
Technology '';
Connect  'G$1.!MCLR' '13'  'G$1.AVDD' '30'  'G$1.AVSS' '31'  'G$1.RA2' '58'  'G$1.RA3' '59' \
         'G$1.RA6' '91'  'G$1.RA7' '92'  'G$1.RA9' '28'  'G$1.RA10' '29'  'G$1.RA14' '66'  'G$1.RA15' '67' \
         'G$1.RB0' '25'  'G$1.RB1' '24'  'G$1.RB2' '23'  'G$1.RB3' '22'  'G$1.RB4' '21'  'G$1.RB5' '20' \
         'G$1.RB6' '26'  'G$1.RB7' '27'  'G$1.RB8' '32'  'G$1.RB9' '33'  'G$1.RB10' '34'  'G$1.RB11' '35' \
         'G$1.RB12' '41'  'G$1.RB13' '42'  'G$1.RB14' '43'  'G$1.RB15' '44'  'G$1.RC1' '6'  'G$1.RC2' '7' \
         'G$1.RC3' '8'  'G$1.RC4' '9'  'G$1.RC12' '63'  'G$1.RC13' '73'  'G$1.RC14' '74'  'G$1.RC15' '64' \
         'G$1.RD0' '72'  'G$1.RD1' '76'  'G$1.RD2' '77'  'G$1.RD3' '78'  'G$1.RD4' '81'  'G$1.RD5' '82' \
         'G$1.RD6' '83'  'G$1.RD7' '84'  'G$1.RD8' '68'  'G$1.RD9' '69'  'G$1.RD10' '70'  'G$1.RD11' '71' \
         'G$1.RD12' '79'  'G$1.RD13' '80'  'G$1.RD14' '47'  'G$1.RD15' '48'  'G$1.RE0' '93'  'G$1.RE1' '94' \
         'G$1.RE2' '98'  'G$1.RE3' '99'  'G$1.RE4' '100'  'G$1.RE5' '3'  'G$1.RE6' '4'  'G$1.RE7' '5' \
         'G$1.RE8' '18'  'G$1.RE9' '19'  'G$1.RF0' '87'  'G$1.RF1' '88'  'G$1.RF2' '52'  'G$1.RF3' '51' \
         'G$1.RF4' '49'  'G$1.RF5' '50'  'G$1.RF8' '53'  'G$1.RF12' '40'  'G$1.RF13' '39'  'G$1.RG0' '90' \
         'G$1.RG1' '89'  'G$1.RG6' '10'  'G$1.RG7' '11'  'G$1.RG8' '12'  'G$1.RG9' '14'  'G$1.RG12' '96' \
         'G$1.RG13' '97'  'G$1.RG14' '95'  'G$1.RG15' '1'  'G$1.TCK' '38'  'G$1.TDI' '60'  'G$1.TDO' '61' \
         'G$1.TMS' '17'  'G$1.USBDM' '56'  'G$1.USBDP' '57'  'G$1.VBUS' '54'  'G$1.VDD@1' '2'  'G$1.VDD@2' '16' \
         'G$1.VDD@3' '37'  'G$1.VDD@4' '46'  'G$1.VDD@5' '62'  'G$1.VDDCORE' '85'  'G$1.VREG' '86'  'G$1.VSS@1' '75' \
         'G$1.VSS@2' '15'  'G$1.VSS@3' '36'  'G$1.VSS@4' '45'  'G$1.VSS@5' '65'  'G$1.VUSB' '55';

Edit 'PIC32MX320F032H.dev';
Prefix 'IC';
Description '\
<b>PIC32MX320F032H</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC32MX320F032H.bsdl';
Value off;
Add PIC32MX320F032H 'G$1' next 0 (0 0);
Package 'TQFP64-10X10' '';
Technology '';
Connect  'G$1.!MCLR' '7'  'G$1.AVDD' '19'  'G$1.AVSS' '20'  'G$1.RB0' '16'  'G$1.RB1' '15' \
         'G$1.RB2' '14'  'G$1.RB3' '13'  'G$1.RB4' '12'  'G$1.RB5' '11'  'G$1.RB6' '17'  'G$1.RB7' '18' \
         'G$1.RB8' '21'  'G$1.RB9' '22'  'G$1.RB14' '29'  'G$1.RB15' '30'  'G$1.RC12' '39'  'G$1.RC13' '47' \
         'G$1.RC14' '48'  'G$1.RC15' '40'  'G$1.RD0' '46'  'G$1.RD1' '49'  'G$1.RD2' '50'  'G$1.RD3' '51' \
         'G$1.RD4' '52'  'G$1.RD5' '53'  'G$1.RD6' '54'  'G$1.RD7' '55'  'G$1.RD8' '42'  'G$1.RD9' '43' \
         'G$1.RD10' '44'  'G$1.RD11' '45'  'G$1.RE0' '60'  'G$1.RE1' '61'  'G$1.RE2' '62'  'G$1.RE3' '63' \
         'G$1.RE4' '64'  'G$1.RE5' '1'  'G$1.RE6' '2'  'G$1.RE7' '3'  'G$1.RF0' '58'  'G$1.RF1' '59' \
         'G$1.RF2' '34'  'G$1.RF3' '33'  'G$1.RF4' '31'  'G$1.RF5' '32'  'G$1.RF6' '35'  'G$1.RG2' '37' \
         'G$1.RG3' '36'  'G$1.RG6' '4'  'G$1.RG7' '5'  'G$1.RG8' '6'  'G$1.RG9' '8'  'G$1.TCK' '27' \
         'G$1.TDI' '28'  'G$1.TDO' '24'  'G$1.TMS' '23'  'G$1.VDD@2' '10'  'G$1.VDD@3' '26'  'G$1.VDD@5' '38' \
         'G$1.VDDCORE' '56'  'G$1.VREG' '57'  'G$1.VSS@2' '9'  'G$1.VSS@3' '25'  'G$1.VSS@5' '41';

Edit 'PIC32MX420F032H.dev';
Prefix 'IC';
Description '\
<b>PIC32MX420F032H</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC32MX420F032H.bsdl';
Value off;
Add PIC32MX420F032H 'G$1' next 0 (0 0);
Package 'TQFP64' '';
Technology '';
Connect  'G$1.!MCLR' '7'  'G$1.AVDD' '19'  'G$1.AVSS' '20'  'G$1.RB0' '16'  'G$1.RB1' '15' \
         'G$1.RB2' '14'  'G$1.RB3' '13'  'G$1.RB4' '12'  'G$1.RB5' '11'  'G$1.RB6' '17'  'G$1.RB7' '18' \
         'G$1.RB8' '21'  'G$1.RB9' '22'  'G$1.RB14' '29'  'G$1.RB15' '30'  'G$1.RC12' '39'  'G$1.RC13' '47' \
         'G$1.RC14' '48'  'G$1.RC15' '40'  'G$1.RD0' '46'  'G$1.RD1' '49'  'G$1.RD2' '50'  'G$1.RD3' '51' \
         'G$1.RD4' '52'  'G$1.RD5' '53'  'G$1.RD6' '54'  'G$1.RD7' '55'  'G$1.RD8' '42'  'G$1.RD9' '43' \
         'G$1.RD10' '44'  'G$1.RD11' '45'  'G$1.RE0' '60'  'G$1.RE1' '61'  'G$1.RE2' '62'  'G$1.RE3' '63' \
         'G$1.RE4' '64'  'G$1.RE5' '1'  'G$1.RE6' '2'  'G$1.RE7' '3'  'G$1.RF0' '58'  'G$1.RF1' '59' \
         'G$1.RF3' '33'  'G$1.RF4' '31'  'G$1.RF5' '32'  'G$1.RG6' '4'  'G$1.RG7' '5'  'G$1.RG8' '6' \
         'G$1.RG9' '8'  'G$1.TCK' '27'  'G$1.TDI' '28'  'G$1.TDO' '24'  'G$1.TMS' '23'  'G$1.USBDM' '36' \
         'G$1.USBDP' '37'  'G$1.VBUS' '34'  'G$1.VDD@2' '10'  'G$1.VDD@3' '26'  'G$1.VDD@5' '38'  'G$1.VDDCORE' '56' \
         'G$1.VREG' '57'  'G$1.VSS@2' '9'  'G$1.VSS@3' '25'  'G$1.VSS@5' '41'  'G$1.VUSB' '35';

Edit 'PIC32MX360F256L.dev';
Prefix 'IC';
Description '\
<b>PIC32MX360F256L</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC32MX360F256L.bsdl';
Value off;
Add PIC32MX360F256L 'G$1' next 0 (0 0);
Package 'TQFP100' '';
Technology '';
Connect  'G$1.!MCLR' '13'  'G$1.AVDD' '30'  'G$1.AVSS' '31'  'G$1.RA2' '58'  'G$1.RA3' '59' \
         'G$1.RA6' '91'  'G$1.RA7' '92'  'G$1.RA9' '28'  'G$1.RA10' '29'  'G$1.RA14' '66'  'G$1.RA15' '67' \
         'G$1.RB0' '25'  'G$1.RB1' '24'  'G$1.RB2' '23'  'G$1.RB3' '22'  'G$1.RB4' '21'  'G$1.RB5' '20' \
         'G$1.RB6' '26'  'G$1.RB7' '27'  'G$1.RB8' '32'  'G$1.RB9' '33'  'G$1.RB10' '34'  'G$1.RB11' '35' \
         'G$1.RB12' '41'  'G$1.RB13' '42'  'G$1.RB14' '43'  'G$1.RB15' '44'  'G$1.RC1' '6'  'G$1.RC2' '7' \
         'G$1.RC3' '8'  'G$1.RC4' '9'  'G$1.RC12' '63'  'G$1.RC13' '73'  'G$1.RC14' '74'  'G$1.RC15' '64' \
         'G$1.RD0' '72'  'G$1.RD1' '76'  'G$1.RD2' '77'  'G$1.RD3' '78'  'G$1.RD4' '81'  'G$1.RD5' '82' \
         'G$1.RD6' '83'  'G$1.RD7' '84'  'G$1.RD8' '68'  'G$1.RD9' '69'  'G$1.RD10' '70'  'G$1.RD11' '71' \
         'G$1.RD12' '79'  'G$1.RD13' '80'  'G$1.RD14' '47'  'G$1.RD15' '48'  'G$1.RE0' '93'  'G$1.RE1' '94' \
         'G$1.RE2' '98'  'G$1.RE3' '99'  'G$1.RE4' '100'  'G$1.RE5' '3'  'G$1.RE6' '4'  'G$1.RE7' '5' \
         'G$1.RE8' '18'  'G$1.RE9' '19'  'G$1.RF0' '87'  'G$1.RF1' '88'  'G$1.RF2' '52'  'G$1.RF3' '51' \
         'G$1.RF4' '49'  'G$1.RF5' '50'  'G$1.RF6' '55'  'G$1.RF7' '54'  'G$1.RF8' '53'  'G$1.RF12' '40' \
         'G$1.RF13' '39'  'G$1.RG0' '90'  'G$1.RG1' '89'  'G$1.RG2' '57'  'G$1.RG3' '56'  'G$1.RG6' '10' \
         'G$1.RG7' '11'  'G$1.RG8' '12'  'G$1.RG9' '14'  'G$1.RG12' '96'  'G$1.RG13' '97'  'G$1.RG14' '95' \
         'G$1.RG15' '1'  'G$1.TCK' '38'  'G$1.TDI' '60'  'G$1.TDO' '61'  'G$1.TMS' '17'  'G$1.VDD@1' '2' \
         'G$1.VDD@2' '16'  'G$1.VDD@3' '37'  'G$1.VDD@4' '46'  'G$1.VDD@5' '62'  'G$1.VDDCORE' '85'  'G$1.VREG' '86' \
         'G$1.VSS@1' '75'  'G$1.VSS@2' '15'  'G$1.VSS@3' '36'  'G$1.VSS@4' '45'  'G$1.VSS@5' '65';

Edit 'PIC24FJ64GA002.dev';
Prefix 'IC';
Description '\
<b>PIC24FJ64GA002</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC24FJ64GA002.bsd';
Value off;
Add PIC24FJ64GA002 'G$1' next 0 (0 0);
Package 'DIL28-3' '';
Technology '';
Connect  'G$1.!MCLR' '1'  'G$1.DISVREG' '19'  'G$1.RA0' '2'  'G$1.RA1' '3'  'G$1.RA2' '9' \
         'G$1.RA3' '10'  'G$1.RA4' '12'  'G$1.RB0' '4'  'G$1.RB1' '5'  'G$1.RB2' '6'  'G$1.RB3' '7' \
         'G$1.RB4' '11'  'G$1.RB5' '14'  'G$1.RB6' '15'  'G$1.RB7' '16'  'G$1.RB12' '23'  'G$1.RB13' '24' \
         'G$1.RB14' '25'  'G$1.RB15' '26'  'G$1.TCK' '17'  'G$1.TDI' '21'  'G$1.TDO' '18'  'G$1.TMS' '22' \
         'G$1.VDD@1' '13'  'G$1.VDD@2' '28'  'G$1.VDDCORE' '20'  'G$1.VSS@1' '8'  'G$1.VSS@2' '27';

Edit 'PIC24FJ64GA002_QFN.dev';
Prefix 'IC';
Description '\
<b>PIC24FJ64GA002_QFN</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC24FJ64GA002_QFN.bsd';
Value off;
Add PIC24FJ64GA002_QFN 'G$1' next 0 (0 0);
Package 'QFN28-ML_6X6MM' '';
Technology '';
Connect  'G$1.!MCLR' '26'  'G$1.DISVREG' '16'  'G$1.RA0' '27'  'G$1.RA1' '28'  'G$1.RA2' '6' \
         'G$1.RA3' '7'  'G$1.RA4' '9'  'G$1.RB0' '1'  'G$1.RB1' '2'  'G$1.RB2' '3'  'G$1.RB3' '4' \
         'G$1.RB4' '8'  'G$1.RB5' '11'  'G$1.RB6' '12'  'G$1.RB7' '13'  'G$1.RB12' '20'  'G$1.RB13' '21' \
         'G$1.RB14' '22'  'G$1.RB15' '23'  'G$1.TCK' '14'  'G$1.TDI' '18'  'G$1.TDO' '15'  'G$1.TMS' '19' \
         'G$1.VDD@1' '10'  'G$1.VDD@2' '25'  'G$1.VDDCORE' '17'  'G$1.VSS@1' '5'  'G$1.VSS@2' '24';

Edit 'PIC24FJ48GA002.dev';
Prefix 'IC';
Description '\
<b>PIC24FJ48GA002</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC24FJ48GA002.bsd';
Value off;
Add PIC24FJ48GA002 'G$1' next 0 (0 0);
Package 'DIL28-3' '';
Technology '';
Connect  'G$1.!MCLR' '1'  'G$1.DISVREG' '19'  'G$1.RA0' '2'  'G$1.RA1' '3'  'G$1.RA2' '9' \
         'G$1.RA3' '10'  'G$1.RA4' '12'  'G$1.RB0' '4'  'G$1.RB1' '5'  'G$1.RB2' '6'  'G$1.RB3' '7' \
         'G$1.RB4' '11'  'G$1.RB5' '14'  'G$1.RB6' '15'  'G$1.RB7' '16'  'G$1.RB12' '23'  'G$1.RB13' '24' \
         'G$1.RB14' '25'  'G$1.RB15' '26'  'G$1.TCK' '17'  'G$1.TDI' '21'  'G$1.TDO' '18'  'G$1.TMS' '22' \
         'G$1.VDD@1' '13'  'G$1.VDD@2' '28'  'G$1.VDDCORE' '20'  'G$1.VSS@1' '8'  'G$1.VSS@2' '27';

Edit 'PIC24FJ48GA002_QFN.dev';
Prefix 'IC';
Description '\
<b>PIC24FJ48GA002_QFN</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC24FJ48GA002_QFN.bsd';
Value off;
Add PIC24FJ48GA002_QFN 'G$1' next 0 (0 0);
Package 'QFN28-ML_6X6MM' '';
Technology '';
Connect  'G$1.!MCLR' '26'  'G$1.DISVREG' '16'  'G$1.RA0' '27'  'G$1.RA1' '28'  'G$1.RA2' '6' \
         'G$1.RA3' '7'  'G$1.RA4' '9'  'G$1.RB0' '1'  'G$1.RB1' '2'  'G$1.RB2' '3'  'G$1.RB3' '4' \
         'G$1.RB4' '8'  'G$1.RB5' '11'  'G$1.RB6' '12'  'G$1.RB7' '13'  'G$1.RB12' '20'  'G$1.RB13' '21' \
         'G$1.RB14' '22'  'G$1.RB15' '23'  'G$1.TCK' '14'  'G$1.TDI' '18'  'G$1.TDO' '15'  'G$1.TMS' '19' \
         'G$1.VDD@1' '10'  'G$1.VDD@2' '25'  'G$1.VDDCORE' '17'  'G$1.VSS@1' '5'  'G$1.VSS@2' '24';

Edit 'PIC24FJ32GA002.dev';
Prefix 'IC';
Description '\
<b>PIC24FJ32GA002</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC24FJ32GA002.bsd';
Value off;
Add PIC24FJ32GA002 'G$1' next 0 (0 0);
Package 'DIL28-3' '';
Technology '';
Connect  'G$1.!MCLR' '1'  'G$1.DISVREG' '19'  'G$1.RA0' '2'  'G$1.RA1' '3'  'G$1.RA2' '9' \
         'G$1.RA3' '10'  'G$1.RA4' '12'  'G$1.RB0' '4'  'G$1.RB1' '5'  'G$1.RB2' '6'  'G$1.RB3' '7' \
         'G$1.RB4' '11'  'G$1.RB5' '14'  'G$1.RB6' '15'  'G$1.RB7' '16'  'G$1.RB12' '23'  'G$1.RB13' '24' \
         'G$1.RB14' '25'  'G$1.RB15' '26'  'G$1.TCK' '17'  'G$1.TDI' '21'  'G$1.TDO' '18'  'G$1.TMS' '22' \
         'G$1.VDD@1' '13'  'G$1.VDD@2' '28'  'G$1.VDDCORE' '20'  'G$1.VSS@1' '8'  'G$1.VSS@2' '27';

Edit 'PIC24FJ32GA002_QFN.dev';
Prefix 'IC';
Description '\
<b>PIC24FJ32GA002_QFN</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC24FJ32GA002_QFN.bsd';
Value off;
Add PIC24FJ32GA002_QFN 'G$1' next 0 (0 0);
Package 'QFN28-ML_6X6MM' '';
Technology '';
Connect  'G$1.!MCLR' '26'  'G$1.DISVREG' '16'  'G$1.RA0' '27'  'G$1.RA1' '28'  'G$1.RA2' '6' \
         'G$1.RA3' '7'  'G$1.RA4' '9'  'G$1.RB0' '1'  'G$1.RB1' '2'  'G$1.RB2' '3'  'G$1.RB3' '4' \
         'G$1.RB4' '8'  'G$1.RB5' '11'  'G$1.RB6' '12'  'G$1.RB7' '13'  'G$1.RB12' '20'  'G$1.RB13' '21' \
         'G$1.RB14' '22'  'G$1.RB15' '23'  'G$1.TCK' '14'  'G$1.TDI' '18'  'G$1.TDO' '15'  'G$1.TMS' '19' \
         'G$1.VDD@1' '10'  'G$1.VDD@2' '25'  'G$1.VDDCORE' '17'  'G$1.VSS@1' '5'  'G$1.VSS@2' '24';

Edit 'PIC24FJ16GA002.dev';
Prefix 'IC';
Description '\
<b>PIC24FJ16GA002</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC24FJ16GA002.bsd';
Value off;
Add PIC24FJ16GA002 'G$1' next 0 (0 0);
Package 'DIL28-3' '';
Technology '';
Connect  'G$1.!MCLR' '1'  'G$1.DISVREG' '19'  'G$1.RA0' '2'  'G$1.RA1' '3'  'G$1.RA2' '9' \
         'G$1.RA3' '10'  'G$1.RA4' '12'  'G$1.RB0' '4'  'G$1.RB1' '5'  'G$1.RB2' '6'  'G$1.RB3' '7' \
         'G$1.RB4' '11'  'G$1.RB5' '14'  'G$1.RB6' '15'  'G$1.RB7' '16'  'G$1.RB12' '23'  'G$1.RB13' '24' \
         'G$1.RB14' '25'  'G$1.RB15' '26'  'G$1.TCK' '17'  'G$1.TDI' '21'  'G$1.TDO' '18'  'G$1.TMS' '22' \
         'G$1.VDD@1' '13'  'G$1.VDD@2' '28'  'G$1.VDDCORE' '20'  'G$1.VSS@1' '8'  'G$1.VSS@2' '27';

Edit 'PIC24FJ16GA002_QFN.dev';
Prefix 'IC';
Description '\
<b>PIC24FJ16GA002_QFN</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC24FJ16GA002_QFN.bsd';
Value off;
Add PIC24FJ16GA002_QFN 'G$1' next 0 (0 0);
Package 'QFN28-ML_6X6MM' '';
Technology '';
Connect  'G$1.!MCLR' '26'  'G$1.DISVREG' '16'  'G$1.RA0' '27'  'G$1.RA1' '28'  'G$1.RA2' '6' \
         'G$1.RA3' '7'  'G$1.RA4' '9'  'G$1.RB0' '1'  'G$1.RB1' '2'  'G$1.RB2' '3'  'G$1.RB3' '4' \
         'G$1.RB4' '8'  'G$1.RB5' '11'  'G$1.RB6' '12'  'G$1.RB7' '13'  'G$1.RB12' '20'  'G$1.RB13' '21' \
         'G$1.RB14' '22'  'G$1.RB15' '23'  'G$1.TCK' '14'  'G$1.TDI' '18'  'G$1.TDO' '15'  'G$1.TMS' '19' \
         'G$1.VDD@1' '10'  'G$1.VDD@2' '25'  'G$1.VDDCORE' '17'  'G$1.VSS@1' '5'  'G$1.VSS@2' '24';

Edit 'PIC24FJ256GB108.dev';
Prefix 'IC';
Description '\
<b>PIC24FJ256GB108</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC24FJ256GB108.bsd';
Value off;
Add PIC24FJ256GB108 'G$1' next 0 (0 0);
Package 'TQFP80-12X12' '';
Technology '';
Connect  'G$1.!MCLR' '9'  'G$1.AVDD' '25'  'G$1.AVSS' '26'  'G$1.ENVREG' '71'  'G$1.RA9' '23' \
         'G$1.RA10' '24'  'G$1.RA14' '52'  'G$1.RA15' '53'  'G$1.RB0' '20'  'G$1.RB1' '19'  'G$1.RB2' '18' \
         'G$1.RB3' '17'  'G$1.RB4' '16'  'G$1.RB5' '15'  'G$1.RB6' '21'  'G$1.RB7' '22'  'G$1.RB8' '27' \
         'G$1.RB9' '28'  'G$1.RB10' '29'  'G$1.RB11' '30'  'G$1.RB14' '35'  'G$1.RB15' '36'  'G$1.RC1' '4' \
         'G$1.RC3' '5'  'G$1.RC12' '49'  'G$1.RC13' '59'  'G$1.RC14' '60'  'G$1.RC15' '50'  'G$1.RD0' '58' \
         'G$1.RD1' '61'  'G$1.RD2' '62'  'G$1.RD3' '63'  'G$1.RD4' '66'  'G$1.RD5' '67'  'G$1.RD6' '68' \
         'G$1.RD7' '69'  'G$1.RD8' '54'  'G$1.RD9' '55'  'G$1.RD10' '56'  'G$1.RD11' '57'  'G$1.RD12' '64' \
         'G$1.RD13' '65'  'G$1.RD14' '37'  'G$1.RD15' '38'  'G$1.RE0' '76'  'G$1.RE1' '77'  'G$1.RE2' '78' \
         'G$1.RE3' '79'  'G$1.RE4' '80'  'G$1.RE5' '1'  'G$1.RE6' '2'  'G$1.RE7' '3'  'G$1.RF0' '72' \
         'G$1.RF1' '73'  'G$1.RF2' '42'  'G$1.RF3' '41'  'G$1.RF4' '39'  'G$1.RF5' '40'  'G$1.RF8' '43' \
         'G$1.RG0' '75'  'G$1.RG1' '74'  'G$1.RG2' '47'  'G$1.RG3' '46'  'G$1.RG6' '6'  'G$1.RG7' '7' \
         'G$1.RG8' '8'  'G$1.RG9' '10'  'G$1.TCK' '33'  'G$1.TDI' '34'  'G$1.TDO' '14'  'G$1.TMS' '13' \
         'G$1.VBUS' '44'  'G$1.VDD@1' '12'  'G$1.VDD@2' '32'  'G$1.VDD@3' '48'  'G$1.VDDCORE' '70'  'G$1.VSS@1' '11' \
         'G$1.VSS@2' '31'  'G$1.VSS@3' '51'  'G$1.VUSB' '45';

Edit 'PIC24FJ64GB110.dev';
Prefix 'IC';
Description '\
<b>PIC24FJ64GB110</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC24FJ64GB110.bsd';
Value off;
Add PIC24FJ64GB110 'G$1' next 0 (0 0);
Package 'TQFP100' '';
Technology '';
Connect  'G$1.!MCLR' '13'  'G$1.AVDD' '30'  'G$1.AVSS' '31'  'G$1.ENVREG' '86'  'G$1.RA2' '58' \
         'G$1.RA3' '59'  'G$1.RA6' '91'  'G$1.RA7' '92'  'G$1.RA9' '28'  'G$1.RA10' '29'  'G$1.RA14' '66' \
         'G$1.RA15' '67'  'G$1.RB0' '25'  'G$1.RB1' '24'  'G$1.RB2' '23'  'G$1.RB3' '22'  'G$1.RB4' '21' \
         'G$1.RB5' '20'  'G$1.RB6' '26'  'G$1.RB7' '27'  'G$1.RB8' '32'  'G$1.RB9' '33'  'G$1.RB10' '34' \
         'G$1.RB11' '35'  'G$1.RB12' '41'  'G$1.RB13' '42'  'G$1.RB14' '43'  'G$1.RB15' '44'  'G$1.RC1' '6' \
         'G$1.RC2' '7'  'G$1.RC3' '8'  'G$1.RC4' '9'  'G$1.RC12' '63'  'G$1.RC13' '73'  'G$1.RC14' '74' \
         'G$1.RC15' '64'  'G$1.RD0' '72'  'G$1.RD1' '76'  'G$1.RD2' '77'  'G$1.RD3' '78'  'G$1.RD4' '81' \
         'G$1.RD5' '82'  'G$1.RD6' '83'  'G$1.RD7' '84'  'G$1.RD8' '68'  'G$1.RD9' '69'  'G$1.RD10' '70' \
         'G$1.RD11' '71'  'G$1.RD12' '79'  'G$1.RD13' '80'  'G$1.RD14' '47'  'G$1.RD15' '48'  'G$1.RE0' '93' \
         'G$1.RE1' '94'  'G$1.RE2' '98'  'G$1.RE3' '99'  'G$1.RE4' '100'  'G$1.RE5' '3'  'G$1.RE6' '4' \
         'G$1.RE7' '5'  'G$1.RE8' '18'  'G$1.RE9' '19'  'G$1.RF0' '87'  'G$1.RF1' '88'  'G$1.RF2' '52' \
         'G$1.RF3' '51'  'G$1.RF4' '49'  'G$1.RF5' '50'  'G$1.RF8' '53'  'G$1.RF12' '40'  'G$1.RF13' '39' \
         'G$1.RG0' '90'  'G$1.RG1' '89'  'G$1.RG2' '57'  'G$1.RG3' '56'  'G$1.RG6' '10'  'G$1.RG7' '11' \
         'G$1.RG8' '12'  'G$1.RG9' '14'  'G$1.RG12' '96'  'G$1.RG13' '97'  'G$1.RG14' '95'  'G$1.RG15' '1' \
         'G$1.TCK' '38'  'G$1.TDI' '60'  'G$1.TDO' '61'  'G$1.TMS' '17'  'G$1.VBUS' '54'  'G$1.VDD@1' '2' \
         'G$1.VDD@2' '16'  'G$1.VDD@3' '37'  'G$1.VDD@4' '46'  'G$1.VDD@5' '62'  'G$1.VDDCORE' '85'  'G$1.VSS@1' '75' \
         'G$1.VSS@2' '15'  'G$1.VSS@3' '36'  'G$1.VSS@4' '45'  'G$1.VSS@5' '65'  'G$1.VUSB' '55';

Edit 'PIC32MX440F128L.dev';
Prefix 'IC';
Description '\
<b>PIC32MX440F128L</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC32MX440F128L.bsdl';
Value off;
Add PIC32MX440F128L 'G$1' next 0 (0 0);
Package 'TQFP100' '';
Technology '';
Connect  'G$1.!MCLR' '13'  'G$1.AVDD' '30'  'G$1.AVSS' '31'  'G$1.RA2' '58'  'G$1.RA3' '59' \
         'G$1.RA6' '91'  'G$1.RA7' '92'  'G$1.RA9' '28'  'G$1.RA10' '29'  'G$1.RA14' '66'  'G$1.RA15' '67' \
         'G$1.RB0' '25'  'G$1.RB1' '24'  'G$1.RB2' '23'  'G$1.RB3' '22'  'G$1.RB4' '21'  'G$1.RB5' '20' \
         'G$1.RB6' '26'  'G$1.RB7' '27'  'G$1.RB8' '32'  'G$1.RB9' '33'  'G$1.RB10' '34'  'G$1.RB11' '35' \
         'G$1.RB12' '41'  'G$1.RB13' '42'  'G$1.RB14' '43'  'G$1.RB15' '44'  'G$1.RC1' '6'  'G$1.RC2' '7' \
         'G$1.RC3' '8'  'G$1.RC4' '9'  'G$1.RC12' '63'  'G$1.RC13' '73'  'G$1.RC14' '74'  'G$1.RC15' '64' \
         'G$1.RD0' '72'  'G$1.RD1' '76'  'G$1.RD2' '77'  'G$1.RD3' '78'  'G$1.RD4' '81'  'G$1.RD5' '82' \
         'G$1.RD6' '83'  'G$1.RD7' '84'  'G$1.RD8' '68'  'G$1.RD9' '69'  'G$1.RD10' '70'  'G$1.RD11' '71' \
         'G$1.RD12' '79'  'G$1.RD13' '80'  'G$1.RD14' '47'  'G$1.RD15' '48'  'G$1.RE0' '93'  'G$1.RE1' '94' \
         'G$1.RE2' '98'  'G$1.RE3' '99'  'G$1.RE4' '100'  'G$1.RE5' '3'  'G$1.RE6' '4'  'G$1.RE7' '5' \
         'G$1.RE8' '18'  'G$1.RE9' '19'  'G$1.RF0' '87'  'G$1.RF1' '88'  'G$1.RF2' '52'  'G$1.RF3' '51' \
         'G$1.RF4' '49'  'G$1.RF5' '50'  'G$1.RF8' '53'  'G$1.RF12' '40'  'G$1.RF13' '39'  'G$1.RG0' '90' \
         'G$1.RG1' '89'  'G$1.RG6' '10'  'G$1.RG7' '11'  'G$1.RG8' '12'  'G$1.RG9' '14'  'G$1.RG12' '96' \
         'G$1.RG13' '97'  'G$1.RG14' '95'  'G$1.RG15' '1'  'G$1.TCK' '38'  'G$1.TDI' '60'  'G$1.TDO' '61' \
         'G$1.TMS' '17'  'G$1.USBDM' '56'  'G$1.USBDP' '57'  'G$1.VBUS' '54'  'G$1.VDD@1' '2'  'G$1.VDD@2' '16' \
         'G$1.VDD@3' '37'  'G$1.VDD@4' '46'  'G$1.VDD@5' '62'  'G$1.VDDCORE' '85'  'G$1.VREG' '86'  'G$1.VSS@1' '75' \
         'G$1.VSS@2' '15'  'G$1.VSS@3' '36'  'G$1.VSS@4' '45'  'G$1.VSS@5' '65'  'G$1.VUSB' '55';

Edit 'PIC24FJ64GA004.dev';
Prefix 'IC';
Description '\
<b>PIC24FJ64GA004</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC24FJ64GA004.bsd';
Value off;
Add PIC24FJ64GA004 'G$1' next 0 (0 0);
Package 'TQFP44' '';
Technology '';
Connect  'G$1.!MCLR' '18'  'G$1.AVDD' '17'  'G$1.AVSS' '16'  'G$1.DISVREG' '6'  'G$1.RA0' '19' \
         'G$1.RA1' '20'  'G$1.RA2' '30'  'G$1.RA3' '31'  'G$1.RA4' '34'  'G$1.RB0' '21'  'G$1.RB1' '22' \
         'G$1.RB2' '23'  'G$1.RB3' '24'  'G$1.RB4' '33'  'G$1.RB5' '41'  'G$1.RB6' '42'  'G$1.RB7' '43' \
         'G$1.RB8' '44'  'G$1.RB9' '1'  'G$1.RB10' '8'  'G$1.RB11' '9'  'G$1.RB12' '10'  'G$1.RB13' '11' \
         'G$1.RB14' '14'  'G$1.RB15' '15'  'G$1.RC0' '25'  'G$1.RC1' '26'  'G$1.RC2' '27'  'G$1.RC3' '36' \
         'G$1.RC4' '37'  'G$1.RC5' '38'  'G$1.RC6' '2'  'G$1.RC7' '3'  'G$1.RC8' '4'  'G$1.RC9' '5' \
         'G$1.TCK' '13'  'G$1.TDI' '35'  'G$1.TDO' '32'  'G$1.TMS' '12'  'G$1.VDD@1' '28'  'G$1.VDD@2' '40' \
         'G$1.VDDCORE' '7'  'G$1.VSS@1' '29'  'G$1.VSS@2' '39';

Edit 'PIC24FJ48GA004.dev';
Prefix 'IC';
Description '\
<b>PIC24FJ48GA004</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC24FJ48GA004.bsd';
Value off;
Add PIC24FJ48GA004 'G$1' next 0 (0 0);
Package 'TQFP44' '';
Technology '';
Connect  'G$1.!MCLR' '18'  'G$1.AVDD' '17'  'G$1.AVSS' '16'  'G$1.DISVREG' '6'  'G$1.RA0' '19' \
         'G$1.RA1' '20'  'G$1.RA2' '30'  'G$1.RA3' '31'  'G$1.RA4' '34'  'G$1.RB0' '21'  'G$1.RB1' '22' \
         'G$1.RB2' '23'  'G$1.RB3' '24'  'G$1.RB4' '33'  'G$1.RB5' '41'  'G$1.RB6' '42'  'G$1.RB7' '43' \
         'G$1.RB8' '44'  'G$1.RB9' '1'  'G$1.RB10' '8'  'G$1.RB11' '9'  'G$1.RB12' '10'  'G$1.RB13' '11' \
         'G$1.RB14' '14'  'G$1.RB15' '15'  'G$1.RC0' '25'  'G$1.RC1' '26'  'G$1.RC2' '27'  'G$1.RC3' '36' \
         'G$1.RC4' '37'  'G$1.RC5' '38'  'G$1.RC6' '2'  'G$1.RC7' '3'  'G$1.RC8' '4'  'G$1.RC9' '5' \
         'G$1.TCK' '13'  'G$1.TDI' '35'  'G$1.TDO' '32'  'G$1.TMS' '12'  'G$1.VDD@1' '28'  'G$1.VDD@2' '40' \
         'G$1.VDDCORE' '7'  'G$1.VSS@1' '29'  'G$1.VSS@2' '39';

Edit 'PIC24HJ64GP506.dev';
Prefix 'IC';
Description '\
<b>PIC24HJ64GP506</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC24HJ64GP506.bsd';
Value off;
Add PIC24HJ64GP506 'G$1' next 0 (0 0);
Package 'TQFP64-10X10' '';
Technology '';
Connect  'G$1.!MCLR' '7'  'G$1.AVDD' '19'  'G$1.AVSS' '20'  'G$1.RB0' '16'  'G$1.RB1' '15' \
         'G$1.RB2' '14'  'G$1.RB3' '13'  'G$1.RB4' '12'  'G$1.RB5' '11'  'G$1.RB6' '17'  'G$1.RB7' '18' \
         'G$1.RB8' '21'  'G$1.RB9' '22'  'G$1.RB14' '29'  'G$1.RB15' '30'  'G$1.RC1' '2'  'G$1.RC2' '3' \
         'G$1.RC12' '39'  'G$1.RC13' '47'  'G$1.RC14' '48'  'G$1.RC15' '40'  'G$1.RD0' '46'  'G$1.RD1' '49' \
         'G$1.RD2' '50'  'G$1.RD3' '51'  'G$1.RD4' '52'  'G$1.RD5' '53'  'G$1.RD6' '54'  'G$1.RD7' '55' \
         'G$1.RD8' '42'  'G$1.RD9' '43'  'G$1.RD10' '44'  'G$1.RD11' '45'  'G$1.RF0' '58'  'G$1.RF1' '59' \
         'G$1.RF2' '34'  'G$1.RF3' '33'  'G$1.RF4' '31'  'G$1.RF5' '32'  'G$1.RF6' '35'  'G$1.RG0' '61' \
         'G$1.RG1' '60'  'G$1.RG2' '37'  'G$1.RG3' '36'  'G$1.RG6' '4'  'G$1.RG7' '5'  'G$1.RG8' '6' \
         'G$1.RG9' '8'  'G$1.RG12' '63'  'G$1.RG13' '64'  'G$1.RG14' '62'  'G$1.RG15' '1'  'G$1.TCK' '27' \
         'G$1.TDI' '28'  'G$1.TDO' '24'  'G$1.TMS' '23'  'G$1.VDD@1' '10'  'G$1.VDD@2' '26'  'G$1.VDD@3' '38' \
         'G$1.VDD@4' '57'  'G$1.VDDCORE' '56'  'G$1.VSS@1' '9'  'G$1.VSS@2' '25'  'G$1.VSS@3' '41';

Edit 'PIC24FJ32GA004.dev';
Prefix 'IC';
Description '\
<b>PIC24FJ32GA004</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC24FJ32GA004.bsd';
Value off;
Add PIC24FJ32GA004 'G$1' next 0 (0 0);
Package 'TQFP44' '';
Technology '';
Connect  'G$1.!MCLR' '18'  'G$1.AVDD' '17'  'G$1.AVSS' '16'  'G$1.DISVREG' '6'  'G$1.RA0' '19' \
         'G$1.RA1' '20'  'G$1.RA2' '30'  'G$1.RA3' '31'  'G$1.RA4' '34'  'G$1.RB0' '21'  'G$1.RB1' '22' \
         'G$1.RB2' '23'  'G$1.RB3' '24'  'G$1.RB4' '33'  'G$1.RB5' '41'  'G$1.RB6' '42'  'G$1.RB7' '43' \
         'G$1.RB8' '44'  'G$1.RB9' '1'  'G$1.RB10' '8'  'G$1.RB11' '9'  'G$1.RB12' '10'  'G$1.RB13' '11' \
         'G$1.RB14' '14'  'G$1.RB15' '15'  'G$1.RC0' '25'  'G$1.RC1' '26'  'G$1.RC2' '27'  'G$1.RC3' '36' \
         'G$1.RC4' '37'  'G$1.RC5' '38'  'G$1.RC6' '2'  'G$1.RC7' '3'  'G$1.RC8' '4'  'G$1.RC9' '5' \
         'G$1.TCK' '13'  'G$1.TDI' '35'  'G$1.TDO' '32'  'G$1.TMS' '12'  'G$1.VDD@1' '28'  'G$1.VDD@2' '40' \
         'G$1.VDDCORE' '7'  'G$1.VSS@1' '29'  'G$1.VSS@2' '39';

Edit 'PIC24FJ256GB106.dev';
Prefix 'IC';
Description '\
<b>PIC24FJ256GB106</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC24FJ256GB106.bsd';
Value off;
Add PIC24FJ256GB106 'G$1' next 0 (0 0);
Package 'TQFP64-10X10' '';
Technology '';
Connect  'G$1.!MCLR' '7'  'G$1.AVDD' '19'  'G$1.AVSS' '20'  'G$1.ENVREG' '57'  'G$1.RB0' '16' \
         'G$1.RB1' '15'  'G$1.RB2' '14'  'G$1.RB3' '13'  'G$1.RB4' '12'  'G$1.RB5' '11'  'G$1.RB6' '17' \
         'G$1.RB7' '18'  'G$1.RB8' '21'  'G$1.RB9' '22'  'G$1.RB14' '29'  'G$1.RB15' '30'  'G$1.RC12' '39' \
         'G$1.RC13' '47'  'G$1.RC14' '48'  'G$1.RC15' '40'  'G$1.RD0' '46'  'G$1.RD1' '49'  'G$1.RD2' '50' \
         'G$1.RD3' '51'  'G$1.RD4' '52'  'G$1.RD5' '53'  'G$1.RD6' '54'  'G$1.RD7' '55'  'G$1.RD8' '42' \
         'G$1.RD9' '43'  'G$1.RD10' '44'  'G$1.RD11' '45'  'G$1.RE0' '60'  'G$1.RE1' '61'  'G$1.RE2' '62' \
         'G$1.RE3' '63'  'G$1.RE4' '64'  'G$1.RE5' '1'  'G$1.RE6' '2'  'G$1.RE7' '3'  'G$1.RF0' '58' \
         'G$1.RF1' '59'  'G$1.RF3' '33'  'G$1.RF4' '31'  'G$1.RF5' '32'  'G$1.RG2' '37'  'G$1.RG3' '36' \
         'G$1.RG6' '4'  'G$1.RG7' '5'  'G$1.RG8' '6'  'G$1.RG9' '8'  'G$1.TCK' '27'  'G$1.TDI' '28' \
         'G$1.TDO' '24'  'G$1.TMS' '23'  'G$1.VBUS' '34'  'G$1.VDD@1' '10'  'G$1.VDD@2' '26'  'G$1.VDD@3' '38' \
         'G$1.VDDCORE' '56'  'G$1.VSS@1' '9'  'G$1.VSS@2' '25'  'G$1.VSS@3' '41'  'G$1.VUSB' '35';

Edit 'PIC24HJ12GP202.dev';
Prefix 'IC';
Description '\
<b>PIC24HJ12GP202</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: PIC24HJ12GP202.bsd';
Value off;
Add PIC24HJ12GP202 'G$1' next 0 (0 0);
Package 'QFN28-ML_6X6MM' '';
Technology '';
Connect  'G$1.!MCLR' '26'  'G$1.AVDD' '25'  'G$1.AVSS' '24'  'G$1.RA0' '27'  'G$1.RA1' '28' \
         'G$1.RA2' '6'  'G$1.RA3' '7'  'G$1.RA4' '9'  'G$1.RB0' '1'  'G$1.RB1' '2'  'G$1.RB2' '3' \
         'G$1.RB3' '4'  'G$1.RB4' '8'  'G$1.RB5' '11'  'G$1.RB6' '12'  'G$1.RB7' '13'  'G$1.RB12' '20' \
         'G$1.RB13' '21'  'G$1.RB14' '22'  'G$1.RB15' '23'  'G$1.TCK' '14'  'G$1.TDI' '18'  'G$1.TDO' '15' \
         'G$1.TMS' '19'  'G$1.VDD@1' '10'  'G$1.VDDCORE' '17'  'G$1.VSS@1' '5'  'G$1.VSS@2' '16';

Edit 'DSPIC33FJ12MC202.dev';
Prefix 'IC';
Description '\
<b>dsPIC33FJ12MC202</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: dsPIC33FJ12MC202.bsd';
Value off;
Add DSPIC33FJ12MC202 'G$1' next 0 (0 0);
Package 'QFN28-ML_6X6MM' '';
Technology '';
Connect  'G$1.AVDD' '25'  'G$1.AVSS' '24'  'G$1.MCLR' '26'  'G$1.RA0' '27'  'G$1.RA1' '28' \
         'G$1.RA2' '6'  'G$1.RA3' '7'  'G$1.RA4' '9'  'G$1.RB0' '1'  'G$1.RB1' '2'  'G$1.RB2' '3' \
         'G$1.RB3' '4'  'G$1.RB4' '8'  'G$1.RB5' '11'  'G$1.RB6' '12'  'G$1.RB7' '13'  'G$1.RB12' '20' \
         'G$1.RB13' '21'  'G$1.RB14' '22'  'G$1.RB15' '23'  'G$1.TCK' '14'  'G$1.TDI' '18'  'G$1.TDO' '15' \
         'G$1.TMS' '19'  'G$1.VDD1' '10'  'G$1.VDDCORE' '17'  'G$1.VSS1' '5'  'G$1.VSS2' '16';

Edit 'DSPIC33FJ12GP202.dev';
Prefix 'IC';
Description '\
<b>dsPIC33FJ12GP202</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: dsPIC33FJ12GP202.bsd';
Value off;
Add DSPIC33FJ12GP202 'G$1' next 0 (0 0);
Package 'QFN28-ML_6X6MM' '';
Technology '';
Connect  'G$1.AVDD' '25'  'G$1.AVSS' '24'  'G$1.MCLR' '26'  'G$1.RA0' '27'  'G$1.RA1' '28' \
         'G$1.RA2' '6'  'G$1.RA3' '7'  'G$1.RA4' '9'  'G$1.RB0' '1'  'G$1.RB1' '2'  'G$1.RB2' '3' \
         'G$1.RB3' '4'  'G$1.RB4' '8'  'G$1.RB5' '11'  'G$1.RB6' '12'  'G$1.RB7' '13'  'G$1.RB12' '20' \
         'G$1.RB13' '21'  'G$1.RB14' '22'  'G$1.RB15' '23'  'G$1.TCK' '14'  'G$1.TDI' '18'  'G$1.TDO' '15' \
         'G$1.TMS' '19'  'G$1.VDD1' '10'  'G$1.VDDCORE' '17'  'G$1.VSS1' '5'  'G$1.VSS2' '16';

Edit 'DSPIC33FJ128GP710.dev';
Prefix 'IC';
Description '\
<b>dsPIC33FJ128GP710</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: dsPIC33FJ128GP710.bsd';
Value off;
Add DSPIC33FJ128GP710 'G$1' next 0 (0 0);
Package 'TQFP100' '';
Technology '';
Connect  'G$1.AVDD' '30'  'G$1.AVSS' '31'  'G$1.MCLR' '13'  'G$1.RA2' '58'  'G$1.RA3' '59' \
         'G$1.RA6' '91'  'G$1.RA7' '92'  'G$1.RA9' '28'  'G$1.RA10' '29'  'G$1.RA14' '66'  'G$1.RA15' '67' \
         'G$1.RB0' '25'  'G$1.RB1' '24'  'G$1.RB2' '23'  'G$1.RB3' '22'  'G$1.RB4' '21'  'G$1.RB5' '20' \
         'G$1.RB6' '26'  'G$1.RB7' '27'  'G$1.RB8' '32'  'G$1.RB9' '33'  'G$1.RB10' '34'  'G$1.RB11' '35' \
         'G$1.RB12' '41'  'G$1.RB13' '42'  'G$1.RB14' '43'  'G$1.RB15' '44'  'G$1.RC1' '6'  'G$1.RC2' '7' \
         'G$1.RC3' '8'  'G$1.RC4' '9'  'G$1.RC12' '63'  'G$1.RC13' '73'  'G$1.RC14' '74'  'G$1.RC15' '64' \
         'G$1.RD0' '72'  'G$1.RD1' '76'  'G$1.RD2' '77'  'G$1.RD3' '78'  'G$1.RD4' '81'  'G$1.RD5' '82' \
         'G$1.RD6' '83'  'G$1.RD7' '84'  'G$1.RD8' '68'  'G$1.RD9' '69'  'G$1.RD10' '70'  'G$1.RD11' '71' \
         'G$1.RD12' '79'  'G$1.RD13' '80'  'G$1.RD14' '47'  'G$1.RD15' '48'  'G$1.RE0' '93'  'G$1.RE1' '94' \
         'G$1.RE2' '98'  'G$1.RE3' '99'  'G$1.RE4' '100'  'G$1.RE5' '3'  'G$1.RE6' '4'  'G$1.RE7' '5' \
         'G$1.RE8' '18'  'G$1.RE9' '19'  'G$1.RF0' '87'  'G$1.RF1' '88'  'G$1.RF2' '52'  'G$1.RF3' '51' \
         'G$1.RF4' '49'  'G$1.RF5' '50'  'G$1.RF6' '55'  'G$1.RF7' '54'  'G$1.RF8' '53'  'G$1.RF12' '40' \
         'G$1.RF13' '39'  'G$1.RG0' '90'  'G$1.RG1' '89'  'G$1.RG2' '57'  'G$1.RG3' '56'  'G$1.RG6' '10' \
         'G$1.RG7' '11'  'G$1.RG8' '12'  'G$1.RG9' '14'  'G$1.RG12' '96'  'G$1.RG13' '97'  'G$1.RG14' '95' \
         'G$1.RG15' '1'  'G$1.TCK' '38'  'G$1.TDI' '60'  'G$1.TDO' '61'  'G$1.TMS' '17'  'G$1.VDD1' '2' \
         'G$1.VDD2' '16'  'G$1.VDD3' '37'  'G$1.VDD4' '46'  'G$1.VDD5' '62'  'G$1.VDDCORE' '85'  'G$1.VREG' '86' \
         'G$1.VSS1' '75'  'G$1.VSS2' '15'  'G$1.VSS3' '36'  'G$1.VSS4' '45'  'G$1.VSS5' '65';

Edit 'DSPIC33FJ256MC510.dev';
Prefix 'IC';
Description '\
<b>dsPIC33FJ256MC510</b> <font color="red">edit this description</font><p>\n\
Auto generated by <i>make-symbol-device-package-bsdl.ulp Rev. 25</i><br>\n\
Source: dsPIC33FJ256MC510.bsd';
Value off;
Add DSPIC33FJ256MC510 'G$1' next 0 (0 0);
Package 'TQFP100' '';
Technology '';
Connect  'G$1.AVDD' '30'  'G$1.AVSS' '31'  'G$1.MCLR' '13'  'G$1.RA2' '58'  'G$1.RA3' '59' \
         'G$1.RA6' '91'  'G$1.RA7' '92'  'G$1.RA9' '28'  'G$1.RA10' '29'  'G$1.RA14' '66'  'G$1.RA15' '67' \
         'G$1.RB0' '25'  'G$1.RB1' '24'  'G$1.RB2' '23'  'G$1.RB3' '22'  'G$1.RB4' '21'  'G$1.RB5' '20' \
         'G$1.RB6' '26'  'G$1.RB7' '27'  'G$1.RB8' '32'  'G$1.RB9' '33'  'G$1.RB10' '34'  'G$1.RB11' '35' \
         'G$1.RB12' '41'  'G$1.RB13' '42'  'G$1.RB14' '43'  'G$1.RB15' '44'  'G$1.RC1' '6'  'G$1.RC2' '7' \
         'G$1.RC3' '8'  'G$1.RC4' '9'  'G$1.RC12' '63'  'G$1.RC13' '73'  'G$1.RC14' '74'  'G$1.RC15' '64' \
         'G$1.RD0' '72'  'G$1.RD1' '76'  'G$1.RD2' '77'  'G$1.RD3' '78'  'G$1.RD4' '81'  'G$1.RD5' '82' \
         'G$1.RD6' '83'  'G$1.RD7' '84'  'G$1.RD8' '68'  'G$1.RD9' '69'  'G$1.RD10' '70'  'G$1.RD11' '71' \
         'G$1.RD12' '79'  'G$1.RD13' '80'  'G$1.RD14' '47'  'G$1.RD15' '48'  'G$1.RE0' '93'  'G$1.RE1' '94' \
         'G$1.RE2' '98'  'G$1.RE3' '99'  'G$1.RE4' '100'  'G$1.RE5' '3'  'G$1.RE6' '4'  'G$1.RE7' '5' \
         'G$1.RE8' '18'  'G$1.RE9' '19'  'G$1.RF0' '87'  'G$1.RF1' '88'  'G$1.RF2' '52'  'G$1.RF3' '51' \
         'G$1.RF4' '49'  'G$1.RF5' '50'  'G$1.RF6' '55'  'G$1.RF7' '54'  'G$1.RF8' '53'  'G$1.RF12' '40' \
         'G$1.RF13' '39'  'G$1.RG0' '90'  'G$1.RG1' '89'  'G$1.RG2' '57'  'G$1.RG3' '56'  'G$1.RG6' '10' \
         'G$1.RG7' '11'  'G$1.RG8' '12'  'G$1.RG9' '14'  'G$1.RG12' '96'  'G$1.RG13' '97'  'G$1.RG14' '95' \
         'G$1.RG15' '1'  'G$1.TCK' '38'  'G$1.TDI' '60'  'G$1.TDO' '61'  'G$1.TMS' '17'  'G$1.VDD1' '2' \
         'G$1.VDD2' '16'  'G$1.VDD3' '37'  'G$1.VDD4' '46'  'G$1.VDD5' '62'  'G$1.VDDCORE' '85'  'G$1.VREG' '86' \
         'G$1.VSS1' '75'  'G$1.VSS2' '15'  'G$1.VSS3' '36'  'G$1.VSS4' '45'  'G$1.VSS5' '65';

Edit 'MRF24J40.dev';
Prefix 'IC';
Description '\
<b>IEEE 802.15.4? 2.4 GHz RF Transceiver</b><p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/39776a.pdf';
Value off;
Add MRF24J40 'G$1' next 0 (0 0);
Package 'QFN40ML6X6MM' '';
Technology '';
Connect  'G$1.CLKOUT' '26'  'G$1.CS' '20'  'G$1.GND' '6'  'G$1.GND@1' '14'  'G$1.GND@2' '22' \
         'G$1.GND@3' '24'  'G$1.GND@4' '25'  'G$1.GND@5' '36'  'G$1.GPIO0' '7'  'G$1.GPIO1' '8'  'G$1.GPIO2' '11' \
         'G$1.GPIO3' '12'  'G$1.GPIO4' '10'  'G$1.GPIO5' '9'  'G$1.INT' '16'  'G$1.LCAP' '40'  'G$1.LPOSC1' '28' \
         'G$1.LPOSC2' '27'  'G$1.NC' '23'  'G$1.NC@1' '38'  'G$1.OSC1' '34'  'G$1.OSC2' '33'  'G$1.RESET' '13' \
         'G$1.RFN' '3'  'G$1.RFP' '2'  'G$1.RXIP' '29'  'G$1.RXQP' '30'  'G$1.SCK' '19'  'G$1.SIN' '18' \
         'G$1.SOUT' '17'  'G$1.VDD' '1'  'G$1.VDD@1' '4'  'G$1.VDD@2' '5'  'G$1.VDD@3' '21'  'G$1.VDD@4' '31' \
         'G$1.VDD@5' '32'  'G$1.VDD@6' '35'  'G$1.VDD@7' '37'  'G$1.VDD@8' '39'  'G$1.WAKE' '15';

Edit 'PIC32MX340F*H.dev';
Prefix 'IC';
Description '\
<b>PIC32MX340FxxxH</b><p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/61143E.pdf, PIC32MX320F064H.bsdl';
Value off;
Add PIC32MX320F064H 'G$1' next 0 (0 0);
Package 'TQFP64-10X10' '';
Technology -'' '128' '256' '512';
Connect  'G$1.!MCLR' '7'  'G$1.AVDD' '19'  'G$1.AVSS' '20'  'G$1.RB0' '16'  'G$1.RB1' '15' \
         'G$1.RB2' '14'  'G$1.RB3' '13'  'G$1.RB4' '12'  'G$1.RB5' '11'  'G$1.RB6' '17'  'G$1.RB7' '18' \
         'G$1.RB8' '21'  'G$1.RB9' '22'  'G$1.RB14' '29'  'G$1.RB15' '30'  'G$1.RC12' '39'  'G$1.RC13' '47' \
         'G$1.RC14' '48'  'G$1.RC15' '40'  'G$1.RD0' '46'  'G$1.RD1' '49'  'G$1.RD2' '50'  'G$1.RD3' '51' \
         'G$1.RD4' '52'  'G$1.RD5' '53'  'G$1.RD6' '54'  'G$1.RD7' '55'  'G$1.RD8' '42'  'G$1.RD9' '43' \
         'G$1.RD10' '44'  'G$1.RD11' '45'  'G$1.RE0' '60'  'G$1.RE1' '61'  'G$1.RE2' '62'  'G$1.RE3' '63' \
         'G$1.RE4' '64'  'G$1.RE5' '1'  'G$1.RE6' '2'  'G$1.RE7' '3'  'G$1.RF0' '58'  'G$1.RF1' '59' \
         'G$1.RF2' '34'  'G$1.RF3' '33'  'G$1.RF4' '31'  'G$1.RF5' '32'  'G$1.RF6' '35'  'G$1.RG2' '37' \
         'G$1.RG3' '36'  'G$1.RG6' '4'  'G$1.RG7' '5'  'G$1.RG8' '6'  'G$1.RG9' '8'  'G$1.TCK' '27' \
         'G$1.TDI' '28'  'G$1.TDO' '24'  'G$1.TMS' '23'  'G$1.VDD@2' '10'  'G$1.VDD@3' '26'  'G$1.VDD@5' '38' \
         'G$1.VDDCORE' '56'  'G$1.VREG' '57'  'G$1.VSS@2' '9'  'G$1.VSS@3' '25'  'G$1.VSS@5' '41';

Edit 'PIC16F62*.dev';
Prefix 'IC';
Description '\
<b>FLASH-Based 8-Bit CMOS Microcontroller</b><p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/40300C.pdf';
Value off;
Add PIC16F62* 'G$1' next 0 (0 0);
Package 'SO-18W' 'SO';
Technology -'' '7' '8';
Connect  'G$1.RA0/AN0' '17'  'G$1.RA1/AN1' '18'  'G$1.RA2/AN2/VREF' '1'  'G$1.RA3/AN3/CMP1' '2'  'G$1.RA4/TOCKI/CMP2' '3' \
         'G$1.RA5/MCLR/VPP' '4'  'G$1.RA6/OSC2/CLKOUT' '15'  'G$1.RA7/OSC1/CLKIN' '16'  'G$1.RB0/INT' '6'  'G$1.RB1/RX/DT' '7'  'G$1.RB2/TX/CK' '8' \
         'G$1.RB3/CCP1' '9'  'G$1.RB4/PGM' '10'  'G$1.RB5' '11'  'G$1.RB6/T1OSO/T1CKI/PGC' '12'  'G$1.RB7/T1OSI/PGD' '13'  'G$1.VDD' '14' \
         'G$1.VSS' '5';
Package 'DIL18' 'P';
Technology -'' '7' '8';
Connect  'G$1.RA0/AN0' '17'  'G$1.RA1/AN1' '18'  'G$1.RA2/AN2/VREF' '1'  'G$1.RA3/AN3/CMP1' '2'  'G$1.RA4/TOCKI/CMP2' '3' \
         'G$1.RA5/MCLR/VPP' '4'  'G$1.RA6/OSC2/CLKOUT' '15'  'G$1.RA7/OSC1/CLKIN' '16'  'G$1.RB0/INT' '6'  'G$1.RB1/RX/DT' '7'  'G$1.RB2/TX/CK' '8' \
         'G$1.RB3/CCP1' '9'  'G$1.RB4/PGM' '10'  'G$1.RB5' '11'  'G$1.RB6/T1OSO/T1CKI/PGC' '12'  'G$1.RB7/T1OSI/PGD' '13'  'G$1.VDD' '14' \
         'G$1.VSS' '5';

Edit 'PIC16F628SS.dev';
Prefix 'IC';
Description '\
<b>FLASH-Based 8-Bit CMOS Microcontroller</b><p>\n\
Source: http://ww1.microchip.com/downloads/en/DeviceDoc/40300C.pdf';
Value off;
Add PIC16F62-SSOP 'G$1' next 0 (0 0);
Package 'SS20' '';
Technology '';
Connect  'G$1.RA0/AN0' '19'  'G$1.RA1/AN1' '20'  'G$1.RA2/AN2/VREF' '1'  'G$1.RA3/AN3/CMP1' '2'  'G$1.RA4/TOCKI/CMP2' '3' \
         'G$1.RA5/MCLR/VPP' '4'  'G$1.RA6/OSC2/CLKOUT' '17'  'G$1.RA7/OSC1/CLKIN' '18'  'G$1.RB0/INT' '7'  'G$1.RB1/RX/DT' '8'  'G$1.RB2/TX/CK' '9' \
         'G$1.RB3/CCP1' '10'  'G$1.RB4/PGM' '11'  'G$1.RB5' '12'  'G$1.RB6/T1OSO/T1CKI/PGC' '13'  'G$1.RB7/T1OSI/PGD' '14'  'G$1.VDD' '15' \
         'G$1.VDD@1' '16'  'G$1.VSS' '5'  'G$1.VSS@1' '6';
Grid inch;
Edit ;
