MODULE T1
    VAR
    state: 0..7;
    DEFINE
        start  := state = 0 & timeout;
        finish := state = 6;
        request := case
                    state = 0: 0;
                    state = 1: 10;
                    state in 2..6: 7;
                    TRUE : 1;
                   esac;
    ASSIGN
        init(state) := 0;
        next(state) := case
                        start: 1;
                        finish: 0;
                        !(processor_granted = p1): state;
                        state = 0: 0;
                        TRUE: (state + 1) mod 7;
                        esac;