\hypertarget{structyahal_1_1mcu_1_1_gpio_1_1_error}{}\section{yahal\+:\+:mcu\+:\+:Gpio\+:\+:Error Struct Reference}
\label{structyahal_1_1mcu_1_1_gpio_1_1_error}\index{yahal\+::mcu\+::\+Gpio\+::\+Error@{yahal\+::mcu\+::\+Gpio\+::\+Error}}


G\+P\+I\+O errors.  




{\ttfamily \#include $<$gpio.\+hpp$>$}

\subsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
\hypertarget{structyahal_1_1mcu_1_1_gpio_1_1_error_a3cdf8682538fd41409200af5008458af}{}enum {\bfseries Type} \{ \\*
{\bfseries N\+O\+\_\+\+E\+R\+R\+O\+R} = 0, 
{\bfseries T\+R\+Y\+I\+N\+G\+\_\+\+T\+O\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+N\+O\+N\+\_\+\+E\+X\+I\+S\+T\+A\+N\+T\+\_\+\+P\+O\+R\+T}, 
{\bfseries T\+R\+Y\+I\+N\+G\+\_\+\+T\+O\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+N\+O\+N\+\_\+\+E\+X\+I\+S\+T\+A\+N\+T\+\_\+\+P\+I\+N}, 
{\bfseries C\+O\+U\+L\+D\+\_\+\+N\+O\+T\+\_\+\+I\+N\+I\+T\+I\+A\+L\+I\+Z\+E\+\_\+\+P\+O\+R\+T}, 
\\*
{\bfseries P\+U\+L\+L\+U\+P\+\_\+\+Resistor\+\_\+\+N\+O\+T\+\_\+\+A\+V\+A\+I\+L\+A\+B\+L\+E}, 
{\bfseries P\+U\+L\+L\+D\+O\+W\+N\+\_\+\+Resistor\+\_\+\+N\+O\+T\+\_\+\+A\+V\+A\+I\+L\+A\+B\+L\+E}, 
{\bfseries O\+T\+H\+E\+R}
 \}\label{structyahal_1_1mcu_1_1_gpio_1_1_error_a3cdf8682538fd41409200af5008458af}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
G\+P\+I\+O errors. 

Definition at line 72 of file gpio.\+hpp.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/andy/\+Documentos/\+Source/yahal/mcu/modules/gpio/gpio.\+hpp\end{DoxyCompactItemize}
