<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p542" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_542{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2_542{left:830px;bottom:81px;letter-spacing:-0.13px;}
#t3_542{left:329px;bottom:1053px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_542{left:329px;bottom:1036px;}
#t5_542{left:343px;bottom:1036px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6_542{left:343px;bottom:1019px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t7_542{left:343px;bottom:1002px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t8_542{left:329px;bottom:985px;}
#t9_542{left:343px;bottom:985px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ta_542{left:343px;bottom:968px;letter-spacing:-0.18px;word-spacing:-0.18px;}
#tb_542{left:343px;bottom:952px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tc_542{left:329px;bottom:912px;letter-spacing:-0.12px;word-spacing:0.01px;}
#td_542{left:329px;bottom:895px;}
#te_542{left:343px;bottom:895px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tf_542{left:329px;bottom:878px;}
#tg_542{left:343px;bottom:878px;letter-spacing:-0.12px;word-spacing:0.01px;}
#th_542{left:329px;bottom:862px;}
#ti_542{left:343px;bottom:862px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tj_542{left:329px;bottom:845px;}
#tk_542{left:343px;bottom:845px;letter-spacing:-0.12px;word-spacing:-0.35px;}
#tl_542{left:343px;bottom:828px;letter-spacing:-0.17px;word-spacing:0.04px;}
#tm_542{left:329px;bottom:811px;}
#tn_542{left:343px;bottom:811px;letter-spacing:-0.12px;word-spacing:0.01px;}
#to_542{left:343px;bottom:794px;letter-spacing:-0.18px;}
#tp_542{left:329px;bottom:778px;}
#tq_542{left:343px;bottom:778px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tr_542{left:343px;bottom:761px;letter-spacing:-0.14px;word-spacing:0.02px;}
#ts_542{left:329px;bottom:744px;}
#tt_542{left:343px;bottom:744px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tu_542{left:329px;bottom:727px;}
#tv_542{left:343px;bottom:727px;letter-spacing:-0.16px;word-spacing:0.05px;}
#tw_542{left:343px;bottom:710px;letter-spacing:-0.16px;}
#tx_542{left:329px;bottom:693px;}
#ty_542{left:343px;bottom:693px;letter-spacing:-0.15px;word-spacing:0.05px;}
#tz_542{left:329px;bottom:677px;}
#t10_542{left:343px;bottom:677px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t11_542{left:329px;bottom:660px;letter-spacing:-0.2px;word-spacing:0.07px;}
#t12_542{left:329px;bottom:637px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t13_542{left:329px;bottom:620px;}
#t14_542{left:343px;bottom:620px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#t15_542{left:343px;bottom:603px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t16_542{left:343px;bottom:587px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t17_542{left:329px;bottom:570px;}
#t18_542{left:343px;bottom:570px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t19_542{left:329px;bottom:547px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_542{left:329px;bottom:530px;}
#t1b_542{left:343px;bottom:530px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1c_542{left:343px;bottom:513px;letter-spacing:-0.25px;word-spacing:0.14px;}
#t1d_542{left:329px;bottom:496px;}
#t1e_542{left:343px;bottom:496px;letter-spacing:-0.13px;}
#t1f_542{left:329px;bottom:480px;}
#t1g_542{left:343px;bottom:480px;letter-spacing:-0.36px;word-spacing:0.23px;}
#t1h_542{left:329px;bottom:463px;}
#t1i_542{left:343px;bottom:463px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t1j_542{left:329px;bottom:446px;}
#t1k_542{left:343px;bottom:446px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1l_542{left:329px;bottom:429px;}
#t1m_542{left:343px;bottom:429px;letter-spacing:-0.12px;}
#t1n_542{left:329px;bottom:406px;letter-spacing:-0.14px;word-spacing:-0.05px;}
#t1o_542{left:329px;bottom:390px;}
#t1p_542{left:343px;bottom:390px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t1q_542{left:329px;bottom:373px;}
#t1r_542{left:343px;bottom:373px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1s_542{left:329px;bottom:356px;}
#t1t_542{left:343px;bottom:356px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1u_542{left:343px;bottom:339px;letter-spacing:-0.18px;word-spacing:0.05px;}
#t1v_542{left:128px;bottom:1079px;letter-spacing:-0.17px;}
#t1w_542{left:244px;bottom:1079px;letter-spacing:-0.13px;}
#t1x_542{left:532px;bottom:1079px;letter-spacing:-0.12px;}

.s1_542{font-size:14px;font-family:Helvetica_vg;color:#000;}
.s2_542{font-size:14px;font-family:sub_Times-Roman_lfr;color:#000;}
.s3_542{font-size:14px;font-family:Helvetica-Bold_ykj;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts542" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_ykj;
	src: url("fonts/Helvetica-Bold_ykj.woff") format("woff");
}

@font-face {
	font-family: Helvetica_vg;
	src: url("fonts/Helvetica_vg.woff") format("woff");
}

@font-face {
	font-family: sub_Times-Roman_lfr;
	src: url("fonts/sub_Times-Roman_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg542Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg542" style="-webkit-user-select: none;"><object width="935" height="1210" data="542/542.svg" type="image/svg+xml" id="pdf542" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_542" class="t s1_542">The MIPS64® Instruction Set Reference Manual, Revision 6.06 </span><span id="t2_542" class="t s1_542">600 </span>
<span id="t3_542" class="t s2_542">Integer Multiply and Divide </span>
<span id="t4_542" class="t s2_542">• </span><span id="t5_542" class="t s2_542">Integer accumulators (HI/LO) removed from base Release 6, moved to DSPr6, </span>
<span id="t6_542" class="t s2_542">allowed only with microMIPS: MFHI, MTHIO, MFLO, MTLO, MADD, MADDU, </span>
<span id="t7_542" class="t s2_542">MUL, MSUB, MSUBU removed. </span>
<span id="t8_542" class="t s2_542">• </span><span id="t9_542" class="t s2_542">Release 6 adds multiply and divide instructions that write to same-width register: </span>
<span id="ta_542" class="t s2_542">MULT replaced by MUL/MUH; MULTU replaced by MULU/MUHU; DIV replaced </span>
<span id="tb_542" class="t s2_542">by DIV/MOD; DIVU replaced by DIVU/MODU; similarly for 64-bit DMUH, etc. </span>
<span id="tc_542" class="t s2_542">Control Transfer Instructions (CTIs) </span>
<span id="td_542" class="t s2_542">• </span><span id="te_542" class="t s2_542">Branch likely instructions removed by Release 6: BEQL, etc. </span>
<span id="tf_542" class="t s2_542">• </span><span id="tg_542" class="t s2_542">Enhanced compact branches and jumps provided </span>
<span id="th_542" class="t s2_542">• </span><span id="ti_542" class="t s2_542">No delay slots; back-to-back branches disallowed (forbidden slot) </span>
<span id="tj_542" class="t s2_542">• </span><span id="tk_542" class="t s2_542">More complete set of conditions: BEQC/BNEC, all signed and unsigned reg-reg com- </span>
<span id="tl_542" class="t s2_542">parisons, e.g. BLTC, BLTUC; all comparisons against zero, e.g. BLTZC </span>
<span id="tm_542" class="t s2_542">• </span><span id="tn_542" class="t s2_542">More complete set of conditional procedure call instructions: BEQZALC, BNE- </span>
<span id="to_542" class="t s2_542">ZALC </span>
<span id="tp_542" class="t s2_542">• </span><span id="tq_542" class="t s2_542">Large offset PC-relative branches: BC/BALC 26-bit offset (scaled by 4); BEQZC/ </span>
<span id="tr_542" class="t s2_542">BNEZC 21-bit offset </span>
<span id="ts_542" class="t s2_542">• </span><span id="tt_542" class="t s2_542">JIC/JIALC: “indexed” jumps, jump to register + sign extended 16-bit offset </span>
<span id="tu_542" class="t s2_542">• </span><span id="tv_542" class="t s2_542">Trap-in-overflow adds with immediate removed by MIOPSr6: ADDI, DADDI; </span>
<span id="tw_542" class="t s2_542">replaced by branches on overflow BOVC/BNVC. </span>
<span id="tx_542" class="t s2_542">• </span><span id="ty_542" class="t s2_542">Redundant JR.HB removed, aliased to JALR.HB with rdest=0. </span>
<span id="tz_542" class="t s2_542">• </span><span id="t10_542" class="t s2_542">BLTZAL/BGEZAL removed; not used because unconditionally wrote link register </span>
<span id="t11_542" class="t s2_542">SSNOP identical to NOP. </span>
<span id="t12_542" class="t s2_542">Misaligned Memory Accesses </span>
<span id="t13_542" class="t s2_542">• </span><span id="t14_542" class="t s2_542">Unaligned load/store instructions (LWL/LWR, etc.) removed from Release 6. Support </span>
<span id="t15_542" class="t s2_542">for misaligned memory accesses must be provided by a Release 6 system for all ordi- </span>
<span id="t16_542" class="t s2_542">nary loads and stores, by hardware or by software trap-and-emulate. </span>
<span id="t17_542" class="t s2_542">• </span><span id="t18_542" class="t s2_542">CPU scalar ALIGN instruction </span>
<span id="t19_542" class="t s2_542">Address Generation and Constant Building </span>
<span id="t1a_542" class="t s2_542">• </span><span id="t1b_542" class="t s2_542">Instructions to build large constants (such as address constants): AUI (Add upper </span>
<span id="t1c_542" class="t s2_542">immediate), DAHI, DATI. </span>
<span id="t1d_542" class="t s2_542">• </span><span id="t1e_542" class="t s2_542">Instructions for PC-relative address formation: ADDIUPC, ALUIPC. </span>
<span id="t1f_542" class="t s2_542">• </span><span id="t1g_542" class="t s2_542">PC-relative loads: LWP, LWUP, LDP. </span>
<span id="t1h_542" class="t s2_542">• </span><span id="t1i_542" class="t s2_542">Indexed FPU memory accesses removed: LWXC1, LUXC1, PFX, etc. </span>
<span id="t1j_542" class="t s2_542">• </span><span id="t1k_542" class="t s2_542">Load-scaled-address instructions: LSA, DLSA </span>
<span id="t1l_542" class="t s2_542">• </span><span id="t1m_542" class="t s2_542">32-bit address wrapping improved. </span>
<span id="t1n_542" class="t s2_542">DSP ASE </span>
<span id="t1o_542" class="t s2_542">• </span><span id="t1p_542" class="t s2_542">DSP ASE and SmartMIPS disallowed; recommend MSA instead </span>
<span id="t1q_542" class="t s2_542">• </span><span id="t1r_542" class="t s2_542">DSPr6 to be defined, used with microMIPS. </span>
<span id="t1s_542" class="t s2_542">• </span><span id="t1t_542" class="t s2_542">Instructions promoted from DSP ASE to Base ISA: BALIGN becomes Release 6 </span>
<span id="t1u_542" class="t s2_542">ALIGN, BITREV becomes Release 6 BITSWAP </span>
<span id="t1v_542" class="t s3_542">Revision </span><span id="t1w_542" class="t s3_542">Date </span><span id="t1x_542" class="t s3_542">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
