Warning (10268): Verilog HDL information at top.v(35): always construct contains both blocking and non-blocking assignments File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 35
Warning (10268): Verilog HDL information at clockDivider.v(12): always construct contains both blocking and non-blocking assignments File: /home/matt/Documents/Digital Logic/Project 2/clockDivider.v Line: 12
