Timing Summary
==============

   PLACER-ESTIMATED-TIMING TSMC 40nm ULP tt1p1v25c_Typical

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints  WHS(ps)  THS(ps)  THS Endpoints
   -----------  ----------  ---------------  -------  -------  -------------  -------  -------  -------------
    <UDEF_clk>           1                1    -8602  -766123            204     2397        0              0




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                  10601                     94.331 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          204       -8602    -766123            204        2397          0              0




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          204       -8602    -766123            204        2397          0              0

Path 3:
   Slack (not met):                         -8602ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            970ps
   - Clock uncertainty:                       150ps
   = Required time:                          2820ps
   - Propagation time:                      10476ps (42.3% logic, 57.7% route, logic stage 5)
   - Delay of the launching clock:            946ps
   = Slack:                                 -8602ps

   Instance/Pin or Net Name                                                       Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                               
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                            CLOCK-PORT    -                      -     launch     r               0                                                                                                     
   clk                                                                            Clock net   114          (fanout=1021)        946                     -                                                                                                     
   RBB_22/CLK                                                                     RBB_6L       22  [TILE 0 0, RBB 28 12]          -     r             946                                                                                                     
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_22/AQ                                                                      RBB_6L       22  [TILE 0 0, RBB 28 12]        800     r            1746     {inst188: $auto$ff.cc:266:slice$2622 (FD,site=aff)}                                             
   timer_counter[12]                                                              Net          81             (fanout=2)       1137                     -                                                                                                     
   RBB_22/D5                                                                      RBB_6L       22  [TILE 0 0, RBB 28 12]          -     r            2883                                                                                                     
   RBB_22/DMUX                                                                    RBB_6L       22  [TILE 0 0, RBB 28 12]        882     r            3765     {inst47: $abc$94891$lut$aiger94890$198 (LUT,site=dluto)}                                        
   $techmap94917$abc$94891$lut$aiger94890$202.A[4]                                Net         263             (fanout=1)       1175                     -                                                                                                     
   RBB_39/D5                                                                      RBB_6L       39   [TILE 0 0, RBB 28 6]          -     r            4940                                                                                                     
   RBB_39/D                                                                       RBB_6L       39   [TILE 0 0, RBB 28 6]        632     r            5572     {inst48: $abc$94891$lut$aiger94890$202 (LUT,site=dlut)}                                         
   $techmap94920$abc$94891$lut$auto$opt_dff.cc:219:make_patterns_logic$1406.A[4]  Net          45             (fanout=3)        588                     -                                                                                                     
   RBB_39/C5                                                                      RBB_6L       39   [TILE 0 0, RBB 28 6]          -     r            6160                                                                                                     
   RBB_39/C                                                                       RBB_6L       39   [TILE 0 0, RBB 28 6]        733     r            6893     {inst102: $abc$94891$lut$auto$opt_dff.cc:219:make_patterns_logic$1406 (LUT,site=clut)}          
   $techmap94921$abc$94891$lut$0timer_counter[15:0][2].A[1]                       Net         264            (fanout=24)       1882                     -                                                                                                     
   RBB_57/D6                                                                      RBB_6L       57  [TILE 0 0, RBB 22 20]          -     r            8775                                                                                                     
   RBB_57/D                                                                       RBB_6L       57  [TILE 0 0, RBB 22 20]        468     r            9243     {inst118: $auto$abc9_ops.cc:1550:reintegrate$94900 (LUT,site=dlut,dluto)}                       
   $abc$94891$auto$opt_dff.cc:194:make_patterns_logic$1452                        Net         256             (fanout=1)       1260                     -                                                                                                     
   RBB_10/CE                                                                      IOB          10  [TILE 0 0, RBB 31 27]          -     r           10503     {inst162: $auto$ff.cc:266:slice$2591 (FDRE)} {(output_port) inst223: g_223_mat_Ratch_obuf (IO)} 
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_10/CLK                                                                     IOB          10  [TILE 0 0, RBB 31 27]        919     r           11422                                                                                                     
   clk                                                                            Clock net   114          (fanout=1021)       -970                     -                                                                                                     
   clk                                                                            CLOCK-PORT    -                      -    capture     r           10452                                                                                                     
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 4:
   Slack (not met):                         -8568ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            977ps
   - Clock uncertainty:                       150ps
   = Required time:                          2827ps
   - Propagation time:                      10449ps (51.6% logic, 48.4% route, logic stage 6)
   - Delay of the launching clock:            946ps
   = Slack:                                 -8568ps

   Instance/Pin or Net Name                                                       Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                         
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                            CLOCK-PORT    -                      -     launch     r               0                                                                                               
   clk                                                                            Clock net   114          (fanout=1021)        946                     -                                                                                               
   RBB_22/CLK                                                                     RBB_6L       22  [TILE 0 0, RBB 28 12]          -     r             946                                                                                               
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_22/AQ                                                                      RBB_6L       22  [TILE 0 0, RBB 28 12]        800     r            1746     {inst188: $auto$ff.cc:266:slice$2622 (FD,site=aff)}                                       
   timer_counter[12]                                                              Net          81             (fanout=2)       1137                     -                                                                                               
   RBB_22/D5                                                                      RBB_6L       22  [TILE 0 0, RBB 28 12]          -     r            2883                                                                                               
   RBB_22/DMUX                                                                    RBB_6L       22  [TILE 0 0, RBB 28 12]        882     r            3765     {inst47: $abc$94891$lut$aiger94890$198 (LUT,site=dluto)}                                  
   $techmap94917$abc$94891$lut$aiger94890$202.A[4]                                Net         263             (fanout=1)       1175                     -                                                                                               
   RBB_39/D5                                                                      RBB_6L       39   [TILE 0 0, RBB 28 6]          -     r            4940                                                                                               
   RBB_39/D                                                                       RBB_6L       39   [TILE 0 0, RBB 28 6]        632     r            5572     {inst48: $abc$94891$lut$aiger94890$202 (LUT,site=dlut)}                                   
   $techmap94920$abc$94891$lut$auto$opt_dff.cc:219:make_patterns_logic$1406.A[4]  Net          45             (fanout=3)        588                     -                                                                                               
   RBB_39/C5                                                                      RBB_6L       39   [TILE 0 0, RBB 28 6]          -     r            6160                                                                                               
   RBB_39/C                                                                       RBB_6L       39   [TILE 0 0, RBB 28 6]        733     r            6893     {inst102: $abc$94891$lut$auto$opt_dff.cc:219:make_patterns_logic$1406 (LUT,site=clut)}    
   $techmap94921$abc$94891$lut$0timer_counter[15:0][2].A[1]                       Net         264            (fanout=24)        584                     -                                                                                               
   RBB_39/B2                                                                      RBB_6L       39   [TILE 0 0, RBB 28 6]          -     r            7477                                                                                               
   RBB_39/B                                                                       RBB_6L       39   [TILE 0 0, RBB 28 6]        707     r            8184     {inst103: $abc$94891$lut$auto$opt_dff.cc:219:make_patterns_logic$1413 (LUT,site=blut)}    
   $techmap94923$abc$94891$lut$auto$opt_dff.cc:219:make_patterns_logic$1427.A[1]  Net          44             (fanout=9)        571                     -                                                                                               
   RBB_39/A4                                                                      RBB_6L       39   [TILE 0 0, RBB 28 6]          -     r            8755                                                                                               
   RBB_39/A                                                                       RBB_6L       39   [TILE 0 0, RBB 28 6]        763     r            9518     {inst105: $abc$94891$lut$auto$rtlil.cc:2661:AndGate$90411 (LUT,site=alut)}                
   $abc$94891$auto$rtlil.cc:2661:AndGate$90411                                    Net         206             (fanout=1)       1000                     -                                                                                               
   RBB_4/SR                                                                       IOB           4   [TILE 0 0, RBB 31 9]          -     r           10518     {inst164: $auto$ff.cc:266:slice$2598 (FDRE)} {(output_port) inst215: g_215_ROW_obuf (IO)} 
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_4/CLK                                                                      IOB           4   [TILE 0 0, RBB 31 9]        877     r           11395                                                                                               
   clk                                                                            Clock net   114          (fanout=1021)       -977                     -                                                                                               
   clk                                                                            CLOCK-PORT    -                      -    capture     r           10418                                                                                               
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 5:
   Slack (not met):                         -8430ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            975ps
   - Clock uncertainty:                       150ps
   = Required time:                          2825ps
   - Propagation time:                      10309ps (54.1% logic, 45.9% route, logic stage 6)
   - Delay of the launching clock:            946ps
   = Slack:                                 -8430ps

   Instance/Pin or Net Name                                                       Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                       
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                            CLOCK-PORT    -                      -     launch     r               0                                                                                             
   clk                                                                            Clock net   114          (fanout=1021)        946                     -                                                                                             
   RBB_22/CLK                                                                     RBB_6L       22  [TILE 0 0, RBB 28 12]          -     r             946                                                                                             
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_22/AQ                                                                      RBB_6L       22  [TILE 0 0, RBB 28 12]        800     r            1746     {inst188: $auto$ff.cc:266:slice$2622 (FD,site=aff)}                                     
   timer_counter[12]                                                              Net          81             (fanout=2)       1137                     -                                                                                             
   RBB_22/D5                                                                      RBB_6L       22  [TILE 0 0, RBB 28 12]          -     r            2883                                                                                             
   RBB_22/DMUX                                                                    RBB_6L       22  [TILE 0 0, RBB 28 12]        882     r            3765     {inst47: $abc$94891$lut$aiger94890$198 (LUT,site=dluto)}                                
   $techmap94917$abc$94891$lut$aiger94890$202.A[4]                                Net         263             (fanout=1)       1175                     -                                                                                             
   RBB_39/D5                                                                      RBB_6L       39   [TILE 0 0, RBB 28 6]          -     r            4940                                                                                             
   RBB_39/D                                                                       RBB_6L       39   [TILE 0 0, RBB 28 6]        632     r            5572     {inst48: $abc$94891$lut$aiger94890$202 (LUT,site=dlut)}                                 
   $techmap94920$abc$94891$lut$auto$opt_dff.cc:219:make_patterns_logic$1406.A[4]  Net          45             (fanout=3)        588                     -                                                                                             
   RBB_39/C5                                                                      RBB_6L       39   [TILE 0 0, RBB 28 6]          -     r            6160                                                                                             
   RBB_39/C                                                                       RBB_6L       39   [TILE 0 0, RBB 28 6]        733     r            6893     {inst102: $abc$94891$lut$auto$opt_dff.cc:219:make_patterns_logic$1406 (LUT,site=clut)}  
   $techmap94921$abc$94891$lut$0timer_counter[15:0][2].A[1]                       Net         264            (fanout=24)        584                     -                                                                                             
   RBB_39/B2                                                                      RBB_6L       39   [TILE 0 0, RBB 28 6]          -     r            7477                                                                                             
   RBB_39/B                                                                       RBB_6L       39   [TILE 0 0, RBB 28 6]        707     r            8184     {inst103: $abc$94891$lut$auto$opt_dff.cc:219:make_patterns_logic$1413 (LUT,site=blut)}  
   $techmap94923$abc$94891$lut$auto$opt_dff.cc:219:make_patterns_logic$1427.A[1]  Net          44             (fanout=9)        563                     -                                                                                             
   RBB_39/B4                                                                      RBB_6L       39   [TILE 0 0, RBB 28 6]          -     r            8747                                                                                             
   RBB_39/BMUX                                                                    RBB_6L       39   [TILE 0 0, RBB 28 6]        812     r            9559     {inst104: $abc$94891$lut$auto$opt_dff.cc:219:make_patterns_logic$1427 (LUT,site=bluto)} 
   $abc$94891$auto$opt_dff.cc:219:make_patterns_logic$1427                        Net         255             (fanout=2)        681                     -                                                                                             
   RBB_14/A6                                                                      RBB_6L       14   [TILE 0 0, RBB 28 4]          -     r           10240     {<CE>inst169: $auto$ff.cc:266:slice$2603 (FDE,site=cff)}                                
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_14/CLK                                                                     RBB_6L       14   [TILE 0 0, RBB 28 4]       1015     r           11255                                                                                             
   clk                                                                            Clock net   114          (fanout=1021)       -975                     -                                                                                             
   clk                                                                            CLOCK-PORT    -                      -    capture     r           10280                                                                                             
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 6:
   Slack (met):                              2397ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            981ps
   + Propagation time:                       2585ps (57.0% logic, 43.0% route, logic stage 1)
   - Delay of the capturing clock:           1019ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2397ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                             
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                                                                                                   
   clk                        Clock net   114          (fanout=1021)        981                     -                                                                                                                                   
   RBB_38/CLK                 RBB_6L       38  [TILE 0 0, RBB 22 24]          -     r             981                                                                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_38/CQ                  RBB_6L       38  [TILE 0 0, RBB 22 24]        800     r            1781     {inst163: $auto$ff.cc:266:slice$2597 (FD,site=cff)}                                                                           
   mat_CLOCK                  Net          48            (fanout=18)       1112                     -                                                                                                                                   
   RBB_38/C6                  RBB_6L       38  [TILE 0 0, RBB 22 24]          -     r            2893     {inst204: $auto$xilinx_dffopt.cc:341:execute$95029 (LUT,site=clut,cluto)} {inst163: $auto$ff.cc:266:slice$2597 (FD,site=cff)} 
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_38/CLK                 RBB_6L       38  [TILE 0 0, RBB 22 24]        673     r            3566                                                                                                                                   
   clk                        Clock net   114          (fanout=1021)      -1019                     -                                                                                                                                   
   clk                        CLOCK-PORT    -                      -    capture     r            2547                                                                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 7:
   Slack (met):                              2449ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            949ps
   + Propagation time:                       2649ps (56.7% logic, 43.3% route, logic stage 1)
   - Delay of the capturing clock:            999ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2449ps

   Instance/Pin or Net Name   Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                             
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                     -     launch     r               0                                                                                                                                   
   clk                        Clock net   114         (fanout=1021)        949                     -                                                                                                                                   
   RBB_41/CLK                 RBB_6L       41  [TILE 0 0, RBB 16 8]          -     r             949                                                                                                                                   
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_41/BQ                  RBB_6L       41  [TILE 0 0, RBB 16 8]        800     r            1749     {inst147: $auto$ff.cc:266:slice$1944 (FD,site=bff)}                                                                           
   address[5]                 Net          55           (fanout=37)       1146                     -                                                                                                                                   
   RBB_41/B6                  RBB_6L       41  [TILE 0 0, RBB 16 8]          -     r            2895     {inst199: $auto$xilinx_dffopt.cc:341:execute$95019 (LUT,site=blut,bluto)} {inst147: $auto$ff.cc:266:slice$1944 (FD,site=bff)} 
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_41/CLK                 RBB_6L       41  [TILE 0 0, RBB 16 8]        703     r            3598                                                                                                                                   
   clk                        Clock net   114         (fanout=1021)       -999                     -                                                                                                                                   
   clk                        CLOCK-PORT    -                     -    capture     r            2599                                                                                                                                   
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 8:
   Slack (met):                              2514ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            981ps
   + Propagation time:                       2702ps (58.8% logic, 41.2% route, logic stage 1)
   - Delay of the capturing clock:           1019ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2514ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                             
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                                                                                                   
   clk                        Clock net   114          (fanout=1021)        981                     -                                                                                                                                   
   RBB_38/CLK                 RBB_6L       38  [TILE 0 0, RBB 22 24]          -     r             981                                                                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_38/CQ                  RBB_6L       38  [TILE 0 0, RBB 22 24]        800     r            1781     {inst163: $auto$ff.cc:266:slice$2597 (FD,site=cff)}                                                                           
   mat_CLOCK                  Net          48            (fanout=18)       1112                     -                                                                                                                                   
   RBB_38/C6                  RBB_6L       38  [TILE 0 0, RBB 22 24]          -     r            2893     {inst203: $auto$xilinx_dffopt.cc:341:execute$95027 (LUT,site=dlut,dluto)} {inst151: $auto$ff.cc:266:slice$1948 (FD,site=dff)} 
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_38/CLK                 RBB_6L       38  [TILE 0 0, RBB 22 24]        790     r            3683                                                                                                                                   
   clk                        Clock net   114          (fanout=1021)      -1019                     -                                                                                                                                   
   clk                        CLOCK-PORT    -                      -    capture     r            2664                                                                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













