{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1490611091815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1490611091815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 16:08:11 2017 " "Processing started: Mon Mar 27 16:08:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1490611091815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1490611091815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1490611091816 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1490611092178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTTicker-Struct " "Found design unit 1: UARTTicker-Struct" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1490611092738 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 UARTTickerControl-Behave " "Found design unit 2: UARTTickerControl-Behave" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1490611092738 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 UARTTickerData-Mixed " "Found design unit 3: UARTTickerData-Mixed" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1490611092738 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTTicker " "Found entity 1: UARTTicker" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1490611092738 ""} { "Info" "ISGN_ENTITY_NAME" "2 UARTTickerControl " "Found entity 2: UARTTickerControl" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1490611092738 ""} { "Info" "ISGN_ENTITY_NAME" "3 UARTTickerData " "Found entity 3: UARTTickerData" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1490611092738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1490611092738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTReceiver-Struct " "Found design unit 1: UARTReceiver-Struct" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1490611092741 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 UARTReceiverControl-Behave " "Found design unit 2: UARTReceiverControl-Behave" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1490611092741 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 UARTReceiverData-Mixed " "Found design unit 3: UARTReceiverData-Mixed" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 231 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1490611092741 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTReceiver " "Found entity 1: UARTReceiver" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1490611092741 ""} { "Info" "ISGN_ENTITY_NAME" "2 UARTReceiverControl " "Found entity 2: UARTReceiverControl" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1490611092741 ""} { "Info" "ISGN_ENTITY_NAME" "3 UARTReceiverData " "Found entity 3: UARTReceiverData" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1490611092741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1490611092741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd 15 7 " "Found 15 design units, including 7 entities, in source file /home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTComponents " "Found design unit 1: UARTComponents" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1490611092744 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DataRegister-Behave " "Found design unit 2: DataRegister-Behave" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 203 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1490611092744 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 DataRegisterSp-Behave " "Found design unit 3: DataRegisterSp-Behave" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 225 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1490611092744 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Increment13-Behave " "Found design unit 4: Increment13-Behave" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 248 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1490611092744 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Increment4-Behave " "Found design unit 5: Increment4-Behave" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1490611092744 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Increment15-Behave " "Found design unit 6: Increment15-Behave" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 276 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1490611092744 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Increment32-Behave " "Found design unit 7: Increment32-Behave" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 290 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1490611092744 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ClockDivider-RTL " "Found design unit 8: ClockDivider-RTL" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 305 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1490611092744 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataRegister " "Found entity 1: DataRegister" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1490611092744 ""} { "Info" "ISGN_ENTITY_NAME" "2 DataRegisterSp " "Found entity 2: DataRegisterSp" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1490611092744 ""} { "Info" "ISGN_ENTITY_NAME" "3 Increment13 " "Found entity 3: Increment13" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1490611092744 ""} { "Info" "ISGN_ENTITY_NAME" "4 Increment4 " "Found entity 4: Increment4" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1490611092744 ""} { "Info" "ISGN_ENTITY_NAME" "5 Increment15 " "Found entity 5: Increment15" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1490611092744 ""} { "Info" "ISGN_ENTITY_NAME" "6 Increment32 " "Found entity 6: Increment32" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1490611092744 ""} { "Info" "ISGN_ENTITY_NAME" "7 ClockDivider " "Found entity 7: ClockDivider" {  } { { "../UARTComponents.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTComponents.vhd" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1490611092744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1490611092744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Mixed " "Found design unit 1: TopLevel-Mixed" {  } { { "../TopLevel.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1490611092746 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "../TopLevel.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1490611092746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1490611092746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SMC-Struct " "Found design unit 1: SMC-Struct" {  } { { "../SMC.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1490611092755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SMCControl-Mixed " "Found design unit 2: SMCControl-Mixed" {  } { { "../SMC.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1490611092755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 SMCData-Mixed " "Found design unit 3: SMCData-Mixed" {  } { { "../SMC.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 367 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1490611092755 ""} { "Info" "ISGN_ENTITY_NAME" "1 SMC " "Found entity 1: SMC" {  } { { "../SMC.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1490611092755 ""} { "Info" "ISGN_ENTITY_NAME" "2 SMCControl " "Found entity 2: SMCControl" {  } { { "../SMC.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1490611092755 ""} { "Info" "ISGN_ENTITY_NAME" "3 SMCData " "Found entity 3: SMCData" {  } { { "../SMC.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1490611092755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1490611092755 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1490611092829 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_slow TopLevel.vhd(24) " "Verilog HDL or VHDL warning at TopLevel.vhd(24): object \"clk_slow\" assigned a value but never read" {  } { { "../TopLevel.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1490611092833 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_output TopLevel.vhd(40) " "VHDL Process Statement warning at TopLevel.vhd(40): signal \"old_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../TopLevel.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1490611092833 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:clk_div " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:clk_div\"" {  } { { "../TopLevel.vhd" "clk_div" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1490611092835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMC SMC:ram " "Elaborating entity \"SMC\" for hierarchy \"SMC:ram\"" {  } { { "../TopLevel.vhd" "ram" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1490611092836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMCControl SMC:ram\|SMCControl:cntrl " "Elaborating entity \"SMCControl\" for hierarchy \"SMC:ram\|SMCControl:cntrl\"" {  } { { "../SMC.vhd" "cntrl" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1490611092854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMCData SMC:ram\|SMCData:data " "Elaborating entity \"SMCData\" for hierarchy \"SMC:ram\|SMCData:data\"" {  } { { "../SMC.vhd" "data" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1490611092870 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "WAIT_LIMIT SMC.vhd(372) " "VHDL Signal Declaration warning at SMC.vhd(372): used explicit default value for signal \"WAIT_LIMIT\" because signal was never assigned a value" {  } { { "../SMC.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 372 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1490611092872 "|TopLevel|SMC:ram|SMCData:data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment32 SMC:ram\|SMCData:data\|Increment32:inc4 " "Elaborating entity \"Increment32\" for hierarchy \"SMC:ram\|SMCData:data\|Increment32:inc4\"" {  } { { "../SMC.vhd" "inc4" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1490611092905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister SMC:ram\|SMCData:data\|DataRegister:rw " "Elaborating entity \"DataRegister\" for hierarchy \"SMC:ram\|SMCData:data\|DataRegister:rw\"" {  } { { "../SMC.vhd" "rw" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1490611092906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister SMC:ram\|SMCData:data\|DataRegister:rw_limit0 " "Elaborating entity \"DataRegister\" for hierarchy \"SMC:ram\|SMCData:data\|DataRegister:rw_limit0\"" {  } { { "../SMC.vhd" "rw_limit0" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1490611092908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment4 SMC:ram\|SMCData:data\|Increment4:inc3 " "Elaborating entity \"Increment4\" for hierarchy \"SMC:ram\|SMCData:data\|Increment4:inc3\"" {  } { { "../SMC.vhd" "inc3" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1490611092911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister SMC:ram\|SMCData:data\|DataRegister:ww " "Elaborating entity \"DataRegister\" for hierarchy \"SMC:ram\|SMCData:data\|DataRegister:ww\"" {  } { { "../SMC.vhd" "ww" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1490611092912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment15 SMC:ram\|SMCData:data\|Increment15:incr2 " "Elaborating entity \"Increment15\" for hierarchy \"SMC:ram\|SMCData:data\|Increment15:incr2\"" {  } { { "../SMC.vhd" "incr2" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1490611092914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister SMC:ram\|SMCData:data\|DataRegister:addr " "Elaborating entity \"DataRegister\" for hierarchy \"SMC:ram\|SMCData:data\|DataRegister:addr\"" {  } { { "../SMC.vhd" "addr" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1490611092916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegisterSp SMC:ram\|SMCData:data\|DataRegisterSp:contrl " "Elaborating entity \"DataRegisterSp\" for hierarchy \"SMC:ram\|SMCData:data\|DataRegisterSp:contrl\"" {  } { { "../SMC.vhd" "contrl" { Text "/home/kalpesh/Projects/EDL/uart_receiver/SMC.vhd" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1490611092918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTReceiver UARTReceiver:uart " "Elaborating entity \"UARTReceiver\" for hierarchy \"UARTReceiver:uart\"" {  } { { "../TopLevel.vhd" "uart" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1490611092920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTReceiverControl UARTReceiver:uart\|UARTReceiverControl:CP " "Elaborating entity \"UARTReceiverControl\" for hierarchy \"UARTReceiver:uart\|UARTReceiverControl:CP\"" {  } { { "../UARTReceiver.vhd" "CP" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1490611092921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTReceiverData UARTReceiver:uart\|UARTReceiverData:DP " "Elaborating entity \"UARTReceiverData\" for hierarchy \"UARTReceiver:uart\|UARTReceiverData:DP\"" {  } { { "../UARTReceiver.vhd" "DP" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1490611092923 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CONST_0 UARTReceiver.vhd(237) " "VHDL Signal Declaration warning at UARTReceiver.vhd(237): used explicit default value for signal \"CONST_0\" because signal was never assigned a value" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 237 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1490611092924 "|TopLevel|UARTReceiver:uart|UARTReceiverData:DP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LIMIT UARTReceiver.vhd(239) " "VHDL Signal Declaration warning at UARTReceiver.vhd(239): used explicit default value for signal \"LIMIT\" because signal was never assigned a value" {  } { { "../UARTReceiver.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 239 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1490611092924 "|TopLevel|UARTReceiver:uart|UARTReceiverData:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTTicker UARTReceiver:uart\|UARTReceiverData:DP\|UARTTicker:tc " "Elaborating entity \"UARTTicker\" for hierarchy \"UARTReceiver:uart\|UARTReceiverData:DP\|UARTTicker:tc\"" {  } { { "../UARTReceiver.vhd" "tc" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1490611092924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTTickerControl UARTReceiver:uart\|UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerControl:CP " "Elaborating entity \"UARTTickerControl\" for hierarchy \"UARTReceiver:uart\|UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerControl:CP\"" {  } { { "../UARTTicker.vhd" "CP" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1490611092925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTTickerData UARTReceiver:uart\|UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerData:DP " "Elaborating entity \"UARTTickerData\" for hierarchy \"UARTReceiver:uart\|UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerData:DP\"" {  } { { "../UARTTicker.vhd" "DP" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1490611092926 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L1 UARTTicker.vhd(168) " "VHDL Signal Declaration warning at UARTTicker.vhd(168): used explicit default value for signal \"L1\" because signal was never assigned a value" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 168 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1490611092927 "|TopLevel|UARTReceiver:uart|UARTReceiverData:DP|UARTTicker:tc|UARTTickerData:DP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L2 UARTTicker.vhd(169) " "VHDL Signal Declaration warning at UARTTicker.vhd(169): used explicit default value for signal \"L2\" because signal was never assigned a value" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 169 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1490611092928 "|TopLevel|UARTReceiver:uart|UARTReceiverData:DP|UARTTicker:tc|UARTTickerData:DP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HALF UARTTicker.vhd(173) " "VHDL Signal Declaration warning at UARTTicker.vhd(173): used explicit default value for signal \"HALF\" because signal was never assigned a value" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 173 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1490611092928 "|TopLevel|UARTReceiver:uart|UARTReceiverData:DP|UARTTicker:tc|UARTTickerData:DP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CONST_0 UARTTicker.vhd(174) " "VHDL Signal Declaration warning at UARTTicker.vhd(174): used explicit default value for signal \"CONST_0\" because signal was never assigned a value" {  } { { "../UARTTicker.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 174 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1490611092928 "|TopLevel|UARTReceiver:uart|UARTReceiverData:DP|UARTTicker:tc|UARTTickerData:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment13 UARTReceiver:uart\|UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerData:DP\|Increment13:incr " "Elaborating entity \"Increment13\" for hierarchy \"UARTReceiver:uart\|UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerData:DP\|Increment13:incr\"" {  } { { "../UARTTicker.vhd" "incr" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1490611092928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister UARTReceiver:uart\|UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerData:DP\|DataRegister:count_reg " "Elaborating entity \"DataRegister\" for hierarchy \"UARTReceiver:uart\|UARTReceiverData:DP\|UARTTicker:tc\|UARTTickerData:DP\|DataRegister:count_reg\"" {  } { { "../UARTTicker.vhd" "count_reg" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTTicker.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1490611092930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister UARTReceiver:uart\|UARTReceiverData:DP\|DataRegister:shift_r " "Elaborating entity \"DataRegister\" for hierarchy \"UARTReceiver:uart\|UARTReceiverData:DP\|DataRegister:shift_r\"" {  } { { "../UARTReceiver.vhd" "shift_r" { Text "/home/kalpesh/Projects/EDL/uart_receiver/UARTReceiver.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1490611092932 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "451 " "Implemented 451 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1490611094119 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1490611094119 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1490611094119 ""} { "Info" "ICUT_CUT_TM_LCELLS" "395 " "Implemented 395 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1490611094119 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1490611094119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1490611094240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 16:08:14 2017 " "Processing ended: Mon Mar 27 16:08:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1490611094240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1490611094240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1490611094240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1490611094240 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1490611100834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1490611100834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 16:08:20 2017 " "Processing started: Mon Mar 27 16:08:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1490611100834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1490611100834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1490611100835 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1490611101069 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopLevel 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1490611101080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1490611101157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1490611101158 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1490611101386 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1490611101401 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1490611101526 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1490611101526 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1490611101526 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1490611101526 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1490611101526 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1490611101526 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 56 " "No exact pin location assignment(s) for 10 pins of 56 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[0\] " "Pin debug\[0\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { debug[0] } } } { "../TopLevel.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 10 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Projects/EDL/uart_receiver/Quartus_Top/" { { 0 { 0 ""} 0 1110 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1490611101547 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[1\] " "Pin debug\[1\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { debug[1] } } } { "../TopLevel.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 10 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Projects/EDL/uart_receiver/Quartus_Top/" { { 0 { 0 ""} 0 1111 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1490611101547 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[2\] " "Pin debug\[2\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { debug[2] } } } { "../TopLevel.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 10 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Projects/EDL/uart_receiver/Quartus_Top/" { { 0 { 0 ""} 0 1112 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1490611101547 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[3\] " "Pin debug\[3\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { debug[3] } } } { "../TopLevel.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 10 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Projects/EDL/uart_receiver/Quartus_Top/" { { 0 { 0 ""} 0 1113 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1490611101547 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[4\] " "Pin debug\[4\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { debug[4] } } } { "../TopLevel.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 10 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Projects/EDL/uart_receiver/Quartus_Top/" { { 0 { 0 ""} 0 1114 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1490611101547 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[5\] " "Pin debug\[5\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { debug[5] } } } { "../TopLevel.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 10 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Projects/EDL/uart_receiver/Quartus_Top/" { { 0 { 0 ""} 0 1115 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1490611101547 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[6\] " "Pin debug\[6\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { debug[6] } } } { "../TopLevel.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 10 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Projects/EDL/uart_receiver/Quartus_Top/" { { 0 { 0 ""} 0 1116 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1490611101547 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[7\] " "Pin debug\[7\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { debug[7] } } } { "../TopLevel.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 10 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Projects/EDL/uart_receiver/Quartus_Top/" { { 0 { 0 ""} 0 1117 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1490611101547 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[13\] " "Pin address\[13\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { address[13] } } } { "../TopLevel.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 13 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { address[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Projects/EDL/uart_receiver/Quartus_Top/" { { 0 { 0 ""} 0 1139 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1490611101547 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[14\] " "Pin address\[14\] not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { address[14] } } } { "../TopLevel.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 13 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { address[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Projects/EDL/uart_receiver/Quartus_Top/" { { 0 { 0 ""} 0 1140 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1490611101547 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1490611101547 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopLevel.sdc " "Synopsys Design Constraints File file not found: 'TopLevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1490611101645 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1490611101646 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "" 0 -1 1490611101655 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1 1490611101655 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1490611101656 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1490611101656 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1490611101656 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1490611101656 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1490611101665 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1490611101666 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1490611101681 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 89 " "Automatically promoted signal \"clk\" to use Global clock in PIN 89" {  } { { "../TopLevel.vhd" "" { Text "/home/kalpesh/Projects/EDL/uart_receiver/TopLevel.vhd" 8 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1490611101702 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1490611101702 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1490611101707 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1490611101737 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1 1490611101737 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1 1490611101803 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1 1490611101804 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1 1490611101804 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1490611101804 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 0 10 0 " "Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 0 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1490611101808 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1490611101808 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1490611101808 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 24 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1490611101809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 24 6 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1490611101809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 5 24 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1490611101809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 14 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1490611101809 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1490611101809 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1490611101809 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1490611101830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1490611101960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1490611102428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1490611102433 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1490611103622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1490611103622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1490611103678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "/home/kalpesh/Projects/EDL/uart_receiver/Quartus_Top/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1490611103996 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1490611103996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1490611104377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1490611104379 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1490611104379 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1490611104426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1490611104569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 16:08:24 2017 " "Processing ended: Mon Mar 27 16:08:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1490611104569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1490611104569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1490611104569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1490611104569 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1490611110681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1490611110682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 16:08:30 2017 " "Processing started: Mon Mar 27 16:08:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1490611110682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1490611110682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TopLevel -c TopLevel " "Command: quartus_sta TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1490611110682 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1490611110719 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1490611110966 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1490611110968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1490611110969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 16:08:30 2017 " "Processing started: Mon Mar 27 16:08:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1490611110969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1490611110969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1490611110969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1490611111072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1490611111072 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1490611111162 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1490611111594 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1490611111604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1490611111773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 16:08:31 2017 " "Processing ended: Mon Mar 27 16:08:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1490611111773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1490611111773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1490611111773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1490611111773 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1490611112306 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopLevel.sdc " "Synopsys Design Constraints File file not found: 'TopLevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1490611112466 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1490611112466 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1490611112469 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1490611112469 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1490611112480 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1490611112504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.650 " "Worst-case setup slack is -12.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1490611112506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1490611112506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.650     -1916.299 clk  " "  -12.650     -1916.299 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1490611112506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1490611112506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.640 " "Worst-case hold slack is 1.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1490611112510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1490611112510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.640         0.000 clk  " "    1.640         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1490611112510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1490611112510 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1490611112511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1490611112512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1490611112514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1490611112514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 clk  " "   -2.289        -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1490611112514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1490611112514 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1490611112581 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1490611112683 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1490611112685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "299 " "Peak virtual memory: 299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1490611112759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 16:08:32 2017 " "Processing ended: Mon Mar 27 16:08:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1490611112759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1490611112759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1490611112759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1490611112759 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1490611123165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1490611123166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 16:08:43 2017 " "Processing started: Mon Mar 27 16:08:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1490611123166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1490611123166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1490611123166 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "TopLevel.vho TopLevel_vhd.sdo /home/kalpesh/Projects/EDL/uart_receiver/Quartus_Top/simulation/modelsim/ simulation " "Generated files \"TopLevel.vho\" and \"TopLevel_vhd.sdo\" in directory \"/home/kalpesh/Projects/EDL/uart_receiver/Quartus_Top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1 1490611123826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "313 " "Peak virtual memory: 313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1490611123875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 16:08:43 2017 " "Processing ended: Mon Mar 27 16:08:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1490611123875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1490611123875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1490611123875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1490611123875 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1490611136983 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1490611136983 ""}
