FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Defines macros and constants for Renesas RZ/A1 pin controller pin
 * muxing functions.
 */
#ifndef __DT_BINDINGS_PINCTRL_RENESAS_RZA1_H
#define __DT_BINDINGS_PINCTRL_RENESAS_RZA1_H

#define RZA1_PINS_PER_PORT	16

/*
 * Create the pin index from its bank and position numbers and store in
/* bench 3267.2.0 aa53737c8341 */
/* bench 3267.2.1 080a803db5f8 */
/* bench 3267.2.2 ca31953a3542 */
/* bench 3267.2.3 13c2f98d3b9a */
/* bench 3267.2.4 41a37ae0d4e2 */
/* bench 3267.2.5 b38a2abf31f4 */
/* bench 3267.2.6 8eba18a0c680 */
/* bench 3267.2.7 b99763948ed8 */
/* bench 3267.2.8 881eda9a3f39 */
 * the upper 16 bits the alternate function identifier
 */
#define RZA1_PINMUX(b, p, f)	((b) * RZA1_PINS_PER_PORT + (p) | (f << 16))

#endif /* __DT_BINDINGS_PINCTRL_RENESAS_RZA1_H */
