

================================================================
== Vitis HLS Report for 'atax_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Wed Apr 26 11:16:17 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        atax
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      682|      682|  3.410 us|  3.410 us|  682|  682|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |      680|      680|        34|         34|          1|    20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 34, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 34, D = 34, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.36>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 37 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tmp, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%x_load_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_19"   --->   Operation 41 'read' 'x_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%x_load_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_18"   --->   Operation 42 'read' 'x_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%x_load_17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_17"   --->   Operation 43 'read' 'x_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%x_load_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_16"   --->   Operation 44 'read' 'x_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%x_load_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_15"   --->   Operation 45 'read' 'x_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%x_load_14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_14"   --->   Operation 46 'read' 'x_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%x_load_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_13"   --->   Operation 47 'read' 'x_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%x_load_12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_12"   --->   Operation 48 'read' 'x_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%x_load_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_11"   --->   Operation 49 'read' 'x_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%x_load_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_10"   --->   Operation 50 'read' 'x_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%x_load_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_9"   --->   Operation 51 'read' 'x_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%x_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_8"   --->   Operation 52 'read' 'x_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%x_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_7"   --->   Operation 53 'read' 'x_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%x_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_6"   --->   Operation 54 'read' 'x_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%x_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_5"   --->   Operation 55 'read' 'x_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%x_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_4"   --->   Operation 56 'read' 'x_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%x_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_3"   --->   Operation 57 'read' 'x_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%x_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_2"   --->   Operation 58 'read' 'x_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%x_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_1"   --->   Operation 59 'read' 'x_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%x_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load"   --->   Operation 60 'read' 'x_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.02ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_17_2"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:14]   --->   Operation 63 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 64 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%y_addr_1 = getelementptr i32 %y, i64 0, i64 18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 65 'getelementptr' 'y_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%y_addr_2 = getelementptr i32 %y, i64 0, i64 17" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 66 'getelementptr' 'y_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%y_addr_3 = getelementptr i32 %y, i64 0, i64 16" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 67 'getelementptr' 'y_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%y_addr_4 = getelementptr i32 %y, i64 0, i64 15" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 68 'getelementptr' 'y_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%y_addr_5 = getelementptr i32 %y, i64 0, i64 14" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 69 'getelementptr' 'y_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%y_addr_6 = getelementptr i32 %y, i64 0, i64 13" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 70 'getelementptr' 'y_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%y_addr_7 = getelementptr i32 %y, i64 0, i64 12" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 71 'getelementptr' 'y_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%y_addr_8 = getelementptr i32 %y, i64 0, i64 11" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 72 'getelementptr' 'y_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%y_addr_9 = getelementptr i32 %y, i64 0, i64 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 73 'getelementptr' 'y_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%y_addr_10 = getelementptr i32 %y, i64 0, i64 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 74 'getelementptr' 'y_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%y_addr_11 = getelementptr i32 %y, i64 0, i64 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 75 'getelementptr' 'y_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%y_addr_12 = getelementptr i32 %y, i64 0, i64 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 76 'getelementptr' 'y_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%y_addr_13 = getelementptr i32 %y, i64 0, i64 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 77 'getelementptr' 'y_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%y_addr_14 = getelementptr i32 %y, i64 0, i64 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 78 'getelementptr' 'y_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%y_addr_15 = getelementptr i32 %y, i64 0, i64 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 79 'getelementptr' 'y_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%y_addr_16 = getelementptr i32 %y, i64 0, i64 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 80 'getelementptr' 'y_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%y_addr_17 = getelementptr i32 %y, i64 0, i64 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 81 'getelementptr' 'y_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%y_addr_18 = getelementptr i32 %y, i64 0, i64 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 82 'getelementptr' 'y_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%y_addr_19 = getelementptr i32 %y, i64 0, i64 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 83 'getelementptr' 'y_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 84 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.11ns)   --->   "%icmp_ln14 = icmp_eq  i5 %i_1, i5 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:14]   --->   Operation 85 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 86 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.33ns)   --->   "%add_ln14 = add i5 %i_1, i5 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:14]   --->   Operation 87 'add' 'add_ln14' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %VITIS_LOOP_17_2.split, void %for.end30.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:14]   --->   Operation 88 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%i_cast = zext i5 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:14]   --->   Operation 89 'zext' 'i_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %i_1, i4 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 90 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %i_1, i2 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 91 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %tmp_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 92 'zext' 'zext_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.40ns)   --->   "%add_ln18_20 = add i9 %tmp_1, i9 %zext_ln18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 93 'add' 'add_ln18_20' <Predicate = (!icmp_ln14)> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i32 %tmp, i64 0, i64 %i_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:16]   --->   Operation 94 'getelementptr' 'tmp_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (1.42ns)   --->   "%t = load i5 %tmp_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:16]   --->   Operation 95 'load' 't' <Predicate = (!icmp_ln14)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 96 [2/2] (1.42ns)   --->   "%y_load = load i5 %y_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 96 'load' 'y_load' <Predicate = (!icmp_ln14)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 97 [2/2] (1.42ns)   --->   "%y_load_1 = load i5 %y_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 97 'load' 'y_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 98 [1/1] (1.02ns)   --->   "%store_ln14 = store i5 %add_ln14, i5 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:14]   --->   Operation 98 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.02>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 500 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i9 %add_ln18_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 99 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln18_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 100 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln18_2 = or i9 %add_ln18_20, i9 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 101 'or' 'or_ln18_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i9 %or_ln18_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 102 'zext' 'zext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln18_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 103 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.40ns)   --->   "%add_ln18_29 = add i9 %add_ln18_20, i9 12" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 104 'add' 'add_ln18_29' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/2] (1.42ns)   --->   "%t = load i5 %tmp_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:16]   --->   Operation 105 'load' 't' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 106 [2/2] (2.66ns)   --->   "%A_load = load i9 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 106 'load' 'A_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_2 : Operation 107 [2/2] (2.66ns)   --->   "%A_load_3 = load i9 %A_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 107 'load' 'A_load_3' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_2 : Operation 108 [1/2] (1.42ns)   --->   "%y_load = load i5 %y_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 108 'load' 'y_load' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 109 [1/2] (1.42ns)   --->   "%y_load_1 = load i5 %y_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 109 'load' 'y_load_1' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 110 [2/2] (1.42ns)   --->   "%y_load_2 = load i5 %y_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 110 'load' 'y_load_2' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 111 [2/2] (1.42ns)   --->   "%y_load_3 = load i5 %y_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 111 'load' 'y_load_3' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln18 = or i9 %add_ln18_20, i9 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 112 'or' 'or_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i9 %or_ln18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 113 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln18_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 114 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.40ns)   --->   "%add_ln18_25 = add i9 %add_ln18_20, i9 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 115 'add' 'add_ln18_25' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i9 %add_ln18_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 116 'zext' 'zext_ln18_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i32 %A, i64 0, i64 %zext_ln18_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 117 'getelementptr' 'A_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/2] (2.66ns)   --->   "%A_load = load i9 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 118 'load' 'A_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 119 [2/2] (2.66ns)   --->   "%A_load_1 = load i9 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 119 'load' 'A_load_1' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 120 [1/2] (2.66ns)   --->   "%A_load_3 = load i9 %A_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 120 'load' 'A_load_3' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 121 [2/2] (2.66ns)   --->   "%A_load_12 = load i9 %A_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 121 'load' 'A_load_12' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 122 [1/2] (1.42ns)   --->   "%y_load_2 = load i5 %y_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 122 'load' 'y_load_2' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 123 [1/2] (1.42ns)   --->   "%y_load_3 = load i5 %y_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 123 'load' 'y_load_3' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 124 [2/2] (1.42ns)   --->   "%y_load_4 = load i5 %y_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 124 'load' 'y_load_4' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 125 [2/2] (1.42ns)   --->   "%y_load_5 = load i5 %y_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 125 'load' 'y_load_5' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 4 <SV = 3> <Delay = 3.34>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln18_1 = or i9 %add_ln18_20, i9 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 126 'or' 'or_ln18_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i9 %or_ln18_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 127 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln18_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 128 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.40ns)   --->   "%add_ln18_22 = add i9 %add_ln18_20, i9 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 129 'add' 'add_ln18_22' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i9 %add_ln18_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 130 'zext' 'zext_ln18_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 %zext_ln18_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 131 'getelementptr' 'A_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.40ns)   --->   "%add_ln18_36 = add i9 %add_ln18_20, i9 19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 132 'add' 'add_ln18_36' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [5/5] (3.34ns)   --->   "%mul_ln18 = mul i32 %x_load_read, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 133 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/2] (2.66ns)   --->   "%A_load_1 = load i9 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 134 'load' 'A_load_1' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 135 [2/2] (2.66ns)   --->   "%A_load_2 = load i9 %A_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 135 'load' 'A_load_2' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 136 [5/5] (3.34ns)   --->   "%mul_ln18_3 = mul i32 %x_load_3_read, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 136 'mul' 'mul_ln18_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [2/2] (2.66ns)   --->   "%A_load_8 = load i9 %A_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 137 'load' 'A_load_8' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 138 [1/2] (2.66ns)   --->   "%A_load_12 = load i9 %A_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 138 'load' 'A_load_12' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 139 [1/2] (1.42ns)   --->   "%y_load_4 = load i5 %y_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 139 'load' 'y_load_4' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 140 [1/2] (1.42ns)   --->   "%y_load_5 = load i5 %y_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 140 'load' 'y_load_5' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 141 [2/2] (1.42ns)   --->   "%y_load_6 = load i5 %y_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 141 'load' 'y_load_6' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 142 [2/2] (1.42ns)   --->   "%y_load_7 = load i5 %y_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 142 'load' 'y_load_7' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 5 <SV = 4> <Delay = 3.34>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i9 %add_ln18_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 143 'zext' 'zext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln18_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 144 'getelementptr' 'A_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (1.40ns)   --->   "%add_ln18_23 = add i9 %add_ln18_20, i9 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 145 'add' 'add_ln18_23' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (1.40ns)   --->   "%add_ln18_24 = add i9 %add_ln18_20, i9 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 146 'add' 'add_ln18_24' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln18_20 = zext i9 %add_ln18_36" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 147 'zext' 'zext_ln18_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr i32 %A, i64 0, i64 %zext_ln18_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 148 'getelementptr' 'A_addr_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [4/5] (3.34ns)   --->   "%mul_ln18 = mul i32 %x_load_read, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 149 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [5/5] (3.34ns)   --->   "%mul_ln18_1 = mul i32 %x_load_1_read, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 150 'mul' 'mul_ln18_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/2] (2.66ns)   --->   "%A_load_2 = load i9 %A_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 151 'load' 'A_load_2' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 152 [4/5] (3.34ns)   --->   "%mul_ln18_3 = mul i32 %x_load_3_read, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 152 'mul' 'mul_ln18_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [2/2] (2.66ns)   --->   "%A_load_5 = load i9 %A_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 153 'load' 'A_load_5' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 154 [1/2] (2.66ns)   --->   "%A_load_8 = load i9 %A_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 154 'load' 'A_load_8' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 155 [5/5] (3.34ns)   --->   "%mul_ln18_12 = mul i32 %x_load_12_read, i32 %A_load_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 155 'mul' 'mul_ln18_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [2/2] (2.66ns)   --->   "%A_load_19 = load i9 %A_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 156 'load' 'A_load_19' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 157 [1/2] (1.42ns)   --->   "%y_load_6 = load i5 %y_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 157 'load' 'y_load_6' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_5 : Operation 158 [1/2] (1.42ns)   --->   "%y_load_7 = load i5 %y_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 158 'load' 'y_load_7' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_5 : Operation 159 [2/2] (1.42ns)   --->   "%y_load_8 = load i5 %y_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 159 'load' 'y_load_8' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_5 : Operation 160 [2/2] (1.42ns)   --->   "%y_load_9 = load i5 %y_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 160 'load' 'y_load_9' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i9 %add_ln18_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 161 'zext' 'zext_ln18_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln18_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 162 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i9 %add_ln18_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 163 'zext' 'zext_ln18_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln18_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 164 'getelementptr' 'A_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (1.40ns)   --->   "%add_ln18_26 = add i9 %add_ln18_20, i9 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 165 'add' 'add_ln18_26' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (1.40ns)   --->   "%add_ln18_28 = add i9 %add_ln18_20, i9 11" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 166 'add' 'add_ln18_28' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [3/5] (3.34ns)   --->   "%mul_ln18 = mul i32 %x_load_read, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 167 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [4/5] (3.34ns)   --->   "%mul_ln18_1 = mul i32 %x_load_1_read, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 168 'mul' 'mul_ln18_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [5/5] (3.34ns)   --->   "%mul_ln18_2 = mul i32 %x_load_2_read, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 169 'mul' 'mul_ln18_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [3/5] (3.34ns)   --->   "%mul_ln18_3 = mul i32 %x_load_3_read, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 170 'mul' 'mul_ln18_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/2] (2.66ns)   --->   "%A_load_5 = load i9 %A_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 171 'load' 'A_load_5' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 172 [2/2] (2.66ns)   --->   "%A_load_6 = load i9 %A_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 172 'load' 'A_load_6' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 173 [2/2] (2.66ns)   --->   "%A_load_7 = load i9 %A_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 173 'load' 'A_load_7' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 174 [5/5] (3.34ns)   --->   "%mul_ln18_8 = mul i32 %x_load_8_read, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 174 'mul' 'mul_ln18_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [4/5] (3.34ns)   --->   "%mul_ln18_12 = mul i32 %x_load_12_read, i32 %A_load_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 175 'mul' 'mul_ln18_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/2] (2.66ns)   --->   "%A_load_19 = load i9 %A_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 176 'load' 'A_load_19' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 177 [1/2] (1.42ns)   --->   "%y_load_8 = load i5 %y_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 177 'load' 'y_load_8' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_6 : Operation 178 [1/2] (1.42ns)   --->   "%y_load_9 = load i5 %y_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 178 'load' 'y_load_9' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_6 : Operation 179 [2/2] (1.42ns)   --->   "%y_load_10 = load i5 %y_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 179 'load' 'y_load_10' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_6 : Operation 180 [2/2] (1.42ns)   --->   "%y_load_11 = load i5 %y_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 180 'load' 'y_load_11' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i9 %add_ln18_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 181 'zext' 'zext_ln18_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 %zext_ln18_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 182 'getelementptr' 'A_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i9 %add_ln18_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 183 'zext' 'zext_ln18_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i32 %A, i64 0, i64 %zext_ln18_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 184 'getelementptr' 'A_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (1.40ns)   --->   "%add_ln18_30 = add i9 %add_ln18_20, i9 13" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 185 'add' 'add_ln18_30' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (1.40ns)   --->   "%add_ln18_32 = add i9 %add_ln18_20, i9 15" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 186 'add' 'add_ln18_32' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [2/5] (3.34ns)   --->   "%mul_ln18 = mul i32 %x_load_read, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 187 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [3/5] (3.34ns)   --->   "%mul_ln18_1 = mul i32 %x_load_1_read, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 188 'mul' 'mul_ln18_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [4/5] (3.34ns)   --->   "%mul_ln18_2 = mul i32 %x_load_2_read, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 189 'mul' 'mul_ln18_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [2/5] (3.34ns)   --->   "%mul_ln18_3 = mul i32 %x_load_3_read, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 190 'mul' 'mul_ln18_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [5/5] (3.34ns)   --->   "%mul_ln18_5 = mul i32 %x_load_5_read, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 191 'mul' 'mul_ln18_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/2] (2.66ns)   --->   "%A_load_6 = load i9 %A_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 192 'load' 'A_load_6' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_7 : Operation 193 [1/2] (2.66ns)   --->   "%A_load_7 = load i9 %A_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 193 'load' 'A_load_7' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_7 : Operation 194 [4/5] (3.34ns)   --->   "%mul_ln18_8 = mul i32 %x_load_8_read, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 194 'mul' 'mul_ln18_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [2/2] (2.66ns)   --->   "%A_load_9 = load i9 %A_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 195 'load' 'A_load_9' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_7 : Operation 196 [2/2] (2.66ns)   --->   "%A_load_11 = load i9 %A_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 196 'load' 'A_load_11' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_7 : Operation 197 [3/5] (3.34ns)   --->   "%mul_ln18_12 = mul i32 %x_load_12_read, i32 %A_load_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 197 'mul' 'mul_ln18_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [5/5] (3.34ns)   --->   "%mul_ln18_19 = mul i32 %x_load_19_read, i32 %A_load_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 198 'mul' 'mul_ln18_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [1/2] (1.42ns)   --->   "%y_load_10 = load i5 %y_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 199 'load' 'y_load_10' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_7 : Operation 200 [1/2] (1.42ns)   --->   "%y_load_11 = load i5 %y_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 200 'load' 'y_load_11' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_7 : Operation 201 [2/2] (1.42ns)   --->   "%y_load_12 = load i5 %y_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 201 'load' 'y_load_12' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_7 : Operation 202 [2/2] (1.42ns)   --->   "%y_load_13 = load i5 %y_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 202 'load' 'y_load_13' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln18_14 = zext i9 %add_ln18_30" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 203 'zext' 'zext_ln18_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i32 %A, i64 0, i64 %zext_ln18_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 204 'getelementptr' 'A_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln18_16 = zext i9 %add_ln18_32" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 205 'zext' 'zext_ln18_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i32 %A, i64 0, i64 %zext_ln18_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 206 'getelementptr' 'A_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (1.40ns)   --->   "%add_ln18_33 = add i9 %add_ln18_20, i9 16" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 207 'add' 'add_ln18_33' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [1/1] (1.40ns)   --->   "%add_ln18_35 = add i9 %add_ln18_20, i9 18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 208 'add' 'add_ln18_35' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [1/5] (3.34ns)   --->   "%mul_ln18 = mul i32 %x_load_read, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 209 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [2/5] (3.34ns)   --->   "%mul_ln18_1 = mul i32 %x_load_1_read, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 210 'mul' 'mul_ln18_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [3/5] (3.34ns)   --->   "%mul_ln18_2 = mul i32 %x_load_2_read, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 211 'mul' 'mul_ln18_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [1/5] (3.34ns)   --->   "%mul_ln18_3 = mul i32 %x_load_3_read, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 212 'mul' 'mul_ln18_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 213 [4/5] (3.34ns)   --->   "%mul_ln18_5 = mul i32 %x_load_5_read, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 213 'mul' 'mul_ln18_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [5/5] (3.34ns)   --->   "%mul_ln18_6 = mul i32 %x_load_6_read, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 214 'mul' 'mul_ln18_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 215 [5/5] (3.34ns)   --->   "%mul_ln18_7 = mul i32 %x_load_7_read, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 215 'mul' 'mul_ln18_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 216 [3/5] (3.34ns)   --->   "%mul_ln18_8 = mul i32 %x_load_8_read, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 216 'mul' 'mul_ln18_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 217 [1/2] (2.66ns)   --->   "%A_load_9 = load i9 %A_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 217 'load' 'A_load_9' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 218 [1/2] (2.66ns)   --->   "%A_load_11 = load i9 %A_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 218 'load' 'A_load_11' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 219 [2/5] (3.34ns)   --->   "%mul_ln18_12 = mul i32 %x_load_12_read, i32 %A_load_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 219 'mul' 'mul_ln18_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 220 [2/2] (2.66ns)   --->   "%A_load_13 = load i9 %A_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 220 'load' 'A_load_13' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 221 [2/2] (2.66ns)   --->   "%A_load_15 = load i9 %A_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 221 'load' 'A_load_15' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 222 [4/5] (3.34ns)   --->   "%mul_ln18_19 = mul i32 %x_load_19_read, i32 %A_load_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 222 'mul' 'mul_ln18_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 223 [1/2] (1.42ns)   --->   "%y_load_12 = load i5 %y_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 223 'load' 'y_load_12' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_8 : Operation 224 [1/2] (1.42ns)   --->   "%y_load_13 = load i5 %y_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 224 'load' 'y_load_13' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_8 : Operation 225 [2/2] (1.42ns)   --->   "%y_load_14 = load i5 %y_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 225 'load' 'y_load_14' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_8 : Operation 226 [2/2] (1.42ns)   --->   "%y_load_15 = load i5 %y_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 226 'load' 'y_load_15' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 227 [1/1] (1.40ns)   --->   "%add_ln18_21 = add i9 %add_ln18_20, i9 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 227 'add' 'add_ln18_21' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [1/1] (1.40ns)   --->   "%add_ln18_27 = add i9 %add_ln18_20, i9 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 228 'add' 'add_ln18_27' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln18_17 = zext i9 %add_ln18_33" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 229 'zext' 'zext_ln18_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i32 %A, i64 0, i64 %zext_ln18_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 230 'getelementptr' 'A_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln18_19 = zext i9 %add_ln18_35" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 231 'zext' 'zext_ln18_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i32 %A, i64 0, i64 %zext_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 232 'getelementptr' 'A_addr_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/5] (3.34ns)   --->   "%mul_ln18_1 = mul i32 %x_load_1_read, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 233 'mul' 'mul_ln18_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [2/5] (3.34ns)   --->   "%mul_ln18_2 = mul i32 %x_load_2_read, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 234 'mul' 'mul_ln18_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [3/5] (3.34ns)   --->   "%mul_ln18_5 = mul i32 %x_load_5_read, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 235 'mul' 'mul_ln18_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 236 [4/5] (3.34ns)   --->   "%mul_ln18_6 = mul i32 %x_load_6_read, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 236 'mul' 'mul_ln18_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [4/5] (3.34ns)   --->   "%mul_ln18_7 = mul i32 %x_load_7_read, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 237 'mul' 'mul_ln18_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [2/5] (3.34ns)   --->   "%mul_ln18_8 = mul i32 %x_load_8_read, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 238 'mul' 'mul_ln18_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 239 [5/5] (3.34ns)   --->   "%mul_ln18_9 = mul i32 %x_load_9_read, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 239 'mul' 'mul_ln18_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 240 [5/5] (3.34ns)   --->   "%mul_ln18_11 = mul i32 %x_load_11_read, i32 %A_load_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 240 'mul' 'mul_ln18_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 241 [1/5] (3.34ns)   --->   "%mul_ln18_12 = mul i32 %x_load_12_read, i32 %A_load_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 241 'mul' 'mul_ln18_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 242 [1/2] (2.66ns)   --->   "%A_load_13 = load i9 %A_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 242 'load' 'A_load_13' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 243 [1/2] (2.66ns)   --->   "%A_load_15 = load i9 %A_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 243 'load' 'A_load_15' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 244 [2/2] (2.66ns)   --->   "%A_load_16 = load i9 %A_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 244 'load' 'A_load_16' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 245 [2/2] (2.66ns)   --->   "%A_load_18 = load i9 %A_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 245 'load' 'A_load_18' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 246 [3/5] (3.34ns)   --->   "%mul_ln18_19 = mul i32 %x_load_19_read, i32 %A_load_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 246 'mul' 'mul_ln18_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [1/2] (1.42ns)   --->   "%y_load_14 = load i5 %y_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 247 'load' 'y_load_14' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_9 : Operation 248 [1/2] (1.42ns)   --->   "%y_load_15 = load i5 %y_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 248 'load' 'y_load_15' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_9 : Operation 249 [2/2] (1.42ns)   --->   "%y_load_16 = load i5 %y_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 249 'load' 'y_load_16' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_9 : Operation 250 [2/2] (1.42ns)   --->   "%y_load_17 = load i5 %y_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 250 'load' 'y_load_17' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 10 <SV = 9> <Delay = 3.34>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i9 %add_ln18_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 251 'zext' 'zext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln18_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 252 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i9 %add_ln18_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 253 'zext' 'zext_ln18_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i32 %A, i64 0, i64 %zext_ln18_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 254 'getelementptr' 'A_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (1.40ns)   --->   "%add_ln18_31 = add i9 %add_ln18_20, i9 14" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 255 'add' 'add_ln18_31' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 256 [1/1] (1.40ns)   --->   "%add_ln18_34 = add i9 %add_ln18_20, i9 17" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 256 'add' 'add_ln18_34' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 257 [1/5] (3.34ns)   --->   "%mul_ln18_2 = mul i32 %x_load_2_read, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 257 'mul' 'mul_ln18_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 258 [2/2] (2.66ns)   --->   "%A_load_4 = load i9 %A_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 258 'load' 'A_load_4' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 259 [2/5] (3.34ns)   --->   "%mul_ln18_5 = mul i32 %x_load_5_read, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 259 'mul' 'mul_ln18_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [3/5] (3.34ns)   --->   "%mul_ln18_6 = mul i32 %x_load_6_read, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 260 'mul' 'mul_ln18_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [3/5] (3.34ns)   --->   "%mul_ln18_7 = mul i32 %x_load_7_read, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 261 'mul' 'mul_ln18_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [1/5] (3.34ns)   --->   "%mul_ln18_8 = mul i32 %x_load_8_read, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 262 'mul' 'mul_ln18_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 263 [4/5] (3.34ns)   --->   "%mul_ln18_9 = mul i32 %x_load_9_read, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 263 'mul' 'mul_ln18_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [2/2] (2.66ns)   --->   "%A_load_10 = load i9 %A_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 264 'load' 'A_load_10' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 265 [4/5] (3.34ns)   --->   "%mul_ln18_11 = mul i32 %x_load_11_read, i32 %A_load_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 265 'mul' 'mul_ln18_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [5/5] (3.34ns)   --->   "%mul_ln18_13 = mul i32 %x_load_13_read, i32 %A_load_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 266 'mul' 'mul_ln18_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 267 [5/5] (3.34ns)   --->   "%mul_ln18_15 = mul i32 %x_load_15_read, i32 %A_load_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 267 'mul' 'mul_ln18_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [1/2] (2.66ns)   --->   "%A_load_16 = load i9 %A_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 268 'load' 'A_load_16' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 269 [1/2] (2.66ns)   --->   "%A_load_18 = load i9 %A_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 269 'load' 'A_load_18' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 270 [2/5] (3.34ns)   --->   "%mul_ln18_19 = mul i32 %x_load_19_read, i32 %A_load_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 270 'mul' 'mul_ln18_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_9 = add i32 %mul_ln18_3, i32 %mul_ln18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 271 'add' 'add_ln18_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 272 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln18_11 = add i32 %add_ln18_9, i32 %mul_ln18_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 272 'add' 'add_ln18_11' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 273 [1/2] (1.42ns)   --->   "%y_load_16 = load i5 %y_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 273 'load' 'y_load_16' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_10 : Operation 274 [1/2] (1.42ns)   --->   "%y_load_17 = load i5 %y_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 274 'load' 'y_load_17' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_10 : Operation 275 [2/2] (1.42ns)   --->   "%y_load_18 = load i5 %y_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 275 'load' 'y_load_18' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_10 : Operation 276 [2/2] (1.42ns)   --->   "%y_load_19 = load i5 %y_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 276 'load' 'y_load_19' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln18_15 = zext i9 %add_ln18_31" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 277 'zext' 'zext_ln18_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i32 %A, i64 0, i64 %zext_ln18_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 278 'getelementptr' 'A_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln18_18 = zext i9 %add_ln18_34" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 279 'zext' 'zext_ln18_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i32 %A, i64 0, i64 %zext_ln18_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 280 'getelementptr' 'A_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 281 [1/2] (2.66ns)   --->   "%A_load_4 = load i9 %A_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 281 'load' 'A_load_4' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 282 [1/5] (3.34ns)   --->   "%mul_ln18_5 = mul i32 %x_load_5_read, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 282 'mul' 'mul_ln18_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [2/5] (3.34ns)   --->   "%mul_ln18_6 = mul i32 %x_load_6_read, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 283 'mul' 'mul_ln18_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 284 [2/5] (3.34ns)   --->   "%mul_ln18_7 = mul i32 %x_load_7_read, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 284 'mul' 'mul_ln18_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [3/5] (3.34ns)   --->   "%mul_ln18_9 = mul i32 %x_load_9_read, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 285 'mul' 'mul_ln18_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [1/2] (2.66ns)   --->   "%A_load_10 = load i9 %A_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 286 'load' 'A_load_10' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 287 [3/5] (3.34ns)   --->   "%mul_ln18_11 = mul i32 %x_load_11_read, i32 %A_load_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 287 'mul' 'mul_ln18_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [4/5] (3.34ns)   --->   "%mul_ln18_13 = mul i32 %x_load_13_read, i32 %A_load_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 288 'mul' 'mul_ln18_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [2/2] (2.66ns)   --->   "%A_load_14 = load i9 %A_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 289 'load' 'A_load_14' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 290 [4/5] (3.34ns)   --->   "%mul_ln18_15 = mul i32 %x_load_15_read, i32 %A_load_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 290 'mul' 'mul_ln18_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 291 [5/5] (3.34ns)   --->   "%mul_ln18_16 = mul i32 %x_load_16_read, i32 %A_load_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 291 'mul' 'mul_ln18_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [2/2] (2.66ns)   --->   "%A_load_17 = load i9 %A_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 292 'load' 'A_load_17' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 293 [5/5] (3.34ns)   --->   "%mul_ln18_18 = mul i32 %x_load_18_read, i32 %A_load_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 293 'mul' 'mul_ln18_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 294 [1/5] (3.34ns)   --->   "%mul_ln18_19 = mul i32 %x_load_19_read, i32 %A_load_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 294 'mul' 'mul_ln18_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_10 = add i32 %mul_ln18_1, i32 %mul_ln18_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 295 'add' 'add_ln18_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 296 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln18_12 = add i32 %add_ln18_11, i32 %add_ln18_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 296 'add' 'add_ln18_12' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 297 [1/2] (1.42ns)   --->   "%y_load_18 = load i5 %y_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 297 'load' 'y_load_18' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_11 : Operation 298 [1/2] (1.42ns)   --->   "%y_load_19 = load i5 %y_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 298 'load' 'y_load_19' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 12 <SV = 11> <Delay = 3.34>
ST_12 : Operation 299 [5/5] (3.34ns)   --->   "%mul_ln18_4 = mul i32 %x_load_4_read, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 299 'mul' 'mul_ln18_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 300 [1/5] (3.34ns)   --->   "%mul_ln18_6 = mul i32 %x_load_6_read, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 300 'mul' 'mul_ln18_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 301 [1/5] (3.34ns)   --->   "%mul_ln18_7 = mul i32 %x_load_7_read, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 301 'mul' 'mul_ln18_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 302 [2/5] (3.34ns)   --->   "%mul_ln18_9 = mul i32 %x_load_9_read, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 302 'mul' 'mul_ln18_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 303 [5/5] (3.34ns)   --->   "%mul_ln18_10 = mul i32 %x_load_10_read, i32 %A_load_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 303 'mul' 'mul_ln18_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 304 [2/5] (3.34ns)   --->   "%mul_ln18_11 = mul i32 %x_load_11_read, i32 %A_load_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 304 'mul' 'mul_ln18_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 305 [3/5] (3.34ns)   --->   "%mul_ln18_13 = mul i32 %x_load_13_read, i32 %A_load_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 305 'mul' 'mul_ln18_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 306 [1/2] (2.66ns)   --->   "%A_load_14 = load i9 %A_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 306 'load' 'A_load_14' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_12 : Operation 307 [3/5] (3.34ns)   --->   "%mul_ln18_15 = mul i32 %x_load_15_read, i32 %A_load_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 307 'mul' 'mul_ln18_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 308 [4/5] (3.34ns)   --->   "%mul_ln18_16 = mul i32 %x_load_16_read, i32 %A_load_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 308 'mul' 'mul_ln18_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 309 [1/2] (2.66ns)   --->   "%A_load_17 = load i9 %A_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 309 'load' 'A_load_17' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_12 : Operation 310 [4/5] (3.34ns)   --->   "%mul_ln18_18 = mul i32 %x_load_18_read, i32 %A_load_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 310 'mul' 'mul_ln18_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 311 [1/1] (1.78ns)   --->   "%add_ln18_15 = add i32 %mul_ln18_8, i32 %mul_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 311 'add' 'add_ln18_15' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.34>
ST_13 : Operation 312 [4/5] (3.34ns)   --->   "%mul_ln18_4 = mul i32 %x_load_4_read, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 312 'mul' 'mul_ln18_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 313 [1/5] (3.34ns)   --->   "%mul_ln18_9 = mul i32 %x_load_9_read, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 313 'mul' 'mul_ln18_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 314 [4/5] (3.34ns)   --->   "%mul_ln18_10 = mul i32 %x_load_10_read, i32 %A_load_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 314 'mul' 'mul_ln18_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 315 [1/5] (3.34ns)   --->   "%mul_ln18_11 = mul i32 %x_load_11_read, i32 %A_load_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 315 'mul' 'mul_ln18_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 316 [2/5] (3.34ns)   --->   "%mul_ln18_13 = mul i32 %x_load_13_read, i32 %A_load_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 316 'mul' 'mul_ln18_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 317 [5/5] (3.34ns)   --->   "%mul_ln18_14 = mul i32 %x_load_14_read, i32 %A_load_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 317 'mul' 'mul_ln18_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 318 [2/5] (3.34ns)   --->   "%mul_ln18_15 = mul i32 %x_load_15_read, i32 %A_load_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 318 'mul' 'mul_ln18_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 319 [3/5] (3.34ns)   --->   "%mul_ln18_16 = mul i32 %x_load_16_read, i32 %A_load_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 319 'mul' 'mul_ln18_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 320 [5/5] (3.34ns)   --->   "%mul_ln18_17 = mul i32 %x_load_17_read, i32 %A_load_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 320 'mul' 'mul_ln18_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 321 [3/5] (3.34ns)   --->   "%mul_ln18_18 = mul i32 %x_load_18_read, i32 %A_load_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 321 'mul' 'mul_ln18_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 322 [1/1] (1.78ns)   --->   "%add_ln18_13 = add i32 %mul_ln18_5, i32 %mul_ln18_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 322 'add' 'add_ln18_13' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_16 = add i32 %add_ln18_15, i32 %mul_ln18_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 323 'add' 'add_ln18_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 324 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln18_17 = add i32 %add_ln18_12, i32 %add_ln18_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 324 'add' 'add_ln18_17' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.34>
ST_14 : Operation 325 [3/5] (3.34ns)   --->   "%mul_ln18_4 = mul i32 %x_load_4_read, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 325 'mul' 'mul_ln18_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 326 [3/5] (3.34ns)   --->   "%mul_ln18_10 = mul i32 %x_load_10_read, i32 %A_load_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 326 'mul' 'mul_ln18_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 327 [1/5] (3.34ns)   --->   "%mul_ln18_13 = mul i32 %x_load_13_read, i32 %A_load_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 327 'mul' 'mul_ln18_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 328 [4/5] (3.34ns)   --->   "%mul_ln18_14 = mul i32 %x_load_14_read, i32 %A_load_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 328 'mul' 'mul_ln18_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 329 [1/5] (3.34ns)   --->   "%mul_ln18_15 = mul i32 %x_load_15_read, i32 %A_load_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 329 'mul' 'mul_ln18_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 330 [2/5] (3.34ns)   --->   "%mul_ln18_16 = mul i32 %x_load_16_read, i32 %A_load_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 330 'mul' 'mul_ln18_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 331 [4/5] (3.34ns)   --->   "%mul_ln18_17 = mul i32 %x_load_17_read, i32 %A_load_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 331 'mul' 'mul_ln18_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 332 [2/5] (3.34ns)   --->   "%mul_ln18_18 = mul i32 %x_load_18_read, i32 %A_load_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 332 'mul' 'mul_ln18_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.34>
ST_15 : Operation 333 [2/5] (3.34ns)   --->   "%mul_ln18_4 = mul i32 %x_load_4_read, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 333 'mul' 'mul_ln18_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 334 [2/5] (3.34ns)   --->   "%mul_ln18_10 = mul i32 %x_load_10_read, i32 %A_load_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 334 'mul' 'mul_ln18_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 335 [3/5] (3.34ns)   --->   "%mul_ln18_14 = mul i32 %x_load_14_read, i32 %A_load_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 335 'mul' 'mul_ln18_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 336 [1/5] (3.34ns)   --->   "%mul_ln18_16 = mul i32 %x_load_16_read, i32 %A_load_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 336 'mul' 'mul_ln18_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 337 [3/5] (3.34ns)   --->   "%mul_ln18_17 = mul i32 %x_load_17_read, i32 %A_load_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 337 'mul' 'mul_ln18_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 338 [1/5] (3.34ns)   --->   "%mul_ln18_18 = mul i32 %x_load_18_read, i32 %A_load_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 338 'mul' 'mul_ln18_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_5 = add i32 %mul_ln18_11, i32 %mul_ln18_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 339 'add' 'add_ln18_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 340 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln18_6 = add i32 %add_ln18_5, i32 %mul_ln18_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 340 'add' 'add_ln18_6' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 3.34>
ST_16 : Operation 341 [1/5] (3.34ns)   --->   "%mul_ln18_4 = mul i32 %x_load_4_read, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 341 'mul' 'mul_ln18_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 342 [1/5] (3.34ns)   --->   "%mul_ln18_10 = mul i32 %x_load_10_read, i32 %A_load_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 342 'mul' 'mul_ln18_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 343 [2/5] (3.34ns)   --->   "%mul_ln18_14 = mul i32 %x_load_14_read, i32 %A_load_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 343 'mul' 'mul_ln18_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 344 [2/5] (3.34ns)   --->   "%mul_ln18_17 = mul i32 %x_load_17_read, i32 %A_load_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 344 'mul' 'mul_ln18_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_1 = add i32 %mul_ln18_16, i32 %mul_ln18_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 345 'add' 'add_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 346 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln18_2 = add i32 %add_ln18_1, i32 %mul_ln18_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 346 'add' 'add_ln18_2' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 3.34>
ST_17 : Operation 347 [1/5] (3.34ns)   --->   "%mul_ln18_14 = mul i32 %x_load_14_read, i32 %A_load_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 347 'mul' 'mul_ln18_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 348 [1/5] (3.34ns)   --->   "%mul_ln18_17 = mul i32 %x_load_17_read, i32 %A_load_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 348 'mul' 'mul_ln18_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_14 = add i32 %add_ln18_13, i32 %mul_ln18_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 349 'add' 'add_ln18_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 350 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln18_18 = add i32 %add_ln18_17, i32 %add_ln18_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 350 'add' 'add_ln18_18' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 2.77>
ST_18 : Operation 351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18 = add i32 %t, i32 %mul_ln18_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 351 'add' 'add_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 352 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln18_3 = add i32 %add_ln18_2, i32 %add_ln18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 352 'add' 'add_ln18_3' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_4 = add i32 %mul_ln18_14, i32 %mul_ln18_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 353 'add' 'add_ln18_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 354 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln18_7 = add i32 %add_ln18_6, i32 %add_ln18_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 354 'add' 'add_ln18_7' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 2.77>
ST_19 : Operation 355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_8 = add i32 %add_ln18_7, i32 %add_ln18_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 355 'add' 'add_ln18_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 356 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln18_19 = add i32 %add_ln18_18, i32 %add_ln18_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 356 'add' 'add_ln18_19' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 3.34>
ST_20 : Operation 357 [5/5] (3.34ns)   --->   "%mul_ln20 = mul i32 %A_load, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 357 'mul' 'mul_ln20' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 358 [5/5] (3.34ns)   --->   "%mul_ln20_1 = mul i32 %A_load_1, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 358 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 359 [1/1] (1.42ns)   --->   "%store_ln21 = store i32 %add_ln18_19, i5 %tmp_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:21]   --->   Operation 359 'store' 'store_ln21' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 21 <SV = 20> <Delay = 3.34>
ST_21 : Operation 360 [4/5] (3.34ns)   --->   "%mul_ln20 = mul i32 %A_load, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 360 'mul' 'mul_ln20' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 361 [4/5] (3.34ns)   --->   "%mul_ln20_1 = mul i32 %A_load_1, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 361 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 362 [5/5] (3.34ns)   --->   "%mul_ln20_2 = mul i32 %A_load_2, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 362 'mul' 'mul_ln20_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 363 [5/5] (3.34ns)   --->   "%mul_ln20_3 = mul i32 %A_load_3, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 363 'mul' 'mul_ln20_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.34>
ST_22 : Operation 364 [3/5] (3.34ns)   --->   "%mul_ln20 = mul i32 %A_load, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 364 'mul' 'mul_ln20' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 365 [3/5] (3.34ns)   --->   "%mul_ln20_1 = mul i32 %A_load_1, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 365 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 366 [4/5] (3.34ns)   --->   "%mul_ln20_2 = mul i32 %A_load_2, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 366 'mul' 'mul_ln20_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 367 [4/5] (3.34ns)   --->   "%mul_ln20_3 = mul i32 %A_load_3, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 367 'mul' 'mul_ln20_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 368 [5/5] (3.34ns)   --->   "%mul_ln20_4 = mul i32 %A_load_4, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 368 'mul' 'mul_ln20_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 369 [5/5] (3.34ns)   --->   "%mul_ln20_5 = mul i32 %A_load_5, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 369 'mul' 'mul_ln20_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.34>
ST_23 : Operation 370 [2/5] (3.34ns)   --->   "%mul_ln20 = mul i32 %A_load, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 370 'mul' 'mul_ln20' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 371 [2/5] (3.34ns)   --->   "%mul_ln20_1 = mul i32 %A_load_1, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 371 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 372 [3/5] (3.34ns)   --->   "%mul_ln20_2 = mul i32 %A_load_2, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 372 'mul' 'mul_ln20_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 373 [3/5] (3.34ns)   --->   "%mul_ln20_3 = mul i32 %A_load_3, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 373 'mul' 'mul_ln20_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 374 [4/5] (3.34ns)   --->   "%mul_ln20_4 = mul i32 %A_load_4, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 374 'mul' 'mul_ln20_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 375 [4/5] (3.34ns)   --->   "%mul_ln20_5 = mul i32 %A_load_5, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 375 'mul' 'mul_ln20_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 376 [5/5] (3.34ns)   --->   "%mul_ln20_6 = mul i32 %A_load_6, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 376 'mul' 'mul_ln20_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 377 [5/5] (3.34ns)   --->   "%mul_ln20_7 = mul i32 %A_load_7, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 377 'mul' 'mul_ln20_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.34>
ST_24 : Operation 378 [1/5] (3.34ns)   --->   "%mul_ln20 = mul i32 %A_load, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 378 'mul' 'mul_ln20' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 379 [1/5] (3.34ns)   --->   "%mul_ln20_1 = mul i32 %A_load_1, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 379 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 380 [2/5] (3.34ns)   --->   "%mul_ln20_2 = mul i32 %A_load_2, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 380 'mul' 'mul_ln20_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 381 [2/5] (3.34ns)   --->   "%mul_ln20_3 = mul i32 %A_load_3, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 381 'mul' 'mul_ln20_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 382 [3/5] (3.34ns)   --->   "%mul_ln20_4 = mul i32 %A_load_4, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 382 'mul' 'mul_ln20_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 383 [3/5] (3.34ns)   --->   "%mul_ln20_5 = mul i32 %A_load_5, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 383 'mul' 'mul_ln20_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 384 [4/5] (3.34ns)   --->   "%mul_ln20_6 = mul i32 %A_load_6, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 384 'mul' 'mul_ln20_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 385 [4/5] (3.34ns)   --->   "%mul_ln20_7 = mul i32 %A_load_7, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 385 'mul' 'mul_ln20_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 386 [5/5] (3.34ns)   --->   "%mul_ln20_8 = mul i32 %A_load_8, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 386 'mul' 'mul_ln20_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 387 [5/5] (3.34ns)   --->   "%mul_ln20_9 = mul i32 %A_load_9, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 387 'mul' 'mul_ln20_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.34>
ST_25 : Operation 388 [1/1] (1.78ns)   --->   "%add_ln20 = add i32 %y_load, i32 %mul_ln20" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 388 'add' 'add_ln20' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 389 [1/1] (1.42ns)   --->   "%store_ln20 = store i32 %add_ln20, i5 %y_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 389 'store' 'store_ln20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_25 : Operation 390 [1/1] (1.78ns)   --->   "%add_ln20_1 = add i32 %y_load_1, i32 %mul_ln20_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 390 'add' 'add_ln20_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 391 [1/1] (1.42ns)   --->   "%store_ln20 = store i32 %add_ln20_1, i5 %y_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 391 'store' 'store_ln20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_25 : Operation 392 [1/5] (3.34ns)   --->   "%mul_ln20_2 = mul i32 %A_load_2, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 392 'mul' 'mul_ln20_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 393 [1/5] (3.34ns)   --->   "%mul_ln20_3 = mul i32 %A_load_3, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 393 'mul' 'mul_ln20_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 394 [2/5] (3.34ns)   --->   "%mul_ln20_4 = mul i32 %A_load_4, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 394 'mul' 'mul_ln20_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 395 [2/5] (3.34ns)   --->   "%mul_ln20_5 = mul i32 %A_load_5, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 395 'mul' 'mul_ln20_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 396 [3/5] (3.34ns)   --->   "%mul_ln20_6 = mul i32 %A_load_6, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 396 'mul' 'mul_ln20_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 397 [3/5] (3.34ns)   --->   "%mul_ln20_7 = mul i32 %A_load_7, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 397 'mul' 'mul_ln20_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 398 [4/5] (3.34ns)   --->   "%mul_ln20_8 = mul i32 %A_load_8, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 398 'mul' 'mul_ln20_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 399 [4/5] (3.34ns)   --->   "%mul_ln20_9 = mul i32 %A_load_9, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 399 'mul' 'mul_ln20_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 400 [5/5] (3.34ns)   --->   "%mul_ln20_10 = mul i32 %A_load_10, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 400 'mul' 'mul_ln20_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 401 [5/5] (3.34ns)   --->   "%mul_ln20_11 = mul i32 %A_load_11, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 401 'mul' 'mul_ln20_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.34>
ST_26 : Operation 402 [1/1] (1.78ns)   --->   "%add_ln20_2 = add i32 %y_load_2, i32 %mul_ln20_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 402 'add' 'add_ln20_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 403 [1/1] (1.42ns)   --->   "%store_ln20 = store i32 %add_ln20_2, i5 %y_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 403 'store' 'store_ln20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_26 : Operation 404 [1/1] (1.78ns)   --->   "%add_ln20_3 = add i32 %y_load_3, i32 %mul_ln20_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 404 'add' 'add_ln20_3' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 405 [1/1] (1.42ns)   --->   "%store_ln20 = store i32 %add_ln20_3, i5 %y_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 405 'store' 'store_ln20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_26 : Operation 406 [1/5] (3.34ns)   --->   "%mul_ln20_4 = mul i32 %A_load_4, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 406 'mul' 'mul_ln20_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 407 [1/5] (3.34ns)   --->   "%mul_ln20_5 = mul i32 %A_load_5, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 407 'mul' 'mul_ln20_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 408 [2/5] (3.34ns)   --->   "%mul_ln20_6 = mul i32 %A_load_6, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 408 'mul' 'mul_ln20_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 409 [2/5] (3.34ns)   --->   "%mul_ln20_7 = mul i32 %A_load_7, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 409 'mul' 'mul_ln20_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 410 [3/5] (3.34ns)   --->   "%mul_ln20_8 = mul i32 %A_load_8, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 410 'mul' 'mul_ln20_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 411 [3/5] (3.34ns)   --->   "%mul_ln20_9 = mul i32 %A_load_9, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 411 'mul' 'mul_ln20_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 412 [4/5] (3.34ns)   --->   "%mul_ln20_10 = mul i32 %A_load_10, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 412 'mul' 'mul_ln20_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 413 [4/5] (3.34ns)   --->   "%mul_ln20_11 = mul i32 %A_load_11, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 413 'mul' 'mul_ln20_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 414 [5/5] (3.34ns)   --->   "%mul_ln20_12 = mul i32 %A_load_12, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 414 'mul' 'mul_ln20_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 415 [5/5] (3.34ns)   --->   "%mul_ln20_13 = mul i32 %A_load_13, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 415 'mul' 'mul_ln20_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.34>
ST_27 : Operation 416 [1/1] (1.78ns)   --->   "%add_ln20_4 = add i32 %y_load_4, i32 %mul_ln20_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 416 'add' 'add_ln20_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 417 [1/1] (1.42ns)   --->   "%store_ln20 = store i32 %add_ln20_4, i5 %y_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 417 'store' 'store_ln20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_27 : Operation 418 [1/1] (1.78ns)   --->   "%add_ln20_5 = add i32 %y_load_5, i32 %mul_ln20_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 418 'add' 'add_ln20_5' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 419 [1/1] (1.42ns)   --->   "%store_ln20 = store i32 %add_ln20_5, i5 %y_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 419 'store' 'store_ln20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_27 : Operation 420 [1/5] (3.34ns)   --->   "%mul_ln20_6 = mul i32 %A_load_6, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 420 'mul' 'mul_ln20_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 421 [1/5] (3.34ns)   --->   "%mul_ln20_7 = mul i32 %A_load_7, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 421 'mul' 'mul_ln20_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 422 [2/5] (3.34ns)   --->   "%mul_ln20_8 = mul i32 %A_load_8, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 422 'mul' 'mul_ln20_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 423 [2/5] (3.34ns)   --->   "%mul_ln20_9 = mul i32 %A_load_9, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 423 'mul' 'mul_ln20_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 424 [3/5] (3.34ns)   --->   "%mul_ln20_10 = mul i32 %A_load_10, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 424 'mul' 'mul_ln20_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 425 [3/5] (3.34ns)   --->   "%mul_ln20_11 = mul i32 %A_load_11, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 425 'mul' 'mul_ln20_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 426 [4/5] (3.34ns)   --->   "%mul_ln20_12 = mul i32 %A_load_12, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 426 'mul' 'mul_ln20_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 427 [4/5] (3.34ns)   --->   "%mul_ln20_13 = mul i32 %A_load_13, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 427 'mul' 'mul_ln20_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 428 [5/5] (3.34ns)   --->   "%mul_ln20_14 = mul i32 %A_load_14, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 428 'mul' 'mul_ln20_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 429 [5/5] (3.34ns)   --->   "%mul_ln20_15 = mul i32 %A_load_15, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 429 'mul' 'mul_ln20_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.34>
ST_28 : Operation 430 [1/1] (1.78ns)   --->   "%add_ln20_6 = add i32 %y_load_6, i32 %mul_ln20_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 430 'add' 'add_ln20_6' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 431 [1/1] (1.42ns)   --->   "%store_ln20 = store i32 %add_ln20_6, i5 %y_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 431 'store' 'store_ln20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_28 : Operation 432 [1/1] (1.78ns)   --->   "%add_ln20_7 = add i32 %y_load_7, i32 %mul_ln20_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 432 'add' 'add_ln20_7' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 433 [1/1] (1.42ns)   --->   "%store_ln20 = store i32 %add_ln20_7, i5 %y_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 433 'store' 'store_ln20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_28 : Operation 434 [1/5] (3.34ns)   --->   "%mul_ln20_8 = mul i32 %A_load_8, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 434 'mul' 'mul_ln20_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 435 [1/5] (3.34ns)   --->   "%mul_ln20_9 = mul i32 %A_load_9, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 435 'mul' 'mul_ln20_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 436 [2/5] (3.34ns)   --->   "%mul_ln20_10 = mul i32 %A_load_10, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 436 'mul' 'mul_ln20_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 437 [2/5] (3.34ns)   --->   "%mul_ln20_11 = mul i32 %A_load_11, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 437 'mul' 'mul_ln20_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 438 [3/5] (3.34ns)   --->   "%mul_ln20_12 = mul i32 %A_load_12, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 438 'mul' 'mul_ln20_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 439 [3/5] (3.34ns)   --->   "%mul_ln20_13 = mul i32 %A_load_13, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 439 'mul' 'mul_ln20_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 440 [4/5] (3.34ns)   --->   "%mul_ln20_14 = mul i32 %A_load_14, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 440 'mul' 'mul_ln20_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 441 [4/5] (3.34ns)   --->   "%mul_ln20_15 = mul i32 %A_load_15, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 441 'mul' 'mul_ln20_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 442 [5/5] (3.34ns)   --->   "%mul_ln20_16 = mul i32 %A_load_16, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 442 'mul' 'mul_ln20_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 443 [5/5] (3.34ns)   --->   "%mul_ln20_17 = mul i32 %A_load_17, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 443 'mul' 'mul_ln20_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.34>
ST_29 : Operation 444 [1/1] (1.78ns)   --->   "%add_ln20_8 = add i32 %y_load_8, i32 %mul_ln20_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 444 'add' 'add_ln20_8' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 445 [1/1] (1.42ns)   --->   "%store_ln20 = store i32 %add_ln20_8, i5 %y_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 445 'store' 'store_ln20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_29 : Operation 446 [1/1] (1.78ns)   --->   "%add_ln20_9 = add i32 %y_load_9, i32 %mul_ln20_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 446 'add' 'add_ln20_9' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 447 [1/1] (1.42ns)   --->   "%store_ln20 = store i32 %add_ln20_9, i5 %y_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 447 'store' 'store_ln20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_29 : Operation 448 [1/5] (3.34ns)   --->   "%mul_ln20_10 = mul i32 %A_load_10, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 448 'mul' 'mul_ln20_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 449 [1/5] (3.34ns)   --->   "%mul_ln20_11 = mul i32 %A_load_11, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 449 'mul' 'mul_ln20_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 450 [2/5] (3.34ns)   --->   "%mul_ln20_12 = mul i32 %A_load_12, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 450 'mul' 'mul_ln20_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 451 [2/5] (3.34ns)   --->   "%mul_ln20_13 = mul i32 %A_load_13, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 451 'mul' 'mul_ln20_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 452 [3/5] (3.34ns)   --->   "%mul_ln20_14 = mul i32 %A_load_14, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 452 'mul' 'mul_ln20_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 453 [3/5] (3.34ns)   --->   "%mul_ln20_15 = mul i32 %A_load_15, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 453 'mul' 'mul_ln20_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 454 [4/5] (3.34ns)   --->   "%mul_ln20_16 = mul i32 %A_load_16, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 454 'mul' 'mul_ln20_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 455 [4/5] (3.34ns)   --->   "%mul_ln20_17 = mul i32 %A_load_17, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 455 'mul' 'mul_ln20_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 456 [5/5] (3.34ns)   --->   "%mul_ln20_18 = mul i32 %A_load_18, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 456 'mul' 'mul_ln20_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 457 [5/5] (3.34ns)   --->   "%mul_ln20_19 = mul i32 %A_load_19, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 457 'mul' 'mul_ln20_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.34>
ST_30 : Operation 458 [1/1] (1.78ns)   --->   "%add_ln20_10 = add i32 %y_load_10, i32 %mul_ln20_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 458 'add' 'add_ln20_10' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 459 [1/1] (1.42ns)   --->   "%store_ln20 = store i32 %add_ln20_10, i5 %y_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 459 'store' 'store_ln20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_30 : Operation 460 [1/1] (1.78ns)   --->   "%add_ln20_11 = add i32 %y_load_11, i32 %mul_ln20_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 460 'add' 'add_ln20_11' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 461 [1/1] (1.42ns)   --->   "%store_ln20 = store i32 %add_ln20_11, i5 %y_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 461 'store' 'store_ln20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_30 : Operation 462 [1/5] (3.34ns)   --->   "%mul_ln20_12 = mul i32 %A_load_12, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 462 'mul' 'mul_ln20_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 463 [1/5] (3.34ns)   --->   "%mul_ln20_13 = mul i32 %A_load_13, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 463 'mul' 'mul_ln20_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 464 [2/5] (3.34ns)   --->   "%mul_ln20_14 = mul i32 %A_load_14, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 464 'mul' 'mul_ln20_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 465 [2/5] (3.34ns)   --->   "%mul_ln20_15 = mul i32 %A_load_15, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 465 'mul' 'mul_ln20_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 466 [3/5] (3.34ns)   --->   "%mul_ln20_16 = mul i32 %A_load_16, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 466 'mul' 'mul_ln20_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 467 [3/5] (3.34ns)   --->   "%mul_ln20_17 = mul i32 %A_load_17, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 467 'mul' 'mul_ln20_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 468 [4/5] (3.34ns)   --->   "%mul_ln20_18 = mul i32 %A_load_18, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 468 'mul' 'mul_ln20_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 469 [4/5] (3.34ns)   --->   "%mul_ln20_19 = mul i32 %A_load_19, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 469 'mul' 'mul_ln20_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.34>
ST_31 : Operation 470 [1/1] (1.78ns)   --->   "%add_ln20_12 = add i32 %y_load_12, i32 %mul_ln20_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 470 'add' 'add_ln20_12' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 471 [1/1] (1.42ns)   --->   "%store_ln20 = store i32 %add_ln20_12, i5 %y_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 471 'store' 'store_ln20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_31 : Operation 472 [1/1] (1.78ns)   --->   "%add_ln20_13 = add i32 %y_load_13, i32 %mul_ln20_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 472 'add' 'add_ln20_13' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 473 [1/1] (1.42ns)   --->   "%store_ln20 = store i32 %add_ln20_13, i5 %y_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 473 'store' 'store_ln20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_31 : Operation 474 [1/5] (3.34ns)   --->   "%mul_ln20_14 = mul i32 %A_load_14, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 474 'mul' 'mul_ln20_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 475 [1/5] (3.34ns)   --->   "%mul_ln20_15 = mul i32 %A_load_15, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 475 'mul' 'mul_ln20_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 476 [2/5] (3.34ns)   --->   "%mul_ln20_16 = mul i32 %A_load_16, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 476 'mul' 'mul_ln20_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 477 [2/5] (3.34ns)   --->   "%mul_ln20_17 = mul i32 %A_load_17, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 477 'mul' 'mul_ln20_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 478 [3/5] (3.34ns)   --->   "%mul_ln20_18 = mul i32 %A_load_18, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 478 'mul' 'mul_ln20_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 479 [3/5] (3.34ns)   --->   "%mul_ln20_19 = mul i32 %A_load_19, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 479 'mul' 'mul_ln20_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.34>
ST_32 : Operation 480 [1/1] (1.78ns)   --->   "%add_ln20_14 = add i32 %y_load_14, i32 %mul_ln20_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 480 'add' 'add_ln20_14' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 481 [1/1] (1.42ns)   --->   "%store_ln20 = store i32 %add_ln20_14, i5 %y_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 481 'store' 'store_ln20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_32 : Operation 482 [1/1] (1.78ns)   --->   "%add_ln20_15 = add i32 %y_load_15, i32 %mul_ln20_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 482 'add' 'add_ln20_15' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 483 [1/1] (1.42ns)   --->   "%store_ln20 = store i32 %add_ln20_15, i5 %y_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 483 'store' 'store_ln20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_32 : Operation 484 [1/5] (3.34ns)   --->   "%mul_ln20_16 = mul i32 %A_load_16, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 484 'mul' 'mul_ln20_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 485 [1/5] (3.34ns)   --->   "%mul_ln20_17 = mul i32 %A_load_17, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 485 'mul' 'mul_ln20_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 486 [2/5] (3.34ns)   --->   "%mul_ln20_18 = mul i32 %A_load_18, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 486 'mul' 'mul_ln20_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 487 [2/5] (3.34ns)   --->   "%mul_ln20_19 = mul i32 %A_load_19, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 487 'mul' 'mul_ln20_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.34>
ST_33 : Operation 488 [1/1] (1.78ns)   --->   "%add_ln20_16 = add i32 %y_load_16, i32 %mul_ln20_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 488 'add' 'add_ln20_16' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 489 [1/1] (1.42ns)   --->   "%store_ln20 = store i32 %add_ln20_16, i5 %y_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 489 'store' 'store_ln20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_33 : Operation 490 [1/1] (1.78ns)   --->   "%add_ln20_17 = add i32 %y_load_17, i32 %mul_ln20_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 490 'add' 'add_ln20_17' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 491 [1/1] (1.42ns)   --->   "%store_ln20 = store i32 %add_ln20_17, i5 %y_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 491 'store' 'store_ln20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_33 : Operation 492 [1/5] (3.34ns)   --->   "%mul_ln20_18 = mul i32 %A_load_18, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 492 'mul' 'mul_ln20_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 493 [1/5] (3.34ns)   --->   "%mul_ln20_19 = mul i32 %A_load_19, i32 %add_ln18_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 493 'mul' 'mul_ln20_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.21>
ST_34 : Operation 494 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:12]   --->   Operation 494 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 495 [1/1] (1.78ns)   --->   "%add_ln20_18 = add i32 %y_load_18, i32 %mul_ln20_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 495 'add' 'add_ln20_18' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 496 [1/1] (1.42ns)   --->   "%store_ln20 = store i32 %add_ln20_18, i5 %y_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 496 'store' 'store_ln20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_34 : Operation 497 [1/1] (1.78ns)   --->   "%add_ln20_19 = add i32 %y_load_19, i32 %mul_ln20_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 497 'add' 'add_ln20_19' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 498 [1/1] (1.42ns)   --->   "%store_ln20 = store i32 %add_ln20_19, i5 %y_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20]   --->   Operation 498 'store' 'store_ln20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_34 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln14 = br void %VITIS_LOOP_17_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:14]   --->   Operation 499 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.37ns
The critical path consists of the following:
	'alloca' operation ('i') [24]  (0 ns)
	'load' operation ('i', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:14) on local variable 'i' [51]  (0 ns)
	'add' operation ('add_ln14', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:14) [75]  (1.34 ns)
	'store' operation ('store_ln14', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:14) of variable 'add_ln14', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:14 on local variable 'i' [286]  (1.03 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) [84]  (0 ns)
	'load' operation ('A_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) on array 'A' [145]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'load' operation ('A_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) on array 'A' [145]  (2.66 ns)

 <State 4>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) [146]  (3.35 ns)

 <State 5>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) [146]  (3.35 ns)

 <State 6>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) [146]  (3.35 ns)

 <State 7>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) [146]  (3.35 ns)

 <State 8>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) [146]  (3.35 ns)

 <State 9>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln18_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) [148]  (3.35 ns)

 <State 10>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln18_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) [150]  (3.35 ns)

 <State 11>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln18_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) [156]  (3.35 ns)

 <State 12>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln18_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) [154]  (3.35 ns)

 <State 13>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln18_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) [154]  (3.35 ns)

 <State 14>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln18_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) [154]  (3.35 ns)

 <State 15>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln18_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) [154]  (3.35 ns)

 <State 16>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln18_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) [154]  (3.35 ns)

 <State 17>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln18_14', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) [174]  (3.35 ns)

 <State 18>: 2.78ns
The critical path consists of the following:
	'add' operation ('add_ln18', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) [185]  (0 ns)
	'add' operation ('add_ln18_3', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) [188]  (2.78 ns)

 <State 19>: 2.78ns
The critical path consists of the following:
	'add' operation ('add_ln18_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) [193]  (0 ns)
	'add' operation ('add_ln18_19', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) [204]  (2.78 ns)

 <State 20>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20) [206]  (3.35 ns)

 <State 21>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20) [206]  (3.35 ns)

 <State 22>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20) [206]  (3.35 ns)

 <State 23>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20) [206]  (3.35 ns)

 <State 24>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20) [206]  (3.35 ns)

 <State 25>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20) [214]  (3.35 ns)

 <State 26>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20) [222]  (3.35 ns)

 <State 27>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20) [230]  (3.35 ns)

 <State 28>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20) [238]  (3.35 ns)

 <State 29>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20_10', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20) [246]  (3.35 ns)

 <State 30>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20_12', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20) [254]  (3.35 ns)

 <State 31>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20_14', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20) [262]  (3.35 ns)

 <State 32>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20_16', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20) [270]  (3.35 ns)

 <State 33>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20_18', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20) [278]  (3.35 ns)

 <State 34>: 3.21ns
The critical path consists of the following:
	'add' operation ('add_ln20_18', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20) [279]  (1.78 ns)
	'store' operation ('store_ln20', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20) of variable 'add_ln20_18', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20 on array 'y' [280]  (1.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
