{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568138441268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568138441270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 10 15:00:41 2019 " "Processing started: Tue Sep 10 15:00:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568138441270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568138441270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SomadorSubtrator -c SomadorSubtrator " "Command: quartus_map --read_settings_files=on --write_settings_files=off SomadorSubtrator -c SomadorSubtrator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568138441270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568138441517 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568138441517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SomadorSubtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SomadorSubtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMADORSUBTRATOR-LOGICA " "Found design unit 1: SOMADORSUBTRATOR-LOGICA" {  } { { "SomadorSubtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SomadorSubtrator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568138457025 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOMADORSUBTRATOR " "Found entity 1: SOMADORSUBTRATOR" {  } { { "SomadorSubtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SomadorSubtrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568138457025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568138457025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "XNOR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file XNOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NXOR-LOGICA " "Found design unit 1: NXOR-LOGICA" {  } { { "XNOR.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/XNOR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568138457026 ""} { "Info" "ISGN_ENTITY_NAME" "1 NXOR " "Found entity 1: NXOR" {  } { { "XNOR.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/XNOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568138457026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568138457026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SOMADORCOMPLETO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SOMADORCOMPLETO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMADORCOMPLETO-LOGICA " "Found design unit 1: SOMADORCOMPLETO-LOGICA" {  } { { "SOMADORCOMPLETO.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SOMADORCOMPLETO.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568138457027 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto " "Found entity 1: SomadorCompleto" {  } { { "SOMADORCOMPLETO.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SOMADORCOMPLETO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568138457027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568138457027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODIFICADOR1X2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DECODIFICADOR1X2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODIFICADOR1X2-LOGICA " "Found design unit 1: DECODIFICADOR1X2-LOGICA" {  } { { "DECODIFICADOR1X2.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/DECODIFICADOR1X2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568138457027 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODIFICADOR1X2 " "Found entity 1: DECODIFICADOR1X2" {  } { { "DECODIFICADOR1X2.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/DECODIFICADOR1X2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568138457027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568138457027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SomadorSubtrator " "Elaborating entity \"SomadorSubtrator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568138457088 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INVERSOR SomadorSubtrator.vhd(32) " "Verilog HDL or VHDL warning at SomadorSubtrator.vhd(32): object \"INVERSOR\" assigned a value but never read" {  } { { "SomadorSubtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SomadorSubtrator.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568138457090 "|SomadorSubtrator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorCompleto SomadorCompleto:G1 " "Elaborating entity \"SomadorCompleto\" for hierarchy \"SomadorCompleto:G1\"" {  } { { "SomadorSubtrator.vhd" "G1" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SomadorSubtrator.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568138457101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NXOR SomadorCompleto:G1\|NXOR:G1 " "Elaborating entity \"NXOR\" for hierarchy \"SomadorCompleto:G1\|NXOR:G1\"" {  } { { "SOMADORCOMPLETO.vhd" "G1" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SOMADORCOMPLETO.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568138457103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODIFICADOR1X2 DECODIFICADOR1X2:G9 " "Elaborating entity \"DECODIFICADOR1X2\" for hierarchy \"DECODIFICADOR1X2:G9\"" {  } { { "SomadorSubtrator.vhd" "G9" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SomadorSubtrator.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568138457107 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568138457871 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568138457871 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568138457925 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568138457925 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568138457925 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568138457925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "962 " "Peak virtual memory: 962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568138457934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 10 15:00:57 2019 " "Processing ended: Tue Sep 10 15:00:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568138457934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568138457934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568138457934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568138457934 ""}
