<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>GPMC_v1_HwAttrs_s Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">GPMC_v1_HwAttrs_s Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>GPMC Hardware attributes.  
 <a href="struct_g_p_m_c__v1___hw_attrs__s.html#details">More...</a></p>

<p><code>#include &lt;GPMC_v1.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a2ff056fa9b98192774f906da7e5b5fe2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_m_c__v1___hw_attrs__s.html#a2ff056fa9b98192774f906da7e5b5fe2">gpmcBaseAddr</a></td></tr>
<tr class="separator:a2ff056fa9b98192774f906da7e5b5fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaafc5ea9202f63f498fd4d51248e20a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_m_c__v1___hw_attrs__s.html#adaafc5ea9202f63f498fd4d51248e20a">devType</a></td></tr>
<tr class="separator:adaafc5ea9202f63f498fd4d51248e20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f1ba60897731385b9dde61a7c63c6f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_m_c__v1___hw_attrs__s.html#aa7f1ba60897731385b9dde61a7c63c6f">devSize</a></td></tr>
<tr class="separator:aa7f1ba60897731385b9dde61a7c63c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4801c71c4bea9c11d71200d20bb0ee85"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_m_c__v1___hw_attrs__s.html#a4801c71c4bea9c11d71200d20bb0ee85">addrDataMux</a></td></tr>
<tr class="separator:a4801c71c4bea9c11d71200d20bb0ee85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a429fad2cd4f836c68415331151d5e6e2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_m_c__v1___hw_attrs__s.html#a429fad2cd4f836c68415331151d5e6e2">timeLatency</a></td></tr>
<tr class="separator:a429fad2cd4f836c68415331151d5e6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf2a562c2aee1d04728317805e1723c2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_m_c__v1___hw_attrs__s.html#adf2a562c2aee1d04728317805e1723c2">chipSel</a></td></tr>
<tr class="separator:adf2a562c2aee1d04728317805e1723c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea34a026a86694ca47d34e8a85cab2f9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_m_c__v1___hw_attrs__s.html#aea34a026a86694ca47d34e8a85cab2f9">chipSelBaseAddr</a></td></tr>
<tr class="separator:aea34a026a86694ca47d34e8a85cab2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7595b3b4adf6f17560d42d1968315d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_m_c__v1___hw_attrs__s.html#a4b7595b3b4adf6f17560d42d1968315d">chipSelAddrSize</a></td></tr>
<tr class="separator:a4b7595b3b4adf6f17560d42d1968315d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f8f089666c42247b578ff2667b65c91"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_m_c__v1___hw_attrs__s.html#a7f8f089666c42247b578ff2667b65c91">intrNum</a></td></tr>
<tr class="separator:a7f8f089666c42247b578ff2667b65c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39840c7a44368c947f8e926073b980a3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_m_c__v1___hw_attrs__s.html#a39840c7a44368c947f8e926073b980a3">eventId</a></td></tr>
<tr class="separator:a39840c7a44368c947f8e926073b980a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab0e420994f9c3abe0d58f4a5f6c96e4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_m_c__v1___hw_attrs__s.html#aab0e420994f9c3abe0d58f4a5f6c96e4">intcMuxNum</a></td></tr>
<tr class="separator:aab0e420994f9c3abe0d58f4a5f6c96e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7211f4717309487aff1e6d22ebfe9a02"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_m_c__v1___hw_attrs__s.html#a7211f4717309487aff1e6d22ebfe9a02">intcMuxInEvent</a></td></tr>
<tr class="separator:a7211f4717309487aff1e6d22ebfe9a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b068fdcb246898cd8dae2d505341f34"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_m_c__v1___hw_attrs__s.html#a6b068fdcb246898cd8dae2d505341f34">intcMuxOutEvent</a></td></tr>
<tr class="separator:a6b068fdcb246898cd8dae2d505341f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50326dd3963db65a1dafd8629ccc0da"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_m_c__v1___hw_attrs__s.html#ab50326dd3963db65a1dafd8629ccc0da">intrEnable</a></td></tr>
<tr class="separator:ab50326dd3963db65a1dafd8629ccc0da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4312247745beb14f3431b573c94945f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_m_c__v1___hw_attrs__s.html#ac4312247745beb14f3431b573c94945f">waitPinNum</a></td></tr>
<tr class="separator:ac4312247745beb14f3431b573c94945f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdc4d6c2cdc7bce659536d1fe3d0f396"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_m_c__v1___hw_attrs__s.html#afdc4d6c2cdc7bce659536d1fe3d0f396">waitPinPol</a></td></tr>
<tr class="separator:afdc4d6c2cdc7bce659536d1fe3d0f396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef204dd06e35314ba8c0a6c3751a59f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_g_p_m_c__v1_8h.html#ac0b8141445812be8c8de49e22f3bf8f0">GPMC_v1_timingParams_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_m_c__v1___hw_attrs__s.html#aef204dd06e35314ba8c0a6c3751a59f4">timingParams</a></td></tr>
<tr class="separator:aef204dd06e35314ba8c0a6c3751a59f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a410a601a698cc4c7c3e4f4e99a3f5b9f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_m_c__v1___hw_attrs__s.html#a410a601a698cc4c7c3e4f4e99a3f5b9f">elmBaseAddr</a></td></tr>
<tr class="separator:a410a601a698cc4c7c3e4f4e99a3f5b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>GPMC Hardware attributes. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a4801c71c4bea9c11d71200d20bb0ee85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GPMC_v1_HwAttrs_s::addrDataMux</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>address and data multiplexed protocol </p>

</div>
</div>
<a class="anchor" id="adf2a562c2aee1d04728317805e1723c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GPMC_v1_HwAttrs_s::chipSel</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Signals timing latencies scalar factor </p>

</div>
</div>
<a class="anchor" id="a4b7595b3b4adf6f17560d42d1968315d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GPMC_v1_HwAttrs_s::chipSelAddrSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Chip select address mask size </p>

</div>
</div>
<a class="anchor" id="aea34a026a86694ca47d34e8a85cab2f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GPMC_v1_HwAttrs_s::chipSelBaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Chip select base address (A29 - A24) </p>

</div>
</div>
<a class="anchor" id="aa7f1ba60897731385b9dde61a7c63c6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GPMC_v1_HwAttrs_s::devSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>device size, 8-bit, 16-bit or 32-bit bus width </p>

</div>
</div>
<a class="anchor" id="adaafc5ea9202f63f498fd4d51248e20a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GPMC_v1_HwAttrs_s::devType</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>device type, NAND or NOR like </p>

</div>
</div>
<a class="anchor" id="a410a601a698cc4c7c3e4f4e99a3f5b9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GPMC_v1_HwAttrs_s::elmBaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error Location Module base address for ECC computation. ECC algorithm supported by the controller. </p>

</div>
</div>
<a class="anchor" id="a39840c7a44368c947f8e926073b980a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GPMC_v1_HwAttrs_s::eventId</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPMC IP V1 Peripheral CorePac intc event ID </p>

</div>
</div>
<a class="anchor" id="a2ff056fa9b98192774f906da7e5b5fe2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GPMC_v1_HwAttrs_s::gpmcBaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPMC IP V1 Peripheral base address. </p>

</div>
</div>
<a class="anchor" id="a7211f4717309487aff1e6d22ebfe9a02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t GPMC_v1_HwAttrs_s::intcMuxInEvent</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>interrupt controller mux input event ID. K2: CIC input event; AM: Xbar mux input event; -1: reserved for Resource Manager </p>

</div>
</div>
<a class="anchor" id="aab0e420994f9c3abe0d58f4a5f6c96e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t GPMC_v1_HwAttrs_s::intcMuxNum</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>interrupt controller mux number. K2: CIC number AM: Xbar instance number -1: reserved for Resource Manager </p>

</div>
</div>
<a class="anchor" id="a6b068fdcb246898cd8dae2d505341f34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t GPMC_v1_HwAttrs_s::intcMuxOutEvent</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>interrupt controller mux output event ID. K2: host int num, output int from CIC; AM: Xbar input index; -1: reserved for Resource Manager </p>

</div>
</div>
<a class="anchor" id="ab50326dd3963db65a1dafd8629ccc0da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool GPMC_v1_HwAttrs_s::intrEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable GPMC interrupt. </p>

</div>
</div>
<a class="anchor" id="a7f8f089666c42247b578ff2667b65c91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GPMC_v1_HwAttrs_s::intrNum</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPMC IP V1 Peripheral CorePac interrupt vector </p>

</div>
</div>
<a class="anchor" id="a429fad2cd4f836c68415331151d5e6e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GPMC_v1_HwAttrs_s::timeLatency</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Current Active chip select in use by the memory controller </p>

</div>
</div>
<a class="anchor" id="aef204dd06e35314ba8c0a6c3751a59f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_g_p_m_c__v1_8h.html#ac0b8141445812be8c8de49e22f3bf8f0">GPMC_v1_timingParams_t</a> GPMC_v1_HwAttrs_s::timingParams</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Structure holding the timing parameters for the device. </p>

</div>
</div>
<a class="anchor" id="ac4312247745beb14f3431b573c94945f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GPMC_v1_HwAttrs_s::waitPinNum</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait pin Number to which the Ready/Busy pin is connected. </p>

</div>
</div>
<a class="anchor" id="afdc4d6c2cdc7bce659536d1fe3d0f396"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t GPMC_v1_HwAttrs_s::waitPinPol</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait pin polarity </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="_g_p_m_c__v1_8h.html">GPMC_v1.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
