TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU cpu4 Finished after 1500 issued reads, 1500 returned (16357 clocks)
	67 Noncacheable Reads
	8 Noncacheable Writes
TrivialCPU cpu3 Finished after 1500 issued reads, 1500 returned (16411 clocks)
	72 Noncacheable Reads
	10 Noncacheable Writes
TrivialCPU cpu0 Finished after 1500 issued reads, 1500 returned (16806 clocks)
	78 Noncacheable Reads
	8 Noncacheable Writes
TrivialCPU cpu5 Finished after 1500 issued reads, 1500 returned (16831 clocks)
	62 Noncacheable Reads
	10 Noncacheable Writes
TrivialCPU cpu1 Finished after 1500 issued reads, 1500 returned (14173 clocks)
	65 Noncacheable Reads
	9 Noncacheable Writes
TrivialCPU cpu2 Finished after 1500 issued reads, 1500 returned (15816 clocks)
	75 Noncacheable Reads
	13 Noncacheable Writes
 network.send_bit_count.port0 : Accumulator : Sum.u64 = 517696; SumSQ.u64 = 264663040; Count.u64 = 1805; 
 network.send_packet_count.port0 : Accumulator : Sum.u64 = 1805; SumSQ.u64 = 1805; Count.u64 = 1805; 
 network.output_port_stalls.port0 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port0 : Accumulator : Sum.u64 = 5464527; SumSQ.u64 = 44374714929; Count.u64 = 1176; 
 network.width_adj_count.port0 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port1 : Accumulator : Sum.u64 = 496736; SumSQ.u64 = 253592576; Count.u64 = 1741; 
 network.send_packet_count.port1 : Accumulator : Sum.u64 = 1741; SumSQ.u64 = 1741; Count.u64 = 1741; 
 network.output_port_stalls.port1 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port1 : Accumulator : Sum.u64 = 5522727; SumSQ.u64 = 208312785729; Count.u64 = 1139; 
 network.width_adj_count.port1 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port2 : Accumulator : Sum.u64 = 524704; SumSQ.u64 = 266011648; Count.u64 = 1888; 
 network.send_packet_count.port2 : Accumulator : Sum.u64 = 1888; SumSQ.u64 = 1888; Count.u64 = 1888; 
 network.output_port_stalls.port2 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port2 : Accumulator : Sum.u64 = 5412927; SumSQ.u64 = 76437592929; Count.u64 = 1247; 
 network.width_adj_count.port2 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port3 : Accumulator : Sum.u64 = 529280; SumSQ.u64 = 268949504; Count.u64 = 1889; 
 network.send_packet_count.port3 : Accumulator : Sum.u64 = 1889; SumSQ.u64 = 1889; Count.u64 = 1889; 
 network.output_port_stalls.port3 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port3 : Accumulator : Sum.u64 = 5406927; SumSQ.u64 = 50010957729; Count.u64 = 1251; 
 network.width_adj_count.port3 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port4 : Accumulator : Sum.u64 = 527168; SumSQ.u64 = 268808192; Count.u64 = 1857; 
 network.send_packet_count.port4 : Accumulator : Sum.u64 = 1857; SumSQ.u64 = 1857; Count.u64 = 1857; 
 network.output_port_stalls.port4 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port4 : Accumulator : Sum.u64 = 5426127; SumSQ.u64 = 48773414529; Count.u64 = 1209; 
 network.width_adj_count.port4 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port5 : Accumulator : Sum.u64 = 520512; SumSQ.u64 = 264259584; Count.u64 = 1864; 
 network.send_packet_count.port5 : Accumulator : Sum.u64 = 1864; SumSQ.u64 = 1864; Count.u64 = 1864; 
 network.output_port_stalls.port5 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port5 : Accumulator : Sum.u64 = 5430327; SumSQ.u64 = 42032004129; Count.u64 = 1226; 
 network.width_adj_count.port5 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port6 : Accumulator : Sum.u64 = 790592; SumSQ.u64 = 358639616; Count.u64 = 3976; 
 network.send_packet_count.port6 : Accumulator : Sum.u64 = 3976; SumSQ.u64 = 3976; Count.u64 = 3976; 
 network.output_port_stalls.port6 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port6 : Accumulator : Sum.u64 = 4006527; SumSQ.u64 = 19069202529; Count.u64 = 1467; 
 network.width_adj_count.port6 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port7 : Accumulator : Sum.u64 = 901568; SumSQ.u64 = 410218496; Count.u64 = 4511; 
 network.send_packet_count.port7 : Accumulator : Sum.u64 = 4511; SumSQ.u64 = 4511; Count.u64 = 4511; 
 network.output_port_stalls.port7 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port7 : Accumulator : Sum.u64 = 3594927; SumSQ.u64 = 19752712929; Count.u64 = 1372; 
 network.width_adj_count.port7 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port8 : Accumulator : Sum.u64 = 909248; SumSQ.u64 = 413960192; Count.u64 = 4542; 
 network.send_packet_count.port8 : Accumulator : Sum.u64 = 4542; SumSQ.u64 = 4542; Count.u64 = 4542; 
 network.output_port_stalls.port8 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port8 : Accumulator : Sum.u64 = 3569727; SumSQ.u64 = 19181036529; Count.u64 = 1369; 
 network.width_adj_count.port8 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port9 : Accumulator : Sum.u64 = 277664; SumSQ.u64 = 139664384; Count.u64 = 1019; 
 network.send_packet_count.port9 : Accumulator : Sum.u64 = 1019; SumSQ.u64 = 1019; Count.u64 = 1019; 
 network.output_port_stalls.port9 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port9 : Accumulator : Sum.u64 = 6159327; SumSQ.u64 = 86293813329; Count.u64 = 816; 
 network.width_adj_count.port9 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.send_bit_count.port10 : Accumulator : Sum.u64 = 277472; SumSQ.u64 = 140524544; Count.u64 = 994; 
 network.send_packet_count.port10 : Accumulator : Sum.u64 = 994; SumSQ.u64 = 994; Count.u64 = 994; 
 network.output_port_stalls.port10 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.idle_time.port10 : Accumulator : Sum.u64 = 6172527; SumSQ.u64 = 92831100129; Count.u64 = 745; 
 network.width_adj_count.port10 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 network.xbar_stalls.port0 : Accumulator : Sum.u64 = 1228; SumSQ.u64 = 1228; Count.u64 = 1228; 
 network.xbar_stalls.port1 : Accumulator : Sum.u64 = 1122; SumSQ.u64 = 1122; Count.u64 = 1122; 
 network.xbar_stalls.port2 : Accumulator : Sum.u64 = 1267; SumSQ.u64 = 1267; Count.u64 = 1267; 
 network.xbar_stalls.port3 : Accumulator : Sum.u64 = 1262; SumSQ.u64 = 1262; Count.u64 = 1262; 
 network.xbar_stalls.port4 : Accumulator : Sum.u64 = 1258; SumSQ.u64 = 1258; Count.u64 = 1258; 
 network.xbar_stalls.port5 : Accumulator : Sum.u64 = 1174; SumSQ.u64 = 1174; Count.u64 = 1174; 
 network.xbar_stalls.port6 : Accumulator : Sum.u64 = 570; SumSQ.u64 = 570; Count.u64 = 570; 
 network.xbar_stalls.port7 : Accumulator : Sum.u64 = 630; SumSQ.u64 = 630; Count.u64 = 630; 
 network.xbar_stalls.port8 : Accumulator : Sum.u64 = 609; SumSQ.u64 = 609; Count.u64 = 609; 
 network.xbar_stalls.port9 : Accumulator : Sum.u64 = 536; SumSQ.u64 = 536; Count.u64 = 536; 
 network.xbar_stalls.port10 : Accumulator : Sum.u64 = 499; SumSQ.u64 = 499; Count.u64 = 499; 
 cpu0.pendCycle : Accumulator : Sum.u64 = 259083; SumSQ.u64 = 4029463; Count.u64 = 16806; 
 l1cache0.TotalEventsReceived : Accumulator : Sum.u64 = 3727; SumSQ.u64 = 3727; Count.u64 = 3727; 
 l1cache0.TotalEventsReplayed : Accumulator : Sum.u64 = 297; SumSQ.u64 = 297; Count.u64 = 297; 
 l1cache0.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 180; SumSQ.u64 = 180; Count.u64 = 180; 
 l1cache0.CacheHits : Accumulator : Sum.u64 = 499; SumSQ.u64 = 499; Count.u64 = 499; 
 l1cache0.GetSHit_Arrival : Accumulator : Sum.u64 = 347; SumSQ.u64 = 347; Count.u64 = 347; 
 l1cache0.GetXHit_Arrival : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache0.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.GetSHit_Blocked : Accumulator : Sum.u64 = 142; SumSQ.u64 = 142; Count.u64 = 142; 
 l1cache0.GetXHit_Blocked : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l1cache0.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.CacheMisses : Accumulator : Sum.u64 = 769; SumSQ.u64 = 769; Count.u64 = 769; 
 l1cache0.GetSMiss_Arrival : Accumulator : Sum.u64 = 614; SumSQ.u64 = 614; Count.u64 = 614; 
 l1cache0.GetXMiss_Arrival : Accumulator : Sum.u64 = 100; SumSQ.u64 = 100; Count.u64 = 100; 
 l1cache0.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.GetSMiss_Blocked : Accumulator : Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; 
 l1cache0.GetXMiss_Blocked : Accumulator : Sum.u64 = 22; SumSQ.u64 = 22; Count.u64 = 22; 
 l1cache0.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.GetS_recv : Accumulator : Sum.u64 = 1136; SumSQ.u64 = 1136; Count.u64 = 1136; 
 l1cache0.GetX_recv : Accumulator : Sum.u64 = 132; SumSQ.u64 = 132; Count.u64 = 132; 
 l1cache0.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.GetSResp_recv : Accumulator : Sum.u64 = 581; SumSQ.u64 = 581; Count.u64 = 581; 
 l1cache0.GetXResp_recv : Accumulator : Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; 
 l1cache0.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.FetchInv_recv : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l1cache0.FetchInvX_recv : Accumulator : Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; 
 l1cache0.Inv_recv : Accumulator : Sum.u64 = 300; SumSQ.u64 = 300; Count.u64 = 300; 
 l1cache0.NACK_recv : Accumulator : Sum.u64 = 957; SumSQ.u64 = 957; Count.u64 = 957; 
 l1cache0.MSHR_occupancy : Accumulator : Sum.u64 = 242484; SumSQ.u64 = 3551146; Count.u64 = 16804; 
 l1cache0.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.evict_E : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache0.evict_M : Accumulator : Sum.u64 = 22; SumSQ.u64 = 22; Count.u64 = 22; 
 l1cache0.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.latency_GetS_IS : Accumulator : Sum.u64 = 114861; SumSQ.u64 = 111033185; Count.u64 = 647; 
 l1cache0.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.latency_GetX_IM : Accumulator : Sum.u64 = 18729; SumSQ.u64 = 23700309; Count.u64 = 68; 
 l1cache0.latency_GetX_SM : Accumulator : Sum.u64 = 14090; SumSQ.u64 = 17019468; Count.u64 = 54; 
 l1cache0.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.evict_S : Accumulator : Sum.u64 = 310; SumSQ.u64 = 310; Count.u64 = 310; 
 l1cache0.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_GetS_I : Accumulator : Sum.u64 = 647; SumSQ.u64 = 647; Count.u64 = 647; 
 l1cache0.stateEvent_GetS_S : Accumulator : Sum.u64 = 430; SumSQ.u64 = 430; Count.u64 = 430; 
 l1cache0.stateEvent_GetS_M : Accumulator : Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; 
 l1cache0.stateEvent_GetX_I : Accumulator : Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; 
 l1cache0.stateEvent_GetX_S : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; 
 l1cache0.stateEvent_GetX_M : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache0.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 581; SumSQ.u64 = 581; Count.u64 = 581; 
 l1cache0.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; 
 l1cache0.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; 
 l1cache0.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; 
 l1cache0.stateEvent_Inv_I : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_Inv_S : Accumulator : Sum.u64 = 290; SumSQ.u64 = 290; Count.u64 = 290; 
 l1cache0.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Inv_SM : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l1cache0.stateEvent_Inv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_Inv_IB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache0.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; 
 l1cache0.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l1cache0.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; 
 l1cache0.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l1cache0.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l1cache0.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache0.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; 
 l1cache0.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l1cache0.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache0.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l1cache0.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache0.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache0.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 62; SumSQ.u64 = 62; Count.u64 = 62; 
 l1cache0.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; 
 l1cache0.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l1cache0.eventSent_GetS : Accumulator : Sum.u64 = 1417; SumSQ.u64 = 1417; Count.u64 = 1417; 
 l1cache0.eventSent_GetX : Accumulator : Sum.u64 = 266; SumSQ.u64 = 266; Count.u64 = 266; 
 l1cache0.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.eventSent_PutM : Accumulator : Sum.u64 = 22; SumSQ.u64 = 22; Count.u64 = 22; 
 l1cache0.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.eventSent_FlushLine : Accumulator : Sum.u64 = 136; SumSQ.u64 = 136; Count.u64 = 136; 
 l1cache0.eventSent_FlushLineInv : Accumulator : Sum.u64 = 139; SumSQ.u64 = 139; Count.u64 = 139; 
 l1cache0.eventSent_FetchResp : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l1cache0.eventSent_FetchXResp : Accumulator : Sum.u64 = 126; SumSQ.u64 = 126; Count.u64 = 126; 
 l1cache0.eventSent_AckInv : Accumulator : Sum.u64 = 296; SumSQ.u64 = 296; Count.u64 = 296; 
 l1cache0.eventSent_GetSResp : Accumulator : Sum.u64 = 1214; SumSQ.u64 = 1214; Count.u64 = 1214; 
 l1cache0.eventSent_GetXResp : Accumulator : Sum.u64 = 140; SumSQ.u64 = 140; Count.u64 = 140; 
 l1cache0.eventSent_FlushLineResp : Accumulator : Sum.u64 = 146; SumSQ.u64 = 146; Count.u64 = 146; 
 l1cache0.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.eventSent_PutS : Accumulator : Sum.u64 = 310; SumSQ.u64 = 310; Count.u64 = 310; 
 l1cache0.eventSent_PutE : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache0.stateEvent_GetS_E : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l1cache0.stateEvent_GetX_E : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache0.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache0.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache0.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l1cache0.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; 
 l2cache0.packet_latency : Accumulator : Sum.u64 = 2638; SumSQ.u64 = 6088; Count.u64 = 1805; 
 l2cache0.send_bit_count : Accumulator : Sum.u64 = 286336; SumSQ.u64 = 116850688; Count.u64 = 1798; 
 l2cache0.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.idle_time : Accumulator : Sum.u64 = 3296954; SumSQ.u64 = 17210214658; Count.u64 = 1416; 
 l2cache0.TotalEventsReceived : Accumulator : Sum.u64 = 4364; SumSQ.u64 = 4364; Count.u64 = 4364; 
 l2cache0.TotalEventsReplayed : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 l2cache0.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 180; SumSQ.u64 = 180; Count.u64 = 180; 
 l2cache0.CacheHits : Accumulator : Sum.u64 = 290; SumSQ.u64 = 290; Count.u64 = 290; 
 l2cache0.GetSHit_Arrival : Accumulator : Sum.u64 = 290; SumSQ.u64 = 290; Count.u64 = 290; 
 l2cache0.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.CacheMisses : Accumulator : Sum.u64 = 617; SumSQ.u64 = 617; Count.u64 = 617; 
 l2cache0.GetSMiss_Arrival : Accumulator : Sum.u64 = 495; SumSQ.u64 = 495; Count.u64 = 495; 
 l2cache0.GetXMiss_Arrival : Accumulator : Sum.u64 = 122; SumSQ.u64 = 122; Count.u64 = 122; 
 l2cache0.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetS_recv : Accumulator : Sum.u64 = 1339; SumSQ.u64 = 1339; Count.u64 = 1339; 
 l2cache0.GetX_recv : Accumulator : Sum.u64 = 258; SumSQ.u64 = 258; Count.u64 = 258; 
 l2cache0.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.GetSResp_recv : Accumulator : Sum.u64 = 433; SumSQ.u64 = 433; Count.u64 = 433; 
 l2cache0.GetXResp_recv : Accumulator : Sum.u64 = 184; SumSQ.u64 = 184; Count.u64 = 184; 
 l2cache0.PutS_recv : Accumulator : Sum.u64 = 310; SumSQ.u64 = 310; Count.u64 = 310; 
 l2cache0.PutM_recv : Accumulator : Sum.u64 = 22; SumSQ.u64 = 22; Count.u64 = 22; 
 l2cache0.PutE_recv : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l2cache0.FetchInv_recv : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l2cache0.FetchInvX_recv : Accumulator : Sum.u64 = 148; SumSQ.u64 = 148; Count.u64 = 148; 
 l2cache0.Inv_recv : Accumulator : Sum.u64 = 458; SumSQ.u64 = 458; Count.u64 = 458; 
 l2cache0.NACK_recv : Accumulator : Sum.u64 = 323; SumSQ.u64 = 323; Count.u64 = 323; 
 l2cache0.MSHR_occupancy : Accumulator : Sum.u64 = 92620; SumSQ.u64 = 551016; Count.u64 = 16802; 
 l2cache0.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.latency_GetS_IS : Accumulator : Sum.u64 = 52982; SumSQ.u64 = 26891564; Count.u64 = 495; 
 l2cache0.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.latency_GetX_IM : Accumulator : Sum.u64 = 9681; SumSQ.u64 = 11086839; Count.u64 = 57; 
 l2cache0.latency_GetX_SM : Accumulator : Sum.u64 = 6743; SumSQ.u64 = 1205749; Count.u64 = 65; 
 l2cache0.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_GetS_I : Accumulator : Sum.u64 = 495; SumSQ.u64 = 495; Count.u64 = 495; 
 l2cache0.stateEvent_GetS_S : Accumulator : Sum.u64 = 148; SumSQ.u64 = 148; Count.u64 = 148; 
 l2cache0.stateEvent_GetS_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache0.stateEvent_GetX_I : Accumulator : Sum.u64 = 57; SumSQ.u64 = 57; Count.u64 = 57; 
 l2cache0.stateEvent_GetX_S : Accumulator : Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; 
 l2cache0.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 433; SumSQ.u64 = 433; Count.u64 = 433; 
 l2cache0.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 62; SumSQ.u64 = 62; Count.u64 = 62; 
 l2cache0.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 62; SumSQ.u64 = 62; Count.u64 = 62; 
 l2cache0.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; 
 l2cache0.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_S : Accumulator : Sum.u64 = 309; SumSQ.u64 = 309; Count.u64 = 309; 
 l2cache0.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutM_M : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l2cache0.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Inv_S : Accumulator : Sum.u64 = 435; SumSQ.u64 = 435; Count.u64 = 435; 
 l2cache0.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Inv_SM : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l2cache0.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Inv_SB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache0.stateEvent_Inv_IB : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache0.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 90; SumSQ.u64 = 90; Count.u64 = 90; 
 l2cache0.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache0.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; 
 l2cache0.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l2cache0.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; 
 l2cache0.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 291; SumSQ.u64 = 291; Count.u64 = 291; 
 l2cache0.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache0.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l2cache0.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; 
 l2cache0.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l2cache0.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l2cache0.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; 
 l2cache0.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache0.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache0.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 l2cache0.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 96; SumSQ.u64 = 96; Count.u64 = 96; 
 l2cache0.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l2cache0.eventSent_GetS : Accumulator : Sum.u64 = 787; SumSQ.u64 = 787; Count.u64 = 787; 
 l2cache0.eventSent_GetX : Accumulator : Sum.u64 = 201; SumSQ.u64 = 201; Count.u64 = 201; 
 l2cache0.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.eventSent_FlushLine : Accumulator : Sum.u64 = 90; SumSQ.u64 = 90; Count.u64 = 90; 
 l2cache0.eventSent_FlushLineInv : Accumulator : Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; 
 l2cache0.eventSent_FetchResp : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l2cache0.eventSent_FetchXResp : Accumulator : Sum.u64 = 139; SumSQ.u64 = 139; Count.u64 = 139; 
 l2cache0.eventSent_AckInv : Accumulator : Sum.u64 = 443; SumSQ.u64 = 443; Count.u64 = 443; 
 l2cache0.eventSent_NACK_down : Accumulator : Sum.u64 = 17; SumSQ.u64 = 17; Count.u64 = 17; 
 l2cache0.eventSent_GetSResp : Accumulator : Sum.u64 = 659; SumSQ.u64 = 659; Count.u64 = 659; 
 l2cache0.eventSent_GetXResp : Accumulator : Sum.u64 = 196; SumSQ.u64 = 196; Count.u64 = 196; 
 l2cache0.eventSent_FlushLineResp : Accumulator : Sum.u64 = 146; SumSQ.u64 = 146; Count.u64 = 146; 
 l2cache0.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.eventSent_FetchInv : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l2cache0.eventSent_FetchInvX : Accumulator : Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; 
 l2cache0.eventSent_Inv : Accumulator : Sum.u64 = 300; SumSQ.u64 = 300; Count.u64 = 300; 
 l2cache0.eventSent_NACK_up : Accumulator : Sum.u64 = 957; SumSQ.u64 = 957; Count.u64 = 957; 
 l2cache0.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_GetS_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache0.stateEvent_GetX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_E : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l2cache0.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; 
 l2cache0.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l2cache0.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l2cache0.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; 
 l2cache0.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache0.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache0.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu1.pendCycle : Accumulator : Sum.u64 = 212909; SumSQ.u64 = 3275821; Count.u64 = 14173; 
 l1cache1.TotalEventsReceived : Accumulator : Sum.u64 = 4227; SumSQ.u64 = 4227; Count.u64 = 4227; 
 l1cache1.TotalEventsReplayed : Accumulator : Sum.u64 = 329; SumSQ.u64 = 329; Count.u64 = 329; 
 l1cache1.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 166; SumSQ.u64 = 166; Count.u64 = 166; 
 l1cache1.CacheHits : Accumulator : Sum.u64 = 504; SumSQ.u64 = 504; Count.u64 = 504; 
 l1cache1.GetSHit_Arrival : Accumulator : Sum.u64 = 352; SumSQ.u64 = 352; Count.u64 = 352; 
 l1cache1.GetXHit_Arrival : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache1.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.GetSHit_Blocked : Accumulator : Sum.u64 = 149; SumSQ.u64 = 149; Count.u64 = 149; 
 l1cache1.GetXHit_Blocked : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache1.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.CacheMisses : Accumulator : Sum.u64 = 777; SumSQ.u64 = 777; Count.u64 = 777; 
 l1cache1.GetSMiss_Arrival : Accumulator : Sum.u64 = 601; SumSQ.u64 = 601; Count.u64 = 601; 
 l1cache1.GetXMiss_Arrival : Accumulator : Sum.u64 = 119; SumSQ.u64 = 119; Count.u64 = 119; 
 l1cache1.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.GetSMiss_Blocked : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 l1cache1.GetXMiss_Blocked : Accumulator : Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; 
 l1cache1.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.GetS_recv : Accumulator : Sum.u64 = 1143; SumSQ.u64 = 1143; Count.u64 = 1143; 
 l1cache1.GetX_recv : Accumulator : Sum.u64 = 138; SumSQ.u64 = 138; Count.u64 = 138; 
 l1cache1.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.GetSResp_recv : Accumulator : Sum.u64 = 562; SumSQ.u64 = 562; Count.u64 = 562; 
 l1cache1.GetXResp_recv : Accumulator : Sum.u64 = 215; SumSQ.u64 = 215; Count.u64 = 215; 
 l1cache1.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.FetchInv_recv : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l1cache1.FetchInvX_recv : Accumulator : Sum.u64 = 131; SumSQ.u64 = 131; Count.u64 = 131; 
 l1cache1.Inv_recv : Accumulator : Sum.u64 = 279; SumSQ.u64 = 279; Count.u64 = 279; 
 l1cache1.NACK_recv : Accumulator : Sum.u64 = 1459; SumSQ.u64 = 1459; Count.u64 = 1459; 
 l1cache1.MSHR_occupancy : Accumulator : Sum.u64 = 197963; SumSQ.u64 = 2851829; Count.u64 = 15522; 
 l1cache1.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.evict_E : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 l1cache1.evict_M : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l1cache1.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.latency_GetS_IS : Accumulator : Sum.u64 = 102520; SumSQ.u64 = 54986586; Count.u64 = 642; 
 l1cache1.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.latency_GetX_IM : Accumulator : Sum.u64 = 18047; SumSQ.u64 = 10601977; Count.u64 = 81; 
 l1cache1.latency_GetX_SM : Accumulator : Sum.u64 = 8990; SumSQ.u64 = 3820330; Count.u64 = 54; 
 l1cache1.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.evict_S : Accumulator : Sum.u64 = 341; SumSQ.u64 = 341; Count.u64 = 341; 
 l1cache1.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_GetS_I : Accumulator : Sum.u64 = 642; SumSQ.u64 = 642; Count.u64 = 642; 
 l1cache1.stateEvent_GetS_S : Accumulator : Sum.u64 = 430; SumSQ.u64 = 430; Count.u64 = 430; 
 l1cache1.stateEvent_GetS_M : Accumulator : Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; 
 l1cache1.stateEvent_GetX_I : Accumulator : Sum.u64 = 81; SumSQ.u64 = 81; Count.u64 = 81; 
 l1cache1.stateEvent_GetX_S : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; 
 l1cache1.stateEvent_GetX_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache1.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 562; SumSQ.u64 = 562; Count.u64 = 562; 
 l1cache1.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; 
 l1cache1.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 85; SumSQ.u64 = 85; Count.u64 = 85; 
 l1cache1.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; 
 l1cache1.stateEvent_Inv_I : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache1.stateEvent_Inv_S : Accumulator : Sum.u64 = 271; SumSQ.u64 = 271; Count.u64 = 271; 
 l1cache1.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Inv_SM : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache1.stateEvent_Inv_SB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache1.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache1.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; 
 l1cache1.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache1.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 l1cache1.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 l1cache1.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l1cache1.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache1.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l1cache1.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache1.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; 
 l1cache1.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l1cache1.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache1.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache1.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache1.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; 
 l1cache1.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l1cache1.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l1cache1.eventSent_GetS : Accumulator : Sum.u64 = 1733; SumSQ.u64 = 1733; Count.u64 = 1733; 
 l1cache1.eventSent_GetX : Accumulator : Sum.u64 = 353; SumSQ.u64 = 353; Count.u64 = 353; 
 l1cache1.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.eventSent_PutM : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l1cache1.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.eventSent_FlushLine : Accumulator : Sum.u64 = 169; SumSQ.u64 = 169; Count.u64 = 169; 
 l1cache1.eventSent_FlushLineInv : Accumulator : Sum.u64 = 200; SumSQ.u64 = 200; Count.u64 = 200; 
 l1cache1.eventSent_FetchResp : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l1cache1.eventSent_FetchXResp : Accumulator : Sum.u64 = 129; SumSQ.u64 = 129; Count.u64 = 129; 
 l1cache1.eventSent_AckInv : Accumulator : Sum.u64 = 277; SumSQ.u64 = 277; Count.u64 = 277; 
 l1cache1.eventSent_GetSResp : Accumulator : Sum.u64 = 1208; SumSQ.u64 = 1208; Count.u64 = 1208; 
 l1cache1.eventSent_GetXResp : Accumulator : Sum.u64 = 147; SumSQ.u64 = 147; Count.u64 = 147; 
 l1cache1.eventSent_FlushLineResp : Accumulator : Sum.u64 = 145; SumSQ.u64 = 145; Count.u64 = 145; 
 l1cache1.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.eventSent_PutS : Accumulator : Sum.u64 = 341; SumSQ.u64 = 341; Count.u64 = 341; 
 l1cache1.eventSent_PutE : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 l1cache1.stateEvent_GetS_E : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l1cache1.stateEvent_GetX_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache1.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache1.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache1.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 l1cache1.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; 
 l2cache1.packet_latency : Accumulator : Sum.u64 = 2609; SumSQ.u64 = 6237; Count.u64 = 1741; 
 l2cache1.send_bit_count : Accumulator : Sum.u64 = 301216; SumSQ.u64 = 128717824; Count.u64 = 1734; 
 l2cache1.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.idle_time : Accumulator : Sum.u64 = 3424974; SumSQ.u64 = 114882545520; Count.u64 = 1343; 
 l2cache1.TotalEventsReceived : Accumulator : Sum.u64 = 4856; SumSQ.u64 = 4856; Count.u64 = 4856; 
 l2cache1.TotalEventsReplayed : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache1.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 166; SumSQ.u64 = 166; Count.u64 = 166; 
 l2cache1.CacheHits : Accumulator : Sum.u64 = 492; SumSQ.u64 = 492; Count.u64 = 492; 
 l2cache1.GetSHit_Arrival : Accumulator : Sum.u64 = 491; SumSQ.u64 = 491; Count.u64 = 491; 
 l2cache1.GetXHit_Arrival : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache1.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.CacheMisses : Accumulator : Sum.u64 = 578; SumSQ.u64 = 578; Count.u64 = 578; 
 l2cache1.GetSMiss_Arrival : Accumulator : Sum.u64 = 444; SumSQ.u64 = 444; Count.u64 = 444; 
 l2cache1.GetXMiss_Arrival : Accumulator : Sum.u64 = 134; SumSQ.u64 = 134; Count.u64 = 134; 
 l2cache1.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetS_recv : Accumulator : Sum.u64 = 1668; SumSQ.u64 = 1668; Count.u64 = 1668; 
 l2cache1.GetX_recv : Accumulator : Sum.u64 = 344; SumSQ.u64 = 344; Count.u64 = 344; 
 l2cache1.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.GetSResp_recv : Accumulator : Sum.u64 = 371; SumSQ.u64 = 371; Count.u64 = 371; 
 l2cache1.GetXResp_recv : Accumulator : Sum.u64 = 207; SumSQ.u64 = 207; Count.u64 = 207; 
 l2cache1.PutS_recv : Accumulator : Sum.u64 = 341; SumSQ.u64 = 341; Count.u64 = 341; 
 l2cache1.PutM_recv : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l2cache1.PutE_recv : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 l2cache1.FetchInv_recv : Accumulator : Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; 
 l2cache1.FetchInvX_recv : Accumulator : Sum.u64 = 170; SumSQ.u64 = 170; Count.u64 = 170; 
 l2cache1.Inv_recv : Accumulator : Sum.u64 = 441; SumSQ.u64 = 441; Count.u64 = 441; 
 l2cache1.NACK_recv : Accumulator : Sum.u64 = 293; SumSQ.u64 = 293; Count.u64 = 293; 
 l2cache1.MSHR_occupancy : Accumulator : Sum.u64 = 87177; SumSQ.u64 = 562827; Count.u64 = 16203; 
 l2cache1.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.latency_GetS_IS : Accumulator : Sum.u64 = 50424; SumSQ.u64 = 19160008; Count.u64 = 444; 
 l2cache1.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.latency_GetX_IM : Accumulator : Sum.u64 = 9056; SumSQ.u64 = 2840674; Count.u64 = 58; 
 l2cache1.latency_GetX_SM : Accumulator : Sum.u64 = 5777; SumSQ.u64 = 478231; Count.u64 = 76; 
 l2cache1.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_GetS_I : Accumulator : Sum.u64 = 444; SumSQ.u64 = 444; Count.u64 = 444; 
 l2cache1.stateEvent_GetS_S : Accumulator : Sum.u64 = 191; SumSQ.u64 = 191; Count.u64 = 191; 
 l2cache1.stateEvent_GetS_M : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l2cache1.stateEvent_GetX_I : Accumulator : Sum.u64 = 58; SumSQ.u64 = 58; Count.u64 = 58; 
 l2cache1.stateEvent_GetX_S : Accumulator : Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; 
 l2cache1.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 371; SumSQ.u64 = 371; Count.u64 = 371; 
 l2cache1.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; 
 l2cache1.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 59; SumSQ.u64 = 59; Count.u64 = 59; 
 l2cache1.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; 
 l2cache1.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_S : Accumulator : Sum.u64 = 339; SumSQ.u64 = 339; Count.u64 = 339; 
 l2cache1.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache1.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutM_M : Accumulator : Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; 
 l2cache1.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache1.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Inv_S : Accumulator : Sum.u64 = 419; SumSQ.u64 = 419; Count.u64 = 419; 
 l2cache1.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Inv_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache1.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Inv_SB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache1.stateEvent_Inv_IB : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache1.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 106; SumSQ.u64 = 106; Count.u64 = 106; 
 l2cache1.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache1.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache1.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 23; SumSQ.u64 = 23; Count.u64 = 23; 
 l2cache1.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; 
 l2cache1.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 83; SumSQ.u64 = 83; Count.u64 = 83; 
 l2cache1.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 274; SumSQ.u64 = 274; Count.u64 = 274; 
 l2cache1.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache1.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache1.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l2cache1.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l2cache1.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache1.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l2cache1.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; 
 l2cache1.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache1.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l2cache1.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 88; SumSQ.u64 = 88; Count.u64 = 88; 
 l2cache1.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; 
 l2cache1.eventSent_GetS : Accumulator : Sum.u64 = 719; SumSQ.u64 = 719; Count.u64 = 719; 
 l2cache1.eventSent_GetX : Accumulator : Sum.u64 = 180; SumSQ.u64 = 180; Count.u64 = 180; 
 l2cache1.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.eventSent_FlushLine : Accumulator : Sum.u64 = 91; SumSQ.u64 = 91; Count.u64 = 91; 
 l2cache1.eventSent_FlushLineInv : Accumulator : Sum.u64 = 100; SumSQ.u64 = 100; Count.u64 = 100; 
 l2cache1.eventSent_FetchResp : Accumulator : Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; 
 l2cache1.eventSent_FetchXResp : Accumulator : Sum.u64 = 160; SumSQ.u64 = 160; Count.u64 = 160; 
 l2cache1.eventSent_AckInv : Accumulator : Sum.u64 = 422; SumSQ.u64 = 422; Count.u64 = 422; 
 l2cache1.eventSent_NACK_down : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l2cache1.eventSent_GetSResp : Accumulator : Sum.u64 = 627; SumSQ.u64 = 627; Count.u64 = 627; 
 l2cache1.eventSent_GetXResp : Accumulator : Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; 
 l2cache1.eventSent_FlushLineResp : Accumulator : Sum.u64 = 145; SumSQ.u64 = 145; Count.u64 = 145; 
 l2cache1.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.eventSent_FetchInv : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l2cache1.eventSent_FetchInvX : Accumulator : Sum.u64 = 131; SumSQ.u64 = 131; Count.u64 = 131; 
 l2cache1.eventSent_Inv : Accumulator : Sum.u64 = 279; SumSQ.u64 = 279; Count.u64 = 279; 
 l2cache1.eventSent_NACK_up : Accumulator : Sum.u64 = 1459; SumSQ.u64 = 1459; Count.u64 = 1459; 
 l2cache1.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_GetS_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache1.stateEvent_GetX_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache1.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutE_E : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l2cache1.stateEvent_PutE_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache1.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutM_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache1.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; 
 l2cache1.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l2cache1.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 l2cache1.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; 
 l2cache1.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache1.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache1.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache1.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu2.pendCycle : Accumulator : Sum.u64 = 242793; SumSQ.u64 = 3760129; Count.u64 = 15816; 
 l1cache2.TotalEventsReceived : Accumulator : Sum.u64 = 4259; SumSQ.u64 = 4259; Count.u64 = 4259; 
 l1cache2.TotalEventsReplayed : Accumulator : Sum.u64 = 316; SumSQ.u64 = 316; Count.u64 = 316; 
 l1cache2.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; 
 l1cache2.CacheHits : Accumulator : Sum.u64 = 480; SumSQ.u64 = 480; Count.u64 = 480; 
 l1cache2.GetSHit_Arrival : Accumulator : Sum.u64 = 346; SumSQ.u64 = 346; Count.u64 = 346; 
 l1cache2.GetXHit_Arrival : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache2.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.GetSHit_Blocked : Accumulator : Sum.u64 = 126; SumSQ.u64 = 126; Count.u64 = 126; 
 l1cache2.GetXHit_Blocked : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache2.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.CacheMisses : Accumulator : Sum.u64 = 782; SumSQ.u64 = 782; Count.u64 = 782; 
 l1cache2.GetSMiss_Arrival : Accumulator : Sum.u64 = 614; SumSQ.u64 = 614; Count.u64 = 614; 
 l1cache2.GetXMiss_Arrival : Accumulator : Sum.u64 = 109; SumSQ.u64 = 109; Count.u64 = 109; 
 l1cache2.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.GetSMiss_Blocked : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l1cache2.GetXMiss_Blocked : Accumulator : Sum.u64 = 23; SumSQ.u64 = 23; Count.u64 = 23; 
 l1cache2.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.GetS_recv : Accumulator : Sum.u64 = 1122; SumSQ.u64 = 1122; Count.u64 = 1122; 
 l1cache2.GetX_recv : Accumulator : Sum.u64 = 140; SumSQ.u64 = 140; Count.u64 = 140; 
 l1cache2.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.GetSResp_recv : Accumulator : Sum.u64 = 587; SumSQ.u64 = 587; Count.u64 = 587; 
 l1cache2.GetXResp_recv : Accumulator : Sum.u64 = 195; SumSQ.u64 = 195; Count.u64 = 195; 
 l1cache2.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.FetchInv_recv : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l1cache2.FetchInvX_recv : Accumulator : Sum.u64 = 126; SumSQ.u64 = 126; Count.u64 = 126; 
 l1cache2.Inv_recv : Accumulator : Sum.u64 = 303; SumSQ.u64 = 303; Count.u64 = 303; 
 l1cache2.NACK_recv : Accumulator : Sum.u64 = 1474; SumSQ.u64 = 1474; Count.u64 = 1474; 
 l1cache2.MSHR_occupancy : Accumulator : Sum.u64 = 226687; SumSQ.u64 = 3300683; Count.u64 = 16312; 
 l1cache2.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.evict_E : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache2.evict_M : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l1cache2.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.latency_GetS_IS : Accumulator : Sum.u64 = 120719; SumSQ.u64 = 103931481; Count.u64 = 650; 
 l1cache2.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.latency_GetX_IM : Accumulator : Sum.u64 = 18648; SumSQ.u64 = 24214940; Count.u64 = 77; 
 l1cache2.latency_GetX_SM : Accumulator : Sum.u64 = 11154; SumSQ.u64 = 4435798; Count.u64 = 55; 
 l1cache2.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.evict_S : Accumulator : Sum.u64 = 329; SumSQ.u64 = 329; Count.u64 = 329; 
 l1cache2.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_GetS_I : Accumulator : Sum.u64 = 650; SumSQ.u64 = 650; Count.u64 = 650; 
 l1cache2.stateEvent_GetS_S : Accumulator : Sum.u64 = 405; SumSQ.u64 = 405; Count.u64 = 405; 
 l1cache2.stateEvent_GetS_M : Accumulator : Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; 
 l1cache2.stateEvent_GetX_I : Accumulator : Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; 
 l1cache2.stateEvent_GetX_S : Accumulator : Sum.u64 = 55; SumSQ.u64 = 55; Count.u64 = 55; 
 l1cache2.stateEvent_GetX_M : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache2.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 587; SumSQ.u64 = 587; Count.u64 = 587; 
 l1cache2.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 63; SumSQ.u64 = 63; Count.u64 = 63; 
 l1cache2.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 87; SumSQ.u64 = 87; Count.u64 = 87; 
 l1cache2.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; 
 l1cache2.stateEvent_Inv_I : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache2.stateEvent_Inv_S : Accumulator : Sum.u64 = 286; SumSQ.u64 = 286; Count.u64 = 286; 
 l1cache2.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Inv_SM : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 l1cache2.stateEvent_Inv_SB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache2.stateEvent_Inv_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache2.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache2.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; 
 l1cache2.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache2.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l1cache2.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; 
 l1cache2.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 23; SumSQ.u64 = 23; Count.u64 = 23; 
 l1cache2.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache2.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache2.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache2.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; 
 l1cache2.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; 
 l1cache2.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache2.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache2.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache2.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; 
 l1cache2.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 55; SumSQ.u64 = 55; Count.u64 = 55; 
 l1cache2.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l1cache2.eventSent_GetS : Accumulator : Sum.u64 = 1759; SumSQ.u64 = 1759; Count.u64 = 1759; 
 l1cache2.eventSent_GetX : Accumulator : Sum.u64 = 354; SumSQ.u64 = 354; Count.u64 = 354; 
 l1cache2.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.eventSent_PutM : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l1cache2.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.eventSent_FlushLine : Accumulator : Sum.u64 = 217; SumSQ.u64 = 217; Count.u64 = 217; 
 l1cache2.eventSent_FlushLineInv : Accumulator : Sum.u64 = 164; SumSQ.u64 = 164; Count.u64 = 164; 
 l1cache2.eventSent_FetchResp : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l1cache2.eventSent_FetchXResp : Accumulator : Sum.u64 = 124; SumSQ.u64 = 124; Count.u64 = 124; 
 l1cache2.eventSent_AckInv : Accumulator : Sum.u64 = 299; SumSQ.u64 = 299; Count.u64 = 299; 
 l1cache2.eventSent_GetSResp : Accumulator : Sum.u64 = 1197; SumSQ.u64 = 1197; Count.u64 = 1197; 
 l1cache2.eventSent_GetXResp : Accumulator : Sum.u64 = 153; SumSQ.u64 = 153; Count.u64 = 153; 
 l1cache2.eventSent_FlushLineResp : Accumulator : Sum.u64 = 150; SumSQ.u64 = 150; Count.u64 = 150; 
 l1cache2.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.eventSent_PutS : Accumulator : Sum.u64 = 329; SumSQ.u64 = 329; Count.u64 = 329; 
 l1cache2.eventSent_PutE : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache2.stateEvent_GetS_E : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l1cache2.stateEvent_GetX_E : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache2.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache2.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache2.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 l1cache2.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; 
 l2cache2.packet_latency : Accumulator : Sum.u64 = 2887; SumSQ.u64 = 7177; Count.u64 = 1888; 
 l2cache2.send_bit_count : Accumulator : Sum.u64 = 310944; SumSQ.u64 = 129352704; Count.u64 = 1884; 
 l2cache2.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.idle_time : Accumulator : Sum.u64 = 3200420; SumSQ.u64 = 18249189320; Count.u64 = 1475; 
 l2cache2.TotalEventsReceived : Accumulator : Sum.u64 = 5012; SumSQ.u64 = 5012; Count.u64 = 5012; 
 l2cache2.TotalEventsReplayed : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l2cache2.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 188; SumSQ.u64 = 188; Count.u64 = 188; 
 l2cache2.CacheHits : Accumulator : Sum.u64 = 453; SumSQ.u64 = 453; Count.u64 = 453; 
 l2cache2.GetSHit_Arrival : Accumulator : Sum.u64 = 449; SumSQ.u64 = 449; Count.u64 = 449; 
 l2cache2.GetXHit_Arrival : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache2.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.CacheMisses : Accumulator : Sum.u64 = 597; SumSQ.u64 = 597; Count.u64 = 597; 
 l2cache2.GetSMiss_Arrival : Accumulator : Sum.u64 = 468; SumSQ.u64 = 468; Count.u64 = 468; 
 l2cache2.GetXMiss_Arrival : Accumulator : Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; 
 l2cache2.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetXMiss_Blocked : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetS_recv : Accumulator : Sum.u64 = 1684; SumSQ.u64 = 1684; Count.u64 = 1684; 
 l2cache2.GetX_recv : Accumulator : Sum.u64 = 341; SumSQ.u64 = 341; Count.u64 = 341; 
 l2cache2.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.GetSResp_recv : Accumulator : Sum.u64 = 412; SumSQ.u64 = 412; Count.u64 = 412; 
 l2cache2.GetXResp_recv : Accumulator : Sum.u64 = 185; SumSQ.u64 = 185; Count.u64 = 185; 
 l2cache2.PutS_recv : Accumulator : Sum.u64 = 329; SumSQ.u64 = 329; Count.u64 = 329; 
 l2cache2.PutM_recv : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l2cache2.PutE_recv : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l2cache2.FetchInv_recv : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; 
 l2cache2.FetchInvX_recv : Accumulator : Sum.u64 = 159; SumSQ.u64 = 159; Count.u64 = 159; 
 l2cache2.Inv_recv : Accumulator : Sum.u64 = 484; SumSQ.u64 = 484; Count.u64 = 484; 
 l2cache2.NACK_recv : Accumulator : Sum.u64 = 379; SumSQ.u64 = 379; Count.u64 = 379; 
 l2cache2.MSHR_occupancy : Accumulator : Sum.u64 = 96636; SumSQ.u64 = 615568; Count.u64 = 16378; 
 l2cache2.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.latency_GetS_IS : Accumulator : Sum.u64 = 57700; SumSQ.u64 = 36276684; Count.u64 = 468; 
 l2cache2.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.latency_GetX_IM : Accumulator : Sum.u64 = 7424; SumSQ.u64 = 1401540; Count.u64 = 57; 
 l2cache2.latency_GetX_SM : Accumulator : Sum.u64 = 6728; SumSQ.u64 = 1058836; Count.u64 = 72; 
 l2cache2.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_GetS_I : Accumulator : Sum.u64 = 468; SumSQ.u64 = 468; Count.u64 = 468; 
 l2cache2.stateEvent_GetS_S : Accumulator : Sum.u64 = 175; SumSQ.u64 = 175; Count.u64 = 175; 
 l2cache2.stateEvent_GetS_M : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l2cache2.stateEvent_GetX_I : Accumulator : Sum.u64 = 57; SumSQ.u64 = 57; Count.u64 = 57; 
 l2cache2.stateEvent_GetX_S : Accumulator : Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; 
 l2cache2.stateEvent_GetX_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache2.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 412; SumSQ.u64 = 412; Count.u64 = 412; 
 l2cache2.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; 
 l2cache2.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 62; SumSQ.u64 = 62; Count.u64 = 62; 
 l2cache2.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; 
 l2cache2.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_S : Accumulator : Sum.u64 = 327; SumSQ.u64 = 327; Count.u64 = 327; 
 l2cache2.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache2.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutM_M : Accumulator : Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; 
 l2cache2.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_S : Accumulator : Sum.u64 = 451; SumSQ.u64 = 451; Count.u64 = 451; 
 l2cache2.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_SM : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l2cache2.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Inv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_Inv_IB : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache2.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 109; SumSQ.u64 = 109; Count.u64 = 109; 
 l2cache2.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 l2cache2.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l2cache2.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; 
 l2cache2.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 293; SumSQ.u64 = 293; Count.u64 = 293; 
 l2cache2.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l2cache2.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; 
 l2cache2.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l2cache2.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache2.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache2.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l2cache2.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; 
 l2cache2.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache2.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l2cache2.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 97; SumSQ.u64 = 97; Count.u64 = 97; 
 l2cache2.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l2cache2.eventSent_GetS : Accumulator : Sum.u64 = 801; SumSQ.u64 = 801; Count.u64 = 801; 
 l2cache2.eventSent_GetX : Accumulator : Sum.u64 = 207; SumSQ.u64 = 207; Count.u64 = 207; 
 l2cache2.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.eventSent_FlushLine : Accumulator : Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; 
 l2cache2.eventSent_FlushLineInv : Accumulator : Sum.u64 = 90; SumSQ.u64 = 90; Count.u64 = 90; 
 l2cache2.eventSent_FetchResp : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l2cache2.eventSent_FetchXResp : Accumulator : Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; 
 l2cache2.eventSent_AckInv : Accumulator : Sum.u64 = 458; SumSQ.u64 = 458; Count.u64 = 458; 
 l2cache2.eventSent_NACK_down : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 l2cache2.eventSent_GetSResp : Accumulator : Sum.u64 = 662; SumSQ.u64 = 662; Count.u64 = 662; 
 l2cache2.eventSent_GetXResp : Accumulator : Sum.u64 = 208; SumSQ.u64 = 208; Count.u64 = 208; 
 l2cache2.eventSent_FlushLineResp : Accumulator : Sum.u64 = 150; SumSQ.u64 = 150; Count.u64 = 150; 
 l2cache2.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.eventSent_FetchInv : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l2cache2.eventSent_FetchInvX : Accumulator : Sum.u64 = 126; SumSQ.u64 = 126; Count.u64 = 126; 
 l2cache2.eventSent_Inv : Accumulator : Sum.u64 = 303; SumSQ.u64 = 303; Count.u64 = 303; 
 l2cache2.eventSent_NACK_up : Accumulator : Sum.u64 = 1474; SumSQ.u64 = 1474; Count.u64 = 1474; 
 l2cache2.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_GetS_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_GetX_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_E : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache2.stateEvent_PutE_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache2.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutM_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 l2cache2.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 l2cache2.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 l2cache2.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; 
 l2cache2.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache2.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache2.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu3.pendCycle : Accumulator : Sum.u64 = 253251; SumSQ.u64 = 3933879; Count.u64 = 16411; 
 l1cache3.TotalEventsReceived : Accumulator : Sum.u64 = 3829; SumSQ.u64 = 3829; Count.u64 = 3829; 
 l1cache3.TotalEventsReplayed : Accumulator : Sum.u64 = 273; SumSQ.u64 = 273; Count.u64 = 273; 
 l1cache3.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 186; SumSQ.u64 = 186; Count.u64 = 186; 
 l1cache3.CacheHits : Accumulator : Sum.u64 = 474; SumSQ.u64 = 474; Count.u64 = 474; 
 l1cache3.GetSHit_Arrival : Accumulator : Sum.u64 = 339; SumSQ.u64 = 339; Count.u64 = 339; 
 l1cache3.GetXHit_Arrival : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l1cache3.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.GetSHit_Blocked : Accumulator : Sum.u64 = 125; SumSQ.u64 = 125; Count.u64 = 125; 
 l1cache3.GetXHit_Blocked : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l1cache3.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.CacheMisses : Accumulator : Sum.u64 = 780; SumSQ.u64 = 780; Count.u64 = 780; 
 l1cache3.GetSMiss_Arrival : Accumulator : Sum.u64 = 627; SumSQ.u64 = 627; Count.u64 = 627; 
 l1cache3.GetXMiss_Arrival : Accumulator : Sum.u64 = 103; SumSQ.u64 = 103; Count.u64 = 103; 
 l1cache3.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.GetSMiss_Blocked : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; 
 l1cache3.GetXMiss_Blocked : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; 
 l1cache3.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.GetS_recv : Accumulator : Sum.u64 = 1122; SumSQ.u64 = 1122; Count.u64 = 1122; 
 l1cache3.GetX_recv : Accumulator : Sum.u64 = 132; SumSQ.u64 = 132; Count.u64 = 132; 
 l1cache3.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.GetSResp_recv : Accumulator : Sum.u64 = 591; SumSQ.u64 = 591; Count.u64 = 591; 
 l1cache3.GetXResp_recv : Accumulator : Sum.u64 = 189; SumSQ.u64 = 189; Count.u64 = 189; 
 l1cache3.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.FetchInv_recv : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l1cache3.FetchInvX_recv : Accumulator : Sum.u64 = 124; SumSQ.u64 = 124; Count.u64 = 124; 
 l1cache3.Inv_recv : Accumulator : Sum.u64 = 319; SumSQ.u64 = 319; Count.u64 = 319; 
 l1cache3.NACK_recv : Accumulator : Sum.u64 = 1016; SumSQ.u64 = 1016; Count.u64 = 1016; 
 l1cache3.MSHR_occupancy : Accumulator : Sum.u64 = 237766; SumSQ.u64 = 3488830; Count.u64 = 16593; 
 l1cache3.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.evict_E : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 l1cache3.evict_M : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 l1cache3.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.latency_GetS_IS : Accumulator : Sum.u64 = 122591; SumSQ.u64 = 141094859; Count.u64 = 658; 
 l1cache3.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.latency_GetX_IM : Accumulator : Sum.u64 = 16821; SumSQ.u64 = 19322191; Count.u64 = 77; 
 l1cache3.latency_GetX_SM : Accumulator : Sum.u64 = 9199; SumSQ.u64 = 5550541; Count.u64 = 45; 
 l1cache3.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.evict_S : Accumulator : Sum.u64 = 314; SumSQ.u64 = 314; Count.u64 = 314; 
 l1cache3.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_GetS_I : Accumulator : Sum.u64 = 658; SumSQ.u64 = 658; Count.u64 = 658; 
 l1cache3.stateEvent_GetS_S : Accumulator : Sum.u64 = 411; SumSQ.u64 = 411; Count.u64 = 411; 
 l1cache3.stateEvent_GetS_M : Accumulator : Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; 
 l1cache3.stateEvent_GetX_I : Accumulator : Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; 
 l1cache3.stateEvent_GetX_S : Accumulator : Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; 
 l1cache3.stateEvent_GetX_M : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache3.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 591; SumSQ.u64 = 591; Count.u64 = 591; 
 l1cache3.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; 
 l1cache3.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 81; SumSQ.u64 = 81; Count.u64 = 81; 
 l1cache3.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 l1cache3.stateEvent_Inv_I : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache3.stateEvent_Inv_S : Accumulator : Sum.u64 = 307; SumSQ.u64 = 307; Count.u64 = 307; 
 l1cache3.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Inv_SM : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache3.stateEvent_Inv_SB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache3.stateEvent_Inv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 85; SumSQ.u64 = 85; Count.u64 = 85; 
 l1cache3.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 l1cache3.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; 
 l1cache3.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l1cache3.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache3.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l1cache3.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; 
 l1cache3.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l1cache3.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l1cache3.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; 
 l1cache3.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 53; SumSQ.u64 = 53; Count.u64 = 53; 
 l1cache3.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l1cache3.eventSent_GetS : Accumulator : Sum.u64 = 1423; SumSQ.u64 = 1423; Count.u64 = 1423; 
 l1cache3.eventSent_GetX : Accumulator : Sum.u64 = 256; SumSQ.u64 = 256; Count.u64 = 256; 
 l1cache3.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.eventSent_PutM : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 l1cache3.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.eventSent_FlushLine : Accumulator : Sum.u64 = 179; SumSQ.u64 = 179; Count.u64 = 179; 
 l1cache3.eventSent_FlushLineInv : Accumulator : Sum.u64 = 184; SumSQ.u64 = 184; Count.u64 = 184; 
 l1cache3.eventSent_FetchResp : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l1cache3.eventSent_FetchXResp : Accumulator : Sum.u64 = 123; SumSQ.u64 = 123; Count.u64 = 123; 
 l1cache3.eventSent_AckInv : Accumulator : Sum.u64 = 315; SumSQ.u64 = 315; Count.u64 = 315; 
 l1cache3.eventSent_GetSResp : Accumulator : Sum.u64 = 1194; SumSQ.u64 = 1194; Count.u64 = 1194; 
 l1cache3.eventSent_GetXResp : Accumulator : Sum.u64 = 142; SumSQ.u64 = 142; Count.u64 = 142; 
 l1cache3.eventSent_FlushLineResp : Accumulator : Sum.u64 = 164; SumSQ.u64 = 164; Count.u64 = 164; 
 l1cache3.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.eventSent_PutS : Accumulator : Sum.u64 = 314; SumSQ.u64 = 314; Count.u64 = 314; 
 l1cache3.eventSent_PutE : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 l1cache3.stateEvent_GetS_E : Accumulator : Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; 
 l1cache3.stateEvent_GetX_E : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache3.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache3.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache3.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l1cache3.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l2cache3.packet_latency : Accumulator : Sum.u64 = 2844; SumSQ.u64 = 6796; Count.u64 = 1889; 
 l2cache3.send_bit_count : Accumulator : Sum.u64 = 310016; SumSQ.u64 = 128694272; Count.u64 = 1887; 
 l2cache3.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.idle_time : Accumulator : Sum.u64 = 3189318; SumSQ.u64 = 16039780552; Count.u64 = 1475; 
 l2cache3.TotalEventsReceived : Accumulator : Sum.u64 = 4557; SumSQ.u64 = 4557; Count.u64 = 4557; 
 l2cache3.TotalEventsReplayed : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l2cache3.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 186; SumSQ.u64 = 186; Count.u64 = 186; 
 l2cache3.CacheHits : Accumulator : Sum.u64 = 346; SumSQ.u64 = 346; Count.u64 = 346; 
 l2cache3.GetSHit_Arrival : Accumulator : Sum.u64 = 345; SumSQ.u64 = 345; Count.u64 = 345; 
 l2cache3.GetXHit_Arrival : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.CacheMisses : Accumulator : Sum.u64 = 607; SumSQ.u64 = 607; Count.u64 = 607; 
 l2cache3.GetSMiss_Arrival : Accumulator : Sum.u64 = 486; SumSQ.u64 = 486; Count.u64 = 486; 
 l2cache3.GetXMiss_Arrival : Accumulator : Sum.u64 = 121; SumSQ.u64 = 121; Count.u64 = 121; 
 l2cache3.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetS_recv : Accumulator : Sum.u64 = 1351; SumSQ.u64 = 1351; Count.u64 = 1351; 
 l2cache3.GetX_recv : Accumulator : Sum.u64 = 246; SumSQ.u64 = 246; Count.u64 = 246; 
 l2cache3.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.GetSResp_recv : Accumulator : Sum.u64 = 423; SumSQ.u64 = 423; Count.u64 = 423; 
 l2cache3.GetXResp_recv : Accumulator : Sum.u64 = 184; SumSQ.u64 = 184; Count.u64 = 184; 
 l2cache3.PutS_recv : Accumulator : Sum.u64 = 314; SumSQ.u64 = 314; Count.u64 = 314; 
 l2cache3.PutM_recv : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 l2cache3.PutE_recv : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 l2cache3.FetchInv_recv : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 l2cache3.FetchInvX_recv : Accumulator : Sum.u64 = 147; SumSQ.u64 = 147; Count.u64 = 147; 
 l2cache3.Inv_recv : Accumulator : Sum.u64 = 474; SumSQ.u64 = 474; Count.u64 = 474; 
 l2cache3.NACK_recv : Accumulator : Sum.u64 = 379; SumSQ.u64 = 379; Count.u64 = 379; 
 l2cache3.MSHR_occupancy : Accumulator : Sum.u64 = 92973; SumSQ.u64 = 560871; Count.u64 = 16598; 
 l2cache3.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.latency_GetS_IS : Accumulator : Sum.u64 = 53564; SumSQ.u64 = 13845750; Count.u64 = 486; 
 l2cache3.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.latency_GetX_IM : Accumulator : Sum.u64 = 7761; SumSQ.u64 = 3032615; Count.u64 = 60; 
 l2cache3.latency_GetX_SM : Accumulator : Sum.u64 = 6070; SumSQ.u64 = 908008; Count.u64 = 61; 
 l2cache3.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_GetS_I : Accumulator : Sum.u64 = 486; SumSQ.u64 = 486; Count.u64 = 486; 
 l2cache3.stateEvent_GetS_S : Accumulator : Sum.u64 = 168; SumSQ.u64 = 168; Count.u64 = 168; 
 l2cache3.stateEvent_GetS_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_GetX_I : Accumulator : Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; 
 l2cache3.stateEvent_GetX_S : Accumulator : Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; 
 l2cache3.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 423; SumSQ.u64 = 423; Count.u64 = 423; 
 l2cache3.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 63; SumSQ.u64 = 63; Count.u64 = 63; 
 l2cache3.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; 
 l2cache3.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 55; SumSQ.u64 = 55; Count.u64 = 55; 
 l2cache3.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_S : Accumulator : Sum.u64 = 310; SumSQ.u64 = 310; Count.u64 = 310; 
 l2cache3.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache3.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutM_M : Accumulator : Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; 
 l2cache3.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Inv_S : Accumulator : Sum.u64 = 446; SumSQ.u64 = 446; Count.u64 = 446; 
 l2cache3.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Inv_SM : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l2cache3.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Inv_SB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache3.stateEvent_Inv_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache3.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 96; SumSQ.u64 = 96; Count.u64 = 96; 
 l2cache3.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 23; SumSQ.u64 = 23; Count.u64 = 23; 
 l2cache3.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 l2cache3.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; 
 l2cache3.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 308; SumSQ.u64 = 308; Count.u64 = 308; 
 l2cache3.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache3.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache3.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; 
 l2cache3.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; 
 l2cache3.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache3.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; 
 l2cache3.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; 
 l2cache3.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l2cache3.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 99; SumSQ.u64 = 99; Count.u64 = 99; 
 l2cache3.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; 
 l2cache3.eventSent_GetS : Accumulator : Sum.u64 = 821; SumSQ.u64 = 821; Count.u64 = 821; 
 l2cache3.eventSent_GetX : Accumulator : Sum.u64 = 195; SumSQ.u64 = 195; Count.u64 = 195; 
 l2cache3.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.eventSent_FlushLine : Accumulator : Sum.u64 = 109; SumSQ.u64 = 109; Count.u64 = 109; 
 l2cache3.eventSent_FlushLineInv : Accumulator : Sum.u64 = 107; SumSQ.u64 = 107; Count.u64 = 107; 
 l2cache3.eventSent_FetchResp : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; 
 l2cache3.eventSent_FetchXResp : Accumulator : Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; 
 l2cache3.eventSent_AckInv : Accumulator : Sum.u64 = 454; SumSQ.u64 = 454; Count.u64 = 454; 
 l2cache3.eventSent_NACK_down : Accumulator : Sum.u64 = 22; SumSQ.u64 = 22; Count.u64 = 22; 
 l2cache3.eventSent_GetSResp : Accumulator : Sum.u64 = 663; SumSQ.u64 = 663; Count.u64 = 663; 
 l2cache3.eventSent_GetXResp : Accumulator : Sum.u64 = 199; SumSQ.u64 = 199; Count.u64 = 199; 
 l2cache3.eventSent_FlushLineResp : Accumulator : Sum.u64 = 164; SumSQ.u64 = 164; Count.u64 = 164; 
 l2cache3.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.eventSent_FetchInv : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l2cache3.eventSent_FetchInvX : Accumulator : Sum.u64 = 124; SumSQ.u64 = 124; Count.u64 = 124; 
 l2cache3.eventSent_Inv : Accumulator : Sum.u64 = 319; SumSQ.u64 = 319; Count.u64 = 319; 
 l2cache3.eventSent_NACK_up : Accumulator : Sum.u64 = 1016; SumSQ.u64 = 1016; Count.u64 = 1016; 
 l2cache3.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_GetS_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache3.stateEvent_GetX_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_E : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 l2cache3.stateEvent_PutE_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutM_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; 
 l2cache3.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 l2cache3.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l2cache3.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 l2cache3.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache3.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache3.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu4.pendCycle : Accumulator : Sum.u64 = 252387; SumSQ.u64 = 3918901; Count.u64 = 16357; 
 l1cache4.TotalEventsReceived : Accumulator : Sum.u64 = 3943; SumSQ.u64 = 3943; Count.u64 = 3943; 
 l1cache4.TotalEventsReplayed : Accumulator : Sum.u64 = 316; SumSQ.u64 = 316; Count.u64 = 316; 
 l1cache4.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 170; SumSQ.u64 = 170; Count.u64 = 170; 
 l1cache4.CacheHits : Accumulator : Sum.u64 = 497; SumSQ.u64 = 497; Count.u64 = 497; 
 l1cache4.GetSHit_Arrival : Accumulator : Sum.u64 = 332; SumSQ.u64 = 332; Count.u64 = 332; 
 l1cache4.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.GetSHit_Blocked : Accumulator : Sum.u64 = 156; SumSQ.u64 = 156; Count.u64 = 156; 
 l1cache4.GetXHit_Blocked : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l1cache4.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.CacheMisses : Accumulator : Sum.u64 = 788; SumSQ.u64 = 788; Count.u64 = 788; 
 l1cache4.GetSMiss_Arrival : Accumulator : Sum.u64 = 622; SumSQ.u64 = 622; Count.u64 = 622; 
 l1cache4.GetXMiss_Arrival : Accumulator : Sum.u64 = 120; SumSQ.u64 = 120; Count.u64 = 120; 
 l1cache4.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.GetSMiss_Blocked : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 l1cache4.GetXMiss_Blocked : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 l1cache4.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.GetS_recv : Accumulator : Sum.u64 = 1142; SumSQ.u64 = 1142; Count.u64 = 1142; 
 l1cache4.GetX_recv : Accumulator : Sum.u64 = 143; SumSQ.u64 = 143; Count.u64 = 143; 
 l1cache4.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.GetSResp_recv : Accumulator : Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; 
 l1cache4.GetXResp_recv : Accumulator : Sum.u64 = 212; SumSQ.u64 = 212; Count.u64 = 212; 
 l1cache4.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.FetchInv_recv : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 l1cache4.FetchInvX_recv : Accumulator : Sum.u64 = 133; SumSQ.u64 = 133; Count.u64 = 133; 
 l1cache4.Inv_recv : Accumulator : Sum.u64 = 309; SumSQ.u64 = 309; Count.u64 = 309; 
 l1cache4.NACK_recv : Accumulator : Sum.u64 = 1136; SumSQ.u64 = 1136; Count.u64 = 1136; 
 l1cache4.MSHR_occupancy : Accumulator : Sum.u64 = 236693; SumSQ.u64 = 3469731; Count.u64 = 16617; 
 l1cache4.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.evict_E : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l1cache4.evict_M : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l1cache4.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.latency_GetS_IS : Accumulator : Sum.u64 = 110213; SumSQ.u64 = 90564653; Count.u64 = 654; 
 l1cache4.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.latency_GetX_IM : Accumulator : Sum.u64 = 17178; SumSQ.u64 = 10118922; Count.u64 = 83; 
 l1cache4.latency_GetX_SM : Accumulator : Sum.u64 = 17189; SumSQ.u64 = 30854267; Count.u64 = 51; 
 l1cache4.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.evict_S : Accumulator : Sum.u64 = 322; SumSQ.u64 = 322; Count.u64 = 322; 
 l1cache4.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_GetS_I : Accumulator : Sum.u64 = 654; SumSQ.u64 = 654; Count.u64 = 654; 
 l1cache4.stateEvent_GetS_S : Accumulator : Sum.u64 = 410; SumSQ.u64 = 410; Count.u64 = 410; 
 l1cache4.stateEvent_GetS_M : Accumulator : Sum.u64 = 53; SumSQ.u64 = 53; Count.u64 = 53; 
 l1cache4.stateEvent_GetX_I : Accumulator : Sum.u64 = 83; SumSQ.u64 = 83; Count.u64 = 83; 
 l1cache4.stateEvent_GetX_S : Accumulator : Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; 
 l1cache4.stateEvent_GetX_M : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache4.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; 
 l1cache4.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 78; SumSQ.u64 = 78; Count.u64 = 78; 
 l1cache4.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 90; SumSQ.u64 = 90; Count.u64 = 90; 
 l1cache4.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; 
 l1cache4.stateEvent_Inv_I : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache4.stateEvent_Inv_S : Accumulator : Sum.u64 = 297; SumSQ.u64 = 297; Count.u64 = 297; 
 l1cache4.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Inv_SM : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l1cache4.stateEvent_Inv_SB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache4.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache4.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 78; SumSQ.u64 = 78; Count.u64 = 78; 
 l1cache4.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache4.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache4.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache4.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 23; SumSQ.u64 = 23; Count.u64 = 23; 
 l1cache4.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l1cache4.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l1cache4.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache4.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l1cache4.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache4.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache4.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; 
 l1cache4.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 l1cache4.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l1cache4.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache4.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache4.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 59; SumSQ.u64 = 59; Count.u64 = 59; 
 l1cache4.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; 
 l1cache4.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l1cache4.eventSent_GetS : Accumulator : Sum.u64 = 1549; SumSQ.u64 = 1549; Count.u64 = 1549; 
 l1cache4.eventSent_GetX : Accumulator : Sum.u64 = 304; SumSQ.u64 = 304; Count.u64 = 304; 
 l1cache4.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.eventSent_PutM : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l1cache4.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.eventSent_FlushLine : Accumulator : Sum.u64 = 137; SumSQ.u64 = 137; Count.u64 = 137; 
 l1cache4.eventSent_FlushLineInv : Accumulator : Sum.u64 = 149; SumSQ.u64 = 149; Count.u64 = 149; 
 l1cache4.eventSent_FetchResp : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 l1cache4.eventSent_FetchXResp : Accumulator : Sum.u64 = 125; SumSQ.u64 = 125; Count.u64 = 125; 
 l1cache4.eventSent_AckInv : Accumulator : Sum.u64 = 306; SumSQ.u64 = 306; Count.u64 = 306; 
 l1cache4.eventSent_GetSResp : Accumulator : Sum.u64 = 1209; SumSQ.u64 = 1209; Count.u64 = 1209; 
 l1cache4.eventSent_GetXResp : Accumulator : Sum.u64 = 151; SumSQ.u64 = 151; Count.u64 = 151; 
 l1cache4.eventSent_FlushLineResp : Accumulator : Sum.u64 = 140; SumSQ.u64 = 140; Count.u64 = 140; 
 l1cache4.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.eventSent_PutS : Accumulator : Sum.u64 = 322; SumSQ.u64 = 322; Count.u64 = 322; 
 l1cache4.eventSent_PutE : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l1cache4.stateEvent_GetS_E : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l1cache4.stateEvent_GetX_E : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l1cache4.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache4.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache4.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache4.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l1cache4.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; 
 l2cache4.packet_latency : Accumulator : Sum.u64 = 2865; SumSQ.u64 = 7219; Count.u64 = 1857; 
 l2cache4.send_bit_count : Accumulator : Sum.u64 = 309184; SumSQ.u64 = 129519616; Count.u64 = 1851; 
 l2cache4.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.idle_time : Accumulator : Sum.u64 = 3202629; SumSQ.u64 = 16059942765; Count.u64 = 1446; 
 l2cache4.TotalEventsReceived : Accumulator : Sum.u64 = 4652; SumSQ.u64 = 4652; Count.u64 = 4652; 
 l2cache4.TotalEventsReplayed : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l2cache4.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 170; SumSQ.u64 = 170; Count.u64 = 170; 
 l2cache4.CacheHits : Accumulator : Sum.u64 = 367; SumSQ.u64 = 367; Count.u64 = 367; 
 l2cache4.GetSHit_Arrival : Accumulator : Sum.u64 = 363; SumSQ.u64 = 363; Count.u64 = 363; 
 l2cache4.GetXHit_Arrival : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache4.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.CacheMisses : Accumulator : Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; 
 l2cache4.GetSMiss_Arrival : Accumulator : Sum.u64 = 483; SumSQ.u64 = 483; Count.u64 = 483; 
 l2cache4.GetXMiss_Arrival : Accumulator : Sum.u64 = 132; SumSQ.u64 = 132; Count.u64 = 132; 
 l2cache4.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.GetXMiss_Blocked : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.GetS_recv : Accumulator : Sum.u64 = 1482; SumSQ.u64 = 1482; Count.u64 = 1482; 
 l2cache4.GetX_recv : Accumulator : Sum.u64 = 296; SumSQ.u64 = 296; Count.u64 = 296; 
 l2cache4.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.GetSResp_recv : Accumulator : Sum.u64 = 414; SumSQ.u64 = 414; Count.u64 = 414; 
 l2cache4.GetXResp_recv : Accumulator : Sum.u64 = 202; SumSQ.u64 = 202; Count.u64 = 202; 
 l2cache4.PutS_recv : Accumulator : Sum.u64 = 322; SumSQ.u64 = 322; Count.u64 = 322; 
 l2cache4.PutM_recv : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l2cache4.PutE_recv : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l2cache4.FetchInv_recv : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l2cache4.FetchInvX_recv : Accumulator : Sum.u64 = 169; SumSQ.u64 = 169; Count.u64 = 169; 
 l2cache4.Inv_recv : Accumulator : Sum.u64 = 464; SumSQ.u64 = 464; Count.u64 = 464; 
 l2cache4.NACK_recv : Accumulator : Sum.u64 = 355; SumSQ.u64 = 355; Count.u64 = 355; 
 l2cache4.MSHR_occupancy : Accumulator : Sum.u64 = 92665; SumSQ.u64 = 567671; Count.u64 = 16620; 
 l2cache4.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.latency_GetS_IS : Accumulator : Sum.u64 = 48945; SumSQ.u64 = 10946299; Count.u64 = 483; 
 l2cache4.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.latency_GetX_IM : Accumulator : Sum.u64 = 6140; SumSQ.u64 = 926764; Count.u64 = 58; 
 l2cache4.latency_GetX_SM : Accumulator : Sum.u64 = 13960; SumSQ.u64 = 18534380; Count.u64 = 75; 
 l2cache4.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_GetS_I : Accumulator : Sum.u64 = 483; SumSQ.u64 = 483; Count.u64 = 483; 
 l2cache4.stateEvent_GetS_S : Accumulator : Sum.u64 = 162; SumSQ.u64 = 162; Count.u64 = 162; 
 l2cache4.stateEvent_GetS_M : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l2cache4.stateEvent_GetX_I : Accumulator : Sum.u64 = 58; SumSQ.u64 = 58; Count.u64 = 58; 
 l2cache4.stateEvent_GetX_S : Accumulator : Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; 
 l2cache4.stateEvent_GetX_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 414; SumSQ.u64 = 414; Count.u64 = 414; 
 l2cache4.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; 
 l2cache4.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 62; SumSQ.u64 = 62; Count.u64 = 62; 
 l2cache4.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; 
 l2cache4.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_S : Accumulator : Sum.u64 = 319; SumSQ.u64 = 319; Count.u64 = 319; 
 l2cache4.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache4.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutM_M : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l2cache4.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache4.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Inv_S : Accumulator : Sum.u64 = 443; SumSQ.u64 = 443; Count.u64 = 443; 
 l2cache4.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Inv_SM : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache4.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Inv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 99; SumSQ.u64 = 99; Count.u64 = 99; 
 l2cache4.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l2cache4.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l2cache4.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l2cache4.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 81; SumSQ.u64 = 81; Count.u64 = 81; 
 l2cache4.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 301; SumSQ.u64 = 301; Count.u64 = 301; 
 l2cache4.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache4.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l2cache4.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; 
 l2cache4.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 l2cache4.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 23; SumSQ.u64 = 23; Count.u64 = 23; 
 l2cache4.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l2cache4.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l2cache4.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 90; SumSQ.u64 = 90; Count.u64 = 90; 
 l2cache4.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; 
 l2cache4.eventSent_GetS : Accumulator : Sum.u64 = 767; SumSQ.u64 = 767; Count.u64 = 767; 
 l2cache4.eventSent_GetX : Accumulator : Sum.u64 = 222; SumSQ.u64 = 222; Count.u64 = 222; 
 l2cache4.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.eventSent_FlushLine : Accumulator : Sum.u64 = 101; SumSQ.u64 = 101; Count.u64 = 101; 
 l2cache4.eventSent_FlushLineInv : Accumulator : Sum.u64 = 96; SumSQ.u64 = 96; Count.u64 = 96; 
 l2cache4.eventSent_FetchResp : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 l2cache4.eventSent_FetchXResp : Accumulator : Sum.u64 = 153; SumSQ.u64 = 153; Count.u64 = 153; 
 l2cache4.eventSent_AckInv : Accumulator : Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; 
 l2cache4.eventSent_NACK_down : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l2cache4.eventSent_GetSResp : Accumulator : Sum.u64 = 643; SumSQ.u64 = 643; Count.u64 = 643; 
 l2cache4.eventSent_GetXResp : Accumulator : Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; 
 l2cache4.eventSent_FlushLineResp : Accumulator : Sum.u64 = 140; SumSQ.u64 = 140; Count.u64 = 140; 
 l2cache4.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.eventSent_FetchInv : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 l2cache4.eventSent_FetchInvX : Accumulator : Sum.u64 = 133; SumSQ.u64 = 133; Count.u64 = 133; 
 l2cache4.eventSent_Inv : Accumulator : Sum.u64 = 309; SumSQ.u64 = 309; Count.u64 = 309; 
 l2cache4.eventSent_NACK_up : Accumulator : Sum.u64 = 1136; SumSQ.u64 = 1136; Count.u64 = 1136; 
 l2cache4.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_GetS_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache4.stateEvent_GetX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutE_E : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 l2cache4.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; 
 l2cache4.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 l2cache4.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l2cache4.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; 
 l2cache4.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache4.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache4.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache4.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu5.pendCycle : Accumulator : Sum.u64 = 257053; SumSQ.u64 = 3982867; Count.u64 = 16831; 
 l1cache5.TotalEventsReceived : Accumulator : Sum.u64 = 3914; SumSQ.u64 = 3914; Count.u64 = 3914; 
 l1cache5.TotalEventsReplayed : Accumulator : Sum.u64 = 310; SumSQ.u64 = 310; Count.u64 = 310; 
 l1cache5.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 164; SumSQ.u64 = 164; Count.u64 = 164; 
 l1cache5.CacheHits : Accumulator : Sum.u64 = 506; SumSQ.u64 = 506; Count.u64 = 506; 
 l1cache5.GetSHit_Arrival : Accumulator : Sum.u64 = 339; SumSQ.u64 = 339; Count.u64 = 339; 
 l1cache5.GetXHit_Arrival : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache5.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.GetSHit_Blocked : Accumulator : Sum.u64 = 153; SumSQ.u64 = 153; Count.u64 = 153; 
 l1cache5.GetXHit_Blocked : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l1cache5.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.CacheMisses : Accumulator : Sum.u64 = 779; SumSQ.u64 = 779; Count.u64 = 779; 
 l1cache5.GetSMiss_Arrival : Accumulator : Sum.u64 = 611; SumSQ.u64 = 611; Count.u64 = 611; 
 l1cache5.GetXMiss_Arrival : Accumulator : Sum.u64 = 126; SumSQ.u64 = 126; Count.u64 = 126; 
 l1cache5.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.GetSMiss_Blocked : Accumulator : Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; 
 l1cache5.GetXMiss_Blocked : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l1cache5.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.GetS_recv : Accumulator : Sum.u64 = 1136; SumSQ.u64 = 1136; Count.u64 = 1136; 
 l1cache5.GetX_recv : Accumulator : Sum.u64 = 149; SumSQ.u64 = 149; Count.u64 = 149; 
 l1cache5.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.GetSResp_recv : Accumulator : Sum.u64 = 572; SumSQ.u64 = 572; Count.u64 = 572; 
 l1cache5.GetXResp_recv : Accumulator : Sum.u64 = 207; SumSQ.u64 = 207; Count.u64 = 207; 
 l1cache5.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.FetchInv_recv : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 l1cache5.FetchInvX_recv : Accumulator : Sum.u64 = 129; SumSQ.u64 = 129; Count.u64 = 129; 
 l1cache5.Inv_recv : Accumulator : Sum.u64 = 288; SumSQ.u64 = 288; Count.u64 = 288; 
 l1cache5.NACK_recv : Accumulator : Sum.u64 = 1135; SumSQ.u64 = 1135; Count.u64 = 1135; 
 l1cache5.MSHR_occupancy : Accumulator : Sum.u64 = 242849; SumSQ.u64 = 3577595; Count.u64 = 16829; 
 l1cache5.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.evict_E : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l1cache5.evict_M : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l1cache5.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.latency_GetS_IS : Accumulator : Sum.u64 = 119602; SumSQ.u64 = 125495134; Count.u64 = 644; 
 l1cache5.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.latency_GetX_IM : Accumulator : Sum.u64 = 19466; SumSQ.u64 = 30989584; Count.u64 = 83; 
 l1cache5.latency_GetX_SM : Accumulator : Sum.u64 = 7590; SumSQ.u64 = 2262676; Count.u64 = 52; 
 l1cache5.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.evict_S : Accumulator : Sum.u64 = 314; SumSQ.u64 = 314; Count.u64 = 314; 
 l1cache5.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_GetS_I : Accumulator : Sum.u64 = 644; SumSQ.u64 = 644; Count.u64 = 644; 
 l1cache5.stateEvent_GetS_S : Accumulator : Sum.u64 = 425; SumSQ.u64 = 425; Count.u64 = 425; 
 l1cache5.stateEvent_GetS_M : Accumulator : Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; 
 l1cache5.stateEvent_GetX_I : Accumulator : Sum.u64 = 83; SumSQ.u64 = 83; Count.u64 = 83; 
 l1cache5.stateEvent_GetX_S : Accumulator : Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; 
 l1cache5.stateEvent_GetX_M : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l1cache5.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 572; SumSQ.u64 = 572; Count.u64 = 572; 
 l1cache5.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; 
 l1cache5.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 87; SumSQ.u64 = 87; Count.u64 = 87; 
 l1cache5.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; 
 l1cache5.stateEvent_Inv_I : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_Inv_S : Accumulator : Sum.u64 = 282; SumSQ.u64 = 282; Count.u64 = 282; 
 l1cache5.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Inv_SM : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l1cache5.stateEvent_Inv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 84; SumSQ.u64 = 84; Count.u64 = 84; 
 l1cache5.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l1cache5.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; 
 l1cache5.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l1cache5.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache5.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 l1cache5.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 l1cache5.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache5.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l1cache5.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache5.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l1cache5.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; 
 l1cache5.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; 
 l1cache5.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; 
 l1cache5.eventSent_GetS : Accumulator : Sum.u64 = 1505; SumSQ.u64 = 1505; Count.u64 = 1505; 
 l1cache5.eventSent_GetX : Accumulator : Sum.u64 = 280; SumSQ.u64 = 280; Count.u64 = 280; 
 l1cache5.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.eventSent_PutM : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l1cache5.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.eventSent_FlushLine : Accumulator : Sum.u64 = 151; SumSQ.u64 = 151; Count.u64 = 151; 
 l1cache5.eventSent_FlushLineInv : Accumulator : Sum.u64 = 193; SumSQ.u64 = 193; Count.u64 = 193; 
 l1cache5.eventSent_FetchResp : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 l1cache5.eventSent_FetchXResp : Accumulator : Sum.u64 = 127; SumSQ.u64 = 127; Count.u64 = 127; 
 l1cache5.eventSent_AckInv : Accumulator : Sum.u64 = 287; SumSQ.u64 = 287; Count.u64 = 287; 
 l1cache5.eventSent_GetSResp : Accumulator : Sum.u64 = 1198; SumSQ.u64 = 1198; Count.u64 = 1198; 
 l1cache5.eventSent_GetXResp : Accumulator : Sum.u64 = 159; SumSQ.u64 = 159; Count.u64 = 159; 
 l1cache5.eventSent_FlushLineResp : Accumulator : Sum.u64 = 143; SumSQ.u64 = 143; Count.u64 = 143; 
 l1cache5.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.eventSent_PutS : Accumulator : Sum.u64 = 314; SumSQ.u64 = 314; Count.u64 = 314; 
 l1cache5.eventSent_PutE : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l1cache5.stateEvent_GetS_E : Accumulator : Sum.u64 = 22; SumSQ.u64 = 22; Count.u64 = 22; 
 l1cache5.stateEvent_GetX_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l1cache5.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l1cache5.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache5.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l1cache5.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 l2cache5.packet_latency : Accumulator : Sum.u64 = 2867; SumSQ.u64 = 6947; Count.u64 = 1864; 
 l2cache5.send_bit_count : Accumulator : Sum.u64 = 301760; SumSQ.u64 = 124332032; Count.u64 = 1862; 
 l2cache5.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.idle_time : Accumulator : Sum.u64 = 3340259; SumSQ.u64 = 17801815775; Count.u64 = 1457; 
 l2cache5.TotalEventsReceived : Accumulator : Sum.u64 = 4627; SumSQ.u64 = 4627; Count.u64 = 4627; 
 l2cache5.TotalEventsReplayed : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l2cache5.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 164; SumSQ.u64 = 164; Count.u64 = 164; 
 l2cache5.CacheHits : Accumulator : Sum.u64 = 342; SumSQ.u64 = 342; Count.u64 = 342; 
 l2cache5.GetSHit_Arrival : Accumulator : Sum.u64 = 335; SumSQ.u64 = 335; Count.u64 = 335; 
 l2cache5.GetXHit_Arrival : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l2cache5.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.CacheMisses : Accumulator : Sum.u64 = 616; SumSQ.u64 = 616; Count.u64 = 616; 
 l2cache5.GetSMiss_Arrival : Accumulator : Sum.u64 = 483; SumSQ.u64 = 483; Count.u64 = 483; 
 l2cache5.GetXMiss_Arrival : Accumulator : Sum.u64 = 133; SumSQ.u64 = 133; Count.u64 = 133; 
 l2cache5.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetS_recv : Accumulator : Sum.u64 = 1443; SumSQ.u64 = 1443; Count.u64 = 1443; 
 l2cache5.GetX_recv : Accumulator : Sum.u64 = 270; SumSQ.u64 = 270; Count.u64 = 270; 
 l2cache5.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.GetSResp_recv : Accumulator : Sum.u64 = 417; SumSQ.u64 = 417; Count.u64 = 417; 
 l2cache5.GetXResp_recv : Accumulator : Sum.u64 = 199; SumSQ.u64 = 199; Count.u64 = 199; 
 l2cache5.PutS_recv : Accumulator : Sum.u64 = 314; SumSQ.u64 = 314; Count.u64 = 314; 
 l2cache5.PutM_recv : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l2cache5.PutE_recv : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l2cache5.FetchInv_recv : Accumulator : Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; 
 l2cache5.FetchInvX_recv : Accumulator : Sum.u64 = 157; SumSQ.u64 = 157; Count.u64 = 157; 
 l2cache5.Inv_recv : Accumulator : Sum.u64 = 444; SumSQ.u64 = 444; Count.u64 = 444; 
 l2cache5.NACK_recv : Accumulator : Sum.u64 = 395; SumSQ.u64 = 395; Count.u64 = 395; 
 l2cache5.MSHR_occupancy : Accumulator : Sum.u64 = 95461; SumSQ.u64 = 580793; Count.u64 = 16827; 
 l2cache5.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.latency_GetS_IS : Accumulator : Sum.u64 = 58761; SumSQ.u64 = 42904423; Count.u64 = 483; 
 l2cache5.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.latency_GetX_IM : Accumulator : Sum.u64 = 8804; SumSQ.u64 = 1922080; Count.u64 = 65; 
 l2cache5.latency_GetX_SM : Accumulator : Sum.u64 = 5873; SumSQ.u64 = 727743; Count.u64 = 68; 
 l2cache5.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_GetS_I : Accumulator : Sum.u64 = 483; SumSQ.u64 = 483; Count.u64 = 483; 
 l2cache5.stateEvent_GetS_S : Accumulator : Sum.u64 = 155; SumSQ.u64 = 155; Count.u64 = 155; 
 l2cache5.stateEvent_GetS_M : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l2cache5.stateEvent_GetX_I : Accumulator : Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; 
 l2cache5.stateEvent_GetX_S : Accumulator : Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; 
 l2cache5.stateEvent_GetX_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache5.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 417; SumSQ.u64 = 417; Count.u64 = 417; 
 l2cache5.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; 
 l2cache5.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; 
 l2cache5.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; 
 l2cache5.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_S : Accumulator : Sum.u64 = 313; SumSQ.u64 = 313; Count.u64 = 313; 
 l2cache5.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutM_M : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; 
 l2cache5.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Inv_S : Accumulator : Sum.u64 = 425; SumSQ.u64 = 425; Count.u64 = 425; 
 l2cache5.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Inv_SM : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l2cache5.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Inv_SB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_Inv_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 103; SumSQ.u64 = 103; Count.u64 = 103; 
 l2cache5.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 22; SumSQ.u64 = 22; Count.u64 = 22; 
 l2cache5.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; 
 l2cache5.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 86; SumSQ.u64 = 86; Count.u64 = 86; 
 l2cache5.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 285; SumSQ.u64 = 285; Count.u64 = 285; 
 l2cache5.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; 
 l2cache5.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 l2cache5.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l2cache5.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; 
 l2cache5.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l2cache5.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 l2cache5.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; 
 l2cache5.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 l2cache5.eventSent_GetS : Accumulator : Sum.u64 = 824; SumSQ.u64 = 824; Count.u64 = 824; 
 l2cache5.eventSent_GetX : Accumulator : Sum.u64 = 202; SumSQ.u64 = 202; Count.u64 = 202; 
 l2cache5.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.eventSent_FlushLine : Accumulator : Sum.u64 = 102; SumSQ.u64 = 102; Count.u64 = 102; 
 l2cache5.eventSent_FlushLineInv : Accumulator : Sum.u64 = 98; SumSQ.u64 = 98; Count.u64 = 98; 
 l2cache5.eventSent_FetchResp : Accumulator : Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; 
 l2cache5.eventSent_FetchXResp : Accumulator : Sum.u64 = 152; SumSQ.u64 = 152; Count.u64 = 152; 
 l2cache5.eventSent_AckInv : Accumulator : Sum.u64 = 428; SumSQ.u64 = 428; Count.u64 = 428; 
 l2cache5.eventSent_NACK_down : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; 
 l2cache5.eventSent_GetSResp : Accumulator : Sum.u64 = 634; SumSQ.u64 = 634; Count.u64 = 634; 
 l2cache5.eventSent_GetXResp : Accumulator : Sum.u64 = 217; SumSQ.u64 = 217; Count.u64 = 217; 
 l2cache5.eventSent_FlushLineResp : Accumulator : Sum.u64 = 143; SumSQ.u64 = 143; Count.u64 = 143; 
 l2cache5.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.eventSent_FetchInv : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 l2cache5.eventSent_FetchInvX : Accumulator : Sum.u64 = 129; SumSQ.u64 = 129; Count.u64 = 129; 
 l2cache5.eventSent_Inv : Accumulator : Sum.u64 = 288; SumSQ.u64 = 288; Count.u64 = 288; 
 l2cache5.eventSent_NACK_up : Accumulator : Sum.u64 = 1135; SumSQ.u64 = 1135; Count.u64 = 1135; 
 l2cache5.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_GetS_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_GetX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutE_E : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 l2cache5.stateEvent_PutE_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; 
 l2cache5.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 l2cache5.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 l2cache5.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 l2cache5.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l2cache5.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l2cache5.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.packet_latency : Accumulator : Sum.u64 = 5664; SumSQ.u64 = 13292; Count.u64 = 3976; 
 l3cache0.send_bit_count : Accumulator : Sum.u64 = 1136576; SumSQ.u64 = 579848192; Count.u64 = 3982; 
 l3cache0.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.idle_time : Accumulator : Sum.u64 = 1809680; SumSQ.u64 = 4593253648; Count.u64 = 1483; 
 l3cache0.TotalEventsReceived : Accumulator : Sum.u64 = 3438; SumSQ.u64 = 3438; Count.u64 = 3438; 
 l3cache0.TotalEventsReplayed : Accumulator : Sum.u64 = 261; SumSQ.u64 = 261; Count.u64 = 261; 
 l3cache0.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 538; SumSQ.u64 = 538; Count.u64 = 538; 
 l3cache0.CacheHits : Accumulator : Sum.u64 = 622; SumSQ.u64 = 622; Count.u64 = 622; 
 l3cache0.GetSHit_Arrival : Accumulator : Sum.u64 = 528; SumSQ.u64 = 528; Count.u64 = 528; 
 l3cache0.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.GetSHit_Blocked : Accumulator : Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; 
 l3cache0.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.CacheMisses : Accumulator : Sum.u64 = 625; SumSQ.u64 = 625; Count.u64 = 625; 
 l3cache0.GetSMiss_Arrival : Accumulator : Sum.u64 = 284; SumSQ.u64 = 284; Count.u64 = 284; 
 l3cache0.GetXMiss_Arrival : Accumulator : Sum.u64 = 210; SumSQ.u64 = 210; Count.u64 = 210; 
 l3cache0.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.GetSMiss_Blocked : Accumulator : Sum.u64 = 107; SumSQ.u64 = 107; Count.u64 = 107; 
 l3cache0.GetXMiss_Blocked : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l3cache0.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.GetS_recv : Accumulator : Sum.u64 = 1122; SumSQ.u64 = 1122; Count.u64 = 1122; 
 l3cache0.GetX_recv : Accumulator : Sum.u64 = 290; SumSQ.u64 = 290; Count.u64 = 290; 
 l3cache0.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.GetSResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.GetXResp_recv : Accumulator : Sum.u64 = 209; SumSQ.u64 = 209; Count.u64 = 209; 
 l3cache0.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.FetchInvX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.NACK_recv : Accumulator : Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; 
 l3cache0.MSHR_occupancy : Accumulator : Sum.u64 = 41392; SumSQ.u64 = 210068; Count.u64 = 9824; 
 l3cache0.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.latency_GetS_IS : Accumulator : Sum.u64 = 7631; SumSQ.u64 = 628465; Count.u64 = 119; 
 l3cache0.latency_GetS_M : Accumulator : Sum.u64 = 9291; SumSQ.u64 = 574841; Count.u64 = 272; 
 l3cache0.latency_GetX_IM : Accumulator : Sum.u64 = 1648; SumSQ.u64 = 144740; Count.u64 = 24; 
 l3cache0.latency_GetX_SM : Accumulator : Sum.u64 = 1541; SumSQ.u64 = 48499; Count.u64 = 66; 
 l3cache0.latency_GetX_M : Accumulator : Sum.u64 = 3402; SumSQ.u64 = 145896; Count.u64 = 144; 
 l3cache0.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_GetS_I : Accumulator : Sum.u64 = 119; SumSQ.u64 = 119; Count.u64 = 119; 
 l3cache0.stateEvent_GetS_S : Accumulator : Sum.u64 = 132; SumSQ.u64 = 132; Count.u64 = 132; 
 l3cache0.stateEvent_GetS_M : Accumulator : Sum.u64 = 443; SumSQ.u64 = 443; Count.u64 = 443; 
 l3cache0.stateEvent_GetX_I : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l3cache0.stateEvent_GetX_S : Accumulator : Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; 
 l3cache0.stateEvent_GetX_M : Accumulator : Sum.u64 = 109; SumSQ.u64 = 109; Count.u64 = 109; 
 l3cache0.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 119; SumSQ.u64 = 119; Count.u64 = 119; 
 l3cache0.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l3cache0.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache0.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 65; SumSQ.u64 = 65; Count.u64 = 65; 
 l3cache0.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; 
 l3cache0.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 185; SumSQ.u64 = 185; Count.u64 = 185; 
 l3cache0.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 637; SumSQ.u64 = 637; Count.u64 = 637; 
 l3cache0.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 127; SumSQ.u64 = 127; Count.u64 = 127; 
 l3cache0.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; 
 l3cache0.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache0.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l3cache0.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 62; SumSQ.u64 = 62; Count.u64 = 62; 
 l3cache0.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l3cache0.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache0.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache0.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache0.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l3cache0.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache0.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l3cache0.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; 
 l3cache0.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; 
 l3cache0.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache0.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache0.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l3cache0.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache0.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache0.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache0.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache0.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l3cache0.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 137; SumSQ.u64 = 137; Count.u64 = 137; 
 l3cache0.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 135; SumSQ.u64 = 135; Count.u64 = 135; 
 l3cache0.eventSent_GetS : Accumulator : Sum.u64 = 344; SumSQ.u64 = 344; Count.u64 = 344; 
 l3cache0.eventSent_GetX : Accumulator : Sum.u64 = 115; SumSQ.u64 = 115; Count.u64 = 115; 
 l3cache0.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_FlushLine : Accumulator : Sum.u64 = 151; SumSQ.u64 = 151; Count.u64 = 151; 
 l3cache0.eventSent_FlushLineInv : Accumulator : Sum.u64 = 143; SumSQ.u64 = 143; Count.u64 = 143; 
 l3cache0.eventSent_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_FetchXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_AckInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_GetSResp : Accumulator : Sum.u64 = 1029; SumSQ.u64 = 1029; Count.u64 = 1029; 
 l3cache0.eventSent_GetXResp : Accumulator : Sum.u64 = 380; SumSQ.u64 = 380; Count.u64 = 380; 
 l3cache0.eventSent_FlushLineResp : Accumulator : Sum.u64 = 294; SumSQ.u64 = 294; Count.u64 = 294; 
 l3cache0.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_FetchInv : Accumulator : Sum.u64 = 53; SumSQ.u64 = 53; Count.u64 = 53; 
 l3cache0.eventSent_FetchInvX : Accumulator : Sum.u64 = 300; SumSQ.u64 = 300; Count.u64 = 300; 
 l3cache0.eventSent_Inv : Accumulator : Sum.u64 = 888; SumSQ.u64 = 888; Count.u64 = 888; 
 l3cache0.eventSent_NACK_up : Accumulator : Sum.u64 = 285; SumSQ.u64 = 285; Count.u64 = 285; 
 l3cache0.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_GetS_E : Accumulator : Sum.u64 = 231; SumSQ.u64 = 231; Count.u64 = 231; 
 l3cache0.stateEvent_GetX_E : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; 
 l3cache0.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 l3cache0.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 103; SumSQ.u64 = 103; Count.u64 = 103; 
 l3cache0.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; 
 l3cache0.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l3cache0.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache0.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache0.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l3cache0.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache0.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache0.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.packet_latency : Accumulator : Sum.u64 = 7001; SumSQ.u64 = 18655; Count.u64 = 4511; 
 l3cache1.send_bit_count : Accumulator : Sum.u64 = 1258496; SumSQ.u64 = 638320640; Count.u64 = 4520; 
 l3cache1.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.idle_time : Accumulator : Sum.u64 = 1423230; SumSQ.u64 = 3135056884; Count.u64 = 1394; 
 l3cache1.TotalEventsReceived : Accumulator : Sum.u64 = 4273; SumSQ.u64 = 4273; Count.u64 = 4273; 
 l3cache1.TotalEventsReplayed : Accumulator : Sum.u64 = 284; SumSQ.u64 = 284; Count.u64 = 284; 
 l3cache1.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; 
 l3cache1.CacheHits : Accumulator : Sum.u64 = 819; SumSQ.u64 = 819; Count.u64 = 819; 
 l3cache1.GetSHit_Arrival : Accumulator : Sum.u64 = 741; SumSQ.u64 = 741; Count.u64 = 741; 
 l3cache1.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.GetSHit_Blocked : Accumulator : Sum.u64 = 78; SumSQ.u64 = 78; Count.u64 = 78; 
 l3cache1.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.CacheMisses : Accumulator : Sum.u64 = 677; SumSQ.u64 = 677; Count.u64 = 677; 
 l3cache1.GetSMiss_Arrival : Accumulator : Sum.u64 = 290; SumSQ.u64 = 290; Count.u64 = 290; 
 l3cache1.GetXMiss_Arrival : Accumulator : Sum.u64 = 228; SumSQ.u64 = 228; Count.u64 = 228; 
 l3cache1.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.GetSMiss_Blocked : Accumulator : Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; 
 l3cache1.GetXMiss_Blocked : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; 
 l3cache1.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.GetS_recv : Accumulator : Sum.u64 = 1611; SumSQ.u64 = 1611; Count.u64 = 1611; 
 l3cache1.GetX_recv : Accumulator : Sum.u64 = 435; SumSQ.u64 = 435; Count.u64 = 435; 
 l3cache1.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.GetSResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.GetXResp_recv : Accumulator : Sum.u64 = 219; SumSQ.u64 = 219; Count.u64 = 219; 
 l3cache1.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.FetchInvX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.NACK_recv : Accumulator : Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; 
 l3cache1.MSHR_occupancy : Accumulator : Sum.u64 = 47216; SumSQ.u64 = 265044; Count.u64 = 9744; 
 l3cache1.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.latency_GetS_IS : Accumulator : Sum.u64 = 9317; SumSQ.u64 = 913761; Count.u64 = 132; 
 l3cache1.latency_GetS_M : Accumulator : Sum.u64 = 10290; SumSQ.u64 = 731876; Count.u64 = 286; 
 l3cache1.latency_GetX_IM : Accumulator : Sum.u64 = 1052; SumSQ.u64 = 103034; Count.u64 = 15; 
 l3cache1.latency_GetX_SM : Accumulator : Sum.u64 = 1993; SumSQ.u64 = 88097; Count.u64 = 72; 
 l3cache1.latency_GetX_M : Accumulator : Sum.u64 = 4559; SumSQ.u64 = 198981; Count.u64 = 172; 
 l3cache1.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_GetS_I : Accumulator : Sum.u64 = 132; SumSQ.u64 = 132; Count.u64 = 132; 
 l3cache1.stateEvent_GetS_S : Accumulator : Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; 
 l3cache1.stateEvent_GetS_M : Accumulator : Sum.u64 = 462; SumSQ.u64 = 462; Count.u64 = 462; 
 l3cache1.stateEvent_GetX_I : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 l3cache1.stateEvent_GetX_S : Accumulator : Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; 
 l3cache1.stateEvent_GetX_M : Accumulator : Sum.u64 = 104; SumSQ.u64 = 104; Count.u64 = 104; 
 l3cache1.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 132; SumSQ.u64 = 132; Count.u64 = 132; 
 l3cache1.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 l3cache1.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache1.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 71; SumSQ.u64 = 71; Count.u64 = 71; 
 l3cache1.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; 
 l3cache1.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 199; SumSQ.u64 = 199; Count.u64 = 199; 
 l3cache1.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 749; SumSQ.u64 = 749; Count.u64 = 749; 
 l3cache1.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 100; SumSQ.u64 = 100; Count.u64 = 100; 
 l3cache1.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache1.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l3cache1.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 l3cache1.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; 
 l3cache1.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache1.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache1.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l3cache1.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache1.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache1.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache1.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache1.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache1.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l3cache1.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 60; SumSQ.u64 = 60; Count.u64 = 60; 
 l3cache1.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache1.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache1.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache1.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache1.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache1.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache1.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l3cache1.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache1.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 143; SumSQ.u64 = 143; Count.u64 = 143; 
 l3cache1.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 139; SumSQ.u64 = 139; Count.u64 = 139; 
 l3cache1.eventSent_GetS : Accumulator : Sum.u64 = 227; SumSQ.u64 = 227; Count.u64 = 227; 
 l3cache1.eventSent_GetX : Accumulator : Sum.u64 = 103; SumSQ.u64 = 103; Count.u64 = 103; 
 l3cache1.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_FlushLine : Accumulator : Sum.u64 = 153; SumSQ.u64 = 153; Count.u64 = 153; 
 l3cache1.eventSent_FlushLineInv : Accumulator : Sum.u64 = 141; SumSQ.u64 = 141; Count.u64 = 141; 
 l3cache1.eventSent_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_FetchXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_AckInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_GetSResp : Accumulator : Sum.u64 = 918; SumSQ.u64 = 918; Count.u64 = 918; 
 l3cache1.eventSent_GetXResp : Accumulator : Sum.u64 = 412; SumSQ.u64 = 412; Count.u64 = 412; 
 l3cache1.eventSent_FlushLineResp : Accumulator : Sum.u64 = 294; SumSQ.u64 = 294; Count.u64 = 294; 
 l3cache1.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_FetchInv : Accumulator : Sum.u64 = 79; SumSQ.u64 = 79; Count.u64 = 79; 
 l3cache1.eventSent_FetchInvX : Accumulator : Sum.u64 = 317; SumSQ.u64 = 317; Count.u64 = 317; 
 l3cache1.eventSent_Inv : Accumulator : Sum.u64 = 925; SumSQ.u64 = 925; Count.u64 = 925; 
 l3cache1.eventSent_NACK_up : Accumulator : Sum.u64 = 951; SumSQ.u64 = 951; Count.u64 = 951; 
 l3cache1.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_GetS_E : Accumulator : Sum.u64 = 222; SumSQ.u64 = 222; Count.u64 = 222; 
 l3cache1.stateEvent_GetX_E : Accumulator : Sum.u64 = 68; SumSQ.u64 = 68; Count.u64 = 68; 
 l3cache1.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 l3cache1.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 101; SumSQ.u64 = 101; Count.u64 = 101; 
 l3cache1.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; 
 l3cache1.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l3cache1.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 l3cache1.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 l3cache1.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache1.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.packet_latency : Accumulator : Sum.u64 = 6910; SumSQ.u64 = 18158; Count.u64 = 4542; 
 l3cache2.send_bit_count : Accumulator : Sum.u64 = 1276160; SumSQ.u64 = 648304640; Count.u64 = 4555; 
 l3cache2.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.idle_time : Accumulator : Sum.u64 = 1424596; SumSQ.u64 = 2999111728; Count.u64 = 1433; 
 l3cache2.TotalEventsReceived : Accumulator : Sum.u64 = 4264; SumSQ.u64 = 4264; Count.u64 = 4264; 
 l3cache2.TotalEventsReplayed : Accumulator : Sum.u64 = 316; SumSQ.u64 = 316; Count.u64 = 316; 
 l3cache2.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 278; SumSQ.u64 = 278; Count.u64 = 278; 
 l3cache2.CacheHits : Accumulator : Sum.u64 = 785; SumSQ.u64 = 785; Count.u64 = 785; 
 l3cache2.GetSHit_Arrival : Accumulator : Sum.u64 = 708; SumSQ.u64 = 708; Count.u64 = 708; 
 l3cache2.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.GetSHit_Blocked : Accumulator : Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; 
 l3cache2.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.CacheMisses : Accumulator : Sum.u64 = 700; SumSQ.u64 = 700; Count.u64 = 700; 
 l3cache2.GetSMiss_Arrival : Accumulator : Sum.u64 = 296; SumSQ.u64 = 296; Count.u64 = 296; 
 l3cache2.GetXMiss_Arrival : Accumulator : Sum.u64 = 230; SumSQ.u64 = 230; Count.u64 = 230; 
 l3cache2.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.GetSMiss_Blocked : Accumulator : Sum.u64 = 125; SumSQ.u64 = 125; Count.u64 = 125; 
 l3cache2.GetXMiss_Blocked : Accumulator : Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; 
 l3cache2.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.GetS_recv : Accumulator : Sum.u64 = 1567; SumSQ.u64 = 1567; Count.u64 = 1567; 
 l3cache2.GetX_recv : Accumulator : Sum.u64 = 424; SumSQ.u64 = 424; Count.u64 = 424; 
 l3cache2.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.GetSResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.GetXResp_recv : Accumulator : Sum.u64 = 220; SumSQ.u64 = 220; Count.u64 = 220; 
 l3cache2.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.FetchInvX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.NACK_recv : Accumulator : Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; 
 l3cache2.MSHR_occupancy : Accumulator : Sum.u64 = 48276; SumSQ.u64 = 273128; Count.u64 = 9756; 
 l3cache2.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.latency_GetS_IS : Accumulator : Sum.u64 = 8206; SumSQ.u64 = 709022; Count.u64 = 128; 
 l3cache2.latency_GetS_M : Accumulator : Sum.u64 = 10455; SumSQ.u64 = 660251; Count.u64 = 293; 
 l3cache2.latency_GetX_IM : Accumulator : Sum.u64 = 1941; SumSQ.u64 = 211469; Count.u64 = 25; 
 l3cache2.latency_GetX_SM : Accumulator : Sum.u64 = 2113; SumSQ.u64 = 120429; Count.u64 = 67; 
 l3cache2.latency_GetX_M : Accumulator : Sum.u64 = 5468; SumSQ.u64 = 302000; Count.u64 = 187; 
 l3cache2.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_GetS_I : Accumulator : Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; 
 l3cache2.stateEvent_GetS_S : Accumulator : Sum.u64 = 145; SumSQ.u64 = 145; Count.u64 = 145; 
 l3cache2.stateEvent_GetS_M : Accumulator : Sum.u64 = 492; SumSQ.u64 = 492; Count.u64 = 492; 
 l3cache2.stateEvent_GetX_I : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l3cache2.stateEvent_GetX_S : Accumulator : Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; 
 l3cache2.stateEvent_GetX_M : Accumulator : Sum.u64 = 124; SumSQ.u64 = 124; Count.u64 = 124; 
 l3cache2.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; 
 l3cache2.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 l3cache2.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache2.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 66; SumSQ.u64 = 66; Count.u64 = 66; 
 l3cache2.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; 
 l3cache2.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 215; SumSQ.u64 = 215; Count.u64 = 215; 
 l3cache2.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 742; SumSQ.u64 = 742; Count.u64 = 742; 
 l3cache2.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 110; SumSQ.u64 = 110; Count.u64 = 110; 
 l3cache2.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 l3cache2.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l3cache2.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 l3cache2.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 58; SumSQ.u64 = 58; Count.u64 = 58; 
 l3cache2.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l3cache2.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache2.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 l3cache2.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l3cache2.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l3cache2.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache2.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache2.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; 
 l3cache2.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 58; SumSQ.u64 = 58; Count.u64 = 58; 
 l3cache2.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache2.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache2.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 l3cache2.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 l3cache2.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l3cache2.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache2.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 l3cache2.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 l3cache2.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache2.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 153; SumSQ.u64 = 153; Count.u64 = 153; 
 l3cache2.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 122; SumSQ.u64 = 122; Count.u64 = 122; 
 l3cache2.eventSent_GetS : Accumulator : Sum.u64 = 227; SumSQ.u64 = 227; Count.u64 = 227; 
 l3cache2.eventSent_GetX : Accumulator : Sum.u64 = 109; SumSQ.u64 = 109; Count.u64 = 109; 
 l3cache2.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_FlushLine : Accumulator : Sum.u64 = 144; SumSQ.u64 = 144; Count.u64 = 144; 
 l3cache2.eventSent_FlushLineInv : Accumulator : Sum.u64 = 156; SumSQ.u64 = 156; Count.u64 = 156; 
 l3cache2.eventSent_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_FetchXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_AckInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_GetSResp : Accumulator : Sum.u64 = 942; SumSQ.u64 = 942; Count.u64 = 942; 
 l3cache2.eventSent_GetXResp : Accumulator : Sum.u64 = 427; SumSQ.u64 = 427; Count.u64 = 427; 
 l3cache2.eventSent_FlushLineResp : Accumulator : Sum.u64 = 300; SumSQ.u64 = 300; Count.u64 = 300; 
 l3cache2.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_FetchInv : Accumulator : Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; 
 l3cache2.eventSent_FetchInvX : Accumulator : Sum.u64 = 333; SumSQ.u64 = 333; Count.u64 = 333; 
 l3cache2.eventSent_Inv : Accumulator : Sum.u64 = 952; SumSQ.u64 = 952; Count.u64 = 952; 
 l3cache2.eventSent_NACK_up : Accumulator : Sum.u64 = 888; SumSQ.u64 = 888; Count.u64 = 888; 
 l3cache2.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_GetS_E : Accumulator : Sum.u64 = 209; SumSQ.u64 = 209; Count.u64 = 209; 
 l3cache2.stateEvent_GetX_E : Accumulator : Sum.u64 = 63; SumSQ.u64 = 63; Count.u64 = 63; 
 l3cache2.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 l3cache2.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 97; SumSQ.u64 = 97; Count.u64 = 97; 
 l3cache2.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; 
 l3cache2.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; 
 l3cache2.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache2.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 23; SumSQ.u64 = 23; Count.u64 = 23; 
 l3cache2.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 l3cache2.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache2.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.packet_latency : Accumulator : Sum.u64 = 1405; SumSQ.u64 = 2817; Count.u64 = 1019; 
 directory0.send_bit_count : Accumulator : Sum.u64 = 389792; SumSQ.u64 = 211426304; Count.u64 = 1019; 
 directory0.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.idle_time : Accumulator : Sum.u64 = 3220769; SumSQ.u64 = 30677662961; Count.u64 = 686; 
 directory0.replacement_request_latency : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.get_request_latency : Accumulator : Sum.u64 = 6948; SumSQ.u64 = 308510; Count.u64 = 324; 
 directory0.directory_cache_hits : Accumulator : Sum.u64 = 358; SumSQ.u64 = 358; Count.u64 = 358; 
 directory0.mshr_hits : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.requests_received_GetX : Accumulator : Sum.u64 = 129; SumSQ.u64 = 129; Count.u64 = 129; 
 directory0.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.requests_received_GetS : Accumulator : Sum.u64 = 195; SumSQ.u64 = 195; Count.u64 = 195; 
 directory0.requests_received_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.requests_received_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.requests_received_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_received_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_received_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_received_FetchXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_received_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_received_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_received_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.memory_requests_data_read : Accumulator : Sum.u64 = 219; SumSQ.u64 = 219; Count.u64 = 219; 
 directory0.memory_requests_data_write : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.memory_requests_directory_entry_read : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.memory_requests_directory_entry_write : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.requests_sent_Inv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.requests_sent_FetchInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.requests_sent_FetchInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_sent_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory0.responses_sent_GetSResp : Accumulator : Sum.u64 = 214; SumSQ.u64 = 214; Count.u64 = 214; 
 directory0.responses_sent_GetXResp : Accumulator : Sum.u64 = 355; SumSQ.u64 = 355; Count.u64 = 355; 
 directory0.MSHR_occupancy : Accumulator : Sum.u64 = 19124; SumSQ.u64 = 63410; Count.u64 = 9778; 
 directory0.requests_received_noncacheable : Accumulator : Sum.u64 = 276; SumSQ.u64 = 276; Count.u64 = 276; 
 memory0.row_already_open : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory0.no_row_open : Accumulator : Sum.u64 = 678; SumSQ.u64 = 678; Count.u64 = 678; 
 memory0.wrong_row_open : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory0.requests_received_GetS : Accumulator : Sum.u64 = 409; SumSQ.u64 = 409; Count.u64 = 409; 
 memory0.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory0.requests_received_GetX : Accumulator : Sum.u64 = 55; SumSQ.u64 = 55; Count.u64 = 55; 
 memory0.requests_received_PutM : Accumulator : Sum.u64 = 214; SumSQ.u64 = 214; Count.u64 = 214; 
 memory0.outstanding_requests : Accumulator : Sum.u64 = 11132; SumSQ.u64 = 57104; Count.u64 = 3509; 
 memory0.latency_GetS : Accumulator : Sum.u64 = 6830; SumSQ.u64 = 161448; Count.u64 = 409; 
 memory0.latency_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory0.latency_GetX : Accumulator : Sum.u64 = 1017; SumSQ.u64 = 30161; Count.u64 = 55; 
 memory0.latency_PutM : Accumulator : Sum.u64 = 3285; SumSQ.u64 = 76623; Count.u64 = 214; 
 memory0.cycles_with_issue : Accumulator : Sum.u64 = 414; SumSQ.u64 = 414; Count.u64 = 414; 
 memory0.cycles_attempted_issue_but_rejected : Accumulator : Sum.u64 = 1762; SumSQ.u64 = 1762; Count.u64 = 1762; 
 memory0.total_cycles : Accumulator : Sum.u64 = 3509; SumSQ.u64 = 12313081; Count.u64 = 1; 
 directory1.packet_latency : Accumulator : Sum.u64 = 1431; SumSQ.u64 = 3095; Count.u64 = 994; 
 directory1.send_bit_count : Accumulator : Sum.u64 = 392160; SumSQ.u64 = 213924864; Count.u64 = 994; 
 directory1.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.idle_time : Accumulator : Sum.u64 = 3281945; SumSQ.u64 = 30274901161; Count.u64 = 715; 
 directory1.replacement_request_latency : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.get_request_latency : Accumulator : Sum.u64 = 6362; SumSQ.u64 = 248420; Count.u64 = 324; 
 directory1.directory_cache_hits : Accumulator : Sum.u64 = 347; SumSQ.u64 = 347; Count.u64 = 347; 
 directory1.mshr_hits : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.requests_received_GetX : Accumulator : Sum.u64 = 140; SumSQ.u64 = 140; Count.u64 = 140; 
 directory1.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.requests_received_GetS : Accumulator : Sum.u64 = 184; SumSQ.u64 = 184; Count.u64 = 184; 
 directory1.requests_received_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.requests_received_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.requests_received_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_received_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_received_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_received_FetchXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_received_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_received_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_received_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.memory_requests_data_read : Accumulator : Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; 
 directory1.memory_requests_data_write : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.memory_requests_directory_entry_read : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.memory_requests_directory_entry_write : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.requests_sent_Inv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.requests_sent_FetchInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.requests_sent_FetchInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_sent_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 directory1.responses_sent_GetSResp : Accumulator : Sum.u64 = 205; SumSQ.u64 = 205; Count.u64 = 205; 
 directory1.responses_sent_GetXResp : Accumulator : Sum.u64 = 351; SumSQ.u64 = 351; Count.u64 = 351; 
 directory1.MSHR_occupancy : Accumulator : Sum.u64 = 15850; SumSQ.u64 = 49252; Count.u64 = 9796; 
 directory1.requests_received_noncacheable : Accumulator : Sum.u64 = 251; SumSQ.u64 = 251; Count.u64 = 251; 
 memory1.row_already_open : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory1.no_row_open : Accumulator : Sum.u64 = 668; SumSQ.u64 = 668; Count.u64 = 668; 
 memory1.wrong_row_open : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory1.requests_received_GetS : Accumulator : Sum.u64 = 389; SumSQ.u64 = 389; Count.u64 = 389; 
 memory1.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory1.requests_received_GetX : Accumulator : Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; 
 memory1.requests_received_PutM : Accumulator : Sum.u64 = 212; SumSQ.u64 = 212; Count.u64 = 212; 
 memory1.outstanding_requests : Accumulator : Sum.u64 = 8921; SumSQ.u64 = 37287; Count.u64 = 3509; 
 memory1.latency_GetS : Accumulator : Sum.u64 = 5599; SumSQ.u64 = 110825; Count.u64 = 389; 
 memory1.latency_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory1.latency_GetX : Accumulator : Sum.u64 = 904; SumSQ.u64 = 16928; Count.u64 = 67; 
 memory1.latency_PutM : Accumulator : Sum.u64 = 2418; SumSQ.u64 = 36986; Count.u64 = 212; 
 memory1.cycles_with_issue : Accumulator : Sum.u64 = 439; SumSQ.u64 = 439; Count.u64 = 439; 
 memory1.cycles_attempted_issue_but_rejected : Accumulator : Sum.u64 = 1526; SumSQ.u64 = 1526; Count.u64 = 1526; 
 memory1.total_cycles : Accumulator : Sum.u64 = 3509; SumSQ.u64 = 12313081; Count.u64 = 1; 
Simulation is complete, simulated time: 7.01853 us
