extern void __VERIFIER_error() __attribute__ ((__noreturn__));

/* Generated by CIL v. 1.5.1 */
/* print_CIL_Input is false */

#line 40 "/usr/lib/gcc/x86_64-linux-gnu/4.6/include/stdarg.h"
typedef __builtin_va_list __gnuc_va_list[1U];
#line 102 "/usr/lib/gcc/x86_64-linux-gnu/4.6/include/stdarg.h"
typedef __gnuc_va_list va_list[1U];
#line 11 "include/asm/posix_types_64.h"
typedef unsigned int __kernel_mode_t;
#line 12 "include/asm/posix_types_64.h"
typedef unsigned long __kernel_nlink_t;
#line 13 "include/asm/posix_types_64.h"
typedef long __kernel_off_t;
#line 14 "include/asm/posix_types_64.h"
typedef int __kernel_pid_t;
#line 16 "include/asm/posix_types_64.h"
typedef unsigned int __kernel_uid_t;
#line 17 "include/asm/posix_types_64.h"
typedef unsigned int __kernel_gid_t;
#line 18 "include/asm/posix_types_64.h"
typedef unsigned long __kernel_size_t;
#line 19 "include/asm/posix_types_64.h"
typedef long __kernel_ssize_t;
#line 21 "include/asm/posix_types_64.h"
typedef long __kernel_time_t;
#line 23 "include/asm/posix_types_64.h"
typedef long __kernel_clock_t;
#line 24 "include/asm/posix_types_64.h"
typedef int __kernel_timer_t;
#line 25 "include/asm/posix_types_64.h"
typedef int __kernel_clockid_t;
#line 32 "include/asm/posix_types_64.h"
typedef long long __kernel_loff_t;
#line 41 "include/asm/posix_types_64.h"
typedef __kernel_uid_t __kernel_uid32_t;
#line 42 "include/asm/posix_types_64.h"
typedef __kernel_gid_t __kernel_gid32_t;
#line 17 "include/asm-generic/int-ll64.h"
typedef signed char __s8;
#line 20 "include/asm-generic/int-ll64.h"
typedef short __s16;
#line 21 "include/asm-generic/int-ll64.h"
typedef unsigned short __u16;
#line 23 "include/asm-generic/int-ll64.h"
typedef int __s32;
#line 24 "include/asm-generic/int-ll64.h"
typedef unsigned int __u32;
#line 27 "include/asm-generic/int-ll64.h"
typedef long long __s64;
#line 28 "include/asm-generic/int-ll64.h"
typedef unsigned long long __u64;
#line 40 "include/asm-generic/int-ll64.h"
typedef signed char s8;
#line 41 "include/asm-generic/int-ll64.h"
typedef unsigned char u8;
#line 44 "include/asm-generic/int-ll64.h"
typedef unsigned short u16;
#line 46 "include/asm-generic/int-ll64.h"
typedef int s32;
#line 47 "include/asm-generic/int-ll64.h"
typedef unsigned int u32;
#line 49 "include/asm-generic/int-ll64.h"
typedef long long s64;
#line 50 "include/asm-generic/int-ll64.h"
typedef unsigned long long u64;
#line 8 "include/asm/types.h"
typedef unsigned short umode_t;
#line 28 "include/asm/types.h"
typedef u64 dma_addr_t;
#line 16 "include/linux/types.h"
typedef __u32 __kernel_dev_t;
#line 19 "include/linux/types.h"
typedef __kernel_dev_t dev_t;
#line 21 "include/linux/types.h"
typedef __kernel_mode_t mode_t;
#line 22 "include/linux/types.h"
typedef __kernel_nlink_t nlink_t;
#line 23 "include/linux/types.h"
typedef __kernel_off_t off_t;
#line 24 "include/linux/types.h"
typedef __kernel_pid_t pid_t;
#line 28 "include/linux/types.h"
typedef __kernel_timer_t timer_t;
#line 29 "include/linux/types.h"
typedef __kernel_clockid_t clockid_t;
#line 33 "include/linux/types.h"
typedef _Bool bool;
#line 35 "include/linux/types.h"
typedef __kernel_uid32_t uid_t;
#line 36 "include/linux/types.h"
typedef __kernel_gid32_t gid_t;
#line 57 "include/linux/types.h"
typedef __kernel_loff_t loff_t;
#line 66 "include/linux/types.h"
typedef __kernel_size_t size_t;
#line 71 "include/linux/types.h"
typedef __kernel_ssize_t ssize_t;
#line 81 "include/linux/types.h"
typedef __kernel_time_t time_t;
#line 86 "include/linux/types.h"
typedef __kernel_clock_t clock_t;
#line 120 "include/linux/types.h"
typedef __u32 uint32_t;
#line 142 "include/linux/types.h"
typedef unsigned long sector_t;
#line 151 "include/linux/types.h"
typedef unsigned long blkcnt_t;
#line 192 "include/linux/types.h"
typedef unsigned int gfp_t;
#line 195 "include/linux/types.h"
typedef u64 phys_addr_t;
#line 200 "include/linux/types.h"
typedef phys_addr_t resource_size_t;
#line 58 "include/asm/alternative.h"
struct module;
#line 37 "include/linux/dynamic_printk.h"
struct bug_entry {
   unsigned long bug_addr ;
   char const   *file ;
   unsigned short line ;
   unsigned short flags ;
};
#line 102 "include/linux/kernel.h"
struct completion;
#line 103
struct pt_regs;
#line 191
struct pid;
#line 479
struct timespec;
#line 480
struct compat_timespec;
#line 481 "include/linux/kernel.h"
struct __anonstruct_ldv_1546_4 {
   unsigned long arg0 ;
   unsigned long arg1 ;
   unsigned long arg2 ;
   unsigned long arg3 ;
};
#line 481 "include/linux/kernel.h"
struct __anonstruct_futex_5 {
   u32 *uaddr ;
   u32 val ;
   u32 flags ;
   u32 bitset ;
   u64 time ;
};
#line 481 "include/linux/kernel.h"
struct __anonstruct_nanosleep_6 {
   clockid_t index ;
   struct timespec *rmtp ;
   struct compat_timespec *compat_rmtp ;
   u64 expires ;
};
#line 481 "include/linux/kernel.h"
union __anonunion_ldv_1560_3 {
   struct __anonstruct_ldv_1546_4 ldv_1546 ;
   struct __anonstruct_futex_5 futex ;
   struct __anonstruct_nanosleep_6 nanosleep ;
};
#line 481 "include/linux/kernel.h"
struct restart_block {
   long (*fn)(struct restart_block * ) ;
   union __anonunion_ldv_1560_3 ldv_1560 ;
};
#line 80 "include/asm/page_64.h"
typedef unsigned long pgdval_t;
#line 81 "include/asm/page_64.h"
typedef unsigned long pgprotval_t;
#line 83
struct page;
#line 56 "include/asm/page.h"
struct __anonstruct_pgd_t_8 {
   pgdval_t pgd ;
};
#line 56 "include/asm/page.h"
typedef struct __anonstruct_pgd_t_8 pgd_t;
#line 57 "include/asm/page.h"
struct __anonstruct_pgprot_t_9 {
   pgprotval_t pgprot ;
};
#line 57 "include/asm/page.h"
typedef struct __anonstruct_pgprot_t_9 pgprot_t;
#line 154 "include/asm/page.h"
struct __anonstruct_ldv_1672_13 {
   unsigned int a ;
   unsigned int b ;
};
#line 154 "include/asm/page.h"
struct __anonstruct_ldv_1687_14 {
   u16 limit0 ;
   u16 base0 ;
   unsigned char base1 ;
   unsigned char type : 4 ;
   unsigned char s : 1 ;
   unsigned char dpl : 2 ;
   unsigned char p : 1 ;
   unsigned char limit : 4 ;
   unsigned char avl : 1 ;
   unsigned char l : 1 ;
   unsigned char d : 1 ;
   unsigned char g : 1 ;
   unsigned char base2 ;
};
#line 154 "include/asm/page.h"
union __anonunion_ldv_1688_12 {
   struct __anonstruct_ldv_1672_13 ldv_1672 ;
   struct __anonstruct_ldv_1687_14 ldv_1687 ;
};
#line 154 "include/asm/page.h"
struct desc_struct {
   union __anonunion_ldv_1688_12 ldv_1688 ;
};
#line 141 "include/linux/cpumask.h"
struct __anonstruct_cpumask_t_15 {
   unsigned long bits[1U] ;
};
#line 141 "include/linux/cpumask.h"
typedef struct __anonstruct_cpumask_t_15 cpumask_t;
#line 522
struct thread_struct;
#line 524
struct mm_struct;
#line 324 "include/asm/paravirt.h"
struct raw_spinlock;
#line 21 "include/asm-generic/page.h"
struct task_struct;
#line 22
struct exec_domain;
#line 50 "include/asm/ds.h"
typedef void (*ds_ovfl_callback_t)(struct task_struct * );
#line 203 "include/asm/ds.h"
struct ds_context {
   unsigned char *ds ;
   struct task_struct *owner[2U] ;
   ds_ovfl_callback_t callback[2U] ;
   void *buffer[2U] ;
   unsigned int pages[2U] ;
   unsigned long count ;
   struct ds_context **this ;
   struct task_struct *task ;
};
#line 206 "include/asm/segment.h"
struct pt_regs {
   unsigned long r15 ;
   unsigned long r14 ;
   unsigned long r13 ;
   unsigned long r12 ;
   unsigned long bp ;
   unsigned long bx ;
   unsigned long r11 ;
   unsigned long r10 ;
   unsigned long r9 ;
   unsigned long r8 ;
   unsigned long ax ;
   unsigned long cx ;
   unsigned long dx ;
   unsigned long si ;
   unsigned long di ;
   unsigned long orig_ax ;
   unsigned long ip ;
   unsigned long cs ;
   unsigned long flags ;
   unsigned long sp ;
   unsigned long ss ;
};
#line 203 "include/asm/vm86.h"
struct info {
   long ___orig_eip ;
   long ___ebx ;
   long ___ecx ;
   long ___edx ;
   long ___esi ;
   long ___edi ;
   long ___ebp ;
   long ___eax ;
   long ___ds ;
   long ___es ;
   long ___fs ;
   long ___orig_eax ;
   long ___eip ;
   long ___cs ;
   long ___eflags ;
   long ___esp ;
   long ___ss ;
   long ___vm86_es ;
   long ___vm86_ds ;
   long ___vm86_fs ;
   long ___vm86_gs ;
};
#line 87 "include/linux/personality.h"
struct map_segment;
#line 87 "include/linux/personality.h"
struct exec_domain {
   char const   *name ;
   void (*handler)(int  , struct pt_regs * ) ;
   unsigned char pers_low ;
   unsigned char pers_high ;
   unsigned long *signal_map ;
   unsigned long *signal_invmap ;
   struct map_segment *err_map ;
   struct map_segment *socktype_map ;
   struct map_segment *sockopt_map ;
   struct map_segment *af_map ;
   struct module *module ;
   struct exec_domain *next ;
};
#line 282 "include/asm/processor.h"
struct i387_fsave_struct {
   u32 cwd ;
   u32 swd ;
   u32 twd ;
   u32 fip ;
   u32 fcs ;
   u32 foo ;
   u32 fos ;
   u32 st_space[20U] ;
   u32 status ;
};
#line 300 "include/asm/processor.h"
struct __anonstruct_ldv_4477_20 {
   u64 rip ;
   u64 rdp ;
};
#line 300 "include/asm/processor.h"
struct __anonstruct_ldv_4483_21 {
   u32 fip ;
   u32 fcs ;
   u32 foo ;
   u32 fos ;
};
#line 300 "include/asm/processor.h"
union __anonunion_ldv_4484_19 {
   struct __anonstruct_ldv_4477_20 ldv_4477 ;
   struct __anonstruct_ldv_4483_21 ldv_4483 ;
};
#line 300 "include/asm/processor.h"
union __anonunion_ldv_4493_22 {
   u32 padding1[12U] ;
   u32 sw_reserved[12U] ;
};
#line 300 "include/asm/processor.h"
struct i387_fxsave_struct {
   u16 cwd ;
   u16 swd ;
   u16 twd ;
   u16 fop ;
   union __anonunion_ldv_4484_19 ldv_4484 ;
   u32 mxcsr ;
   u32 mxcsr_mask ;
   u32 st_space[32U] ;
   u32 xmm_space[64U] ;
   u32 padding[12U] ;
   union __anonunion_ldv_4493_22 ldv_4493 ;
};
#line 334 "include/asm/processor.h"
struct i387_soft_struct {
   u32 cwd ;
   u32 swd ;
   u32 twd ;
   u32 fip ;
   u32 fcs ;
   u32 foo ;
   u32 fos ;
   u32 st_space[20U] ;
   u8 ftop ;
   u8 changed ;
   u8 lookahead ;
   u8 no_update ;
   u8 rm ;
   u8 alimit ;
   struct info *info ;
   u32 entry_eip ;
};
#line 355 "include/asm/processor.h"
struct xsave_hdr_struct {
   u64 xstate_bv ;
   u64 reserved1[2U] ;
   u64 reserved2[5U] ;
};
#line 361 "include/asm/processor.h"
struct xsave_struct {
   struct i387_fxsave_struct i387 ;
   struct xsave_hdr_struct xsave_hdr ;
};
#line 366 "include/asm/processor.h"
union thread_xstate {
   struct i387_fsave_struct fsave ;
   struct i387_fxsave_struct fxsave ;
   struct i387_soft_struct soft ;
   struct xsave_struct xsave ;
};
#line 382
struct kmem_cache;
#line 386 "include/asm/processor.h"
struct thread_struct {
   struct desc_struct tls_array[3U] ;
   unsigned long sp0 ;
   unsigned long sp ;
   unsigned long usersp ;
   unsigned short es ;
   unsigned short ds ;
   unsigned short fsindex ;
   unsigned short gsindex ;
   unsigned long ip ;
   unsigned long fs ;
   unsigned long gs ;
   unsigned long debugreg0 ;
   unsigned long debugreg1 ;
   unsigned long debugreg2 ;
   unsigned long debugreg3 ;
   unsigned long debugreg6 ;
   unsigned long debugreg7 ;
   unsigned long cr2 ;
   unsigned long trap_no ;
   unsigned long error_code ;
   union thread_xstate *xstate ;
   unsigned long *io_bitmap_ptr ;
   unsigned long iopl ;
   unsigned int io_bitmap_max ;
   unsigned long debugctlmsr ;
   struct ds_context *ds_ctx ;
   unsigned int bts_ovfl_signal ;
};
#line 591 "include/asm/processor.h"
struct __anonstruct_mm_segment_t_23 {
   unsigned long seg ;
};
#line 591 "include/asm/processor.h"
typedef struct __anonstruct_mm_segment_t_23 mm_segment_t;
#line 935 "include/asm/processor.h"
struct thread_info {
   struct task_struct *task ;
   struct exec_domain *exec_domain ;
   unsigned long flags ;
   __u32 status ;
   __u32 cpu ;
   int preempt_count ;
   mm_segment_t addr_limit ;
   struct restart_block restart_block ;
   void *sysenter_return ;
};
#line 56 "include/linux/prefetch.h"
struct list_head {
   struct list_head *next ;
   struct list_head *prev ;
};
#line 327 "include/linux/list.h"
struct hlist_node;
#line 327 "include/linux/list.h"
struct hlist_head {
   struct hlist_node *first ;
};
#line 543 "include/linux/list.h"
struct hlist_node {
   struct hlist_node *next ;
   struct hlist_node **pprev ;
};
#line 9 "include/linux/bottom_half.h"
struct raw_spinlock {
   unsigned int slock ;
};
#line 10 "include/asm/spinlock_types.h"
typedef struct raw_spinlock raw_spinlock_t;
#line 16 "include/asm/spinlock_types.h"
struct __anonstruct_raw_rwlock_t_24 {
   unsigned int lock ;
};
#line 16 "include/asm/spinlock_types.h"
typedef struct __anonstruct_raw_rwlock_t_24 raw_rwlock_t;
#line 17
struct lockdep_map;
#line 48 "include/linux/debug_locks.h"
struct stack_trace {
   unsigned int nr_entries ;
   unsigned int max_entries ;
   unsigned long *entries ;
   int skip ;
};
#line 31 "include/linux/stacktrace.h"
struct lockdep_subclass_key {
   char __one_byte ;
};
#line 71 "include/linux/lockdep.h"
struct lock_class_key {
   struct lockdep_subclass_key subkeys[8U] ;
};
#line 75 "include/linux/lockdep.h"
struct lock_class {
   struct list_head hash_entry ;
   struct list_head lock_entry ;
   struct lockdep_subclass_key *key ;
   unsigned int subclass ;
   unsigned int dep_gen_id ;
   unsigned long usage_mask ;
   struct stack_trace usage_traces[9U] ;
   struct list_head locks_after ;
   struct list_head locks_before ;
   unsigned int version ;
   unsigned long ops ;
   char const   *name ;
   int name_version ;
   unsigned long contention_point[4U] ;
};
#line 156 "include/linux/lockdep.h"
struct lockdep_map {
   struct lock_class_key *key ;
   struct lock_class *class_cache ;
   char const   *name ;
   int cpu ;
};
#line 192 "include/linux/lockdep.h"
struct held_lock {
   u64 prev_chain_key ;
   unsigned long acquire_ip ;
   struct lockdep_map *instance ;
   struct lockdep_map *nest_lock ;
   u64 waittime_stamp ;
   u64 holdtime_stamp ;
   unsigned short class_idx : 13 ;
   unsigned char irq_context : 2 ;
   unsigned char trylock : 1 ;
   unsigned char read : 2 ;
   unsigned char check : 2 ;
   unsigned char hardirqs_off : 1 ;
};
#line 32 "include/linux/spinlock_types.h"
struct __anonstruct_spinlock_t_25 {
   raw_spinlock_t raw_lock ;
   unsigned int magic ;
   unsigned int owner_cpu ;
   void *owner ;
   struct lockdep_map dep_map ;
};
#line 32 "include/linux/spinlock_types.h"
typedef struct __anonstruct_spinlock_t_25 spinlock_t;
#line 48 "include/linux/spinlock_types.h"
struct __anonstruct_rwlock_t_26 {
   raw_rwlock_t raw_lock ;
   unsigned int magic ;
   unsigned int owner_cpu ;
   void *owner ;
   struct lockdep_map dep_map ;
};
#line 48 "include/linux/spinlock_types.h"
typedef struct __anonstruct_rwlock_t_26 rwlock_t;
#line 21 "include/asm/atomic_64.h"
struct __anonstruct_atomic_t_27 {
   int counter ;
};
#line 21 "include/asm/atomic_64.h"
typedef struct __anonstruct_atomic_t_27 atomic_t;
#line 198 "include/asm/atomic_64.h"
struct __anonstruct_atomic64_t_28 {
   long counter ;
};
#line 198 "include/asm/atomic_64.h"
typedef struct __anonstruct_atomic64_t_28 atomic64_t;
#line 23 "include/asm-generic/atomic.h"
typedef atomic64_t atomic_long_t;
#line 104 "include/linux/math64.h"
struct timespec {
   time_t tv_sec ;
   long tv_nsec ;
};
#line 211 "include/linux/time.h"
struct kstat {
   u64 ino ;
   dev_t dev ;
   umode_t mode ;
   unsigned int nlink ;
   uid_t uid ;
   gid_t gid ;
   dev_t rdev ;
   loff_t size ;
   struct timespec atime ;
   struct timespec mtime ;
   struct timespec ctime ;
   unsigned long blksize ;
   unsigned long long blocks ;
};
#line 28 "include/linux/wait.h"
struct __wait_queue;
#line 28 "include/linux/wait.h"
typedef struct __wait_queue wait_queue_t;
#line 31 "include/linux/wait.h"
struct __wait_queue {
   unsigned int flags ;
   void *private ;
   int (*func)(wait_queue_t * , unsigned int  , int  , void * ) ;
   struct list_head task_list ;
};
#line 49 "include/linux/wait.h"
struct __wait_queue_head {
   spinlock_t lock ;
   struct list_head task_list ;
};
#line 54 "include/linux/wait.h"
typedef struct __wait_queue_head wait_queue_head_t;
#line 92 "include/linux/nodemask.h"
struct __anonstruct_nodemask_t_30 {
   unsigned long bits[1U] ;
};
#line 92 "include/linux/nodemask.h"
typedef struct __anonstruct_nodemask_t_30 nodemask_t;
#line 550 "include/linux/mmzone.h"
struct mutex {
   atomic_t count ;
   spinlock_t wait_lock ;
   struct list_head wait_list ;
   struct thread_info *owner ;
   char const   *name ;
   void *magic ;
   struct lockdep_map dep_map ;
};
#line 61 "include/linux/mutex.h"
struct mutex_waiter {
   struct list_head list ;
   struct task_struct *task ;
   struct mutex *lock ;
   void *magic ;
};
#line 150
struct rw_semaphore;
#line 152 "include/linux/mutex.h"
struct rw_semaphore {
   __s32 activity ;
   spinlock_t wait_lock ;
   struct list_head wait_list ;
   struct lockdep_map dep_map ;
};
#line 660 "include/linux/mmzone.h"
struct file;
#line 32 "include/linux/pm.h"
struct device;
#line 33 "include/linux/pm.h"
struct pm_message {
   int event ;
};
#line 41 "include/linux/pm.h"
typedef struct pm_message pm_message_t;
#line 42 "include/linux/pm.h"
struct pm_ops {
   int (*prepare)(struct device * ) ;
   void (*complete)(struct device * ) ;
   int (*suspend)(struct device * ) ;
   int (*resume)(struct device * ) ;
   int (*freeze)(struct device * ) ;
   int (*thaw)(struct device * ) ;
   int (*poweroff)(struct device * ) ;
   int (*restore)(struct device * ) ;
};
#line 155 "include/linux/pm.h"
struct pm_ext_ops {
   struct pm_ops base ;
   int (*suspend_noirq)(struct device * ) ;
   int (*resume_noirq)(struct device * ) ;
   int (*freeze_noirq)(struct device * ) ;
   int (*thaw_noirq)(struct device * ) ;
   int (*poweroff_noirq)(struct device * ) ;
   int (*restore_noirq)(struct device * ) ;
};
#line 212
enum dpm_state {
    DPM_INVALID = 0,
    DPM_ON = 1,
    DPM_PREPARING = 2,
    DPM_RESUMING = 3,
    DPM_SUSPENDING = 4,
    DPM_OFF = 5,
    DPM_OFF_IRQ = 6
} ;
#line 222 "include/linux/pm.h"
struct dev_pm_info {
   pm_message_t power_state ;
   unsigned char can_wakeup : 1 ;
   unsigned char should_wakeup : 1 ;
   enum dpm_state status ;
   struct list_head entry ;
};
#line 16 "include/asm/mmu.h"
struct __anonstruct_mm_context_t_77 {
   void *ldt ;
   int size ;
   struct mutex lock ;
   void *vdso ;
};
#line 16 "include/asm/mmu.h"
typedef struct __anonstruct_mm_context_t_77 mm_context_t;
#line 236 "include/asm/topology.h"
struct pci_bus;
#line 992 "include/linux/mmzone.h"
struct vm_area_struct;
#line 33 "include/linux/kmod.h"
struct key;
#line 27 "include/linux/elf.h"
typedef __u64 Elf64_Addr;
#line 28 "include/linux/elf.h"
typedef __u16 Elf64_Half;
#line 32 "include/linux/elf.h"
typedef __u32 Elf64_Word;
#line 33 "include/linux/elf.h"
typedef __u64 Elf64_Xword;
#line 180 "include/linux/elf.h"
struct elf64_sym {
   Elf64_Word st_name ;
   unsigned char st_info ;
   unsigned char st_other ;
   Elf64_Half st_shndx ;
   Elf64_Addr st_value ;
   Elf64_Xword st_size ;
};
#line 188 "include/linux/elf.h"
typedef struct elf64_sym Elf64_Sym;
#line 404
struct kobject;
#line 405 "include/linux/elf.h"
struct attribute {
   char const   *name ;
   struct module *owner ;
   mode_t mode ;
};
#line 32 "include/linux/sysfs.h"
struct attribute_group {
   char const   *name ;
   mode_t (*is_visible)(struct kobject * , struct attribute * , int  ) ;
   struct attribute **attrs ;
};
#line 39 "include/linux/sysfs.h"
struct bin_attribute {
   struct attribute attr ;
   size_t size ;
   void *private ;
   ssize_t (*read)(struct kobject * , struct bin_attribute * , char * , loff_t  ,
                   size_t  ) ;
   ssize_t (*write)(struct kobject * , struct bin_attribute * , char * , loff_t  ,
                    size_t  ) ;
   int (*mmap)(struct kobject * , struct bin_attribute * , struct vm_area_struct * ) ;
};
#line 74 "include/linux/sysfs.h"
struct sysfs_ops {
   ssize_t (*show)(struct kobject * , struct attribute * , char * ) ;
   ssize_t (*store)(struct kobject * , struct attribute * , char const   * , size_t  ) ;
};
#line 80
struct sysfs_dirent;
#line 130 "include/linux/sysfs.h"
struct kref {
   atomic_t refcount ;
};
#line 48 "include/linux/kobject.h"
struct kset;
#line 48
struct kobj_type;
#line 48 "include/linux/kobject.h"
struct kobject {
   char const   *name ;
   struct list_head entry ;
   struct kobject *parent ;
   struct kset *kset ;
   struct kobj_type *ktype ;
   struct sysfs_dirent *sd ;
   struct kref kref ;
   unsigned char state_initialized : 1 ;
   unsigned char state_in_sysfs : 1 ;
   unsigned char state_add_uevent_sent : 1 ;
   unsigned char state_remove_uevent_sent : 1 ;
};
#line 103 "include/linux/kobject.h"
struct kobj_type {
   void (*release)(struct kobject * ) ;
   struct sysfs_ops *sysfs_ops ;
   struct attribute **default_attrs ;
};
#line 109 "include/linux/kobject.h"
struct kobj_uevent_env {
   char *envp[32U] ;
   int envp_idx ;
   char buf[2048U] ;
   int buflen ;
};
#line 116 "include/linux/kobject.h"
struct kset_uevent_ops {
   int (*filter)(struct kset * , struct kobject * ) ;
   char const   *(*name)(struct kset * , struct kobject * ) ;
   int (*uevent)(struct kset * , struct kobject * , struct kobj_uevent_env * ) ;
};
#line 133 "include/linux/kobject.h"
struct kset {
   struct list_head list ;
   spinlock_t list_lock ;
   struct kobject kobj ;
   struct kset_uevent_ops *uevent_ops ;
};
#line 192 "include/linux/moduleparam.h"
struct marker;
#line 32 "include/linux/marker.h"
typedef void marker_probe_func(void * , void * , char const   * , va_list * );
#line 33 "include/linux/marker.h"
struct marker_probe_closure {
   marker_probe_func *func ;
   void *probe_private ;
};
#line 39 "include/linux/marker.h"
struct marker {
   char const   *name ;
   char const   *format ;
   char state ;
   char ptype ;
   void (*call)(struct marker  const  * , void *  , ...) ;
   struct marker_probe_closure single ;
   struct marker_probe_closure *multi ;
};
#line 15 "include/asm/tsc.h"
typedef unsigned long long cycles_t;
#line 300 "include/linux/jiffies.h"
union ktime {
   s64 tv64 ;
};
#line 59 "include/linux/ktime.h"
typedef union ktime ktime_t;
#line 85 "include/linux/debugobjects.h"
struct tvec_base;
#line 86 "include/linux/debugobjects.h"
struct timer_list {
   struct list_head entry ;
   unsigned long expires ;
   void (*function)(unsigned long  ) ;
   unsigned long data ;
   struct tvec_base *base ;
   void *start_site ;
   char start_comm[16U] ;
   int start_pid ;
};
#line 181 "include/linux/timer.h"
struct hrtimer;
#line 182
enum hrtimer_restart;
#line 189
struct work_struct;
#line 18 "include/linux/workqueue.h"
struct work_struct {
   atomic_long_t data ;
   struct list_head entry ;
   void (*func)(struct work_struct * ) ;
   struct lockdep_map lockdep_map ;
};
#line 35 "include/linux/workqueue.h"
struct delayed_work {
   struct work_struct work ;
   struct timer_list timer ;
};
#line 262 "include/linux/workqueue.h"
struct kmem_cache_cpu {
   void **freelist ;
   struct page *page ;
   int node ;
   unsigned int offset ;
   unsigned int objsize ;
   unsigned int stat[18U] ;
};
#line 44 "include/linux/slub_def.h"
struct kmem_cache_node {
   spinlock_t list_lock ;
   unsigned long nr_partial ;
   unsigned long min_partial ;
   struct list_head partial ;
   atomic_long_t nr_slabs ;
   atomic_long_t total_objects ;
   struct list_head full ;
};
#line 56 "include/linux/slub_def.h"
struct kmem_cache_order_objects {
   unsigned long x ;
};
#line 66 "include/linux/slub_def.h"
struct kmem_cache {
   unsigned long flags ;
   int size ;
   int objsize ;
   int offset ;
   struct kmem_cache_order_objects oo ;
   struct kmem_cache_node local_node ;
   struct kmem_cache_order_objects max ;
   struct kmem_cache_order_objects min ;
   gfp_t allocflags ;
   int refcount ;
   void (*ctor)(void * ) ;
   int inuse ;
   int align ;
   char const   *name ;
   struct list_head list ;
   struct kobject kobj ;
   int remote_node_defrag_ratio ;
   struct kmem_cache_node *node[64U] ;
   struct kmem_cache_cpu *cpu_slab[8U] ;
};
#line 12 "include/asm/local.h"
struct __anonstruct_local_t_88 {
   atomic_long_t a ;
};
#line 12 "include/asm/local.h"
typedef struct __anonstruct_local_t_88 local_t;
#line 155 "include/asm/local.h"
struct mod_arch_specific {

};
#line 158 "include/asm/local.h"
struct kernel_symbol {
   unsigned long value ;
   char const   *name ;
};
#line 44 "include/linux/module.h"
struct module_attribute {
   struct attribute attr ;
   ssize_t (*show)(struct module_attribute * , struct module * , char * ) ;
   ssize_t (*store)(struct module_attribute * , struct module * , char const   * ,
                    size_t  ) ;
   void (*setup)(struct module * , char const   * ) ;
   int (*test)(struct module * ) ;
   void (*free)(struct module * ) ;
};
#line 56 "include/linux/module.h"
struct module_kobject {
   struct kobject kobj ;
   struct module *mod ;
   struct kobject *drivers_dir ;
};
#line 67
struct exception_table_entry;
#line 172 "include/linux/module.h"
struct module_ref {
   local_t count ;
};
#line 224
enum module_state {
    MODULE_STATE_LIVE = 0,
    MODULE_STATE_COMING = 1,
    MODULE_STATE_GOING = 2
} ;
#line 230
struct module_param_attrs;
#line 230
struct module_sect_attrs;
#line 230
struct module_notes_attrs;
#line 230 "include/linux/module.h"
struct module {
   enum module_state state ;
   struct list_head list ;
   char name[56U] ;
   struct module_kobject mkobj ;
   struct module_param_attrs *param_attrs ;
   struct module_attribute *modinfo_attrs ;
   char const   *version ;
   char const   *srcversion ;
   struct kobject *holders_dir ;
   struct kernel_symbol  const  *syms ;
   unsigned long const   *crcs ;
   unsigned int num_syms ;
   unsigned int num_gpl_syms ;
   struct kernel_symbol  const  *gpl_syms ;
   unsigned long const   *gpl_crcs ;
   struct kernel_symbol  const  *unused_syms ;
   unsigned long const   *unused_crcs ;
   unsigned int num_unused_syms ;
   unsigned int num_unused_gpl_syms ;
   struct kernel_symbol  const  *unused_gpl_syms ;
   unsigned long const   *unused_gpl_crcs ;
   struct kernel_symbol  const  *gpl_future_syms ;
   unsigned long const   *gpl_future_crcs ;
   unsigned int num_gpl_future_syms ;
   unsigned int num_exentries ;
   struct exception_table_entry  const  *extable ;
   int (*init)(void) ;
   void *module_init ;
   void *module_core ;
   unsigned int init_size ;
   unsigned int core_size ;
   unsigned int init_text_size ;
   unsigned int core_text_size ;
   void *unwind_info ;
   struct mod_arch_specific arch ;
   unsigned int taints ;
   unsigned int num_bugs ;
   struct list_head bug_list ;
   struct bug_entry *bug_table ;
   Elf64_Sym *symtab ;
   unsigned int num_symtab ;
   char *strtab ;
   struct module_sect_attrs *sect_attrs ;
   struct module_notes_attrs *notes_attrs ;
   void *percpu ;
   char *args ;
   struct marker *markers ;
   unsigned int num_markers ;
   struct list_head modules_which_use_me ;
   struct task_struct *waiter ;
   void (*exit)(void) ;
   struct module_ref ref[8U] ;
};
#line 455
struct device_driver;
#line 576
struct file_operations;
#line 89 "include/linux/kdev_t.h"
struct completion {
   unsigned int done ;
   wait_queue_head_t wait ;
};
#line 91 "include/linux/completion.h"
struct rcu_head {
   struct rcu_head *next ;
   void (*func)(struct rcu_head * ) ;
};
#line 368 "include/linux/rculist.h"
struct nameidata;
#line 369
struct path;
#line 370
struct vfsmount;
#line 371 "include/linux/rculist.h"
struct qstr {
   unsigned int hash ;
   unsigned int len ;
   unsigned char const   *name ;
};
#line 77 "include/linux/dcache.h"
struct dcookie_struct;
#line 78
struct inode;
#line 78 "include/linux/dcache.h"
union __anonunion_d_u_89 {
   struct list_head d_child ;
   struct rcu_head d_rcu ;
};
#line 78
struct dentry_operations;
#line 78
struct super_block;
#line 78 "include/linux/dcache.h"
struct dentry {
   atomic_t d_count ;
   unsigned int d_flags ;
   spinlock_t d_lock ;
   struct inode *d_inode ;
   struct hlist_node d_hash ;
   struct dentry *d_parent ;
   struct qstr d_name ;
   struct list_head d_lru ;
   union __anonunion_d_u_89 d_u ;
   struct list_head d_subdirs ;
   struct list_head d_alias ;
   unsigned long d_time ;
   struct dentry_operations *d_op ;
   struct super_block *d_sb ;
   void *d_fsdata ;
   struct dcookie_struct *d_cookie ;
   int d_mounted ;
   unsigned char d_iname[36U] ;
};
#line 121 "include/linux/dcache.h"
struct dentry_operations {
   int (*d_revalidate)(struct dentry * , struct nameidata * ) ;
   int (*d_hash)(struct dentry * , struct qstr * ) ;
   int (*d_compare)(struct dentry * , struct qstr * , struct qstr * ) ;
   int (*d_delete)(struct dentry * ) ;
   void (*d_release)(struct dentry * ) ;
   void (*d_iput)(struct dentry * , struct inode * ) ;
   char *(*d_dname)(struct dentry * , char * , int  ) ;
};
#line 367 "include/linux/dcache.h"
struct path {
   struct vfsmount *mnt ;
   struct dentry *dentry ;
};
#line 55 "include/linux/radix-tree.h"
struct radix_tree_node;
#line 55 "include/linux/radix-tree.h"
struct radix_tree_root {
   unsigned int height ;
   gfp_t gfp_mask ;
   struct radix_tree_node *rnode ;
};
#line 191
struct prio_tree_node;
#line 191 "include/linux/radix-tree.h"
struct raw_prio_tree_node {
   struct prio_tree_node *left ;
   struct prio_tree_node *right ;
   struct prio_tree_node *parent ;
};
#line 19 "include/linux/prio_tree.h"
struct prio_tree_node {
   struct prio_tree_node *left ;
   struct prio_tree_node *right ;
   struct prio_tree_node *parent ;
   unsigned long start ;
   unsigned long last ;
};
#line 27 "include/linux/prio_tree.h"
struct prio_tree_root {
   struct prio_tree_node *prio_tree_node ;
   unsigned short index_bits ;
   unsigned short raw ;
};
#line 111
enum pid_type {
    PIDTYPE_PID = 0,
    PIDTYPE_PGID = 1,
    PIDTYPE_SID = 2,
    PIDTYPE_MAX = 3
} ;
#line 118
struct pid_namespace;
#line 118 "include/linux/prio_tree.h"
struct upid {
   int nr ;
   struct pid_namespace *ns ;
   struct hlist_node pid_chain ;
};
#line 56 "include/linux/pid.h"
struct pid {
   atomic_t count ;
   unsigned int level ;
   struct hlist_head tasks[3U] ;
   struct rcu_head rcu ;
   struct upid numbers[1U] ;
};
#line 68 "include/linux/pid.h"
struct pid_link {
   struct hlist_node node ;
   struct pid *pid ;
};
#line 79 "include/linux/capability.h"
struct kernel_cap_struct {
   __u32 cap[2U] ;
};
#line 97 "include/linux/capability.h"
typedef struct kernel_cap_struct kernel_cap_t;
#line 519 "include/linux/capability.h"
struct semaphore {
   spinlock_t lock ;
   unsigned int count ;
   struct list_head wait_list ;
};
#line 48 "include/linux/semaphore.h"
struct fiemap_extent {
   __u64 fe_logical ;
   __u64 fe_physical ;
   __u64 fe_length ;
   __u64 fe_reserved64[2U] ;
   __u32 fe_flags ;
   __u32 fe_reserved[3U] ;
};
#line 36 "include/linux/fiemap.h"
struct export_operations;
#line 38
struct iovec;
#line 39
struct kiocb;
#line 40
struct pipe_inode_info;
#line 41
struct poll_table_struct;
#line 42
struct kstatfs;
#line 322 "include/linux/fs.h"
struct iattr {
   unsigned int ia_valid ;
   umode_t ia_mode ;
   uid_t ia_uid ;
   gid_t ia_gid ;
   loff_t ia_size ;
   struct timespec ia_atime ;
   struct timespec ia_mtime ;
   struct timespec ia_ctime ;
   struct file *ia_file ;
};
#line 372 "include/linux/fs.h"
struct if_dqblk {
   __u64 dqb_bhardlimit ;
   __u64 dqb_bsoftlimit ;
   __u64 dqb_curspace ;
   __u64 dqb_ihardlimit ;
   __u64 dqb_isoftlimit ;
   __u64 dqb_curinodes ;
   __u64 dqb_btime ;
   __u64 dqb_itime ;
   __u32 dqb_valid ;
};
#line 109 "include/linux/quota.h"
struct if_dqinfo {
   __u64 dqi_bgrace ;
   __u64 dqi_igrace ;
   __u32 dqi_flags ;
   __u32 dqi_valid ;
};
#line 142 "include/linux/quota.h"
struct fs_disk_quota {
   __s8 d_version ;
   __s8 d_flags ;
   __u16 d_fieldmask ;
   __u32 d_id ;
   __u64 d_blk_hardlimit ;
   __u64 d_blk_softlimit ;
   __u64 d_ino_hardlimit ;
   __u64 d_ino_softlimit ;
   __u64 d_bcount ;
   __u64 d_icount ;
   __s32 d_itimer ;
   __s32 d_btimer ;
   __u16 d_iwarns ;
   __u16 d_bwarns ;
   __s32 d_padding2 ;
   __u64 d_rtb_hardlimit ;
   __u64 d_rtb_softlimit ;
   __u64 d_rtbcount ;
   __s32 d_rtbtimer ;
   __u16 d_rtbwarns ;
   __s16 d_padding3 ;
   char d_padding4[8U] ;
};
#line 75 "include/linux/dqblk_xfs.h"
struct fs_qfilestat {
   __u64 qfs_ino ;
   __u64 qfs_nblks ;
   __u32 qfs_nextents ;
};
#line 141 "include/linux/dqblk_xfs.h"
typedef struct fs_qfilestat fs_qfilestat_t;
#line 142 "include/linux/dqblk_xfs.h"
struct fs_quota_stat {
   __s8 qs_version ;
   __u16 qs_flags ;
   __s8 qs_pad ;
   fs_qfilestat_t qs_uquota ;
   fs_qfilestat_t qs_gquota ;
   __u32 qs_incoredqs ;
   __s32 qs_btimelimit ;
   __s32 qs_itimelimit ;
   __s32 qs_rtbtimelimit ;
   __u16 qs_bwarnlimit ;
   __u16 qs_iwarnlimit ;
};
#line 156 "include/linux/dqblk_xfs.h"
struct v1_mem_dqinfo {

};
#line 159 "include/linux/dqblk_xfs.h"
struct v2_mem_dqinfo {
   unsigned int dqi_blocks ;
   unsigned int dqi_free_blk ;
   unsigned int dqi_free_entry ;
};
#line 174 "include/linux/quota.h"
typedef __kernel_uid32_t qid_t;
#line 175 "include/linux/quota.h"
typedef __u64 qsize_t;
#line 178 "include/linux/quota.h"
struct mem_dqblk {
   __u32 dqb_bhardlimit ;
   __u32 dqb_bsoftlimit ;
   qsize_t dqb_curspace ;
   __u32 dqb_ihardlimit ;
   __u32 dqb_isoftlimit ;
   __u32 dqb_curinodes ;
   time_t dqb_btime ;
   time_t dqb_itime ;
};
#line 199
struct quota_format_type;
#line 200 "include/linux/quota.h"
union __anonunion_u_91 {
   struct v1_mem_dqinfo v1_i ;
   struct v2_mem_dqinfo v2_i ;
};
#line 200 "include/linux/quota.h"
struct mem_dqinfo {
   struct quota_format_type *dqi_format ;
   int dqi_fmt_id ;
   struct list_head dqi_dirty_list ;
   unsigned long dqi_flags ;
   unsigned int dqi_bgrace ;
   unsigned int dqi_igrace ;
   qsize_t dqi_maxblimit ;
   qsize_t dqi_maxilimit ;
   union __anonunion_u_91 u ;
};
#line 245 "include/linux/quota.h"
struct dquot {
   struct hlist_node dq_hash ;
   struct list_head dq_inuse ;
   struct list_head dq_free ;
   struct list_head dq_dirty ;
   struct mutex dq_lock ;
   atomic_t dq_count ;
   wait_queue_head_t dq_wait_unused ;
   struct super_block *dq_sb ;
   unsigned int dq_id ;
   loff_t dq_off ;
   unsigned long dq_flags ;
   short dq_type ;
   struct mem_dqblk dq_dqb ;
};
#line 268 "include/linux/quota.h"
struct quota_format_ops {
   int (*check_quota_file)(struct super_block * , int  ) ;
   int (*read_file_info)(struct super_block * , int  ) ;
   int (*write_file_info)(struct super_block * , int  ) ;
   int (*free_file_info)(struct super_block * , int  ) ;
   int (*read_dqblk)(struct dquot * ) ;
   int (*commit_dqblk)(struct dquot * ) ;
   int (*release_dqblk)(struct dquot * ) ;
};
#line 284 "include/linux/quota.h"
struct dquot_operations {
   int (*initialize)(struct inode * , int  ) ;
   int (*drop)(struct inode * ) ;
   int (*alloc_space)(struct inode * , qsize_t  , int  ) ;
   int (*alloc_inode)(struct inode  const  * , unsigned long  ) ;
   int (*free_space)(struct inode * , qsize_t  ) ;
   int (*free_inode)(struct inode  const  * , unsigned long  ) ;
   int (*transfer)(struct inode * , struct iattr * ) ;
   int (*write_dquot)(struct dquot * ) ;
   int (*acquire_dquot)(struct dquot * ) ;
   int (*release_dquot)(struct dquot * ) ;
   int (*mark_dirty)(struct dquot * ) ;
   int (*write_info)(struct super_block * , int  ) ;
};
#line 300 "include/linux/quota.h"
struct quotactl_ops {
   int (*quota_on)(struct super_block * , int  , int  , char * , int  ) ;
   int (*quota_off)(struct super_block * , int  , int  ) ;
   int (*quota_sync)(struct super_block * , int  ) ;
   int (*get_info)(struct super_block * , int  , struct if_dqinfo * ) ;
   int (*set_info)(struct super_block * , int  , struct if_dqinfo * ) ;
   int (*get_dqblk)(struct super_block * , int  , qid_t  , struct if_dqblk * ) ;
   int (*set_dqblk)(struct super_block * , int  , qid_t  , struct if_dqblk * ) ;
   int (*get_xstate)(struct super_block * , struct fs_quota_stat * ) ;
   int (*set_xstate)(struct super_block * , unsigned int  , int  ) ;
   int (*get_xquota)(struct super_block * , int  , qid_t  , struct fs_disk_quota * ) ;
   int (*set_xquota)(struct super_block * , int  , qid_t  , struct fs_disk_quota * ) ;
};
#line 315 "include/linux/quota.h"
struct quota_format_type {
   int qf_fmt_id ;
   struct quota_format_ops *qf_ops ;
   struct module *qf_owner ;
   struct quota_format_type *qf_next ;
};
#line 322 "include/linux/quota.h"
struct quota_info {
   unsigned int flags ;
   struct mutex dqio_mutex ;
   struct mutex dqonoff_mutex ;
   struct rw_semaphore dqptr_sem ;
   struct inode *files[2U] ;
   struct mem_dqinfo info[2U] ;
   struct quota_format_ops *ops[2U] ;
};
#line 352
struct address_space;
#line 353
struct writeback_control;
#line 468 "include/linux/fs.h"
union __anonunion_arg_93 {
   char *buf ;
   void *data ;
};
#line 468 "include/linux/fs.h"
struct __anonstruct_read_descriptor_t_92 {
   size_t written ;
   size_t count ;
   union __anonunion_arg_93 arg ;
   int error ;
};
#line 468 "include/linux/fs.h"
typedef struct __anonstruct_read_descriptor_t_92 read_descriptor_t;
#line 471 "include/linux/fs.h"
struct address_space_operations {
   int (*writepage)(struct page * , struct writeback_control * ) ;
   int (*readpage)(struct file * , struct page * ) ;
   void (*sync_page)(struct page * ) ;
   int (*writepages)(struct address_space * , struct writeback_control * ) ;
   int (*set_page_dirty)(struct page * ) ;
   int (*readpages)(struct file * , struct address_space * , struct list_head * ,
                    unsigned int  ) ;
   int (*prepare_write)(struct file * , struct page * , unsigned int  , unsigned int  ) ;
   int (*commit_write)(struct file * , struct page * , unsigned int  , unsigned int  ) ;
   int (*write_begin)(struct file * , struct address_space * , loff_t  , unsigned int  ,
                      unsigned int  , struct page ** , void ** ) ;
   int (*write_end)(struct file * , struct address_space * , loff_t  , unsigned int  ,
                    unsigned int  , struct page * , void * ) ;
   sector_t (*bmap)(struct address_space * , sector_t  ) ;
   void (*invalidatepage)(struct page * , unsigned long  ) ;
   int (*releasepage)(struct page * , gfp_t  ) ;
   ssize_t (*direct_IO)(int  , struct kiocb * , struct iovec  const  * , loff_t  ,
                        unsigned long  ) ;
   int (*get_xip_mem)(struct address_space * , unsigned long  , int  , void ** , unsigned long * ) ;
   int (*migratepage)(struct address_space * , struct page * , struct page * ) ;
   int (*launder_page)(struct page * ) ;
   int (*is_partially_uptodate)(struct page * , read_descriptor_t * , unsigned long  ) ;
};
#line 526
struct backing_dev_info;
#line 527 "include/linux/fs.h"
struct address_space {
   struct inode *host ;
   struct radix_tree_root page_tree ;
   spinlock_t tree_lock ;
   unsigned int i_mmap_writable ;
   struct prio_tree_root i_mmap ;
   struct list_head i_mmap_nonlinear ;
   spinlock_t i_mmap_lock ;
   unsigned int truncate_count ;
   unsigned long nrpages ;
   unsigned long writeback_index ;
   struct address_space_operations  const  *a_ops ;
   unsigned long flags ;
   struct backing_dev_info *backing_dev_info ;
   spinlock_t private_lock ;
   struct list_head private_list ;
   struct address_space *assoc_mapping ;
};
#line 548
struct hd_struct;
#line 548
struct gendisk;
#line 548 "include/linux/fs.h"
struct block_device {
   dev_t bd_dev ;
   struct inode *bd_inode ;
   int bd_openers ;
   struct mutex bd_mutex ;
   struct semaphore bd_mount_sem ;
   struct list_head bd_inodes ;
   void *bd_holder ;
   int bd_holders ;
   struct list_head bd_holder_list ;
   struct block_device *bd_contains ;
   unsigned int bd_block_size ;
   struct hd_struct *bd_part ;
   unsigned int bd_part_count ;
   int bd_invalidated ;
   struct gendisk *bd_disk ;
   struct list_head bd_list ;
   struct backing_dev_info *bd_inode_backing_dev_info ;
   unsigned long bd_private ;
};
#line 612
struct inode_operations;
#line 612
struct file_lock;
#line 612
struct cdev;
#line 612 "include/linux/fs.h"
union __anonunion_ldv_10949_94 {
   struct pipe_inode_info *i_pipe ;
   struct block_device *i_bdev ;
   struct cdev *i_cdev ;
};
#line 612
struct dnotify_struct;
#line 612 "include/linux/fs.h"
struct inode {
   struct hlist_node i_hash ;
   struct list_head i_list ;
   struct list_head i_sb_list ;
   struct list_head i_dentry ;
   unsigned long i_ino ;
   atomic_t i_count ;
   unsigned int i_nlink ;
   uid_t i_uid ;
   gid_t i_gid ;
   dev_t i_rdev ;
   u64 i_version ;
   loff_t i_size ;
   struct timespec i_atime ;
   struct timespec i_mtime ;
   struct timespec i_ctime ;
   unsigned int i_blkbits ;
   blkcnt_t i_blocks ;
   unsigned short i_bytes ;
   umode_t i_mode ;
   spinlock_t i_lock ;
   struct mutex i_mutex ;
   struct rw_semaphore i_alloc_sem ;
   struct inode_operations  const  *i_op ;
   struct file_operations  const  *i_fop ;
   struct super_block *i_sb ;
   struct file_lock *i_flock ;
   struct address_space *i_mapping ;
   struct address_space i_data ;
   struct dquot *i_dquot[2U] ;
   struct list_head i_devices ;
   union __anonunion_ldv_10949_94 ldv_10949 ;
   int i_cindex ;
   __u32 i_generation ;
   unsigned long i_dnotify_mask ;
   struct dnotify_struct *i_dnotify ;
   struct list_head inotify_watches ;
   struct mutex inotify_mutex ;
   unsigned long i_state ;
   unsigned long dirtied_when ;
   unsigned int i_flags ;
   atomic_t i_writecount ;
   void *i_security ;
   void *i_private ;
};
#line 778 "include/linux/fs.h"
struct fown_struct {
   rwlock_t lock ;
   struct pid *pid ;
   enum pid_type pid_type ;
   uid_t uid ;
   uid_t euid ;
   int signum ;
};
#line 786 "include/linux/fs.h"
struct file_ra_state {
   unsigned long start ;
   unsigned int size ;
   unsigned int async_size ;
   unsigned int ra_pages ;
   int mmap_miss ;
   loff_t prev_pos ;
};
#line 809 "include/linux/fs.h"
union __anonunion_f_u_95 {
   struct list_head fu_list ;
   struct rcu_head fu_rcuhead ;
};
#line 809 "include/linux/fs.h"
struct file {
   union __anonunion_f_u_95 f_u ;
   struct path f_path ;
   struct file_operations  const  *f_op ;
   atomic_long_t f_count ;
   unsigned int f_flags ;
   mode_t f_mode ;
   loff_t f_pos ;
   struct fown_struct f_owner ;
   unsigned int f_uid ;
   unsigned int f_gid ;
   struct file_ra_state f_ra ;
   u64 f_version ;
   void *f_security ;
   void *private_data ;
   struct list_head f_ep_links ;
   spinlock_t f_ep_lock ;
   struct address_space *f_mapping ;
   unsigned long f_mnt_write_state ;
};
#line 932
struct files_struct;
#line 932 "include/linux/fs.h"
typedef struct files_struct *fl_owner_t;
#line 933 "include/linux/fs.h"
struct file_lock_operations {
   void (*fl_copy_lock)(struct file_lock * , struct file_lock * ) ;
   void (*fl_release_private)(struct file_lock * ) ;
};
#line 938 "include/linux/fs.h"
struct lock_manager_operations {
   int (*fl_compare_owner)(struct file_lock * , struct file_lock * ) ;
   void (*fl_notify)(struct file_lock * ) ;
   int (*fl_grant)(struct file_lock * , struct file_lock * , int  ) ;
   void (*fl_copy_lock)(struct file_lock * , struct file_lock * ) ;
   void (*fl_release_private)(struct file_lock * ) ;
   void (*fl_break)(struct file_lock * ) ;
   int (*fl_mylease)(struct file_lock * , struct file_lock * ) ;
   int (*fl_change)(struct file_lock ** , int  ) ;
};
#line 163 "include/linux/nfs.h"
struct nlm_lockowner;
#line 164 "include/linux/nfs.h"
struct nfs_lock_info {
   u32 state ;
   struct nlm_lockowner *owner ;
   struct list_head list ;
};
#line 18 "include/linux/nfs_fs_i.h"
struct nfs4_lock_state;
#line 19 "include/linux/nfs_fs_i.h"
struct nfs4_lock_info {
   struct nfs4_lock_state *owner ;
};
#line 23
struct fasync_struct;
#line 23 "include/linux/nfs_fs_i.h"
struct __anonstruct_afs_97 {
   struct list_head link ;
   int state ;
};
#line 23 "include/linux/nfs_fs_i.h"
union __anonunion_fl_u_96 {
   struct nfs_lock_info nfs_fl ;
   struct nfs4_lock_info nfs4_fl ;
   struct __anonstruct_afs_97 afs ;
};
#line 23 "include/linux/nfs_fs_i.h"
struct file_lock {
   struct file_lock *fl_next ;
   struct list_head fl_link ;
   struct list_head fl_block ;
   fl_owner_t fl_owner ;
   unsigned char fl_flags ;
   unsigned char fl_type ;
   unsigned int fl_pid ;
   struct pid *fl_nspid ;
   wait_queue_head_t fl_wait ;
   struct file *fl_file ;
   loff_t fl_start ;
   loff_t fl_end ;
   struct fasync_struct *fl_fasync ;
   unsigned long fl_break_time ;
   struct file_lock_operations *fl_ops ;
   struct lock_manager_operations *fl_lmops ;
   union __anonunion_fl_u_96 fl_u ;
};
#line 1041 "include/linux/fs.h"
struct fasync_struct {
   int magic ;
   int fa_fd ;
   struct fasync_struct *fa_next ;
   struct file *fa_file ;
};
#line 1105
struct file_system_type;
#line 1105
struct super_operations;
#line 1105
struct xattr_handler;
#line 1105
struct mtd_info;
#line 1105 "include/linux/fs.h"
struct super_block {
   struct list_head s_list ;
   dev_t s_dev ;
   unsigned long s_blocksize ;
   unsigned char s_blocksize_bits ;
   unsigned char s_dirt ;
   unsigned long long s_maxbytes ;
   struct file_system_type *s_type ;
   struct super_operations  const  *s_op ;
   struct dquot_operations *dq_op ;
   struct quotactl_ops *s_qcop ;
   struct export_operations  const  *s_export_op ;
   unsigned long s_flags ;
   unsigned long s_magic ;
   struct dentry *s_root ;
   struct rw_semaphore s_umount ;
   struct mutex s_lock ;
   int s_count ;
   int s_syncing ;
   int s_need_sync_fs ;
   atomic_t s_active ;
   void *s_security ;
   struct xattr_handler **s_xattr ;
   struct list_head s_inodes ;
   struct list_head s_dirty ;
   struct list_head s_io ;
   struct list_head s_more_io ;
   struct hlist_head s_anon ;
   struct list_head s_files ;
   struct list_head s_dentry_lru ;
   int s_nr_dentry_unused ;
   struct block_device *s_bdev ;
   struct mtd_info *s_mtd ;
   struct list_head s_instances ;
   struct quota_info s_dquot ;
   int s_frozen ;
   wait_queue_head_t s_wait_unfrozen ;
   char s_id[32U] ;
   void *s_fs_info ;
   struct mutex s_vfs_rename_mutex ;
   u32 s_time_gran ;
   char *s_subtype ;
   char *s_options ;
};
#line 1226 "include/linux/fs.h"
struct fiemap_extent_info {
   unsigned int fi_flags ;
   unsigned int fi_extents_mapped ;
   unsigned int fi_extents_max ;
   struct fiemap_extent *fi_extents_start ;
};
#line 1283 "include/linux/fs.h"
struct file_operations {
   struct module *owner ;
   loff_t (*llseek)(struct file * , loff_t  , int  ) ;
   ssize_t (*read)(struct file * , char * , size_t  , loff_t * ) ;
   ssize_t (*write)(struct file * , char const   * , size_t  , loff_t * ) ;
   ssize_t (*aio_read)(struct kiocb * , struct iovec  const  * , unsigned long  ,
                       loff_t  ) ;
   ssize_t (*aio_write)(struct kiocb * , struct iovec  const  * , unsigned long  ,
                        loff_t  ) ;
   int (*readdir)(struct file * , void * , int (*)(void * , char const   * , int  ,
                                                   loff_t  , u64  , unsigned int  ) ) ;
   unsigned int (*poll)(struct file * , struct poll_table_struct * ) ;
   int (*ioctl)(struct inode * , struct file * , unsigned int  , unsigned long  ) ;
   long (*unlocked_ioctl)(struct file * , unsigned int  , unsigned long  ) ;
   long (*compat_ioctl)(struct file * , unsigned int  , unsigned long  ) ;
   int (*mmap)(struct file * , struct vm_area_struct * ) ;
   int (*open)(struct inode * , struct file * ) ;
   int (*flush)(struct file * , fl_owner_t  ) ;
   int (*release)(struct inode * , struct file * ) ;
   int (*fsync)(struct file * , struct dentry * , int  ) ;
   int (*aio_fsync)(struct kiocb * , int  ) ;
   int (*fasync)(int  , struct file * , int  ) ;
   int (*lock)(struct file * , int  , struct file_lock * ) ;
   ssize_t (*sendpage)(struct file * , struct page * , int  , size_t  , loff_t * ,
                       int  ) ;
   unsigned long (*get_unmapped_area)(struct file * , unsigned long  , unsigned long  ,
                                      unsigned long  , unsigned long  ) ;
   int (*check_flags)(int  ) ;
   int (*dir_notify)(struct file * , unsigned long  ) ;
   int (*flock)(struct file * , int  , struct file_lock * ) ;
   ssize_t (*splice_write)(struct pipe_inode_info * , struct file * , loff_t * , size_t  ,
                           unsigned int  ) ;
   ssize_t (*splice_read)(struct file * , loff_t * , struct pipe_inode_info * , size_t  ,
                          unsigned int  ) ;
   int (*setlease)(struct file * , long  , struct file_lock ** ) ;
};
#line 1324 "include/linux/fs.h"
struct inode_operations {
   int (*create)(struct inode * , struct dentry * , int  , struct nameidata * ) ;
   struct dentry *(*lookup)(struct inode * , struct dentry * , struct nameidata * ) ;
   int (*link)(struct dentry * , struct inode * , struct dentry * ) ;
   int (*unlink)(struct inode * , struct dentry * ) ;
   int (*symlink)(struct inode * , struct dentry * , char const   * ) ;
   int (*mkdir)(struct inode * , struct dentry * , int  ) ;
   int (*rmdir)(struct inode * , struct dentry * ) ;
   int (*mknod)(struct inode * , struct dentry * , int  , dev_t  ) ;
   int (*rename)(struct inode * , struct dentry * , struct inode * , struct dentry * ) ;
   int (*readlink)(struct dentry * , char * , int  ) ;
   void *(*follow_link)(struct dentry * , struct nameidata * ) ;
   void (*put_link)(struct dentry * , struct nameidata * , void * ) ;
   void (*truncate)(struct inode * ) ;
   int (*permission)(struct inode * , int  ) ;
   int (*setattr)(struct dentry * , struct iattr * ) ;
   int (*getattr)(struct vfsmount * , struct dentry * , struct kstat * ) ;
   int (*setxattr)(struct dentry * , char const   * , void const   * , size_t  , int  ) ;
   ssize_t (*getxattr)(struct dentry * , char const   * , void * , size_t  ) ;
   ssize_t (*listxattr)(struct dentry * , char * , size_t  ) ;
   int (*removexattr)(struct dentry * , char const   * ) ;
   void (*truncate_range)(struct inode * , loff_t  , loff_t  ) ;
   long (*fallocate)(struct inode * , int  , loff_t  , loff_t  ) ;
   int (*fiemap)(struct inode * , struct fiemap_extent_info * , u64  , u64  ) ;
};
#line 1352
struct seq_file;
#line 1366 "include/linux/fs.h"
struct super_operations {
   struct inode *(*alloc_inode)(struct super_block * ) ;
   void (*destroy_inode)(struct inode * ) ;
   void (*dirty_inode)(struct inode * ) ;
   int (*write_inode)(struct inode * , int  ) ;
   void (*drop_inode)(struct inode * ) ;
   void (*delete_inode)(struct inode * ) ;
   void (*put_super)(struct super_block * ) ;
   void (*write_super)(struct super_block * ) ;
   int (*sync_fs)(struct super_block * , int  ) ;
   void (*write_super_lockfs)(struct super_block * ) ;
   void (*unlockfs)(struct super_block * ) ;
   int (*statfs)(struct dentry * , struct kstatfs * ) ;
   int (*remount_fs)(struct super_block * , int * , char * ) ;
   void (*clear_inode)(struct inode * ) ;
   void (*umount_begin)(struct super_block * ) ;
   int (*show_options)(struct seq_file * , struct vfsmount * ) ;
   int (*show_stats)(struct seq_file * , struct vfsmount * ) ;
   ssize_t (*quota_read)(struct super_block * , int  , char * , size_t  , loff_t  ) ;
   ssize_t (*quota_write)(struct super_block * , int  , char const   * , size_t  ,
                          loff_t  ) ;
};
#line 1549 "include/linux/fs.h"
struct file_system_type {
   char const   *name ;
   int fs_flags ;
   int (*get_sb)(struct file_system_type * , int  , char const   * , void * , struct vfsmount * ) ;
   void (*kill_sb)(struct super_block * ) ;
   struct module *owner ;
   struct file_system_type *next ;
   struct list_head fs_supers ;
   struct lock_class_key s_lock_key ;
   struct lock_class_key s_umount_key ;
   struct lock_class_key i_lock_key ;
   struct lock_class_key i_mutex_key ;
   struct lock_class_key i_mutex_dir_key ;
   struct lock_class_key i_alloc_sem_key ;
};
#line 1926
struct bio;
#line 49 "include/linux/proc_fs.h"
typedef int read_proc_t(char * , char ** , off_t  , int  , int * , void * );
#line 51 "include/linux/proc_fs.h"
typedef int write_proc_t(struct file * , char const   * , unsigned long  , void * );
#line 52 "include/linux/proc_fs.h"
struct proc_dir_entry {
   unsigned int low_ino ;
   unsigned short namelen ;
   char const   *name ;
   mode_t mode ;
   nlink_t nlink ;
   uid_t uid ;
   gid_t gid ;
   loff_t size ;
   struct inode_operations  const  *proc_iops ;
   struct file_operations  const  *proc_fops ;
   struct module *owner ;
   struct proc_dir_entry *next ;
   struct proc_dir_entry *parent ;
   struct proc_dir_entry *subdir ;
   void *data ;
   read_proc_t *read_proc ;
   write_proc_t *write_proc ;
   atomic_t count ;
   int pde_users ;
   spinlock_t pde_unload_lock ;
   struct completion *pde_unload_completion ;
   struct list_head pde_openers ;
};
#line 12 "include/linux/mod_devicetable.h"
typedef unsigned long kernel_ulong_t;
#line 13 "include/linux/mod_devicetable.h"
struct pci_device_id {
   __u32 vendor ;
   __u32 device ;
   __u32 subvendor ;
   __u32 subdevice ;
   __u32 class ;
   __u32 class_mask ;
   kernel_ulong_t driver_data ;
};
#line 445 "include/linux/mod_devicetable.h"
struct resource {
   resource_size_t start ;
   resource_size_t end ;
   char const   *name ;
   unsigned long flags ;
   struct resource *parent ;
   struct resource *sibling ;
   struct resource *child ;
};
#line 25 "include/linux/ioport.h"
struct pci_dev;
#line 178
struct klist_node;
#line 179 "include/linux/ioport.h"
struct klist {
   spinlock_t k_lock ;
   struct list_head k_list ;
   void (*get)(struct klist_node * ) ;
   void (*put)(struct klist_node * ) ;
};
#line 38 "include/linux/klist.h"
struct klist_node {
   void *n_klist ;
   struct list_head n_node ;
   struct kref n_ref ;
   struct completion n_removed ;
};
#line 69
struct dma_mapping_ops;
#line 69 "include/linux/klist.h"
struct dev_archdata {
   void *acpi_handle ;
   struct dma_mapping_ops *dma_ops ;
   void *iommu ;
};
#line 14 "include/asm/device.h"
struct driver_private;
#line 15
struct class;
#line 16
struct class_private;
#line 17
struct bus_type;
#line 18
struct bus_type_private;
#line 19 "include/asm/device.h"
struct bus_attribute {
   struct attribute attr ;
   ssize_t (*show)(struct bus_type * , char * ) ;
   ssize_t (*store)(struct bus_type * , char const   * , size_t  ) ;
};
#line 50 "include/linux/device.h"
struct device_attribute;
#line 50
struct driver_attribute;
#line 50 "include/linux/device.h"
struct bus_type {
   char const   *name ;
   struct bus_attribute *bus_attrs ;
   struct device_attribute *dev_attrs ;
   struct driver_attribute *drv_attrs ;
   int (*match)(struct device * , struct device_driver * ) ;
   int (*uevent)(struct device * , struct kobj_uevent_env * ) ;
   int (*probe)(struct device * ) ;
   int (*remove)(struct device * ) ;
   void (*shutdown)(struct device * ) ;
   int (*suspend)(struct device * , pm_message_t  ) ;
   int (*suspend_late)(struct device * , pm_message_t  ) ;
   int (*resume_early)(struct device * ) ;
   int (*resume)(struct device * ) ;
   struct pm_ext_ops *pm ;
   struct bus_type_private *p ;
};
#line 121 "include/linux/device.h"
struct device_driver {
   char const   *name ;
   struct bus_type *bus ;
   struct module *owner ;
   char const   *mod_name ;
   int (*probe)(struct device * ) ;
   int (*remove)(struct device * ) ;
   void (*shutdown)(struct device * ) ;
   int (*suspend)(struct device * , pm_message_t  ) ;
   int (*resume)(struct device * ) ;
   struct attribute_group **groups ;
   struct pm_ops *pm ;
   struct driver_private *p ;
};
#line 150 "include/linux/device.h"
struct driver_attribute {
   struct attribute attr ;
   ssize_t (*show)(struct device_driver * , char * ) ;
   ssize_t (*store)(struct device_driver * , char const   * , size_t  ) ;
};
#line 179
struct class_attribute;
#line 179 "include/linux/device.h"
struct class {
   char const   *name ;
   struct module *owner ;
   struct class_attribute *class_attrs ;
   struct device_attribute *dev_attrs ;
   struct kobject *dev_kobj ;
   int (*dev_uevent)(struct device * , struct kobj_uevent_env * ) ;
   void (*class_release)(struct class * ) ;
   void (*dev_release)(struct device * ) ;
   int (*suspend)(struct device * , pm_message_t  ) ;
   int (*resume)(struct device * ) ;
   struct pm_ops *pm ;
   struct class_private *p ;
};
#line 204
struct device_type;
#line 235 "include/linux/device.h"
struct class_attribute {
   struct attribute attr ;
   ssize_t (*show)(struct class * , char * ) ;
   ssize_t (*store)(struct class * , char const   * , size_t  ) ;
};
#line 267 "include/linux/device.h"
struct device_type {
   char const   *name ;
   struct attribute_group **groups ;
   int (*uevent)(struct device * , struct kobj_uevent_env * ) ;
   void (*release)(struct device * ) ;
   int (*suspend)(struct device * , pm_message_t  ) ;
   int (*resume)(struct device * ) ;
   struct pm_ops *pm ;
};
#line 296 "include/linux/device.h"
struct device_attribute {
   struct attribute attr ;
   ssize_t (*show)(struct device * , struct device_attribute * , char * ) ;
   ssize_t (*store)(struct device * , struct device_attribute * , char const   * ,
                    size_t  ) ;
};
#line 357 "include/linux/device.h"
struct device_dma_parameters {
   unsigned int max_segment_size ;
   unsigned long segment_boundary_mask ;
};
#line 366
struct dma_coherent_mem;
#line 366 "include/linux/device.h"
struct device {
   struct klist klist_children ;
   struct klist_node knode_parent ;
   struct klist_node knode_driver ;
   struct klist_node knode_bus ;
   struct device *parent ;
   struct kobject kobj ;
   char bus_id[20U] ;
   char const   *init_name ;
   struct device_type *type ;
   unsigned char uevent_suppress : 1 ;
   struct semaphore sem ;
   struct bus_type *bus ;
   struct device_driver *driver ;
   void *driver_data ;
   void *platform_data ;
   struct dev_pm_info power ;
   int numa_node ;
   u64 *dma_mask ;
   u64 coherent_dma_mask ;
   struct device_dma_parameters *dma_parms ;
   struct list_head dma_pools ;
   struct dma_coherent_mem *dma_mem ;
   struct dev_archdata archdata ;
   spinlock_t devres_lock ;
   struct list_head devres_head ;
   struct klist_node knode_class ;
   struct class *class ;
   dev_t devt ;
   struct attribute_group **groups ;
   void (*release)(struct device * ) ;
};
#line 537
struct hotplug_slot;
#line 537 "include/linux/device.h"
struct pci_slot {
   struct pci_bus *bus ;
   struct list_head list ;
   struct hotplug_slot *hotplug ;
   unsigned char number ;
   struct kobject kobj ;
};
#line 81 "include/linux/pci.h"
typedef int pci_power_t;
#line 95 "include/linux/pci.h"
typedef unsigned int pci_channel_state_t;
#line 96
enum pci_channel_state {
    pci_channel_io_normal = 1,
    pci_channel_io_frozen = 2,
    pci_channel_io_perm_failure = 3
} ;
#line 121 "include/linux/pci.h"
typedef unsigned short pci_dev_flags_t;
#line 131 "include/linux/pci.h"
typedef unsigned short pci_bus_flags_t;
#line 142
struct pcie_link_state;
#line 143
struct pci_vpd;
#line 144
struct pci_driver;
#line 144 "include/linux/pci.h"
struct pci_dev {
   struct list_head bus_list ;
   struct pci_bus *bus ;
   struct pci_bus *subordinate ;
   void *sysdata ;
   struct proc_dir_entry *procent ;
   struct pci_slot *slot ;
   unsigned int devfn ;
   unsigned short vendor ;
   unsigned short device ;
   unsigned short subsystem_vendor ;
   unsigned short subsystem_device ;
   unsigned int class ;
   u8 revision ;
   u8 hdr_type ;
   u8 pcie_type ;
   u8 rom_base_reg ;
   u8 pin ;
   struct pci_driver *driver ;
   u64 dma_mask ;
   struct device_dma_parameters dma_parms ;
   pci_power_t current_state ;
   int pm_cap ;
   unsigned char pme_support : 5 ;
   unsigned char d1_support : 1 ;
   unsigned char d2_support : 1 ;
   unsigned char no_d1d2 : 1 ;
   struct pcie_link_state *link_state ;
   pci_channel_state_t error_state ;
   struct device dev ;
   int cfg_size ;
   unsigned int irq ;
   struct resource resource[12U] ;
   unsigned char transparent : 1 ;
   unsigned char multifunction : 1 ;
   unsigned char is_added : 1 ;
   unsigned char is_busmaster : 1 ;
   unsigned char no_msi : 1 ;
   unsigned char block_ucfg_access : 1 ;
   unsigned char broken_parity_status : 1 ;
   unsigned char msi_enabled : 1 ;
   unsigned char msix_enabled : 1 ;
   unsigned char is_managed : 1 ;
   unsigned char is_pcie : 1 ;
   pci_dev_flags_t dev_flags ;
   atomic_t enable_cnt ;
   u32 saved_config_space[16U] ;
   struct hlist_head saved_cap_space ;
   struct bin_attribute *rom_attr ;
   int rom_attr_enabled ;
   struct bin_attribute *res_attr[12U] ;
   struct bin_attribute *res_attr_wc[12U] ;
   struct list_head msi_list ;
   struct pci_vpd *vpd ;
};
#line 263
struct pci_ops;
#line 263 "include/linux/pci.h"
struct pci_bus {
   struct list_head node ;
   struct pci_bus *parent ;
   struct list_head children ;
   struct list_head devices ;
   struct pci_dev *self ;
   struct list_head slots ;
   struct resource *resource[16U] ;
   struct pci_ops *ops ;
   void *sysdata ;
   struct proc_dir_entry *procdir ;
   unsigned char number ;
   unsigned char primary ;
   unsigned char secondary ;
   unsigned char subordinate ;
   char name[48U] ;
   unsigned short bridge_ctl ;
   pci_bus_flags_t bus_flags ;
   struct device *bridge ;
   struct device dev ;
   struct bin_attribute *legacy_io ;
   struct bin_attribute *legacy_mem ;
   unsigned char is_added : 1 ;
};
#line 311 "include/linux/pci.h"
struct pci_ops {
   int (*read)(struct pci_bus * , unsigned int  , int  , int  , u32 * ) ;
   int (*write)(struct pci_bus * , unsigned int  , int  , int  , u32  ) ;
};
#line 346 "include/linux/pci.h"
struct pci_dynids {
   spinlock_t lock ;
   struct list_head list ;
   unsigned char use_driver_data : 1 ;
};
#line 360 "include/linux/pci.h"
typedef unsigned int pci_ers_result_t;
#line 369 "include/linux/pci.h"
struct pci_error_handlers {
   pci_ers_result_t (*error_detected)(struct pci_dev * , enum pci_channel_state  ) ;
   pci_ers_result_t (*mmio_enabled)(struct pci_dev * ) ;
   pci_ers_result_t (*link_reset)(struct pci_dev * ) ;
   pci_ers_result_t (*slot_reset)(struct pci_dev * ) ;
   void (*resume)(struct pci_dev * ) ;
};
#line 397 "include/linux/pci.h"
struct pci_driver {
   struct list_head node ;
   char *name ;
   struct pci_device_id  const  *id_table ;
   int (*probe)(struct pci_dev * , struct pci_device_id  const  * ) ;
   void (*remove)(struct pci_dev * ) ;
   int (*suspend)(struct pci_dev * , pm_message_t  ) ;
   int (*suspend_late)(struct pci_dev * , pm_message_t  ) ;
   int (*resume_early)(struct pci_dev * ) ;
   int (*resume)(struct pci_dev * ) ;
   void (*shutdown)(struct pci_dev * ) ;
   struct pm_ext_ops *pm ;
   struct pci_error_handlers *err_handler ;
   struct device_driver driver ;
   struct pci_dynids dynids ;
};
#line 89 "include/asm/io.h"
struct scatterlist {
   unsigned long sg_magic ;
   unsigned long page_link ;
   unsigned int offset ;
   unsigned int length ;
   dma_addr_t dma_address ;
   unsigned int dma_length ;
};
#line 786 "include/linux/pci.h"
struct rb_node {
   unsigned long rb_parent_color ;
   struct rb_node *rb_right ;
   struct rb_node *rb_left ;
};
#line 108 "include/linux/rbtree.h"
struct rb_root {
   struct rb_node *rb_node ;
};
#line 27 "include/linux/mm_types.h"
typedef atomic_long_t mm_counter_t;
#line 28 "include/linux/mm_types.h"
struct __anonstruct_ldv_14983_100 {
   u16 inuse ;
   u16 objects ;
};
#line 28 "include/linux/mm_types.h"
union __anonunion_ldv_14984_99 {
   atomic_t _mapcount ;
   struct __anonstruct_ldv_14983_100 ldv_14983 ;
};
#line 28 "include/linux/mm_types.h"
struct __anonstruct_ldv_14989_102 {
   unsigned long private ;
   struct address_space *mapping ;
};
#line 28 "include/linux/mm_types.h"
union __anonunion_ldv_14993_101 {
   struct __anonstruct_ldv_14989_102 ldv_14989 ;
   spinlock_t ptl ;
   struct kmem_cache *slab ;
   struct page *first_page ;
};
#line 28 "include/linux/mm_types.h"
union __anonunion_ldv_14997_103 {
   unsigned long index ;
   void *freelist ;
};
#line 28 "include/linux/mm_types.h"
struct page {
   unsigned long flags ;
   atomic_t _count ;
   union __anonunion_ldv_14984_99 ldv_14984 ;
   union __anonunion_ldv_14993_101 ldv_14993 ;
   union __anonunion_ldv_14997_103 ldv_14997 ;
   struct list_head lru ;
   unsigned long page_cgroup ;
};
#line 100 "include/linux/mm_types.h"
struct __anonstruct_vm_set_105 {
   struct list_head list ;
   void *parent ;
   struct vm_area_struct *head ;
};
#line 100 "include/linux/mm_types.h"
union __anonunion_shared_104 {
   struct __anonstruct_vm_set_105 vm_set ;
   struct raw_prio_tree_node prio_tree_node ;
};
#line 100
struct anon_vma;
#line 100
struct vm_operations_struct;
#line 100
struct mempolicy;
#line 100 "include/linux/mm_types.h"
struct vm_area_struct {
   struct mm_struct *vm_mm ;
   unsigned long vm_start ;
   unsigned long vm_end ;
   struct vm_area_struct *vm_next ;
   pgprot_t vm_page_prot ;
   unsigned long vm_flags ;
   struct rb_node vm_rb ;
   union __anonunion_shared_104 shared ;
   struct list_head anon_vma_node ;
   struct anon_vma *anon_vma ;
   struct vm_operations_struct *vm_ops ;
   unsigned long vm_pgoff ;
   struct file *vm_file ;
   void *vm_private_data ;
   unsigned long vm_truncate_count ;
   struct mempolicy *vm_policy ;
};
#line 163 "include/linux/mm_types.h"
struct core_thread {
   struct task_struct *task ;
   struct core_thread *next ;
};
#line 169 "include/linux/mm_types.h"
struct core_state {
   atomic_t nr_threads ;
   struct core_thread dumper ;
   struct completion startup ;
};
#line 175
struct kioctx;
#line 175
struct mmu_notifier_mm;
#line 175 "include/linux/mm_types.h"
struct mm_struct {
   struct vm_area_struct *mmap ;
   struct rb_root mm_rb ;
   struct vm_area_struct *mmap_cache ;
   unsigned long (*get_unmapped_area)(struct file * , unsigned long  , unsigned long  ,
                                      unsigned long  , unsigned long  ) ;
   void (*unmap_area)(struct mm_struct * , unsigned long  ) ;
   unsigned long mmap_base ;
   unsigned long task_size ;
   unsigned long cached_hole_size ;
   unsigned long free_area_cache ;
   pgd_t *pgd ;
   atomic_t mm_users ;
   atomic_t mm_count ;
   int map_count ;
   struct rw_semaphore mmap_sem ;
   spinlock_t page_table_lock ;
   struct list_head mmlist ;
   mm_counter_t _file_rss ;
   mm_counter_t _anon_rss ;
   unsigned long hiwater_rss ;
   unsigned long hiwater_vm ;
   unsigned long total_vm ;
   unsigned long locked_vm ;
   unsigned long shared_vm ;
   unsigned long exec_vm ;
   unsigned long stack_vm ;
   unsigned long reserved_vm ;
   unsigned long def_flags ;
   unsigned long nr_ptes ;
   unsigned long start_code ;
   unsigned long end_code ;
   unsigned long start_data ;
   unsigned long end_data ;
   unsigned long start_brk ;
   unsigned long brk ;
   unsigned long start_stack ;
   unsigned long arg_start ;
   unsigned long arg_end ;
   unsigned long env_start ;
   unsigned long env_end ;
   unsigned long saved_auxv[42U] ;
   cpumask_t cpu_vm_mask ;
   mm_context_t context ;
   unsigned int faultstamp ;
   unsigned int token_priority ;
   unsigned int last_interval ;
   unsigned long flags ;
   struct core_state *core_state ;
   rwlock_t ioctx_list_lock ;
   struct kioctx *ioctx_list ;
   struct task_struct *owner ;
   struct file *exe_file ;
   unsigned long num_exe_file_vmas ;
   struct mmu_notifier_mm *mmu_notifier_mm ;
};
#line 262
struct user_struct;
#line 139 "include/linux/mm.h"
struct vm_fault {
   unsigned int flags ;
   unsigned long pgoff ;
   void *virtual_address ;
   struct page *page ;
};
#line 160 "include/linux/mm.h"
struct vm_operations_struct {
   void (*open)(struct vm_area_struct * ) ;
   void (*close)(struct vm_area_struct * ) ;
   int (*fault)(struct vm_area_struct * , struct vm_fault * ) ;
   int (*page_mkwrite)(struct vm_area_struct * , struct page * ) ;
   int (*access)(struct vm_area_struct * , unsigned long  , void * , int  , int  ) ;
   int (*set_policy)(struct vm_area_struct * , struct mempolicy * ) ;
   struct mempolicy *(*get_policy)(struct vm_area_struct * , unsigned long  ) ;
   int (*migrate)(struct vm_area_struct * , nodemask_t const   * , nodemask_t const   * ,
                  unsigned long  ) ;
};
#line 18 "include/asm/dma-mapping.h"
struct dma_mapping_ops {
   int (*mapping_error)(struct device * , dma_addr_t  ) ;
   void *(*alloc_coherent)(struct device * , size_t  , dma_addr_t * , gfp_t  ) ;
   void (*free_coherent)(struct device * , size_t  , void * , dma_addr_t  ) ;
   dma_addr_t (*map_single)(struct device * , phys_addr_t  , size_t  , int  ) ;
   void (*unmap_single)(struct device * , dma_addr_t  , size_t  , int  ) ;
   void (*sync_single_for_cpu)(struct device * , dma_addr_t  , size_t  , int  ) ;
   void (*sync_single_for_device)(struct device * , dma_addr_t  , size_t  , int  ) ;
   void (*sync_single_range_for_cpu)(struct device * , dma_addr_t  , unsigned long  ,
                                     size_t  , int  ) ;
   void (*sync_single_range_for_device)(struct device * , dma_addr_t  , unsigned long  ,
                                        size_t  , int  ) ;
   void (*sync_sg_for_cpu)(struct device * , struct scatterlist * , int  , int  ) ;
   void (*sync_sg_for_device)(struct device * , struct scatterlist * , int  , int  ) ;
   int (*map_sg)(struct device * , struct scatterlist * , int  , int  ) ;
   void (*unmap_sg)(struct device * , struct scatterlist * , int  , int  ) ;
   int (*dma_supported)(struct device * , u64  ) ;
   int is_phys ;
};
#line 7 "include/asm-generic/cputime.h"
typedef unsigned long cputime_t;
#line 113 "include/linux/sem.h"
struct sem_undo_list;
#line 126 "include/linux/sem.h"
struct sem_undo_list {
   atomic_t refcnt ;
   spinlock_t lock ;
   struct list_head list_proc ;
};
#line 135 "include/linux/sem.h"
struct sysv_sem {
   struct sem_undo_list *undo_list ;
};
#line 144
struct siginfo;
#line 32 "include/asm/signal.h"
struct __anonstruct_sigset_t_106 {
   unsigned long sig[1U] ;
};
#line 32 "include/asm/signal.h"
typedef struct __anonstruct_sigset_t_106 sigset_t;
#line 17 "include/asm-generic/signal.h"
typedef void __signalfn_t(int  );
#line 18 "include/asm-generic/signal.h"
typedef __signalfn_t *__sighandler_t;
#line 20 "include/asm-generic/signal.h"
typedef void __restorefn_t(void);
#line 21 "include/asm-generic/signal.h"
typedef __restorefn_t *__sigrestore_t;
#line 22 "include/asm-generic/signal.h"
struct sigaction {
   __sighandler_t sa_handler ;
   unsigned long sa_flags ;
   __sigrestore_t sa_restorer ;
   sigset_t sa_mask ;
};
#line 171 "include/asm/signal.h"
struct k_sigaction {
   struct sigaction sa ;
};
#line 183 "include/asm/signal.h"
union sigval {
   int sival_int ;
   void *sival_ptr ;
};
#line 10 "include/asm-generic/siginfo.h"
typedef union sigval sigval_t;
#line 11 "include/asm-generic/siginfo.h"
struct __anonstruct__kill_108 {
   pid_t _pid ;
   uid_t _uid ;
};
#line 11 "include/asm-generic/siginfo.h"
struct __anonstruct__timer_109 {
   timer_t _tid ;
   int _overrun ;
   char _pad[0U] ;
   sigval_t _sigval ;
   int _sys_private ;
};
#line 11 "include/asm-generic/siginfo.h"
struct __anonstruct__rt_110 {
   pid_t _pid ;
   uid_t _uid ;
   sigval_t _sigval ;
};
#line 11 "include/asm-generic/siginfo.h"
struct __anonstruct__sigchld_111 {
   pid_t _pid ;
   uid_t _uid ;
   int _status ;
   clock_t _utime ;
   clock_t _stime ;
};
#line 11 "include/asm-generic/siginfo.h"
struct __anonstruct__sigfault_112 {
   void *_addr ;
};
#line 11 "include/asm-generic/siginfo.h"
struct __anonstruct__sigpoll_113 {
   long _band ;
   int _fd ;
};
#line 11 "include/asm-generic/siginfo.h"
union __anonunion__sifields_107 {
   int _pad[28U] ;
   struct __anonstruct__kill_108 _kill ;
   struct __anonstruct__timer_109 _timer ;
   struct __anonstruct__rt_110 _rt ;
   struct __anonstruct__sigchld_111 _sigchld ;
   struct __anonstruct__sigfault_112 _sigfault ;
   struct __anonstruct__sigpoll_113 _sigpoll ;
};
#line 11 "include/asm-generic/siginfo.h"
struct siginfo {
   int si_signo ;
   int si_errno ;
   int si_code ;
   union __anonunion__sifields_107 _sifields ;
};
#line 93 "include/asm-generic/siginfo.h"
typedef struct siginfo siginfo_t;
#line 20 "include/linux/signal.h"
struct sigpending {
   struct list_head list ;
   sigset_t signal ;
};
#line 374 "include/linux/signal.h"
struct fs_struct {
   atomic_t count ;
   rwlock_t lock ;
   int umask ;
   struct path root ;
   struct path pwd ;
};
#line 90 "include/linux/proportions.h"
struct prop_local_single {
   unsigned long events ;
   unsigned long period ;
   int shift ;
   spinlock_t lock ;
};
#line 10 "include/linux/seccomp.h"
struct __anonstruct_seccomp_t_116 {
   int mode ;
};
#line 10 "include/linux/seccomp.h"
typedef struct __anonstruct_seccomp_t_116 seccomp_t;
#line 21 "include/linux/seccomp.h"
struct plist_head {
   struct list_head prio_list ;
   struct list_head node_list ;
   spinlock_t *lock ;
};
#line 36 "include/linux/rtmutex.h"
struct rt_mutex_waiter;
#line 42 "include/linux/resource.h"
struct rlimit {
   unsigned long rlim_cur ;
   unsigned long rlim_max ;
};
#line 74
struct hrtimer_clock_base;
#line 75
struct hrtimer_cpu_base;
#line 81
enum hrtimer_restart {
    HRTIMER_NORESTART = 0,
    HRTIMER_RESTART = 1
} ;
#line 86
enum hrtimer_cb_mode {
    HRTIMER_CB_SOFTIRQ = 0,
    HRTIMER_CB_IRQSAFE = 1,
    HRTIMER_CB_IRQSAFE_NO_RESTART = 2,
    HRTIMER_CB_IRQSAFE_PERCPU = 3,
    HRTIMER_CB_IRQSAFE_UNLOCKED = 4
} ;
#line 94 "include/linux/resource.h"
struct hrtimer {
   struct rb_node node ;
   ktime_t expires ;
   enum hrtimer_restart (*function)(struct hrtimer * ) ;
   struct hrtimer_clock_base *base ;
   unsigned long state ;
   enum hrtimer_cb_mode cb_mode ;
   struct list_head cb_entry ;
   void *start_site ;
   char start_comm[16U] ;
   int start_pid ;
};
#line 148 "include/linux/hrtimer.h"
struct hrtimer_clock_base {
   struct hrtimer_cpu_base *cpu_base ;
   clockid_t index ;
   struct rb_root active ;
   struct rb_node *first ;
   ktime_t resolution ;
   ktime_t (*get_time)(void) ;
   ktime_t (*get_softirq_time)(void) ;
   ktime_t softirq_time ;
   ktime_t offset ;
   int (*reprogram)(struct hrtimer * , struct hrtimer_clock_base * , ktime_t  ) ;
};
#line 176 "include/linux/hrtimer.h"
struct hrtimer_cpu_base {
   spinlock_t lock ;
   struct hrtimer_clock_base clock_base[2U] ;
   struct list_head cb_pending ;
   ktime_t expires_next ;
   int hres_active ;
   unsigned long nr_events ;
};
#line 402 "include/linux/hrtimer.h"
struct task_io_accounting {
   u64 rchar ;
   u64 wchar ;
   u64 syscr ;
   u64 syscw ;
   u64 read_bytes ;
   u64 write_bytes ;
   u64 cancelled_write_bytes ;
};
#line 45 "include/linux/task_io_accounting.h"
struct latency_record {
   unsigned long backtrace[12U] ;
   unsigned int count ;
   unsigned long time ;
   unsigned long max ;
};
#line 31 "include/linux/latencytop.h"
struct futex_pi_state;
#line 32
struct robust_list_head;
#line 138 "include/linux/sched.h"
struct cfs_rq;
#line 139
struct task_group;
#line 334
struct nsproxy;
#line 43 "include/linux/aio_abi.h"
struct io_event {
   __u64 data ;
   __u64 obj ;
   __s64 res ;
   __s64 res2 ;
};
#line 105 "include/linux/aio_abi.h"
struct iovec {
   void *iov_base ;
   __kernel_size_t iov_len ;
};
#line 56 "include/linux/uio.h"
union __anonunion_ki_obj_117 {
   void *user ;
   struct task_struct *tsk ;
};
#line 56 "include/linux/uio.h"
struct kiocb {
   struct list_head ki_run_list ;
   unsigned long ki_flags ;
   int ki_users ;
   unsigned int ki_key ;
   struct file *ki_filp ;
   struct kioctx *ki_ctx ;
   int (*ki_cancel)(struct kiocb * , struct io_event * ) ;
   ssize_t (*ki_retry)(struct kiocb * ) ;
   void (*ki_dtor)(struct kiocb * ) ;
   union __anonunion_ki_obj_117 ki_obj ;
   __u64 ki_user_data ;
   wait_queue_t ki_wait ;
   loff_t ki_pos ;
   void *private ;
   unsigned short ki_opcode ;
   size_t ki_nbytes ;
   char *ki_buf ;
   size_t ki_left ;
   struct iovec ki_inline_vec ;
   struct iovec *ki_iovec ;
   unsigned long ki_nr_segs ;
   unsigned long ki_cur_seg ;
   struct list_head ki_list ;
   struct file *ki_eventfd ;
};
#line 162 "include/linux/aio.h"
struct aio_ring_info {
   unsigned long mmap_base ;
   unsigned long mmap_size ;
   struct page **ring_pages ;
   spinlock_t ring_lock ;
   long nr_pages ;
   unsigned int nr ;
   unsigned int tail ;
   struct page *internal_pages[8U] ;
};
#line 178 "include/linux/aio.h"
struct kioctx {
   atomic_t users ;
   int dead ;
   struct mm_struct *mm ;
   unsigned long user_id ;
   struct kioctx *next ;
   wait_queue_head_t wait ;
   spinlock_t ctx_lock ;
   int reqs_active ;
   struct list_head active_reqs ;
   struct list_head run_list ;
   unsigned int max_reqs ;
   struct aio_ring_info ring_info ;
   struct delayed_work wq ;
};
#line 393 "include/linux/sched.h"
struct sighand_struct {
   atomic_t count ;
   struct k_sigaction action[64U] ;
   spinlock_t siglock ;
   wait_queue_head_t signalfd_wqh ;
};
#line 419 "include/linux/sched.h"
struct pacct_struct {
   int ac_flag ;
   long ac_exitcode ;
   unsigned long ac_mem ;
   cputime_t ac_utime ;
   cputime_t ac_stime ;
   unsigned long ac_minflt ;
   unsigned long ac_majflt ;
};
#line 427 "include/linux/sched.h"
union __anonunion_ldv_18436_118 {
   pid_t pgrp ;
   pid_t __pgrp ;
};
#line 427 "include/linux/sched.h"
union __anonunion_ldv_18441_119 {
   pid_t session ;
   pid_t __session ;
};
#line 427
struct tty_struct;
#line 427
struct taskstats;
#line 427
struct tty_audit_buf;
#line 427 "include/linux/sched.h"
struct signal_struct {
   atomic_t count ;
   atomic_t live ;
   wait_queue_head_t wait_chldexit ;
   struct task_struct *curr_target ;
   struct sigpending shared_pending ;
   int group_exit_code ;
   int notify_count ;
   struct task_struct *group_exit_task ;
   int group_stop_count ;
   unsigned int flags ;
   struct list_head posix_timers ;
   struct hrtimer real_timer ;
   struct pid *leader_pid ;
   ktime_t it_real_incr ;
   cputime_t it_prof_expires ;
   cputime_t it_virt_expires ;
   cputime_t it_prof_incr ;
   cputime_t it_virt_incr ;
   union __anonunion_ldv_18436_118 ldv_18436 ;
   struct pid *tty_old_pgrp ;
   union __anonunion_ldv_18441_119 ldv_18441 ;
   int leader ;
   struct tty_struct *tty ;
   cputime_t utime ;
   cputime_t stime ;
   cputime_t cutime ;
   cputime_t cstime ;
   cputime_t gtime ;
   cputime_t cgtime ;
   unsigned long nvcsw ;
   unsigned long nivcsw ;
   unsigned long cnvcsw ;
   unsigned long cnivcsw ;
   unsigned long min_flt ;
   unsigned long maj_flt ;
   unsigned long cmin_flt ;
   unsigned long cmaj_flt ;
   unsigned long inblock ;
   unsigned long oublock ;
   unsigned long cinblock ;
   unsigned long coublock ;
   struct task_io_accounting ioac ;
   unsigned long long sum_sched_runtime ;
   struct rlimit rlim[16U] ;
   struct list_head cpu_timers[3U] ;
   struct key *session_keyring ;
   struct key *process_keyring ;
   struct pacct_struct pacct ;
   struct taskstats *stats ;
   unsigned int audit_tty ;
   struct tty_audit_buf *tty_audit_buf ;
};
#line 577 "include/linux/sched.h"
struct user_struct {
   atomic_t __count ;
   atomic_t processes ;
   atomic_t files ;
   atomic_t sigpending ;
   atomic_t inotify_watches ;
   atomic_t inotify_devs ;
   unsigned long mq_bytes ;
   unsigned long locked_shm ;
   struct key *uid_keyring ;
   struct key *session_keyring ;
   struct hlist_node uidhash_node ;
   uid_t uid ;
   struct task_group *tg ;
   struct kobject kobj ;
   struct work_struct work ;
};
#line 619
struct reclaim_state;
#line 620 "include/linux/sched.h"
struct sched_info {
   unsigned long pcount ;
   unsigned long long cpu_time ;
   unsigned long long run_delay ;
   unsigned long long last_arrival ;
   unsigned long long last_queued ;
   unsigned int bkl_count ;
};
#line 643 "include/linux/sched.h"
struct task_delay_info {
   spinlock_t lock ;
   unsigned int flags ;
   struct timespec blkio_start ;
   struct timespec blkio_end ;
   u64 blkio_delay ;
   u64 swapin_delay ;
   u32 blkio_count ;
   u32 swapin_count ;
   struct timespec freepages_start ;
   struct timespec freepages_end ;
   u64 freepages_delay ;
   u32 freepages_count ;
};
#line 684
enum cpu_idle_type {
    CPU_IDLE = 0,
    CPU_NOT_IDLE = 1,
    CPU_NEWLY_IDLE = 2,
    CPU_MAX_IDLE_TYPES = 3
} ;
#line 691 "include/linux/sched.h"
struct sched_group {
   struct sched_group *next ;
   cpumask_t cpumask ;
   unsigned int __cpu_power ;
   u32 reciprocal_cpu_power ;
};
#line 751
enum sched_domain_level {
    SD_LV_NONE = 0,
    SD_LV_SIBLING = 1,
    SD_LV_MC = 2,
    SD_LV_CPU = 3,
    SD_LV_NODE = 4,
    SD_LV_ALLNODES = 5,
    SD_LV_MAX = 6
} ;
#line 765 "include/linux/sched.h"
struct sched_domain {
   struct sched_domain *parent ;
   struct sched_domain *child ;
   struct sched_group *groups ;
   cpumask_t span ;
   unsigned long min_interval ;
   unsigned long max_interval ;
   unsigned int busy_factor ;
   unsigned int imbalance_pct ;
   unsigned int cache_nice_tries ;
   unsigned int busy_idx ;
   unsigned int idle_idx ;
   unsigned int newidle_idx ;
   unsigned int wake_idx ;
   unsigned int forkexec_idx ;
   int flags ;
   enum sched_domain_level level ;
   unsigned long last_balance ;
   unsigned int balance_interval ;
   unsigned int nr_balance_failed ;
   u64 last_update ;
   unsigned int lb_count[3U] ;
   unsigned int lb_failed[3U] ;
   unsigned int lb_balanced[3U] ;
   unsigned int lb_imbalance[3U] ;
   unsigned int lb_gained[3U] ;
   unsigned int lb_hot_gained[3U] ;
   unsigned int lb_nobusyg[3U] ;
   unsigned int lb_nobusyq[3U] ;
   unsigned int alb_count ;
   unsigned int alb_failed ;
   unsigned int alb_pushed ;
   unsigned int sbe_count ;
   unsigned int sbe_balanced ;
   unsigned int sbe_pushed ;
   unsigned int sbf_count ;
   unsigned int sbf_balanced ;
   unsigned int sbf_pushed ;
   unsigned int ttwu_wake_remote ;
   unsigned int ttwu_move_affine ;
   unsigned int ttwu_move_balance ;
   char *name ;
};
#line 835
struct io_context;
#line 836 "include/linux/sched.h"
struct group_info {
   int ngroups ;
   atomic_t usage ;
   gid_t small_block[32U] ;
   int nblocks ;
   gid_t *blocks[0U] ;
};
#line 887
struct audit_context;
#line 889
struct rq;
#line 890 "include/linux/sched.h"
struct sched_class {
   struct sched_class  const  *next ;
   void (*enqueue_task)(struct rq * , struct task_struct * , int  ) ;
   void (*dequeue_task)(struct rq * , struct task_struct * , int  ) ;
   void (*yield_task)(struct rq * ) ;
   int (*select_task_rq)(struct task_struct * , int  ) ;
   void (*check_preempt_curr)(struct rq * , struct task_struct * , int  ) ;
   struct task_struct *(*pick_next_task)(struct rq * ) ;
   void (*put_prev_task)(struct rq * , struct task_struct * ) ;
   unsigned long (*load_balance)(struct rq * , int  , struct rq * , unsigned long  ,
                                 struct sched_domain * , enum cpu_idle_type  , int * ,
                                 int * ) ;
   int (*move_one_task)(struct rq * , int  , struct rq * , struct sched_domain * ,
                        enum cpu_idle_type  ) ;
   void (*pre_schedule)(struct rq * , struct task_struct * ) ;
   void (*post_schedule)(struct rq * ) ;
   void (*task_wake_up)(struct rq * , struct task_struct * ) ;
   void (*set_curr_task)(struct rq * ) ;
   void (*task_tick)(struct rq * , struct task_struct * , int  ) ;
   void (*task_new)(struct rq * , struct task_struct * ) ;
   void (*set_cpus_allowed)(struct task_struct * , cpumask_t const   * ) ;
   void (*rq_online)(struct rq * ) ;
   void (*rq_offline)(struct rq * ) ;
   void (*switched_from)(struct rq * , struct task_struct * , int  ) ;
   void (*switched_to)(struct rq * , struct task_struct * , int  ) ;
   void (*prio_changed)(struct rq * , struct task_struct * , int  , int  ) ;
   void (*moved_group)(struct task_struct * ) ;
};
#line 941 "include/linux/sched.h"
struct load_weight {
   unsigned long weight ;
   unsigned long inv_weight ;
};
#line 946 "include/linux/sched.h"
struct sched_entity {
   struct load_weight load ;
   struct rb_node run_node ;
   struct list_head group_node ;
   unsigned int on_rq ;
   u64 exec_start ;
   u64 sum_exec_runtime ;
   u64 vruntime ;
   u64 prev_sum_exec_runtime ;
   u64 last_wakeup ;
   u64 avg_overlap ;
   u64 wait_start ;
   u64 wait_max ;
   u64 wait_count ;
   u64 wait_sum ;
   u64 sleep_start ;
   u64 sleep_max ;
   s64 sum_sleep_runtime ;
   u64 block_start ;
   u64 block_max ;
   u64 exec_max ;
   u64 slice_max ;
   u64 nr_migrations ;
   u64 nr_migrations_cold ;
   u64 nr_failed_migrations_affine ;
   u64 nr_failed_migrations_running ;
   u64 nr_failed_migrations_hot ;
   u64 nr_forced_migrations ;
   u64 nr_forced2_migrations ;
   u64 nr_wakeups ;
   u64 nr_wakeups_sync ;
   u64 nr_wakeups_migrate ;
   u64 nr_wakeups_local ;
   u64 nr_wakeups_remote ;
   u64 nr_wakeups_affine ;
   u64 nr_wakeups_affine_attempts ;
   u64 nr_wakeups_passive ;
   u64 nr_wakeups_idle ;
   struct sched_entity *parent ;
   struct cfs_rq *cfs_rq ;
   struct cfs_rq *my_q ;
};
#line 1012
struct rt_rq;
#line 1012 "include/linux/sched.h"
struct sched_rt_entity {
   struct list_head run_list ;
   unsigned long timeout ;
   unsigned int time_slice ;
   int nr_cpus_allowed ;
   struct sched_rt_entity *back ;
   struct sched_rt_entity *parent ;
   struct rt_rq *rt_rq ;
   struct rt_rq *my_q ;
};
#line 1028
struct linux_binfmt;
#line 1028
struct css_set;
#line 1028
struct compat_robust_list_head;
#line 1028 "include/linux/sched.h"
struct task_struct {
   long volatile   state ;
   void *stack ;
   atomic_t usage ;
   unsigned int flags ;
   unsigned int ptrace ;
   int lock_depth ;
   int prio ;
   int static_prio ;
   int normal_prio ;
   unsigned int rt_priority ;
   struct sched_class  const  *sched_class ;
   struct sched_entity se ;
   struct sched_rt_entity rt ;
   struct hlist_head preempt_notifiers ;
   unsigned char fpu_counter ;
   s8 oomkilladj ;
   unsigned int policy ;
   cpumask_t cpus_allowed ;
   struct sched_info sched_info ;
   struct list_head tasks ;
   struct mm_struct *mm ;
   struct mm_struct *active_mm ;
   struct linux_binfmt *binfmt ;
   int exit_state ;
   int exit_code ;
   int exit_signal ;
   int pdeath_signal ;
   unsigned int personality ;
   unsigned char did_exec : 1 ;
   pid_t pid ;
   pid_t tgid ;
   struct task_struct *real_parent ;
   struct task_struct *parent ;
   struct list_head children ;
   struct list_head sibling ;
   struct task_struct *group_leader ;
   struct list_head ptraced ;
   struct list_head ptrace_entry ;
   struct pid_link pids[3U] ;
   struct list_head thread_group ;
   struct completion *vfork_done ;
   int *set_child_tid ;
   int *clear_child_tid ;
   cputime_t utime ;
   cputime_t stime ;
   cputime_t utimescaled ;
   cputime_t stimescaled ;
   cputime_t gtime ;
   cputime_t prev_utime ;
   cputime_t prev_stime ;
   unsigned long nvcsw ;
   unsigned long nivcsw ;
   struct timespec start_time ;
   struct timespec real_start_time ;
   unsigned long min_flt ;
   unsigned long maj_flt ;
   cputime_t it_prof_expires ;
   cputime_t it_virt_expires ;
   unsigned long long it_sched_expires ;
   struct list_head cpu_timers[3U] ;
   uid_t uid ;
   uid_t euid ;
   uid_t suid ;
   uid_t fsuid ;
   gid_t gid ;
   gid_t egid ;
   gid_t sgid ;
   gid_t fsgid ;
   struct group_info *group_info ;
   kernel_cap_t cap_effective ;
   kernel_cap_t cap_inheritable ;
   kernel_cap_t cap_permitted ;
   kernel_cap_t cap_bset ;
   struct user_struct *user ;
   unsigned int securebits ;
   unsigned char jit_keyring ;
   struct key *request_key_auth ;
   struct key *thread_keyring ;
   char comm[16U] ;
   int link_count ;
   int total_link_count ;
   struct sysv_sem sysvsem ;
   unsigned long last_switch_timestamp ;
   unsigned long last_switch_count ;
   struct thread_struct thread ;
   struct fs_struct *fs ;
   struct files_struct *files ;
   struct nsproxy *nsproxy ;
   struct signal_struct *signal ;
   struct sighand_struct *sighand ;
   sigset_t blocked ;
   sigset_t real_blocked ;
   sigset_t saved_sigmask ;
   struct sigpending pending ;
   unsigned long sas_ss_sp ;
   size_t sas_ss_size ;
   int (*notifier)(void * ) ;
   void *notifier_data ;
   sigset_t *notifier_mask ;
   void *security ;
   struct audit_context *audit_context ;
   uid_t loginuid ;
   unsigned int sessionid ;
   seccomp_t seccomp ;
   u32 parent_exec_id ;
   u32 self_exec_id ;
   spinlock_t alloc_lock ;
   spinlock_t pi_lock ;
   struct plist_head pi_waiters ;
   struct rt_mutex_waiter *pi_blocked_on ;
   struct mutex_waiter *blocked_on ;
   unsigned int irq_events ;
   int hardirqs_enabled ;
   unsigned long hardirq_enable_ip ;
   unsigned int hardirq_enable_event ;
   unsigned long hardirq_disable_ip ;
   unsigned int hardirq_disable_event ;
   int softirqs_enabled ;
   unsigned long softirq_disable_ip ;
   unsigned int softirq_disable_event ;
   unsigned long softirq_enable_ip ;
   unsigned int softirq_enable_event ;
   int hardirq_context ;
   int softirq_context ;
   u64 curr_chain_key ;
   int lockdep_depth ;
   unsigned int lockdep_recursion ;
   struct held_lock held_locks[48U] ;
   void *journal_info ;
   struct bio *bio_list ;
   struct bio **bio_tail ;
   struct reclaim_state *reclaim_state ;
   struct backing_dev_info *backing_dev_info ;
   struct io_context *io_context ;
   unsigned long ptrace_message ;
   siginfo_t *last_siginfo ;
   struct task_io_accounting ioac ;
   u64 acct_rss_mem1 ;
   u64 acct_vm_mem1 ;
   cputime_t acct_timexpd ;
   nodemask_t mems_allowed ;
   int cpuset_mems_generation ;
   int cpuset_mem_spread_rotor ;
   struct css_set *cgroups ;
   struct list_head cg_list ;
   struct robust_list_head *robust_list ;
   struct compat_robust_list_head *compat_robust_list ;
   struct list_head pi_state_list ;
   struct futex_pi_state *pi_state_cache ;
   struct mempolicy *mempolicy ;
   short il_next ;
   atomic_t fs_excl ;
   struct rcu_head rcu ;
   struct pipe_inode_info *splice_pipe ;
   struct task_delay_info *delays ;
   int make_it_fail ;
   struct prop_local_single dirties ;
   int latency_record_count ;
   struct latency_record latency_record[32U] ;
};
#line 41 "include/linux/smp_lock.h"
struct cdev {
   struct kobject kobj ;
   struct module *owner ;
   struct file_operations  const  *ops ;
   struct list_head list ;
   dev_t dev ;
   unsigned int count ;
};
#line 34 "include/linux/cdev.h"
struct exception_table_entry {
   unsigned long insn ;
   unsigned long fixup ;
};
#line 15 "include/asm/compat.h"
typedef s32 compat_time_t;
#line 36 "include/asm/compat.h"
typedef s32 compat_long_t;
#line 41 "include/asm/compat.h"
struct compat_timespec {
   compat_time_t tv_sec ;
   s32 tv_nsec ;
};
#line 195 "include/asm/compat.h"
typedef u32 compat_uptr_t;
#line 149 "include/linux/compat.h"
struct compat_robust_list {
   compat_uptr_t next ;
};
#line 153 "include/linux/compat.h"
struct compat_robust_list_head {
   struct compat_robust_list list ;
   compat_long_t futex_offset ;
   compat_uptr_t list_op_pending ;
};
#line 155 "include/asm/mtrr.h"
enum chipset_type {
    NOT_SUPPORTED = 0,
    SUPPORTED = 1
} ;
#line 160 "include/asm/mtrr.h"
struct agp_version {
   u16 major ;
   u16 minor ;
};
#line 44 "include/linux/agp_backend.h"
struct agp_kern_info {
   struct agp_version version ;
   struct pci_dev *device ;
   enum chipset_type chipset ;
   unsigned long mode ;
   unsigned long aper_base ;
   size_t aper_size ;
   int max_memory ;
   int current_memory ;
   bool cant_use_aperture ;
   unsigned long page_mask ;
   struct vm_operations_struct *vm_ops ;
};
#line 58
struct agp_bridge_data;
#line 32 "include/linux/poll.h"
struct poll_table_struct {
   void (*qproc)(struct file * , wait_queue_head_t * , struct poll_table_struct * ) ;
};
#line 19 "include/linux/irqreturn.h"
typedef int irqreturn_t;
#line 63 "include/drm/drm.h"
typedef unsigned int drm_handle_t;
#line 65 "include/drm/drm.h"
typedef unsigned int drm_drawable_t;
#line 66 "include/drm/drm.h"
typedef unsigned int drm_magic_t;
#line 91 "include/drm/drm.h"
struct drm_tex_region {
   unsigned char next ;
   unsigned char prev ;
   unsigned char in_use ;
   unsigned char padding ;
   unsigned int age ;
};
#line 102 "include/drm/drm.h"
struct drm_hw_lock {
   unsigned int volatile   lock ;
   char padding[60U] ;
};
#line 165
enum drm_map_type {
    _DRM_FRAME_BUFFER = 0,
    _DRM_REGISTERS = 1,
    _DRM_SHM = 2,
    _DRM_AGP = 3,
    _DRM_SCATTER_GATHER = 4,
    _DRM_CONSISTENT = 5
} ;
#line 174
enum drm_map_flags {
    _DRM_RESTRICTED = 1,
    _DRM_READ_ONLY = 2,
    _DRM_LOCKED = 4,
    _DRM_KERNEL = 8,
    _DRM_WRITE_COMBINING = 16,
    _DRM_CONTAINS_LOCK = 32,
    _DRM_REMOVABLE = 64,
    _DRM_DRIVER = 128
} ;
#line 196 "include/drm/drm.h"
struct drm_map {
   unsigned long offset ;
   unsigned long size ;
   enum drm_map_type type ;
   enum drm_map_flags flags ;
   void *handle ;
   int mtrr ;
};
#line 225
enum drm_stat_type {
    _DRM_STAT_LOCK = 0,
    _DRM_STAT_OPENS = 1,
    _DRM_STAT_CLOSES = 2,
    _DRM_STAT_IOCTLS = 3,
    _DRM_STAT_LOCKS = 4,
    _DRM_STAT_UNLOCKS = 5,
    _DRM_STAT_VALUE = 6,
    _DRM_STAT_BYTE = 7,
    _DRM_STAT_COUNT = 8,
    _DRM_STAT_IRQ = 9,
    _DRM_STAT_PRIMARY = 10,
    _DRM_STAT_SECONDARY = 11,
    _DRM_STAT_DMA = 12,
    _DRM_STAT_SPECIAL = 13,
    _DRM_STAT_MISSED = 14
} ;
#line 390
enum drm_ctx_flags {
    _DRM_CONTEXT_PRESERVED = 1,
    _DRM_CONTEXT_2DONLY = 2
} ;
#line 562 "include/drm/drm.h"
struct drm_set_version {
   int drm_di_major ;
   int drm_di_minor ;
   int drm_dd_major ;
   int drm_dd_minor ;
};
#line 600 "include/drm/drm.h"
struct idr_layer {
   unsigned long bitmap ;
   struct idr_layer *ary[64U] ;
   int count ;
   struct rcu_head rcu_head ;
};
#line 57 "include/linux/idr.h"
struct idr {
   struct idr_layer *top ;
   struct idr_layer *id_free ;
   int layers ;
   int id_free_cnt ;
   spinlock_t lock ;
};
#line 144
struct drm_file;
#line 145
struct drm_device;
#line 44 "include/drm/drm_hashtab.h"
struct drm_open_hash {
   unsigned int size ;
   unsigned int order ;
   unsigned int fill ;
   struct hlist_head *table ;
   int use_vmalloc ;
};
#line 270 "include/drm/drmP.h"
typedef int drm_ioctl_t(struct drm_device * , void * , struct drm_file * );
#line 274 "include/drm/drmP.h"
struct drm_ioctl_desc {
   unsigned int cmd ;
   drm_ioctl_t *func ;
   int flags ;
};
#line 304
enum ldv_18136 {
    DRM_LIST_NONE = 0,
    DRM_LIST_FREE = 1,
    DRM_LIST_WAIT = 2,
    DRM_LIST_PEND = 3,
    DRM_LIST_PRIO = 4,
    DRM_LIST_RECLAIM = 5
} ;
#line 313 "include/drm/drmP.h"
struct drm_buf {
   int idx ;
   int total ;
   int order ;
   int used ;
   unsigned long offset ;
   void *address ;
   unsigned long bus_address ;
   struct drm_buf *next ;
   int volatile   waiting ;
   int volatile   pending ;
   wait_queue_head_t dma_wait ;
   struct drm_file *file_priv ;
   int context ;
   int while_locked ;
   enum ldv_18136 list ;
   int dev_priv_size ;
   void *dev_private ;
};
#line 335 "include/drm/drmP.h"
struct drm_waitlist {
   int count ;
   struct drm_buf **bufs ;
   struct drm_buf **rp ;
   struct drm_buf **wp ;
   struct drm_buf **end ;
   spinlock_t read_lock ;
   spinlock_t write_lock ;
};
#line 346 "include/drm/drmP.h"
struct drm_freelist {
   int initialized ;
   atomic_t count ;
   struct drm_buf *next ;
   wait_queue_head_t waiting ;
   int low_mark ;
   int high_mark ;
   atomic_t wfh ;
   spinlock_t lock ;
};
#line 358 "include/drm/drmP.h"
struct drm_dma_handle {
   dma_addr_t busaddr ;
   void *vaddr ;
   size_t size ;
};
#line 363 "include/drm/drmP.h"
typedef struct drm_dma_handle drm_dma_handle_t;
#line 364 "include/drm/drmP.h"
struct drm_buf_entry {
   int buf_size ;
   int buf_count ;
   struct drm_buf *buflist ;
   int seg_count ;
   int page_order ;
   struct drm_dma_handle **seglist ;
   struct drm_freelist freelist ;
};
#line 378
struct drm_minor;
#line 378 "include/drm/drmP.h"
struct drm_file {
   int authenticated ;
   int master ;
   pid_t pid ;
   uid_t uid ;
   drm_magic_t magic ;
   unsigned long ioctl_count ;
   struct list_head lhead ;
   struct drm_minor *minor ;
   int remove_auth_on_close ;
   unsigned long lock_count ;
   struct idr object_idr ;
   spinlock_t table_lock ;
   struct file *filp ;
   void *driver_priv ;
};
#line 398 "include/drm/drmP.h"
struct drm_queue {
   atomic_t use_count ;
   atomic_t finalization ;
   atomic_t block_count ;
   atomic_t block_read ;
   wait_queue_head_t read_queue ;
   atomic_t block_write ;
   wait_queue_head_t write_queue ;
   atomic_t total_queued ;
   atomic_t total_flushed ;
   atomic_t total_locks ;
   enum drm_ctx_flags flags ;
   struct drm_waitlist waitlist ;
   wait_queue_head_t flush_queue ;
};
#line 415 "include/drm/drmP.h"
struct drm_lock_data {
   struct drm_hw_lock *hw_lock ;
   struct drm_file *file_priv ;
   wait_queue_head_t lock_queue ;
   unsigned long lock_time ;
   spinlock_t spinlock ;
   uint32_t kernel_waiters ;
   uint32_t user_waiters ;
   int idle_has_lock ;
};
#line 430
enum ldv_18154 {
    _DRM_DMA_USE_AGP = 1,
    _DRM_DMA_USE_SG = 2,
    _DRM_DMA_USE_FB = 4,
    _DRM_DMA_USE_PCI_RO = 8
} ;
#line 437 "include/drm/drmP.h"
struct drm_device_dma {
   struct drm_buf_entry bufs[23U] ;
   int buf_count ;
   struct drm_buf **buflist ;
   int seg_count ;
   int page_count ;
   unsigned long *pagelist ;
   unsigned long byte_count ;
   enum ldv_18154 flags ;
};
#line 462 "include/drm/drmP.h"
struct drm_agp_head {
   struct agp_kern_info agp_info ;
   struct list_head memory ;
   unsigned long mode ;
   struct agp_bridge_data *bridge ;
   int enabled ;
   int acquired ;
   unsigned long base ;
   int agp_mtrr ;
   int cant_use_aperture ;
   unsigned long page_mask ;
};
#line 480 "include/drm/drmP.h"
struct drm_sg_mem {
   unsigned long handle ;
   void *virtual ;
   int pages ;
   struct page **pagelist ;
   dma_addr_t *busaddr ;
};
#line 491 "include/drm/drmP.h"
struct drm_sigdata {
   int context ;
   struct drm_hw_lock *lock ;
};
#line 496
struct drm_mm;
#line 511 "include/drm/drmP.h"
struct drm_mm {
   struct list_head fl_entry ;
   struct list_head ml_entry ;
};
#line 528 "include/drm/drmP.h"
typedef struct drm_map drm_local_map_t;
#line 564 "include/drm/drmP.h"
struct drm_gem_object {
   struct kref refcount ;
   struct kref handlecount ;
   struct drm_device *dev ;
   struct file *filp ;
   size_t size ;
   int name ;
   uint32_t read_domains ;
   uint32_t write_domain ;
   uint32_t pending_read_domains ;
   uint32_t pending_write_domain ;
   void *driver_private ;
};
#line 614 "include/drm/drmP.h"
struct drm_driver {
   int (*load)(struct drm_device * , unsigned long  ) ;
   int (*firstopen)(struct drm_device * ) ;
   int (*open)(struct drm_device * , struct drm_file * ) ;
   void (*preclose)(struct drm_device * , struct drm_file * ) ;
   void (*postclose)(struct drm_device * , struct drm_file * ) ;
   void (*lastclose)(struct drm_device * ) ;
   int (*unload)(struct drm_device * ) ;
   int (*suspend)(struct drm_device * , pm_message_t  ) ;
   int (*resume)(struct drm_device * ) ;
   int (*dma_ioctl)(struct drm_device * , void * , struct drm_file * ) ;
   void (*dma_ready)(struct drm_device * ) ;
   int (*dma_quiescent)(struct drm_device * ) ;
   int (*context_ctor)(struct drm_device * , int  ) ;
   int (*context_dtor)(struct drm_device * , int  ) ;
   int (*kernel_context_switch)(struct drm_device * , int  , int  ) ;
   void (*kernel_context_switch_unlock)(struct drm_device * ) ;
   int (*dri_library_name)(struct drm_device * , char * ) ;
   u32 (*get_vblank_counter)(struct drm_device * , int  ) ;
   int (*enable_vblank)(struct drm_device * , int  ) ;
   void (*disable_vblank)(struct drm_device * , int  ) ;
   int (*device_is_agp)(struct drm_device * ) ;
   irqreturn_t (*irq_handler)(int  , void * ) ;
   void (*irq_preinstall)(struct drm_device * ) ;
   int (*irq_postinstall)(struct drm_device * ) ;
   void (*irq_uninstall)(struct drm_device * ) ;
   void (*reclaim_buffers)(struct drm_device * , struct drm_file * ) ;
   void (*reclaim_buffers_locked)(struct drm_device * , struct drm_file * ) ;
   void (*reclaim_buffers_idlelocked)(struct drm_device * , struct drm_file * ) ;
   unsigned long (*get_map_ofs)(struct drm_map * ) ;
   unsigned long (*get_reg_ofs)(struct drm_device * ) ;
   void (*set_version)(struct drm_device * , struct drm_set_version * ) ;
   int (*proc_init)(struct drm_minor * ) ;
   void (*proc_cleanup)(struct drm_minor * ) ;
   int (*gem_init_object)(struct drm_gem_object * ) ;
   void (*gem_free_object)(struct drm_gem_object * ) ;
   int major ;
   int minor ;
   int patchlevel ;
   char *name ;
   char *desc ;
   char *date ;
   u32 driver_features ;
   int dev_priv_size ;
   struct drm_ioctl_desc *ioctls ;
   int num_ioctls ;
   struct file_operations fops ;
   struct pci_driver pci_driver ;
};
#line 741 "include/drm/drmP.h"
struct drm_minor {
   int index ;
   int type ;
   dev_t device ;
   struct device kdev ;
   struct drm_device *dev ;
   struct proc_dir_entry *dev_root ;
};
#line 756 "include/drm/drmP.h"
struct drm_device {
   char *unique ;
   int unique_len ;
   char *devname ;
   int if_version ;
   int blocked ;
   spinlock_t count_lock ;
   struct mutex struct_mutex ;
   int open_count ;
   atomic_t ioctl_count ;
   atomic_t vma_count ;
   int buf_use ;
   atomic_t buf_alloc ;
   unsigned long counters ;
   enum drm_stat_type types[15U] ;
   atomic_t counts[15U] ;
   struct list_head filelist ;
   struct drm_open_hash magiclist ;
   struct list_head magicfree ;
   struct list_head maplist ;
   int map_count ;
   struct drm_open_hash map_hash ;
   struct list_head ctxlist ;
   int ctx_count ;
   struct mutex ctxlist_mutex ;
   struct idr ctx_idr ;
   struct list_head vmalist ;
   struct drm_lock_data lock ;
   int queue_count ;
   int queue_reserved ;
   int queue_slots ;
   struct drm_queue **queuelist ;
   struct drm_device_dma *dma ;
   int irq_enabled ;
   long volatile   context_flag ;
   long volatile   interrupt_flag ;
   long volatile   dma_flag ;
   struct timer_list timer ;
   wait_queue_head_t context_wait ;
   int last_checked ;
   int last_context ;
   unsigned long last_switch ;
   struct work_struct work ;
   int vblank_disable_allowed ;
   wait_queue_head_t *vbl_queue ;
   atomic_t *_vblank_count ;
   spinlock_t vbl_lock ;
   struct list_head *vbl_sigs ;
   atomic_t vbl_signal_pending ;
   atomic_t *vblank_refcount ;
   u32 *last_vblank ;
   int *vblank_enabled ;
   int *vblank_inmodeset ;
   struct timer_list vblank_disable_timer ;
   u32 max_vblank_count ;
   spinlock_t tasklet_lock ;
   void (*locked_tasklet_func)(struct drm_device * ) ;
   cycles_t ctx_start ;
   cycles_t lck_start ;
   struct fasync_struct *buf_async ;
   wait_queue_head_t buf_readers ;
   wait_queue_head_t buf_writers ;
   struct drm_agp_head *agp ;
   struct pci_dev *pdev ;
   int pci_vendor ;
   int pci_device ;
   struct drm_sg_mem *sg ;
   int num_crtcs ;
   void *dev_private ;
   struct drm_sigdata sigdata ;
   sigset_t sigmask ;
   struct drm_driver *driver ;
   drm_local_map_t *agp_buffer_map ;
   unsigned int agp_buffer_token ;
   struct drm_minor *primary ;
   spinlock_t drw_lock ;
   struct idr drw_idr ;
   spinlock_t object_name_lock ;
   struct idr object_name_idr ;
   atomic_t object_count ;
   atomic_t object_memory ;
   atomic_t pin_count ;
   atomic_t pin_memory ;
   atomic_t gtt_count ;
   atomic_t gtt_memory ;
   uint32_t gtt_total ;
   uint32_t invalidate_domains ;
   uint32_t flush_domains ;
};
#line 65 "include/drm/i915_drm.h"
struct _drm_i915_sarea {
   struct drm_tex_region texList[256U] ;
   int last_upload ;
   int last_enqueue ;
   int last_dispatch ;
   int ctxOwner ;
   int texAge ;
   int pf_enabled ;
   int pf_active ;
   int pf_current_page ;
   int perf_boxes ;
   int width ;
   int height ;
   drm_handle_t front_handle ;
   int front_offset ;
   int front_size ;
   drm_handle_t back_handle ;
   int back_offset ;
   int back_size ;
   drm_handle_t depth_handle ;
   int depth_offset ;
   int depth_size ;
   drm_handle_t tex_handle ;
   int tex_offset ;
   int tex_size ;
   int log_tex_granularity ;
   int pitch ;
   int rotation ;
   int rotated_offset ;
   int rotated_size ;
   int rotated_pitch ;
   int virtualX ;
   int virtualY ;
   unsigned int front_tiled ;
   unsigned int back_tiled ;
   unsigned int depth_tiled ;
   unsigned int rotated_tiled ;
   unsigned int rotated2_tiled ;
   int pipeA_x ;
   int pipeA_y ;
   int pipeA_w ;
   int pipeA_h ;
   int pipeB_x ;
   int pipeB_y ;
   int pipeB_w ;
   int pipeB_h ;
};
#line 116 "include/drm/i915_drm.h"
typedef struct _drm_i915_sarea drm_i915_sarea_t;
#line 607 "include/drm/i915_drm.h"
struct _drm_i915_ring_buffer {
   int tail_mask ;
   unsigned long Size ;
   u8 *virtual_start ;
   int head ;
   int tail ;
   int space ;
   drm_local_map_t map ;
   struct drm_gem_object *ring_obj ;
};
#line 80 "/work/ldvuser/novikov/inst/current/envs/linux/linux/drivers/gpu/drm/i915/i915_drv.h"
typedef struct _drm_i915_ring_buffer drm_i915_ring_buffer_t;
#line 81 "/work/ldvuser/novikov/inst/current/envs/linux/linux/drivers/gpu/drm/i915/i915_drv.h"
struct mem_block {
   struct mem_block *next ;
   struct mem_block *prev ;
   int start ;
   int size ;
   struct drm_file *file_priv ;
};
#line 89 "/work/ldvuser/novikov/inst/current/envs/linux/linux/drivers/gpu/drm/i915/i915_drv.h"
struct _drm_i915_vbl_swap {
   struct list_head head ;
   drm_drawable_t drw_id ;
   unsigned int plane ;
   unsigned int sequence ;
};
#line 95 "/work/ldvuser/novikov/inst/current/envs/linux/linux/drivers/gpu/drm/i915/i915_drv.h"
typedef struct _drm_i915_vbl_swap drm_i915_vbl_swap_t;
#line 96
struct opregion_header;
#line 97
struct opregion_acpi;
#line 98
struct opregion_swsci;
#line 99
struct opregion_asle;
#line 100 "/work/ldvuser/novikov/inst/current/envs/linux/linux/drivers/gpu/drm/i915/i915_drv.h"
struct intel_opregion {
   struct opregion_header *header ;
   struct opregion_acpi *acpi ;
   struct opregion_swsci *swsci ;
   struct opregion_asle *asle ;
   int enabled ;
};
#line 109 "/work/ldvuser/novikov/inst/current/envs/linux/linux/drivers/gpu/drm/i915/i915_drv.h"
struct __anonstruct_mm_125 {
   struct drm_mm gtt_space ;
   struct list_head active_list ;
   struct list_head flushing_list ;
   struct list_head inactive_list ;
   struct list_head request_list ;
   struct delayed_work retire_work ;
   struct work_struct vblank_work ;
   uint32_t next_gem_seqno ;
   uint32_t waiting_gem_seqno ;
   uint32_t irq_gem_seqno ;
   int suspended ;
   int wedged ;
   uint32_t bit_6_swizzle_x ;
   uint32_t bit_6_swizzle_y ;
};
#line 109 "/work/ldvuser/novikov/inst/current/envs/linux/linux/drivers/gpu/drm/i915/i915_drv.h"
struct drm_i915_private {
   struct drm_device *dev ;
   void *regs ;
   drm_local_map_t *sarea ;
   drm_i915_sarea_t *sarea_priv ;
   drm_i915_ring_buffer_t ring ;
   drm_dma_handle_t *status_page_dmah ;
   void *hw_status_page ;
   dma_addr_t dma_status_page ;
   uint32_t counter ;
   unsigned int status_gfx_addr ;
   drm_local_map_t hws_map ;
   struct drm_gem_object *hws_obj ;
   unsigned int cpp ;
   int back_offset ;
   int front_offset ;
   int current_page ;
   int page_flipping ;
   wait_queue_head_t irq_queue ;
   atomic_t irq_received ;
   spinlock_t user_irq_lock ;
   int user_irq_refcount ;
   u32 irq_mask_reg ;
   int tex_lru_log_granularity ;
   int allow_batchbuffer ;
   struct mem_block *agp_heap ;
   unsigned int sr01 ;
   unsigned int adpa ;
   unsigned int ppcr ;
   unsigned int dvob ;
   unsigned int dvoc ;
   unsigned int lvds ;
   int vblank_pipe ;
   spinlock_t swaps_lock ;
   drm_i915_vbl_swap_t vbl_swaps ;
   unsigned int swaps_pending ;
   struct intel_opregion opregion ;
   u8 saveLBB ;
   u32 saveDSPACNTR ;
   u32 saveDSPBCNTR ;
   u32 saveDSPARB ;
   u32 savePIPEACONF ;
   u32 savePIPEBCONF ;
   u32 savePIPEASRC ;
   u32 savePIPEBSRC ;
   u32 saveFPA0 ;
   u32 saveFPA1 ;
   u32 saveDPLL_A ;
   u32 saveDPLL_A_MD ;
   u32 saveHTOTAL_A ;
   u32 saveHBLANK_A ;
   u32 saveHSYNC_A ;
   u32 saveVTOTAL_A ;
   u32 saveVBLANK_A ;
   u32 saveVSYNC_A ;
   u32 saveBCLRPAT_A ;
   u32 savePIPEASTAT ;
   u32 saveDSPASTRIDE ;
   u32 saveDSPASIZE ;
   u32 saveDSPAPOS ;
   u32 saveDSPAADDR ;
   u32 saveDSPASURF ;
   u32 saveDSPATILEOFF ;
   u32 savePFIT_PGM_RATIOS ;
   u32 saveBLC_PWM_CTL ;
   u32 saveBLC_PWM_CTL2 ;
   u32 saveFPB0 ;
   u32 saveFPB1 ;
   u32 saveDPLL_B ;
   u32 saveDPLL_B_MD ;
   u32 saveHTOTAL_B ;
   u32 saveHBLANK_B ;
   u32 saveHSYNC_B ;
   u32 saveVTOTAL_B ;
   u32 saveVBLANK_B ;
   u32 saveVSYNC_B ;
   u32 saveBCLRPAT_B ;
   u32 savePIPEBSTAT ;
   u32 saveDSPBSTRIDE ;
   u32 saveDSPBSIZE ;
   u32 saveDSPBPOS ;
   u32 saveDSPBADDR ;
   u32 saveDSPBSURF ;
   u32 saveDSPBTILEOFF ;
   u32 saveVGA0 ;
   u32 saveVGA1 ;
   u32 saveVGA_PD ;
   u32 saveVGACNTRL ;
   u32 saveADPA ;
   u32 saveLVDS ;
   u32 savePP_ON_DELAYS ;
   u32 savePP_OFF_DELAYS ;
   u32 saveDVOA ;
   u32 saveDVOB ;
   u32 saveDVOC ;
   u32 savePP_ON ;
   u32 savePP_OFF ;
   u32 savePP_CONTROL ;
   u32 savePP_DIVISOR ;
   u32 savePFIT_CONTROL ;
   u32 save_palette_a[256U] ;
   u32 save_palette_b[256U] ;
   u32 saveFBC_CFB_BASE ;
   u32 saveFBC_LL_BASE ;
   u32 saveFBC_CONTROL ;
   u32 saveFBC_CONTROL2 ;
   u32 saveIER ;
   u32 saveIIR ;
   u32 saveIMR ;
   u32 saveCACHE_MODE_0 ;
   u32 saveD_STATE ;
   u32 saveCG_2D_DIS ;
   u32 saveMI_ARB_STATE ;
   u32 saveSWF0[16U] ;
   u32 saveSWF1[16U] ;
   u32 saveSWF2[3U] ;
   u8 saveMSR ;
   u8 saveSR[8U] ;
   u8 saveGR[25U] ;
   u8 saveAR_INDEX ;
   u8 saveAR[21U] ;
   u8 saveDACMASK ;
   u8 saveDACDATA[768U] ;
   u8 saveCR[37U] ;
   struct __anonstruct_mm_125 mm ;
};
#line 429 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
typedef int ldv_func_ret_type___1;
#line 123 "include/linux/types.h"
typedef __u64 uint64_t;
#line 282 "include/asm/sigcontext.h"
struct x8664_pda {
   struct task_struct *pcurrent ;
   unsigned long data_offset ;
   unsigned long kernelstack ;
   unsigned long oldrsp ;
   int irqcount ;
   unsigned int cpunumber ;
   char *irqstackptr ;
   short nodenumber ;
   short in_bootmem ;
   unsigned int __softirq_pending ;
   unsigned int __nmi_count ;
   short mmu_state ;
   short isidle ;
   struct mm_struct *active_mm ;
   unsigned int apic_timer_irqs ;
   unsigned int irq0_irqs ;
   unsigned int irq_resched_count ;
   unsigned int irq_call_count ;
   unsigned int irq_tlb_count ;
   unsigned int irq_thermal_count ;
   unsigned int irq_threshold_count ;
   unsigned int irq_spurious_count ;
};
#line 182 "include/linux/timer.h"
enum hrtimer_restart;
#line 220 "include/asm/uaccess.h"
struct __large_struct {
   unsigned long buf[100U] ;
};
#line 67 "include/drm/drm.h"
struct drm_clip_rect {
   unsigned short x1 ;
   unsigned short y1 ;
   unsigned short x2 ;
   unsigned short y2 ;
};
#line 1370 "include/drm/drmP.h"
enum ldv_18465 {
    I915_INIT_DMA = 1,
    I915_CLEANUP_DMA = 2,
    I915_RESUME_DMA = 3
} ;
#line 1376 "include/drm/drmP.h"
struct _drm_i915_init {
   enum ldv_18465 func ;
   unsigned int mmio_offset ;
   int sarea_priv_offset ;
   unsigned int ring_start ;
   unsigned int ring_end ;
   unsigned int ring_size ;
   unsigned int front_offset ;
   unsigned int back_offset ;
   unsigned int depth_offset ;
   unsigned int w ;
   unsigned int h ;
   unsigned int pitch ;
   unsigned int pitch_bits ;
   unsigned int back_pitch ;
   unsigned int depth_pitch ;
   unsigned int cpp ;
   unsigned int chipset ;
};
#line 64 "include/drm/i915_drm.h"
typedef struct _drm_i915_init drm_i915_init_t;
#line 117 "include/drm/i915_drm.h"
struct _drm_i915_batchbuffer {
   int start ;
   int used ;
   int DR1 ;
   int DR4 ;
   int num_cliprects ;
   struct drm_clip_rect *cliprects ;
};
#line 204 "include/drm/i915_drm.h"
typedef struct _drm_i915_batchbuffer drm_i915_batchbuffer_t;
#line 205 "include/drm/i915_drm.h"
struct _drm_i915_cmdbuffer {
   char *buf ;
   int sz ;
   int DR1 ;
   int DR4 ;
   int num_cliprects ;
   struct drm_clip_rect *cliprects ;
};
#line 216 "include/drm/i915_drm.h"
typedef struct _drm_i915_cmdbuffer drm_i915_cmdbuffer_t;
#line 227 "include/drm/i915_drm.h"
struct drm_i915_getparam {
   int param ;
   int *value ;
};
#line 239 "include/drm/i915_drm.h"
typedef struct drm_i915_getparam drm_i915_getparam_t;
#line 240 "include/drm/i915_drm.h"
struct drm_i915_setparam {
   int param ;
   int value ;
};
#line 250 "include/drm/i915_drm.h"
typedef struct drm_i915_setparam drm_i915_setparam_t;
#line 297 "include/drm/i915_drm.h"
struct drm_i915_hws_addr {
   uint64_t addr ;
};
#line 300 "include/drm/i915_drm.h"
typedef struct drm_i915_hws_addr drm_i915_hws_addr_t;
#line 327 "/work/ldvuser/novikov/inst/current/envs/linux/linux/drivers/gpu/drm/i915/i915_drv.h"
typedef struct drm_i915_private drm_i915_private_t;
#line 408 "/work/ldvuser/novikov/inst/current/envs/linux/linux/drivers/gpu/drm/i915/i915_drv.h"
struct __anonstruct_mm_126 {
   uint32_t last_gem_seqno ;
   uint32_t last_gem_throttle_seqno ;
};
#line 408 "/work/ldvuser/novikov/inst/current/envs/linux/linux/drivers/gpu/drm/i915/i915_drv.h"
struct drm_i915_file_private {
   struct __anonstruct_mm_126 mm ;
};
#line 182 "include/linux/timer.h"
enum hrtimer_restart;
#line 83 "include/drm/drm.h"
struct drm_drawable_info {
   unsigned int num_rects ;
   struct drm_clip_rect *rects ;
};
#line 453
enum drm_vblank_seq_type {
    _DRM_VBLANK_ABSOLUTE = 0,
    _DRM_VBLANK_RELATIVE = 1,
    _DRM_VBLANK_FLIP = 134217728,
    _DRM_VBLANK_NEXTONMISS = 268435456,
    _DRM_VBLANK_SECONDARY = 536870912,
    _DRM_VBLANK_SIGNAL = 1073741824
} ;
#line 217 "include/drm/i915_drm.h"
struct drm_i915_irq_emit {
   int *irq_seq ;
};
#line 222 "include/drm/i915_drm.h"
typedef struct drm_i915_irq_emit drm_i915_irq_emit_t;
#line 223 "include/drm/i915_drm.h"
struct drm_i915_irq_wait {
   int irq_seq ;
};
#line 226 "include/drm/i915_drm.h"
typedef struct drm_i915_irq_wait drm_i915_irq_wait_t;
#line 280 "include/drm/i915_drm.h"
struct drm_i915_vblank_pipe {
   int pipe ;
};
#line 288 "include/drm/i915_drm.h"
typedef struct drm_i915_vblank_pipe drm_i915_vblank_pipe_t;
#line 289 "include/drm/i915_drm.h"
struct drm_i915_vblank_swap {
   drm_drawable_t drawable ;
   enum drm_vblank_seq_type seqtype ;
   unsigned int sequence ;
};
#line 296 "include/drm/i915_drm.h"
typedef struct drm_i915_vblank_swap drm_i915_vblank_swap_t;
#line 182 "include/linux/timer.h"
enum hrtimer_restart;
#line 251 "include/drm/i915_drm.h"
struct drm_i915_mem_alloc {
   int region ;
   int alignment ;
   int size ;
   int *region_offset ;
};
#line 261 "include/drm/i915_drm.h"
typedef struct drm_i915_mem_alloc drm_i915_mem_alloc_t;
#line 262 "include/drm/i915_drm.h"
struct drm_i915_mem_free {
   int region ;
   int region_offset ;
};
#line 266 "include/drm/i915_drm.h"
typedef struct drm_i915_mem_free drm_i915_mem_free_t;
#line 267 "include/drm/i915_drm.h"
struct drm_i915_mem_init_heap {
   int region ;
   int size ;
   int start ;
};
#line 272 "include/drm/i915_drm.h"
typedef struct drm_i915_mem_init_heap drm_i915_mem_init_heap_t;
#line 273 "include/drm/i915_drm.h"
struct drm_i915_mem_destroy_heap {
   int region ;
};
#line 279 "include/drm/i915_drm.h"
typedef struct drm_i915_mem_destroy_heap drm_i915_mem_destroy_heap_t;
#line 52 "include/linux/srcu.h"
struct notifier_block {
   int (*notifier_call)(struct notifier_block * , unsigned long  , void * ) ;
   struct notifier_block *next ;
   int priority ;
};
#line 182 "include/linux/timer.h"
enum hrtimer_restart;
#line 617 "/work/ldvuser/novikov/inst/current/envs/linux/linux/drivers/gpu/drm/i915/i915_drv.h"
struct opregion_header {
   u8 signature[16U] ;
   u32 size ;
   u32 opregion_ver ;
   u8 bios_ver[32U] ;
   u8 vbios_ver[16U] ;
   u8 driver_ver[16U] ;
   u32 mboxes ;
   u8 reserved[164U] ;
};
#line 144 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
struct opregion_acpi {
   u32 drdy ;
   u32 csts ;
   u32 cevt ;
   u8 rsvd1[20U] ;
   u32 didl[8U] ;
   u32 cpdl[8U] ;
   u32 cadl[8U] ;
   u32 nadl[8U] ;
   u32 aslp ;
   u32 tidx ;
   u32 chpd ;
   u32 clid ;
   u32 cdck ;
   u32 sxsw ;
   u32 evts ;
   u32 cnot ;
   u32 nrdy ;
   u8 rsvd2[60U] ;
};
#line 166 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
struct opregion_swsci {
   u32 scic ;
   u32 parm ;
   u32 dslp ;
   u8 rsvd[244U] ;
};
#line 174 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
struct opregion_asle {
   u32 ardy ;
   u32 aslc ;
   u32 tche ;
   u32 alsi ;
   u32 bclp ;
   u32 pfit ;
   u32 cblv ;
   u16 bclm[20U] ;
   u32 cpfm ;
   u32 epfm ;
   u8 plut[74U] ;
   u32 pfmb ;
   u8 rsvd[102U] ;
};
#line 182 "include/linux/timer.h"
enum hrtimer_restart;
#line 602 "include/drm/i915_drm.h"
enum pipe {
    PIPE_A = 0,
    PIPE_B = 1
} ;
#line 18 "include/asm-generic/int-ll64.h"
typedef unsigned char __u8;
#line 118 "include/linux/types.h"
typedef __u8 uint8_t;
#line 182 "include/linux/timer.h"
enum hrtimer_restart;
#line 59 "include/linux/agp_backend.h"
struct agp_memory {
   struct agp_memory *next ;
   struct agp_memory *prev ;
   struct agp_bridge_data *bridge ;
   unsigned long *memory ;
   size_t page_count ;
   int key ;
   int num_scratch_pages ;
   off_t pg_start ;
   u32 type ;
   u32 physical ;
   bool is_bound ;
   bool is_flushed ;
   bool vmalloc_flag ;
   struct list_head mapped_list ;
};
#line 201 "include/linux/pagemap.h"
typedef int filler_t(void * , struct page * );
#line 496 "include/drm/drmP.h"
struct drm_mm_node {
   struct list_head fl_entry ;
   struct list_head ml_entry ;
   int free ;
   unsigned long start ;
   unsigned long size ;
   struct drm_mm *mm ;
   void *private ;
};
#line 301 "include/drm/i915_drm.h"
struct drm_i915_gem_init {
   uint64_t gtt_start ;
   uint64_t gtt_end ;
};
#line 314 "include/drm/i915_drm.h"
struct drm_i915_gem_create {
   uint64_t size ;
   uint32_t handle ;
   uint32_t pad ;
};
#line 330 "include/drm/i915_drm.h"
struct drm_i915_gem_pread {
   uint32_t handle ;
   uint32_t pad ;
   uint64_t offset ;
   uint64_t size ;
   uint64_t data_ptr ;
};
#line 346 "include/drm/i915_drm.h"
struct drm_i915_gem_pwrite {
   uint32_t handle ;
   uint32_t pad ;
   uint64_t offset ;
   uint64_t size ;
   uint64_t data_ptr ;
};
#line 362 "include/drm/i915_drm.h"
struct drm_i915_gem_mmap {
   uint32_t handle ;
   uint32_t pad ;
   uint64_t offset ;
   uint64_t size ;
   uint64_t addr_ptr ;
};
#line 382 "include/drm/i915_drm.h"
struct drm_i915_gem_set_domain {
   uint32_t handle ;
   uint32_t read_domains ;
   uint32_t write_domain ;
};
#line 393 "include/drm/i915_drm.h"
struct drm_i915_gem_sw_finish {
   uint32_t handle ;
};
#line 398 "include/drm/i915_drm.h"
struct drm_i915_gem_relocation_entry {
   uint32_t target_handle ;
   uint32_t delta ;
   uint64_t offset ;
   uint64_t presumed_offset ;
   uint32_t read_domains ;
   uint32_t write_domain ;
};
#line 443 "include/drm/i915_drm.h"
struct drm_i915_gem_exec_object {
   uint32_t handle ;
   uint32_t relocation_count ;
   uint64_t relocs_ptr ;
   uint64_t alignment ;
   uint64_t offset ;
};
#line 491 "include/drm/i915_drm.h"
struct drm_i915_gem_execbuffer {
   uint64_t buffers_ptr ;
   uint32_t buffer_count ;
   uint32_t batch_start_offset ;
   uint32_t batch_len ;
   uint32_t DR1 ;
   uint32_t DR4 ;
   uint32_t num_cliprects ;
   uint64_t cliprects_ptr ;
};
#line 516 "include/drm/i915_drm.h"
struct drm_i915_gem_pin {
   uint32_t handle ;
   uint32_t pad ;
   uint64_t alignment ;
   uint64_t offset ;
};
#line 534 "include/drm/i915_drm.h"
struct drm_i915_gem_busy {
   uint32_t handle ;
   uint32_t busy ;
};
#line 328 "/work/ldvuser/novikov/inst/current/envs/linux/linux/drivers/gpu/drm/i915/i915_drv.h"
struct drm_i915_gem_object {
   struct drm_gem_object *obj ;
   struct drm_mm_node *gtt_space ;
   struct list_head list ;
   int active ;
   int dirty ;
   struct agp_memory *agp_mem ;
   struct page **page_list ;
   uint32_t gtt_offset ;
   int gtt_bound ;
   int pin_count ;
   uint32_t last_rendering_seqno ;
   uint32_t tiling_mode ;
   uint32_t agp_type ;
   uint8_t *page_cpu_valid ;
};
#line 385 "/work/ldvuser/novikov/inst/current/envs/linux/linux/drivers/gpu/drm/i915/i915_drv.h"
struct drm_i915_gem_request {
   uint32_t seqno ;
   unsigned long emitted_jiffies ;
   uint32_t flush_domains ;
   struct list_head list ;
};
#line 81 "include/linux/swap.h"
struct reclaim_state {
   unsigned long reclaimed_slab ;
};
#line 182 "include/linux/timer.h"
enum hrtimer_restart;
#line 327 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
struct drm_proc_list {
   char const   *name ;
   int (*f)(char * , char ** , off_t  , int  , int * , void * ) ;
};
#line 182 "include/linux/timer.h"
enum hrtimer_restart;
#line 542 "include/drm/i915_drm.h"
struct drm_i915_gem_set_tiling {
   uint32_t handle ;
   uint32_t tiling_mode ;
   uint32_t stride ;
   uint32_t swizzle_mode ;
};
#line 585 "include/drm/i915_drm.h"
struct drm_i915_gem_get_tiling {
   uint32_t handle ;
   uint32_t tiling_mode ;
   uint32_t swizzle_mode ;
};
#line 182 "include/linux/timer.h"
enum hrtimer_restart;
#line 273 "include/drm/drmP.h"
typedef int drm_ioctl_compat_t(struct file * , unsigned int  , unsigned long  );
#line 602 "include/drm/i915_drm.h"
struct _drm_i915_batchbuffer32 {
   int start ;
   int used ;
   int DR1 ;
   int DR4 ;
   int num_cliprects ;
   u32 cliprects ;
};
#line 128 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
typedef struct _drm_i915_batchbuffer32 drm_i915_batchbuffer32_t;
#line 156 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
struct _drm_i915_cmdbuffer32 {
   u32 buf ;
   int sz ;
   int DR1 ;
   int DR4 ;
   int num_cliprects ;
   u32 cliprects ;
};
#line 164 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
typedef struct _drm_i915_cmdbuffer32 drm_i915_cmdbuffer32_t;
#line 191 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
struct drm_i915_irq_emit32 {
   u32 irq_seq ;
};
#line 194 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
typedef struct drm_i915_irq_emit32 drm_i915_irq_emit32_t;
#line 214 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
struct drm_i915_getparam32 {
   int param ;
   u32 value ;
};
#line 217 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
typedef struct drm_i915_getparam32 drm_i915_getparam32_t;
#line 238 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
struct drm_i915_mem_alloc32 {
   int region ;
   int alignment ;
   int size ;
   u32 region_offset ;
};
#line 244 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
typedef struct drm_i915_mem_alloc32 drm_i915_mem_alloc32_t;
#line 197 "include/linux/kernel.h"
extern int printk(char const   *  , ...) ;
#line 5 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
extern void __ldv_spin_lock(spinlock_t * ) ;
#line 8
void ldv___ldv_spin_lock_1(spinlock_t *ldv_func_arg1 ) ;
#line 12
void ldv___ldv_spin_lock_4(spinlock_t *ldv_func_arg1 ) ;
#line 16
void ldv___ldv_spin_lock_5(spinlock_t *ldv_func_arg1 ) ;
#line 20
void ldv___ldv_spin_lock_8(spinlock_t *ldv_func_arg1 ) ;
#line 24
void ldv___ldv_spin_lock_10(spinlock_t *ldv_func_arg1 ) ;
#line 28
void ldv___ldv_spin_lock_12(spinlock_t *ldv_func_arg1 ) ;
#line 32
void ldv___ldv_spin_lock_14(spinlock_t *ldv_func_arg1 ) ;
#line 36
void ldv___ldv_spin_lock_16(spinlock_t *ldv_func_arg1 ) ;
#line 38
extern void __ldv_spin_unlock(spinlock_t * ) ;
#line 41
void ldv___ldv_spin_unlock_2(spinlock_t *ldv_func_arg1 ) ;
#line 45
void ldv___ldv_spin_unlock_6(spinlock_t *ldv_func_arg1 ) ;
#line 49
void ldv___ldv_spin_unlock_7(spinlock_t *ldv_func_arg1 ) ;
#line 53
void ldv___ldv_spin_unlock_9(spinlock_t *ldv_func_arg1 ) ;
#line 57
void ldv___ldv_spin_unlock_11(spinlock_t *ldv_func_arg1 ) ;
#line 61
void ldv___ldv_spin_unlock_13(spinlock_t *ldv_func_arg1 ) ;
#line 65
void ldv___ldv_spin_unlock_15(spinlock_t *ldv_func_arg1 ) ;
#line 69
void ldv___ldv_spin_unlock_17(spinlock_t *ldv_func_arg1 ) ;
#line 73
void ldv___ldv_spin_unlock_18(spinlock_t *ldv_func_arg1 ) ;
#line 75
extern int __ldv_spin_trylock(spinlock_t * ) ;
#line 78
int ldv___ldv_spin_trylock_3(spinlock_t *ldv_func_arg1 ) ;
#line 84
void ldv_spin_lock_alloc_lock_of_task_struct(void) ;
#line 85
void ldv_spin_unlock_alloc_lock_of_task_struct(void) ;
#line 92
void ldv_spin_lock_d_lock_of_dentry(void) ;
#line 93
void ldv_spin_unlock_d_lock_of_dentry(void) ;
#line 100
void ldv_spin_lock_dcache_lock(void) ;
#line 101
void ldv_spin_unlock_dcache_lock(void) ;
#line 116
void ldv_spin_lock_i_lock_of_inode(void) ;
#line 117
void ldv_spin_unlock_i_lock_of_inode(void) ;
#line 124
void ldv_spin_lock_lock_of_NOT_ARG_SIGN(void) ;
#line 125
void ldv_spin_unlock_lock_of_NOT_ARG_SIGN(void) ;
#line 126
int ldv_spin_trylock_lock_of_NOT_ARG_SIGN(void) ;
#line 132
void ldv_spin_lock_siglock_of_sighand_struct(void) ;
#line 133
void ldv_spin_unlock_siglock_of_sighand_struct(void) ;
#line 84 "include/linux/module.h"
extern struct module __this_module ;
#line 599 "include/linux/pci.h"
extern int pci_enable_device(struct pci_dev * ) ;
#line 611
extern void pci_disable_device(struct pci_dev * ) ;
#line 612
extern void pci_set_master(struct pci_dev * ) ;
#line 639
extern int pci_save_state(struct pci_dev * ) ;
#line 640
extern int pci_restore_state(struct pci_dev * ) ;
#line 641
extern int pci_set_power_state(struct pci_dev * , pci_power_t  ) ;
#line 986 "include/drm/drmP.h"
extern int drm_init(struct drm_driver * ) ;
#line 987
extern void drm_exit(struct drm_driver * ) ;
#line 988
extern int drm_ioctl(struct inode * , struct file * , unsigned int  , unsigned long  ) ;
#line 995
extern int drm_open(struct inode * , struct file * ) ;
#line 997
extern int drm_fasync(int  , struct file * , int  ) ;
#line 998
extern int drm_release(struct inode * , struct file * ) ;
#line 1001
extern int drm_mmap(struct file * , struct vm_area_struct * ) ;
#line 1002
extern unsigned long drm_core_get_map_ofs(struct drm_map * ) ;
#line 1003
extern unsigned long drm_core_get_reg_ofs(struct drm_device * ) ;
#line 1004
extern unsigned int drm_poll(struct file * , struct poll_table_struct * ) ;
#line 1135
extern void drm_core_reclaim_buffers(struct drm_device * , struct drm_file * ) ;
#line 416 "/work/ldvuser/novikov/inst/current/envs/linux/linux/drivers/gpu/drm/i915/i915_drv.h"
struct drm_ioctl_desc i915_ioctls[35U] ;
#line 417
int i915_max_ioctl ;
#line 421
int i915_driver_load(struct drm_device *dev , unsigned long flags ) ;
#line 422
int i915_driver_unload(struct drm_device *dev ) ;
#line 423
int i915_driver_open(struct drm_device *dev , struct drm_file *file_priv ) ;
#line 424
void i915_driver_lastclose(struct drm_device *dev ) ;
#line 425
void i915_driver_preclose(struct drm_device *dev , struct drm_file *file_priv ) ;
#line 427
void i915_driver_postclose(struct drm_device *dev , struct drm_file *file_priv ) ;
#line 429
int i915_driver_device_is_agp(struct drm_device *dev ) ;
#line 430
long i915_compat_ioctl(struct file *filp , unsigned int cmd , unsigned long arg ) ;
#line 445
irqreturn_t i915_driver_irq_handler(int irq , void *arg ) ;
#line 446
void i915_driver_irq_preinstall(struct drm_device *dev ) ;
#line 447
int i915_driver_irq_postinstall(struct drm_device *dev ) ;
#line 448
void i915_driver_irq_uninstall(struct drm_device *dev ) ;
#line 453
int i915_enable_vblank(struct drm_device *dev , int plane ) ;
#line 454
void i915_disable_vblank(struct drm_device *dev , int plane ) ;
#line 455
u32 i915_get_vblank_counter(struct drm_device *dev , int plane ) ;
#line 506
int i915_gem_proc_init(struct drm_minor *minor ) ;
#line 507
void i915_gem_proc_cleanup(struct drm_minor *minor ) ;
#line 508
int i915_gem_init_object(struct drm_gem_object *obj ) ;
#line 509
void i915_gem_free_object(struct drm_gem_object *obj ) ;
#line 535
int i915_save_state(struct drm_device *dev ) ;
#line 536
int i915_restore_state(struct drm_device *dev ) ;
#line 543
int intel_opregion_init(struct drm_device *dev ) ;
#line 544
void intel_opregion_free(struct drm_device *dev ) ;
#line 121 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
static struct pci_device_id pciidlist[24U]  = 
#line 121 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
  {      {32902U, 13687U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 9570U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 13698U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 9586U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 9602U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 9610U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 9618U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 10098U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 10146U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 10158U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 10610U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 10626U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 10642U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 10658U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 10674U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 10690U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 10706U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 10754U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 10770U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 10818U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 11778U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 11794U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {32902U, 11810U, 4294967295U, 4294967295U, 0U, 0U, 0UL}, 
        {0U, 0U, 0U, 0U, 0U, 0U, 0UL}};
#line 125 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
static int i915_suspend(struct drm_device *dev , pm_message_t state ) 
{ 
  struct drm_i915_private *dev_priv ;

  {
#line 127
  dev_priv = (struct drm_i915_private *)dev->dev_private;
#line 129
  if ((unsigned long )dev == (unsigned long )((struct drm_device *)0) || (unsigned long )dev_priv == (unsigned long )((struct drm_i915_private *)0)) {
#line 130
    printk("<3>dev: %p, dev_priv: %p\n", dev, dev_priv);
#line 131
    printk("<3>DRM not initialized, aborting suspend.\n");
#line 132
    return (-19);
  } else {

  }
#line 135
  if (state.event == 8) {
#line 136
    return (0);
  } else {

  }
#line 138
  pci_save_state(dev->pdev);
#line 140
  i915_save_state(dev);
#line 142
  intel_opregion_free(dev);
#line 144
  if (state.event == 2) {
#line 146
    pci_disable_device(dev->pdev);
#line 147
    pci_set_power_state(dev->pdev, 3);
  } else {

  }
#line 150
  return (0);
}
}
#line 153 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
static int i915_resume(struct drm_device *dev ) 
{ 
  int tmp ;

  {
#line 155
  pci_set_power_state(dev->pdev, 0);
#line 156
  pci_restore_state(dev->pdev);
#line 157
  tmp = pci_enable_device(dev->pdev);
#line 157
  if (tmp != 0) {
#line 158
    return (-1);
  } else {

  }
#line 159
  pci_set_master(dev->pdev);
#line 161
  i915_restore_state(dev);
#line 163
  intel_opregion_init(dev);
#line 165
  return (0);
}
}
#line 168 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
static struct drm_driver driver  = 
#line 168
     {& i915_driver_load, 0, & i915_driver_open, & i915_driver_preclose, & i915_driver_postclose,
    & i915_driver_lastclose, & i915_driver_unload, & i915_suspend, & i915_resume,
    0, 0, 0, 0, 0, 0, 0, 0, & i915_get_vblank_counter, & i915_enable_vblank, & i915_disable_vblank,
    & i915_driver_device_is_agp, & i915_driver_irq_handler, & i915_driver_irq_preinstall,
    & i915_driver_irq_postinstall, & i915_driver_irq_uninstall, & drm_core_reclaim_buffers,
    0, 0, & drm_core_get_map_ofs, & drm_core_get_reg_ofs, 0, & i915_gem_proc_init,
    & i915_gem_proc_cleanup, & i915_gem_init_object, & i915_gem_free_object, 1, 6,
    0, (char *)"i915", (char *)"Intel Graphics", (char *)"20080730", 4291U, 0, (struct drm_ioctl_desc *)(& i915_ioctls),
    0, {& __this_module, 0, 0, 0, 0, 0, 0, & drm_poll, & drm_ioctl, 0, & i915_compat_ioctl,
        & drm_mmap, & drm_open, 0, & drm_release, 0, 0, & drm_fasync, 0, 0, 0, 0,
        0, 0, 0, 0, 0}, {{0, 0}, (char *)"i915", (struct pci_device_id  const  *)(& pciidlist),
                         0, 0, 0, 0, 0, 0, 0, 0, 0, {0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                                                     0, 0}, {{{0U}, 0U, 0U, 0, {0,
                                                                                0,
                                                                                0,
                                                                                0}},
                                                             {0, 0}, (unsigned char)0}}};
#line 225 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
static int i915_init(void) 
{ 
  int tmp ;

  {
#line 227
  driver.num_ioctls = i915_max_ioctl;
#line 228
  tmp = drm_init(& driver);
#line 228
  return (tmp);
}
}
#line 231 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
static void i915_exit(void) 
{ 


  {
#line 233
  drm_exit(& driver);
#line 234
  return;
}
}
#line 259
void ldv_check_final_state(void) ;
#line 268
void ldv_initialize(void) ;
#line 271
extern void ldv_handler_precall(void) ;
#line 274
extern int nondet_int(void) ;
#line 277 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
int LDV_IN_INTERRUPT  ;
#line 280 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
void main(void) 
{ 
  struct drm_device *var_group1 ;
  pm_message_t var_i915_suspend_0_p1 ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;

  {
#line 310
  LDV_IN_INTERRUPT = 1;
#line 319
  ldv_initialize();
#line 328
  ldv_handler_precall();
#line 329
  tmp = i915_init();
#line 329
  if (tmp != 0) {
#line 330
    goto ldv_final;
  } else {

  }
#line 334
  goto ldv_23403;
  ldv_23402: 
#line 337
  tmp___0 = nondet_int();
#line 337
  switch (tmp___0) {
  case 0: 
#line 347
  ldv_handler_precall();
#line 348
  i915_suspend(var_group1, var_i915_suspend_0_p1);
#line 359
  goto ldv_23399;
  case 1: 
#line 368
  ldv_handler_precall();
#line 369
  i915_resume(var_group1);
#line 380
  goto ldv_23399;
  default: ;
#line 381
  goto ldv_23399;
  }
  ldv_23399: ;
  ldv_23403: 
#line 334
  tmp___1 = nondet_int();
#line 334
  if (tmp___1 != 0) {
#line 335
    goto ldv_23402;
  } else {

  }

#line 396
  ldv_handler_precall();
#line 397
  i915_exit();
  ldv_final: 
#line 400
  ldv_check_final_state();
#line 403
  return;
}
}
#line 407 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
void ldv___ldv_spin_lock_1(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 412
  ldv_spin_lock_lock_of_NOT_ARG_SIGN();
#line 414
  __ldv_spin_lock(ldv_func_arg1);
#line 415
  return;
}
}
#line 417 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
void ldv___ldv_spin_unlock_2(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 422
  ldv_spin_unlock_lock_of_NOT_ARG_SIGN();
#line 424
  __ldv_spin_unlock(ldv_func_arg1);
#line 425
  return;
}
}
#line 427 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
int ldv___ldv_spin_trylock_3(spinlock_t *ldv_func_arg1 ) 
{ 
  ldv_func_ret_type___1 ldv_func_res ;
  int tmp ;
  int tmp___0 ;

  {
#line 432
  tmp = __ldv_spin_trylock(ldv_func_arg1);
#line 432
  ldv_func_res = tmp;
#line 434
  tmp___0 = ldv_spin_trylock_lock_of_NOT_ARG_SIGN();
#line 434
  return (tmp___0);
#line 436
  return (ldv_func_res);
}
}
#line 439 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
void ldv___ldv_spin_lock_4(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 444
  ldv_spin_lock_dcache_lock();
#line 446
  __ldv_spin_lock(ldv_func_arg1);
#line 447
  return;
}
}
#line 449 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
void ldv___ldv_spin_lock_5(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 454
  ldv_spin_lock_d_lock_of_dentry();
#line 456
  __ldv_spin_lock(ldv_func_arg1);
#line 457
  return;
}
}
#line 459 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
void ldv___ldv_spin_unlock_6(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 464
  ldv_spin_unlock_d_lock_of_dentry();
#line 466
  __ldv_spin_unlock(ldv_func_arg1);
#line 467
  return;
}
}
#line 469 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
void ldv___ldv_spin_unlock_7(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 474
  ldv_spin_unlock_dcache_lock();
#line 476
  __ldv_spin_unlock(ldv_func_arg1);
#line 477
  return;
}
}
#line 479 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
void ldv___ldv_spin_lock_8(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 484
  ldv_spin_lock_d_lock_of_dentry();
#line 486
  __ldv_spin_lock(ldv_func_arg1);
#line 487
  return;
}
}
#line 489 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
void ldv___ldv_spin_unlock_9(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 494
  ldv_spin_unlock_d_lock_of_dentry();
#line 496
  __ldv_spin_unlock(ldv_func_arg1);
#line 497
  return;
}
}
#line 499 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
void ldv___ldv_spin_lock_10(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 504
  ldv_spin_lock_i_lock_of_inode();
#line 506
  __ldv_spin_lock(ldv_func_arg1);
#line 507
  return;
}
}
#line 509 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
void ldv___ldv_spin_unlock_11(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 514
  ldv_spin_unlock_i_lock_of_inode();
#line 516
  __ldv_spin_unlock(ldv_func_arg1);
#line 517
  return;
}
}
#line 519 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
void ldv___ldv_spin_lock_12(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 524
  ldv_spin_lock_d_lock_of_dentry();
#line 526
  __ldv_spin_lock(ldv_func_arg1);
#line 527
  return;
}
}
#line 529 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
void ldv___ldv_spin_unlock_13(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 534
  ldv_spin_unlock_d_lock_of_dentry();
#line 536
  __ldv_spin_unlock(ldv_func_arg1);
#line 537
  return;
}
}
#line 539 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
void ldv___ldv_spin_lock_14(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 544
  ldv_spin_lock_siglock_of_sighand_struct();
#line 546
  __ldv_spin_lock(ldv_func_arg1);
#line 547
  return;
}
}
#line 549 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
void ldv___ldv_spin_unlock_15(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 554
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 556
  __ldv_spin_unlock(ldv_func_arg1);
#line 557
  return;
}
}
#line 559 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
void ldv___ldv_spin_lock_16(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 564
  ldv_spin_lock_alloc_lock_of_task_struct();
#line 566
  __ldv_spin_lock(ldv_func_arg1);
#line 567
  return;
}
}
#line 569 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
void ldv___ldv_spin_unlock_17(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 574
  ldv_spin_unlock_alloc_lock_of_task_struct();
#line 576
  __ldv_spin_unlock(ldv_func_arg1);
#line 577
  return;
}
}
#line 579 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_drv.c.prepared"
void ldv___ldv_spin_unlock_18(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 584
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 586
  __ldv_spin_unlock(ldv_func_arg1);
#line 587
  return;
}
}
#line 1 "<compiler builtins>"
long __builtin_expect(long exp , long c ) ;
#line 47 "include/asm/string_64.h"
extern void *memset(void * , int  , size_t  ) ;
#line 51 "include/asm/pda.h"
extern void __bad_pda_field(void) ;
#line 57
extern struct x8664_pda _proxy_pda ;
#line 205 "include/asm/thread_info.h"
__inline static struct thread_info *current_thread_info(void) 
{ 
  struct thread_info *ti ;
  unsigned long ret__ ;

  {
#line 208
  switch (8UL) {
  case 2UL: 
#line 208
  __asm__  ("movw %%gs:%c1,%0": "=r" (ret__): "i" (16UL), "m" (_proxy_pda.kernelstack));
#line 208
  goto ldv_4754;
  case 4UL: 
#line 208
  __asm__  ("movl %%gs:%c1,%0": "=r" (ret__): "i" (16UL), "m" (_proxy_pda.kernelstack));
#line 208
  goto ldv_4754;
  case 8UL: 
#line 208
  __asm__  ("movq %%gs:%c1,%0": "=r" (ret__): "i" (16UL), "m" (_proxy_pda.kernelstack));
#line 208
  goto ldv_4754;
  default: 
#line 208
  __bad_pda_field();
  }
  ldv_4754: 
#line 208
  ti = (struct thread_info *)(ret__ - 8152UL);
#line 209
  return (ti);
}
}
#line 94 "include/linux/spinlock.h"
extern void __spin_lock_init(spinlock_t * , char const   * , struct lock_class_key * ) ;
#line 8 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void ldv___ldv_spin_lock_37(spinlock_t *ldv_func_arg1 ) ;
#line 12
void ldv___ldv_spin_lock_40(spinlock_t *ldv_func_arg1 ) ;
#line 16
void ldv___ldv_spin_lock_41(spinlock_t *ldv_func_arg1 ) ;
#line 20
void ldv___ldv_spin_lock_44(spinlock_t *ldv_func_arg1 ) ;
#line 24
void ldv___ldv_spin_lock_46(spinlock_t *ldv_func_arg1 ) ;
#line 28
void ldv___ldv_spin_lock_48(spinlock_t *ldv_func_arg1 ) ;
#line 32
void ldv___ldv_spin_lock_50(spinlock_t *ldv_func_arg1 ) ;
#line 36
void ldv___ldv_spin_lock_52(spinlock_t *ldv_func_arg1 ) ;
#line 41
void ldv___ldv_spin_unlock_38(spinlock_t *ldv_func_arg1 ) ;
#line 45
void ldv___ldv_spin_unlock_42(spinlock_t *ldv_func_arg1 ) ;
#line 49
void ldv___ldv_spin_unlock_43(spinlock_t *ldv_func_arg1 ) ;
#line 53
void ldv___ldv_spin_unlock_45(spinlock_t *ldv_func_arg1 ) ;
#line 57
void ldv___ldv_spin_unlock_47(spinlock_t *ldv_func_arg1 ) ;
#line 61
void ldv___ldv_spin_unlock_49(spinlock_t *ldv_func_arg1 ) ;
#line 65
void ldv___ldv_spin_unlock_51(spinlock_t *ldv_func_arg1 ) ;
#line 69
void ldv___ldv_spin_unlock_53(spinlock_t *ldv_func_arg1 ) ;
#line 73
void ldv___ldv_spin_unlock_54(spinlock_t *ldv_func_arg1 ) ;
#line 78
int ldv___ldv_spin_trylock_39(spinlock_t *ldv_func_arg1 ) ;
#line 125 "include/linux/mutex.h"
extern void mutex_lock_nested(struct mutex * , unsigned int  ) ;
#line 149
extern void mutex_unlock(struct mutex * ) ;
#line 47 "include/linux/delay.h"
extern unsigned long msleep_interruptible(unsigned int  ) ;
#line 101 "include/linux/slab.h"
extern void kfree(void const   * ) ;
#line 205 "include/linux/slub_def.h"
extern void *__kmalloc(size_t  , gfp_t  ) ;
#line 212 "include/linux/slub_def.h"
__inline static void *kmalloc(size_t size , gfp_t flags ) 
{ 
  void *tmp___2 ;

  {
#line 227
  tmp___2 = __kmalloc(size, flags);
#line 227
  return (tmp___2);
}
}
#line 20 "include/asm/io.h"
__inline static unsigned int readl(void const volatile   *addr ) 
{ 
  unsigned int ret ;

  {
#line 20
  __asm__  volatile   ("movl %1,%0": "=r" (ret): "m" (*((unsigned int volatile   *)addr)): "memory");
#line 20
  return (ret);
}
}
#line 28 "include/asm/io.h"
__inline static void writel(unsigned int val , void volatile   *addr ) 
{ 


  {
#line 28
  __asm__  volatile   ("movl %0,%1": : "r" (val), "m" (*((unsigned int volatile   *)addr)): "memory");
#line 29
  return;
}
}
#line 173 "include/asm/io_64.h"
extern void *ioremap_nocache(resource_size_t  , unsigned long  ) ;
#line 181 "include/asm/io_64.h"
__inline static void *ioremap(resource_size_t offset , unsigned long size ) 
{ 
  void *tmp ;

  {
#line 183
  tmp = ioremap_nocache(offset, size);
#line 183
  return (tmp);
}
}
#line 186
extern void iounmap(void volatile   * ) ;
#line 759 "include/linux/pci.h"
extern int pci_enable_msi(struct pci_dev * ) ;
#line 761
extern void pci_disable_msi(struct pci_dev * ) ;
#line 19 "include/asm/uaccess_64.h"
extern unsigned long copy_user_generic(void * , void const   * , unsigned int  ) ;
#line 22
extern unsigned long copy_to_user(void * , void const   * , unsigned int  ) ;
#line 29 "include/asm/uaccess_64.h"
__inline static int __copy_from_user(void *dst , void const   *src , unsigned int size ) 
{ 
  int ret ;
  unsigned long tmp ;
  long tmp___0 ;
  long tmp___1 ;
  unsigned long tmp___2 ;

  {
#line 31
  ret = 0;
#line 33
  tmp = copy_user_generic(dst, src, size);
#line 33
  return ((int )tmp);
#line 34
  switch (size) {
  case 1U: 
#line 35
  __asm__  volatile   ("1:\tmovb %2,%b1\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\txorb %b1,%b1\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (ret),
                       "=q" (*((u8 *)dst)): "m" (*((struct __large_struct *)src)),
                       "i" (1), "0" (ret));
#line 37
  return (ret);
  case 2U: 
#line 38
  __asm__  volatile   ("1:\tmovw %2,%w1\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\txorw %w1,%w1\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (ret),
                       "=r" (*((u16 *)dst)): "m" (*((struct __large_struct *)src)),
                       "i" (2), "0" (ret));
#line 40
  return (ret);
  case 4U: 
#line 41
  __asm__  volatile   ("1:\tmovl %2,%k1\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\txorl %k1,%k1\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (ret),
                       "=r" (*((u32 *)dst)): "m" (*((struct __large_struct *)src)),
                       "i" (4), "0" (ret));
#line 43
  return (ret);
  case 8U: 
#line 44
  __asm__  volatile   ("1:\tmovq %2,%1\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\txorq %1,%1\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (ret),
                       "=r" (*((u64 *)dst)): "m" (*((struct __large_struct *)src)),
                       "i" (8), "0" (ret));
#line 46
  return (ret);
  case 10U: 
#line 48
  __asm__  volatile   ("1:\tmovq %2,%1\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\txorq %1,%1\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (ret),
                       "=r" (*((u64 *)dst)): "m" (*((struct __large_struct *)src)),
                       "i" (16), "0" (ret));
#line 50
  tmp___0 = __builtin_expect(ret != 0, 0L);
#line 50
  if (tmp___0 != 0L) {
#line 51
    return (ret);
  } else {

  }
#line 52
  __asm__  volatile   ("1:\tmovw %2,%w1\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\txorw %w1,%w1\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (ret),
                       "=r" (*((u16 *)dst + 8U)): "m" (*((struct __large_struct *)src + 8U)),
                       "i" (2), "0" (ret));
#line 55
  return (ret);
  case 16U: 
#line 57
  __asm__  volatile   ("1:\tmovq %2,%1\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\txorq %1,%1\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (ret),
                       "=r" (*((u64 *)dst)): "m" (*((struct __large_struct *)src)),
                       "i" (16), "0" (ret));
#line 59
  tmp___1 = __builtin_expect(ret != 0, 0L);
#line 59
  if (tmp___1 != 0L) {
#line 60
    return (ret);
  } else {

  }
#line 61
  __asm__  volatile   ("1:\tmovq %2,%1\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\txorq %1,%1\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (ret),
                       "=r" (*((u64 *)dst + 8U)): "m" (*((struct __large_struct *)src + 8U)),
                       "i" (8), "0" (ret));
#line 64
  return (ret);
  default: 
#line 66
  tmp___2 = copy_user_generic(dst, src, size);
#line 66
  return ((int )tmp___2);
  }
}
}
#line 1126 "include/drm/drmP.h"
extern unsigned long drm_get_resource_start(struct drm_device * , unsigned int  ) ;
#line 1128
extern unsigned long drm_get_resource_len(struct drm_device * , unsigned int  ) ;
#line 1143
extern int drm_irq_uninstall(struct drm_device * ) ;
#line 1200
extern unsigned int drm_debug ;
#line 1207
extern drm_local_map_t *drm_getsarea(struct drm_device * ) ;
#line 1228
extern drm_dma_handle_t *drm_pci_alloc(struct drm_device * , size_t  , size_t  , dma_addr_t  ) ;
#line 1231
extern void drm_pci_free(struct drm_device * , drm_dma_handle_t * ) ;
#line 1316
extern void drm_core_ioremap(struct drm_map * , struct drm_device * ) ;
#line 1318
extern void drm_core_ioremapfree(struct drm_map * , struct drm_device * ) ;
#line 1354 "include/drm/drmP.h"
__inline static void *drm_alloc(size_t size , int area ) 
{ 
  void *tmp ;

  {
#line 1356
  tmp = kmalloc(size, 208U);
#line 1356
  return (tmp);
}
}
#line 1360 "include/drm/drmP.h"
__inline static void drm_free(void *pt , size_t size , int area ) 
{ 


  {
#line 1362
  kfree((void const   *)pt);
#line 1363
  return;
}
}
#line 420 "/work/ldvuser/novikov/inst/current/envs/linux/linux/drivers/gpu/drm/i915/i915_drv.h"
void i915_kernel_lost_context(struct drm_device *dev ) ;
#line 432
int i915_emit_box(struct drm_device *dev , struct drm_clip_rect *boxes , int i , int DR1 ,
                  int DR4 ) ;
#line 437
int i915_irq_emit(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 439
int i915_irq_wait(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 449
int i915_vblank_pipe_set(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 451
int i915_vblank_pipe_get(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 456
int i915_vblank_swap(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 461
int i915_mem_alloc(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 463
int i915_mem_free(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 465
int i915_mem_init_heap(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 467
int i915_mem_destroy_heap(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 469
void i915_mem_takedown(struct mem_block **heap ) ;
#line 470
void i915_mem_release(struct drm_device *dev , struct drm_file *file_priv , struct mem_block *heap ) ;
#line 473
int i915_gem_init_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 475
int i915_gem_create_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 477
int i915_gem_pread_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 479
int i915_gem_pwrite_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 481
int i915_gem_mmap_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 483
int i915_gem_set_domain_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 485
int i915_gem_sw_finish_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 487
int i915_gem_execbuffer(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 489
int i915_gem_pin_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 491
int i915_gem_unpin_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 493
int i915_gem_busy_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 495
int i915_gem_throttle_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 497
int i915_gem_entervt_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 499
int i915_gem_leavevt_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 501
int i915_gem_set_tiling(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 503
int i915_gem_get_tiling(struct drm_device *dev , void *data , struct drm_file *file_priv ) ;
#line 505
void i915_gem_load(struct drm_device *dev ) ;
#line 512
void i915_gem_lastclose(struct drm_device *dev ) ;
#line 616
int i915_wait_ring(struct drm_device *dev , int n , char const   *caller ) ;
#line 122 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
int i915_wait_ring(struct drm_device *dev , int n , char const   *caller ) 
{ 
  drm_i915_private_t *dev_priv ;
  drm_i915_ring_buffer_t *ring ;
  u32 acthd_reg ;
  u32 last_acthd ;
  unsigned int tmp ;
  u32 acthd ;
  u32 last_head ;
  unsigned int tmp___0 ;
  int i ;
  unsigned int tmp___1 ;

  {
#line 124
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 125
  ring = & dev_priv->ring;
#line 126
  acthd_reg = ((((((((dev->pci_device == 10610 || dev->pci_device == 10626) || dev->pci_device == 10642) || dev->pci_device == 10658) || dev->pci_device == 10754) || dev->pci_device == 10770) || dev->pci_device == 10818) || dev->pci_device == 11778) || dev->pci_device == 11794) || dev->pci_device == 11810 ? 8308U : 8392U;
#line 127
  tmp = readl((void const volatile   *)dev_priv->regs + (unsigned long )acthd_reg);
#line 127
  last_acthd = tmp;
#line 129
  tmp___0 = readl((void const volatile   *)dev_priv->regs + 8244U);
#line 129
  last_head = tmp___0 & 2097148U;
#line 132
  i = 0;
#line 132
  goto ldv_23363;
  ldv_23362: 
#line 133
  tmp___1 = readl((void const volatile   *)dev_priv->regs + 8244U);
#line 133
  ring->head = (int )tmp___1 & 2097148;
#line 134
  acthd = readl((void const volatile   *)dev_priv->regs + (unsigned long )acthd_reg);
#line 135
  ring->space = ring->head + (-8 - ring->tail);
#line 136
  if (ring->space < 0) {
#line 137
    ring->space = (int )((unsigned int )ring->space + (unsigned int )ring->Size);
  } else {

  }
#line 138
  if (ring->space >= n) {
#line 139
    return (0);
  } else {

  }
#line 141
  if ((unsigned long )dev_priv->sarea_priv != (unsigned long )((drm_i915_sarea_t *)0)) {
#line 142
    (dev_priv->sarea_priv)->perf_boxes = (dev_priv->sarea_priv)->perf_boxes | 4;
  } else {

  }
#line 144
  if ((u32 )ring->head != last_head) {
#line 145
    i = 0;
  } else {

  }
#line 146
  if (acthd != last_acthd) {
#line 147
    i = 0;
  } else {

  }
#line 149
  last_head = (u32 )ring->head;
#line 150
  last_acthd = acthd;
#line 151
  msleep_interruptible(10U);
#line 132
  i = i + 1;
  ldv_23363: ;
#line 132
  if (i <= 99999) {
#line 133
    goto ldv_23362;
  } else {

  }

#line 155
  return (-16);
}
}
#line 162 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
static int i915_init_phys_hws(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;

  {
#line 164
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 166
  dev_priv->status_page_dmah = drm_pci_alloc(dev, 4096UL, 4096UL, 4294967295ULL);
#line 169
  if ((unsigned long )dev_priv->status_page_dmah == (unsigned long )((drm_dma_handle_t *)0)) {
#line 170
    printk("<3>[drm:%s] *ERROR* Can not allocate hardware status page\n", "i915_init_phys_hws");
#line 171
    return (-12);
  } else {

  }
#line 173
  dev_priv->hw_status_page = (dev_priv->status_page_dmah)->vaddr;
#line 174
  dev_priv->dma_status_page = (dev_priv->status_page_dmah)->busaddr;
#line 176
  memset(dev_priv->hw_status_page, 0, 4096UL);
#line 178
  writel((unsigned int )dev_priv->dma_status_page, (void volatile   *)dev_priv->regs + 8320U);
#line 179
  if (drm_debug != 0U) {
#line 179
    printk("<7>[drm:%s] Enabled hardware status page\n", "i915_init_phys_hws");
  } else {

  }
#line 180
  return (0);
}
}
#line 187 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
static void i915_free_hws(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;

  {
#line 189
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 190
  if ((unsigned long )dev_priv->status_page_dmah != (unsigned long )((drm_dma_handle_t *)0)) {
#line 191
    drm_pci_free(dev, dev_priv->status_page_dmah);
#line 192
    dev_priv->status_page_dmah = 0;
  } else {

  }
#line 195
  if (dev_priv->status_gfx_addr != 0U) {
#line 196
    dev_priv->status_gfx_addr = 0U;
#line 197
    drm_core_ioremapfree(& dev_priv->hws_map, dev);
  } else {

  }
#line 201
  writel(536866816U, (void volatile   *)dev_priv->regs + 8320U);
#line 202
  return;
}
}
#line 204 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void i915_kernel_lost_context(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;
  drm_i915_ring_buffer_t *ring ;
  unsigned int tmp ;
  unsigned int tmp___0 ;

  {
#line 206
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 207
  ring = & dev_priv->ring;
#line 209
  tmp = readl((void const volatile   *)dev_priv->regs + 8244U);
#line 209
  ring->head = (int )tmp & 2097148;
#line 210
  tmp___0 = readl((void const volatile   *)dev_priv->regs + 8240U);
#line 210
  ring->tail = (int )tmp___0 & 2097144;
#line 211
  ring->space = ring->head + (-8 - ring->tail);
#line 212
  if (ring->space < 0) {
#line 213
    ring->space = (int )((unsigned int )ring->space + (unsigned int )ring->Size);
  } else {

  }
#line 215
  if (ring->head == ring->tail && (unsigned long )dev_priv->sarea_priv != (unsigned long )((drm_i915_sarea_t *)0)) {
#line 216
    (dev_priv->sarea_priv)->perf_boxes = (dev_priv->sarea_priv)->perf_boxes | 1;
  } else {

  }
#line 217
  return;
}
}
#line 219 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
static int i915_dma_cleanup(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;

  {
#line 221
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 226
  if (dev->irq_enabled != 0) {
#line 227
    drm_irq_uninstall(dev);
  } else {

  }
#line 229
  if ((unsigned long )dev_priv->ring.virtual_start != (unsigned long )((u8 *)0)) {
#line 230
    drm_core_ioremapfree(& dev_priv->ring.map, dev);
#line 231
    dev_priv->ring.virtual_start = 0;
#line 232
    dev_priv->ring.map.handle = 0;
#line 233
    dev_priv->ring.map.size = 0UL;
  } else {

  }
#line 237
  if ((((dev->pci_device == 10690 || dev->pci_device == 10674) || dev->pci_device == 10706) || dev->pci_device == 10818) || ((dev->pci_device == 11778 || dev->pci_device == 11794) || dev->pci_device == 11810)) {
#line 238
    i915_free_hws(dev);
  } else {

  }
#line 240
  return (0);
}
}
#line 243 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
static int i915_initialize(struct drm_device *dev , drm_i915_init_t *init ) 
{ 
  drm_i915_private_t *dev_priv ;

  {
#line 245
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 247
  dev_priv->sarea = drm_getsarea(dev);
#line 248
  if ((unsigned long )dev_priv->sarea == (unsigned long )((drm_local_map_t *)0)) {
#line 249
    printk("<3>[drm:%s] *ERROR* can not find sarea!\n", "i915_initialize");
#line 250
    i915_dma_cleanup(dev);
#line 251
    return (-22);
  } else {

  }
#line 254
  dev_priv->sarea_priv = (drm_i915_sarea_t *)(dev_priv->sarea)->handle + (unsigned long )init->sarea_priv_offset;
#line 257
  if (init->ring_size != 0U) {
#line 258
    if ((unsigned long )dev_priv->ring.ring_obj != (unsigned long )((struct drm_gem_object *)0)) {
#line 259
      i915_dma_cleanup(dev);
#line 260
      printk("<3>[drm:%s] *ERROR* Client tried to initialize ringbuffer in GEM mode\n",
             "i915_initialize");
#line 262
      return (-22);
    } else {

    }
#line 265
    dev_priv->ring.Size = (unsigned long )init->ring_size;
#line 266
    dev_priv->ring.tail_mask = (int )((unsigned int )dev_priv->ring.Size - 1U);
#line 268
    dev_priv->ring.map.offset = (unsigned long )init->ring_start;
#line 269
    dev_priv->ring.map.size = (unsigned long )init->ring_size;
#line 270
    dev_priv->ring.map.type = _DRM_FRAME_BUFFER;
#line 271
    dev_priv->ring.map.flags = 0;
#line 272
    dev_priv->ring.map.mtrr = 0;
#line 274
    drm_core_ioremap(& dev_priv->ring.map, dev);
#line 276
    if ((unsigned long )dev_priv->ring.map.handle == (unsigned long )((void *)0)) {
#line 277
      i915_dma_cleanup(dev);
#line 278
      printk("<3>[drm:%s] *ERROR* can not ioremap virtual address for ring buffer\n",
             "i915_initialize");
#line 280
      return (-12);
    } else {

    }
  } else {

  }
#line 284
  dev_priv->ring.virtual_start = (u8 *)dev_priv->ring.map.handle;
#line 286
  dev_priv->cpp = init->cpp;
#line 287
  dev_priv->back_offset = (int )init->back_offset;
#line 288
  dev_priv->front_offset = (int )init->front_offset;
#line 289
  dev_priv->current_page = 0;
#line 290
  (dev_priv->sarea_priv)->pf_current_page = dev_priv->current_page;
#line 294
  dev_priv->allow_batchbuffer = 1;
#line 296
  return (0);
}
}
#line 299 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
static int i915_dma_resume(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;

  {
#line 301
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 303
  if (drm_debug != 0U) {
#line 303
    printk("<7>[drm:%s] %s\n", "i915_dma_resume", "i915_dma_resume");
  } else {

  }
#line 305
  if ((unsigned long )dev_priv->sarea == (unsigned long )((drm_local_map_t *)0)) {
#line 306
    printk("<3>[drm:%s] *ERROR* can not find sarea!\n", "i915_dma_resume");
#line 307
    return (-22);
  } else {

  }
#line 310
  if ((unsigned long )dev_priv->ring.map.handle == (unsigned long )((void *)0)) {
#line 311
    printk("<3>[drm:%s] *ERROR* can not ioremap virtual address for ring buffer\n",
           "i915_dma_resume");
#line 313
    return (-12);
  } else {

  }
#line 317
  if ((unsigned long )dev_priv->hw_status_page == (unsigned long )((void *)0)) {
#line 318
    printk("<3>[drm:%s] *ERROR* Can not find hardware status page\n", "i915_dma_resume");
#line 319
    return (-22);
  } else {

  }
#line 321
  if (drm_debug != 0U) {
#line 321
    printk("<7>[drm:%s] hw status page @ %p\n", "i915_dma_resume", dev_priv->hw_status_page);
  } else {

  }
#line 323
  if (dev_priv->status_gfx_addr != 0U) {
#line 324
    writel(dev_priv->status_gfx_addr, (void volatile   *)dev_priv->regs + 8320U);
  } else {
#line 326
    writel((unsigned int )dev_priv->dma_status_page, (void volatile   *)dev_priv->regs + 8320U);
  }
#line 327
  if (drm_debug != 0U) {
#line 327
    printk("<7>[drm:%s] Enabled hardware status page\n", "i915_dma_resume");
  } else {

  }
#line 329
  return (0);
}
}
#line 332 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
static int i915_dma_init(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  drm_i915_init_t *init ;
  int retcode ;

  {
#line 335
  init = (drm_i915_init_t *)data;
#line 336
  retcode = 0;
#line 338
  switch ((unsigned int )init->func) {
  case 1U: 
#line 340
  retcode = i915_initialize(dev, init);
#line 341
  goto ldv_23402;
  case 2U: 
#line 343
  retcode = i915_dma_cleanup(dev);
#line 344
  goto ldv_23402;
  case 3U: 
#line 346
  retcode = i915_dma_resume(dev);
#line 347
  goto ldv_23402;
  default: 
#line 349
  retcode = -22;
#line 350
  goto ldv_23402;
  }
  ldv_23402: ;
#line 353
  return (retcode);
}
}
#line 365 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
static int do_validate_cmd(int cmd ) 
{ 


  {
#line 367
  switch ((int )((unsigned int )cmd >> 29)) {
  case 0: ;
#line 369
  switch ((cmd >> 23) & 63) {
  case 0: ;
#line 371
  return (1);
  case 4: ;
#line 373
  return (1);
  default: ;
#line 375
  return (0);
  }
#line 377
  goto ldv_23413;
  case 1: ;
#line 379
  return (0);
  case 2: ;
#line 381
  return ((cmd & 255) + 2);
  case 3: ;
#line 383
  if (((cmd >> 24) & 31) <= 24) {
#line 384
    return (1);
  } else {

  }
#line 386
  switch ((cmd >> 24) & 31) {
  case 28: ;
#line 388
  return (1);
  case 29: ;
#line 390
  switch ((cmd >> 16) & 255) {
  case 3: ;
#line 392
  return ((cmd & 31) + 2);
  case 4: ;
#line 394
  return ((cmd & 15) + 2);
  default: ;
#line 396
  return ((cmd & 65535) + 2);
  }
  case 30: ;
#line 399
  if ((cmd & 8388608) != 0) {
#line 400
    return ((cmd & 65535) + 1);
  } else {
#line 402
    return (1);
  }
  case 31: ;
#line 404
  if ((cmd & 8388608) == 0) {
#line 405
    return ((cmd & 131071) + 2);
  } else
#line 406
  if ((cmd & 131072) != 0) {
#line 407
    if ((cmd & 65535) == 0) {
#line 408
      return (0);
    } else {
#line 410
      return (((cmd & 65535) + 1) / 2 + 1);
    }
  } else {
#line 412
    return (2);
  }
  default: ;
#line 414
  return (0);
  }
  default: ;
#line 417
  return (0);
  }
  ldv_23413: ;
#line 420
  return (0);
}
}
#line 423 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
static int validate_cmd(int cmd ) 
{ 
  int ret ;
  int tmp ;

  {
#line 425
  tmp = do_validate_cmd(cmd);
#line 425
  ret = tmp;
#line 429
  return (ret);
}
}
#line 432 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
static int i915_emit_cmds(struct drm_device *dev , int *buffer , int dwords ) 
{ 
  drm_i915_private_t *dev_priv ;
  int i ;
  unsigned int outring ;
  unsigned int ringmask ;
  unsigned int outcount ;
  char volatile   *virt ;
  int cmd ;
  int sz ;
  int tmp ;
  int tmp___0 ;

  {
#line 434
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 438
  if ((unsigned long )(dwords + 1) * 4UL >= dev_priv->ring.Size - 8UL) {
#line 439
    return (-22);
  } else {

  }
#line 441
  if (dev_priv->ring.space < ((dwords + 1) & -2) * 4) {
#line 441
    i915_wait_ring(dev, ((dwords + 1) & -2) * 4, "i915_emit_cmds");
  } else {

  }
#line 441
  outcount = 0U;
#line 441
  outring = (unsigned int )dev_priv->ring.tail;
#line 441
  ringmask = (unsigned int )dev_priv->ring.tail_mask;
#line 441
  virt = (char volatile   *)dev_priv->ring.virtual_start;
#line 443
  i = 0;
#line 443
  goto ldv_23448;
  ldv_23447: 
#line 446
  tmp = __copy_from_user((void *)(& cmd), (void const   *)buffer + (unsigned long )i,
                         4U);
#line 446
  if (tmp != 0) {
#line 447
    return (-22);
  } else {

  }
#line 449
  sz = validate_cmd(cmd);
#line 449
  if (sz == 0 || i + sz > dwords) {
#line 450
    return (-22);
  } else {

  }
#line 452
  *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )cmd;
#line 452
  outcount = outcount + 1U;
#line 452
  outring = outring + 4U;
#line 452
  outring = outring & ringmask;
#line 454
  goto ldv_23445;
  ldv_23444: 
#line 455
  tmp___0 = __copy_from_user((void *)(& cmd), (void const   *)buffer + (unsigned long )i,
                             4U);
#line 455
  if (tmp___0 != 0) {
#line 457
    return (-22);
  } else {

  }
#line 459
  *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )cmd;
#line 459
  outcount = outcount + 1U;
#line 459
  outring = outring + 4U;
#line 459
  outring = outring & ringmask;
  ldv_23445: 
#line 454
  i = i + 1;
#line 454
  sz = sz - 1;
#line 454
  if (sz != 0) {
#line 455
    goto ldv_23444;
  } else {

  }

  ldv_23448: ;
#line 443
  if (i < dwords) {
#line 444
    goto ldv_23447;
  } else {

  }

#line 463
  if (dwords & 1) {
#line 464
    *((unsigned int volatile   *)virt + (unsigned long )outring) = 0U;
#line 464
    outcount = outcount + 1U;
#line 464
    outring = outring + 4U;
#line 464
    outring = outring & ringmask;
  } else {

  }
#line 466
  dev_priv->ring.tail = (int )outring;
#line 466
  dev_priv->ring.space = (int )((unsigned int )dev_priv->ring.space - outcount * 4U);
#line 466
  writel(outring, (void volatile   *)dev_priv->regs + 8240U);
#line 468
  return (0);
}
}
#line 472 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
int i915_emit_box(struct drm_device *dev , struct drm_clip_rect *boxes , int i , int DR1 ,
                  int DR4 ) 
{ 
  drm_i915_private_t *dev_priv ;
  struct drm_clip_rect box ;
  unsigned int outring ;
  unsigned int ringmask ;
  unsigned int outcount ;
  char volatile   *virt ;
  int tmp ;

  {
#line 476
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 480
  tmp = __copy_from_user((void *)(& box), (void const   *)boxes + (unsigned long )i,
                         8U);
#line 480
  if (tmp != 0) {
#line 481
    return (-14);
  } else {

  }
#line 484
  if ((((int )box.y2 <= (int )box.y1 || (int )box.x2 <= (int )box.x1) || (unsigned int )box.y2 == 0U) || (unsigned int )box.x2 == 0U) {
#line 485
    printk("<3>[drm:%s] *ERROR* Bad box %d,%d..%d,%d\n", "i915_emit_box", (int )box.x1,
           (int )box.y1, (int )box.x2, (int )box.y2);
#line 487
    return (-22);
  } else {

  }
#line 490
  if (((((((((dev->pci_device == 10610 || dev->pci_device == 10626) || dev->pci_device == 10642) || dev->pci_device == 10658) || dev->pci_device == 10754) || dev->pci_device == 10770) || dev->pci_device == 10818) || dev->pci_device == 11778) || dev->pci_device == 11794) || dev->pci_device == 11810) {
#line 491
    if (dev_priv->ring.space <= 15) {
#line 491
      i915_wait_ring(dev, 16, "i915_emit_box");
    } else {

    }
#line 491
    outcount = 0U;
#line 491
    outring = (unsigned int )dev_priv->ring.tail;
#line 491
    ringmask = (unsigned int )dev_priv->ring.tail_mask;
#line 491
    virt = (char volatile   *)dev_priv->ring.virtual_start;
#line 492
    *((unsigned int volatile   *)virt + (unsigned long )outring) = 2030043138U;
#line 492
    outcount = outcount + 1U;
#line 492
    outring = outring + 4U;
#line 492
    outring = outring & ringmask;
#line 493
    *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )((int )box.x1 | ((int )box.y1 << 16));
#line 493
    outcount = outcount + 1U;
#line 493
    outring = outring + 4U;
#line 493
    outring = outring & ringmask;
#line 494
    *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )((((int )box.x2 + -1) & 65535) | (((int )box.y2 + -1) << 16));
#line 494
    outcount = outcount + 1U;
#line 494
    outring = outring + 4U;
#line 494
    outring = outring & ringmask;
#line 495
    *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )DR4;
#line 495
    outcount = outcount + 1U;
#line 495
    outring = outring + 4U;
#line 495
    outring = outring & ringmask;
#line 496
    dev_priv->ring.tail = (int )outring;
#line 496
    dev_priv->ring.space = (int )((unsigned int )dev_priv->ring.space - outcount * 4U);
#line 496
    writel(outring, (void volatile   *)dev_priv->regs + 8240U);
  } else {
#line 498
    if (dev_priv->ring.space <= 23) {
#line 498
      i915_wait_ring(dev, 24, "i915_emit_box");
    } else {

    }
#line 498
    outcount = 0U;
#line 498
    outring = (unsigned int )dev_priv->ring.tail;
#line 498
    ringmask = (unsigned int )dev_priv->ring.tail_mask;
#line 498
    virt = (char volatile   *)dev_priv->ring.virtual_start;
#line 499
    *((unsigned int volatile   *)virt + (unsigned long )outring) = 2105540611U;
#line 499
    outcount = outcount + 1U;
#line 499
    outring = outring + 4U;
#line 499
    outring = outring & ringmask;
#line 500
    *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )DR1;
#line 500
    outcount = outcount + 1U;
#line 500
    outring = outring + 4U;
#line 500
    outring = outring & ringmask;
#line 501
    *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )((int )box.x1 | ((int )box.y1 << 16));
#line 501
    outcount = outcount + 1U;
#line 501
    outring = outring + 4U;
#line 501
    outring = outring & ringmask;
#line 502
    *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )((((int )box.x2 + -1) & 65535) | (((int )box.y2 + -1) << 16));
#line 502
    outcount = outcount + 1U;
#line 502
    outring = outring + 4U;
#line 502
    outring = outring & ringmask;
#line 503
    *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )DR4;
#line 503
    outcount = outcount + 1U;
#line 503
    outring = outring + 4U;
#line 503
    outring = outring & ringmask;
#line 504
    *((unsigned int volatile   *)virt + (unsigned long )outring) = 0U;
#line 504
    outcount = outcount + 1U;
#line 504
    outring = outring + 4U;
#line 504
    outring = outring & ringmask;
#line 505
    dev_priv->ring.tail = (int )outring;
#line 505
    dev_priv->ring.space = (int )((unsigned int )dev_priv->ring.space - outcount * 4U);
#line 505
    writel(outring, (void volatile   *)dev_priv->regs + 8240U);
  }
#line 508
  return (0);
}
}
#line 515 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
static void i915_emit_breadcrumb(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;
  unsigned int outring ;
  unsigned int ringmask ;
  unsigned int outcount ;
  char volatile   *virt ;

  {
#line 517
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 520
  dev_priv->counter = dev_priv->counter + (uint32_t )1;
#line 521
  if ((int )dev_priv->counter < 0) {
#line 522
    dev_priv->counter = 0U;
  } else {

  }
#line 523
  if ((unsigned long )dev_priv->sarea_priv != (unsigned long )((drm_i915_sarea_t *)0)) {
#line 524
    (dev_priv->sarea_priv)->last_enqueue = (int )dev_priv->counter;
  } else {

  }
#line 526
  if (dev_priv->ring.space <= 15) {
#line 526
    i915_wait_ring(dev, 16, "i915_emit_breadcrumb");
  } else {

  }
#line 526
  outcount = 0U;
#line 526
  outring = (unsigned int )dev_priv->ring.tail;
#line 526
  ringmask = (unsigned int )dev_priv->ring.tail_mask;
#line 526
  virt = (char volatile   *)dev_priv->ring.virtual_start;
#line 527
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 276824065U;
#line 527
  outcount = outcount + 1U;
#line 527
  outring = outring + 4U;
#line 527
  outring = outring & ringmask;
#line 528
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 20U;
#line 528
  outcount = outcount + 1U;
#line 528
  outring = outring + 4U;
#line 528
  outring = outring & ringmask;
#line 529
  *((unsigned int volatile   *)virt + (unsigned long )outring) = dev_priv->counter;
#line 529
  outcount = outcount + 1U;
#line 529
  outring = outring + 4U;
#line 529
  outring = outring & ringmask;
#line 530
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 0U;
#line 530
  outcount = outcount + 1U;
#line 530
  outring = outring + 4U;
#line 530
  outring = outring & ringmask;
#line 531
  dev_priv->ring.tail = (int )outring;
#line 531
  dev_priv->ring.space = (int )((unsigned int )dev_priv->ring.space - outcount * 4U);
#line 531
  writel(outring, (void volatile   *)dev_priv->regs + 8240U);
#line 532
  return;
}
}
#line 534 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
static int i915_dispatch_cmdbuffer(struct drm_device *dev , drm_i915_cmdbuffer_t *cmd ) 
{ 
  int nbox ;
  int i ;
  int count ;
  int ret ;

  {
#line 537
  nbox = cmd->num_cliprects;
#line 538
  i = 0;
#line 540
  if ((cmd->sz & 3) != 0) {
#line 541
    printk("<3>[drm:%s] *ERROR* alignment", "i915_dispatch_cmdbuffer");
#line 542
    return (-22);
  } else {

  }
#line 545
  i915_kernel_lost_context(dev);
#line 547
  count = nbox != 0 ? nbox : 1;
#line 549
  i = 0;
#line 549
  goto ldv_23483;
  ldv_23482: ;
#line 550
  if (i < nbox) {
#line 551
    ret = i915_emit_box(dev, cmd->cliprects, i, cmd->DR1, cmd->DR4);
#line 553
    if (ret != 0) {
#line 554
      return (ret);
    } else {

    }
  } else {

  }
#line 557
  ret = i915_emit_cmds(dev, (int *)cmd->buf, cmd->sz / 4);
#line 558
  if (ret != 0) {
#line 559
    return (ret);
  } else {

  }
#line 549
  i = i + 1;
  ldv_23483: ;
#line 549
  if (i < count) {
#line 550
    goto ldv_23482;
  } else {

  }
#line 562
  i915_emit_breadcrumb(dev);
#line 563
  return (0);
}
}
#line 566 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
static int i915_dispatch_batchbuffer(struct drm_device *dev , drm_i915_batchbuffer_t *batch ) 
{ 
  drm_i915_private_t *dev_priv ;
  struct drm_clip_rect *boxes ;
  int nbox ;
  int i ;
  int count ;
  unsigned int outring ;
  unsigned int ringmask ;
  unsigned int outcount ;
  char volatile   *virt ;
  int ret ;
  int tmp ;

  {
#line 569
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 570
  boxes = batch->cliprects;
#line 571
  nbox = batch->num_cliprects;
#line 572
  i = 0;
#line 575
  if (((batch->start | batch->used) & 7) != 0) {
#line 576
    printk("<3>[drm:%s] *ERROR* alignment", "i915_dispatch_batchbuffer");
#line 577
    return (-22);
  } else {

  }
#line 580
  i915_kernel_lost_context(dev);
#line 582
  count = nbox != 0 ? nbox : 1;
#line 584
  i = 0;
#line 584
  goto ldv_23501;
  ldv_23500: ;
#line 585
  if (i < nbox) {
#line 586
    tmp = i915_emit_box(dev, boxes, i, batch->DR1, batch->DR4);
#line 586
    ret = tmp;
#line 588
    if (ret != 0) {
#line 589
      return (ret);
    } else {

    }
  } else {

  }
#line 592
  if (dev->pci_device != 13687 && dev->pci_device != 9570) {
#line 593
    if (dev_priv->ring.space <= 7) {
#line 593
      i915_wait_ring(dev, 8, "i915_dispatch_batchbuffer");
    } else {

    }
#line 593
    outcount = 0U;
#line 593
    outring = (unsigned int )dev_priv->ring.tail;
#line 593
    ringmask = (unsigned int )dev_priv->ring.tail_mask;
#line 593
    virt = (char volatile   *)dev_priv->ring.virtual_start;
#line 594
    if (((((((((dev->pci_device == 10610 || dev->pci_device == 10626) || dev->pci_device == 10642) || dev->pci_device == 10658) || dev->pci_device == 10754) || dev->pci_device == 10770) || dev->pci_device == 10818) || dev->pci_device == 11778) || dev->pci_device == 11794) || dev->pci_device == 11810) {
#line 595
      *((unsigned int volatile   *)virt + (unsigned long )outring) = 411042176U;
#line 595
      outcount = outcount + 1U;
#line 595
      outring = outring + 4U;
#line 595
      outring = outring & ringmask;
#line 596
      *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )batch->start;
#line 596
      outcount = outcount + 1U;
#line 596
      outring = outring + 4U;
#line 596
      outring = outring & ringmask;
    } else {
#line 598
      *((unsigned int volatile   *)virt + (unsigned long )outring) = 411041920U;
#line 598
      outcount = outcount + 1U;
#line 598
      outring = outring + 4U;
#line 598
      outring = outring & ringmask;
#line 599
      *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )(batch->start | 1);
#line 599
      outcount = outcount + 1U;
#line 599
      outring = outring + 4U;
#line 599
      outring = outring & ringmask;
    }
#line 601
    dev_priv->ring.tail = (int )outring;
#line 601
    dev_priv->ring.space = (int )((unsigned int )dev_priv->ring.space - outcount * 4U);
#line 601
    writel(outring, (void volatile   *)dev_priv->regs + 8240U);
  } else {
#line 603
    if (dev_priv->ring.space <= 15) {
#line 603
      i915_wait_ring(dev, 16, "i915_dispatch_batchbuffer");
    } else {

    }
#line 603
    outcount = 0U;
#line 603
    outring = (unsigned int )dev_priv->ring.tail;
#line 603
    ringmask = (unsigned int )dev_priv->ring.tail_mask;
#line 603
    virt = (char volatile   *)dev_priv->ring.virtual_start;
#line 604
    *((unsigned int volatile   *)virt + (unsigned long )outring) = 402653185U;
#line 604
    outcount = outcount + 1U;
#line 604
    outring = outring + 4U;
#line 604
    outring = outring & ringmask;
#line 605
    *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )(batch->start | 1);
#line 605
    outcount = outcount + 1U;
#line 605
    outring = outring + 4U;
#line 605
    outring = outring & ringmask;
#line 606
    *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )((batch->start + batch->used) + -4);
#line 606
    outcount = outcount + 1U;
#line 606
    outring = outring + 4U;
#line 606
    outring = outring & ringmask;
#line 607
    *((unsigned int volatile   *)virt + (unsigned long )outring) = 0U;
#line 607
    outcount = outcount + 1U;
#line 607
    outring = outring + 4U;
#line 607
    outring = outring & ringmask;
#line 608
    dev_priv->ring.tail = (int )outring;
#line 608
    dev_priv->ring.space = (int )((unsigned int )dev_priv->ring.space - outcount * 4U);
#line 608
    writel(outring, (void volatile   *)dev_priv->regs + 8240U);
  }
#line 584
  i = i + 1;
  ldv_23501: ;
#line 584
  if (i < count) {
#line 585
    goto ldv_23500;
  } else {

  }
#line 612
  i915_emit_breadcrumb(dev);
#line 614
  return (0);
}
}
#line 617 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
static int i915_dispatch_flip(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;
  unsigned int outring ;
  unsigned int ringmask ;
  unsigned int outcount ;
  char volatile   *virt ;
  uint32_t tmp ;

  {
#line 619
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 622
  if ((unsigned long )dev_priv->sarea_priv == (unsigned long )((drm_i915_sarea_t *)0)) {
#line 623
    return (-22);
  } else {

  }
#line 625
  if (drm_debug != 0U) {
#line 625
    printk("<7>[drm:%s] %s: page=%d pfCurrentPage=%d\n", "i915_dispatch_flip", "i915_dispatch_flip",
           dev_priv->current_page, (dev_priv->sarea_priv)->pf_current_page);
  } else {

  }
#line 630
  i915_kernel_lost_context(dev);
#line 632
  if (dev_priv->ring.space <= 7) {
#line 632
    i915_wait_ring(dev, 8, "i915_dispatch_flip");
  } else {

  }
#line 632
  outcount = 0U;
#line 632
  outring = (unsigned int )dev_priv->ring.tail;
#line 632
  ringmask = (unsigned int )dev_priv->ring.tail_mask;
#line 632
  virt = (char volatile   *)dev_priv->ring.virtual_start;
#line 633
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 33554433U;
#line 633
  outcount = outcount + 1U;
#line 633
  outring = outring + 4U;
#line 633
  outring = outring & ringmask;
#line 634
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 0U;
#line 634
  outcount = outcount + 1U;
#line 634
  outring = outring + 4U;
#line 634
  outring = outring & ringmask;
#line 635
  dev_priv->ring.tail = (int )outring;
#line 635
  dev_priv->ring.space = (int )((unsigned int )dev_priv->ring.space - outcount * 4U);
#line 635
  writel(outring, (void volatile   *)dev_priv->regs + 8240U);
#line 637
  if (dev_priv->ring.space <= 23) {
#line 637
    i915_wait_ring(dev, 24, "i915_dispatch_flip");
  } else {

  }
#line 637
  outcount = 0U;
#line 637
  outring = (unsigned int )dev_priv->ring.tail;
#line 637
  ringmask = (unsigned int )dev_priv->ring.tail_mask;
#line 637
  virt = (char volatile   *)dev_priv->ring.virtual_start;
#line 638
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 171966466U;
#line 638
  outcount = outcount + 1U;
#line 638
  outring = outring + 4U;
#line 638
  outring = outring & ringmask;
#line 639
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 0U;
#line 639
  outcount = outcount + 1U;
#line 639
  outring = outring + 4U;
#line 639
  outring = outring & ringmask;
#line 640
  if (dev_priv->current_page == 0) {
#line 641
    *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )dev_priv->back_offset;
#line 641
    outcount = outcount + 1U;
#line 641
    outring = outring + 4U;
#line 641
    outring = outring & ringmask;
#line 642
    dev_priv->current_page = 1;
  } else {
#line 644
    *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )dev_priv->front_offset;
#line 644
    outcount = outcount + 1U;
#line 644
    outring = outring + 4U;
#line 644
    outring = outring & ringmask;
#line 645
    dev_priv->current_page = 0;
  }
#line 647
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 0U;
#line 647
  outcount = outcount + 1U;
#line 647
  outring = outring + 4U;
#line 647
  outring = outring & ringmask;
#line 648
  dev_priv->ring.tail = (int )outring;
#line 648
  dev_priv->ring.space = (int )((unsigned int )dev_priv->ring.space - outcount * 4U);
#line 648
  writel(outring, (void volatile   *)dev_priv->regs + 8240U);
#line 650
  if (dev_priv->ring.space <= 7) {
#line 650
    i915_wait_ring(dev, 8, "i915_dispatch_flip");
  } else {

  }
#line 650
  outcount = 0U;
#line 650
  outring = (unsigned int )dev_priv->ring.tail;
#line 650
  ringmask = (unsigned int )dev_priv->ring.tail_mask;
#line 650
  virt = (char volatile   *)dev_priv->ring.virtual_start;
#line 651
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 25165828U;
#line 651
  outcount = outcount + 1U;
#line 651
  outring = outring + 4U;
#line 651
  outring = outring & ringmask;
#line 652
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 0U;
#line 652
  outcount = outcount + 1U;
#line 652
  outring = outring + 4U;
#line 652
  outring = outring & ringmask;
#line 653
  dev_priv->ring.tail = (int )outring;
#line 653
  dev_priv->ring.space = (int )((unsigned int )dev_priv->ring.space - outcount * 4U);
#line 653
  writel(outring, (void volatile   *)dev_priv->regs + 8240U);
#line 655
  tmp = dev_priv->counter;
#line 655
  dev_priv->counter = dev_priv->counter + (uint32_t )1;
#line 655
  (dev_priv->sarea_priv)->last_enqueue = (int )tmp;
#line 657
  if (dev_priv->ring.space <= 15) {
#line 657
    i915_wait_ring(dev, 16, "i915_dispatch_flip");
  } else {

  }
#line 657
  outcount = 0U;
#line 657
  outring = (unsigned int )dev_priv->ring.tail;
#line 657
  ringmask = (unsigned int )dev_priv->ring.tail_mask;
#line 657
  virt = (char volatile   *)dev_priv->ring.virtual_start;
#line 658
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 276824065U;
#line 658
  outcount = outcount + 1U;
#line 658
  outring = outring + 4U;
#line 658
  outring = outring & ringmask;
#line 659
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 20U;
#line 659
  outcount = outcount + 1U;
#line 659
  outring = outring + 4U;
#line 659
  outring = outring & ringmask;
#line 660
  *((unsigned int volatile   *)virt + (unsigned long )outring) = dev_priv->counter;
#line 660
  outcount = outcount + 1U;
#line 660
  outring = outring + 4U;
#line 660
  outring = outring & ringmask;
#line 661
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 0U;
#line 661
  outcount = outcount + 1U;
#line 661
  outring = outring + 4U;
#line 661
  outring = outring & ringmask;
#line 662
  dev_priv->ring.tail = (int )outring;
#line 662
  dev_priv->ring.space = (int )((unsigned int )dev_priv->ring.space - outcount * 4U);
#line 662
  writel(outring, (void volatile   *)dev_priv->regs + 8240U);
#line 664
  (dev_priv->sarea_priv)->pf_current_page = dev_priv->current_page;
#line 665
  return (0);
}
}
#line 668 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
static int i915_quiescent(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;
  int tmp ;

  {
#line 670
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 672
  i915_kernel_lost_context(dev);
#line 673
  tmp = i915_wait_ring(dev, (int )((unsigned int )dev_priv->ring.Size - 8U), "i915_quiescent");
#line 673
  return (tmp);
}
}
#line 676 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
static int i915_flush_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  int ret ;

  {
#line 681
  if ((unsigned long )((drm_i915_private_t *)dev->dev_private)->ring.ring_obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 681
    if ((int )(dev->lock.hw_lock)->lock >= 0 || (unsigned long )dev->lock.file_priv != (unsigned long )file_priv) {
#line 681
      printk("<3>[drm:%s] *ERROR* %s called without lock held, held  %d owner %p %p\n",
             "i915_flush_ioctl", "i915_flush_ioctl", (unsigned int )(dev->lock.hw_lock)->lock & 2147483648U,
             dev->lock.file_priv, file_priv);
#line 681
      return (-22);
    } else {

    }
  } else {

  }
#line 683
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 684
  ret = i915_quiescent(dev);
#line 685
  mutex_unlock(& dev->struct_mutex);
#line 687
  return (ret);
}
}
#line 690 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
static int i915_batchbuffer(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  drm_i915_private_t *dev_priv ;
  u32 *hw_status ;
  drm_i915_sarea_t *sarea_priv ;
  drm_i915_batchbuffer_t *batch ;
  int ret ;
  unsigned long flag ;
  unsigned long roksum ;
  struct thread_info *tmp ;
  long tmp___0 ;

  {
#line 693
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 694
  hw_status = (u32 *)dev_priv->hw_status_page;
#line 695
  sarea_priv = dev_priv->sarea_priv;
#line 697
  batch = (drm_i915_batchbuffer_t *)data;
#line 700
  if (dev_priv->allow_batchbuffer == 0) {
#line 701
    printk("<3>[drm:%s] *ERROR* Batchbuffer ioctl disabled\n", "i915_batchbuffer");
#line 702
    return (-22);
  } else {

  }
#line 705
  if (drm_debug != 0U) {
#line 705
    printk("<7>[drm:%s] i915 batchbuffer, start %x used %d cliprects %d\n", "i915_batchbuffer",
           batch->start, batch->used, batch->num_cliprects);
  } else {

  }
#line 708
  if ((unsigned long )((drm_i915_private_t *)dev->dev_private)->ring.ring_obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 708
    if ((int )(dev->lock.hw_lock)->lock >= 0 || (unsigned long )dev->lock.file_priv != (unsigned long )file_priv) {
#line 708
      printk("<3>[drm:%s] *ERROR* %s called without lock held, held  %d owner %p %p\n",
             "i915_batchbuffer", "i915_batchbuffer", (unsigned int )(dev->lock.hw_lock)->lock & 2147483648U,
             dev->lock.file_priv, file_priv);
#line 708
      return (-22);
    } else {

    }
  } else {

  }
#line 710
  if (batch->num_cliprects != 0) {
#line 710
    tmp = current_thread_info();
#line 710
    __asm__  ("add %3,%1 ; sbb %0,%0 ; cmp %1,%4 ; sbb $0,%0": "=&r" (flag), "=r" (roksum): "1" (batch->cliprects),
              "g" ((long )((unsigned long )batch->num_cliprects * 8UL)), "rm" (tmp->addr_limit.seg));
#line 710
    tmp___0 = __builtin_expect(flag == 0UL, 1L);
#line 710
    if (tmp___0 == 0L) {
#line 713
      return (-14);
    } else {

    }
  } else {

  }
#line 715
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 716
  ret = i915_dispatch_batchbuffer(dev, batch);
#line 717
  mutex_unlock(& dev->struct_mutex);
#line 719
  if ((unsigned long )sarea_priv != (unsigned long )((drm_i915_sarea_t *)0)) {
#line 720
    sarea_priv->last_dispatch = (int )*(hw_status + 5UL);
  } else {

  }
#line 721
  return (ret);
}
}
#line 724 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
static int i915_cmdbuffer(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  drm_i915_private_t *dev_priv ;
  u32 *hw_status ;
  drm_i915_sarea_t *sarea_priv ;
  drm_i915_cmdbuffer_t *cmdbuf ;
  int ret ;
  unsigned long flag ;
  unsigned long roksum ;
  struct thread_info *tmp ;
  long tmp___0 ;

  {
#line 727
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 728
  hw_status = (u32 *)dev_priv->hw_status_page;
#line 729
  sarea_priv = dev_priv->sarea_priv;
#line 731
  cmdbuf = (drm_i915_cmdbuffer_t *)data;
#line 734
  if (drm_debug != 0U) {
#line 734
    printk("<7>[drm:%s] i915 cmdbuffer, buf %p sz %d cliprects %d\n", "i915_cmdbuffer",
           cmdbuf->buf, cmdbuf->sz, cmdbuf->num_cliprects);
  } else {

  }
#line 737
  if ((unsigned long )((drm_i915_private_t *)dev->dev_private)->ring.ring_obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 737
    if ((int )(dev->lock.hw_lock)->lock >= 0 || (unsigned long )dev->lock.file_priv != (unsigned long )file_priv) {
#line 737
      printk("<3>[drm:%s] *ERROR* %s called without lock held, held  %d owner %p %p\n",
             "i915_cmdbuffer", "i915_cmdbuffer", (unsigned int )(dev->lock.hw_lock)->lock & 2147483648U,
             dev->lock.file_priv, file_priv);
#line 737
      return (-22);
    } else {

    }
  } else {

  }
#line 740
  if (cmdbuf->num_cliprects != 0) {
#line 740
    tmp = current_thread_info();
#line 740
    __asm__  ("add %3,%1 ; sbb %0,%0 ; cmp %1,%4 ; sbb $0,%0": "=&r" (flag), "=r" (roksum): "1" (cmdbuf->cliprects),
              "g" ((long )((unsigned long )cmdbuf->num_cliprects * 8UL)), "rm" (tmp->addr_limit.seg));
#line 740
    tmp___0 = __builtin_expect(flag == 0UL, 1L);
#line 740
    if (tmp___0 == 0L) {
#line 743
      printk("<3>[drm:%s] *ERROR* Fault accessing cliprects\n", "i915_cmdbuffer");
#line 744
      return (-14);
    } else {

    }
  } else {

  }
#line 747
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 748
  ret = i915_dispatch_cmdbuffer(dev, cmdbuf);
#line 749
  mutex_unlock(& dev->struct_mutex);
#line 750
  if (ret != 0) {
#line 751
    printk("<3>[drm:%s] *ERROR* i915_dispatch_cmdbuffer failed\n", "i915_cmdbuffer");
#line 752
    return (ret);
  } else {

  }
#line 755
  if ((unsigned long )sarea_priv != (unsigned long )((drm_i915_sarea_t *)0)) {
#line 756
    sarea_priv->last_dispatch = (int )*(hw_status + 5UL);
  } else {

  }
#line 757
  return (0);
}
}
#line 760 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
static int i915_flip_bufs(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  int ret ;

  {
#line 765
  if (drm_debug != 0U) {
#line 765
    printk("<7>[drm:%s] %s\n", "i915_flip_bufs", "i915_flip_bufs");
  } else {

  }
#line 767
  if ((unsigned long )((drm_i915_private_t *)dev->dev_private)->ring.ring_obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 767
    if ((int )(dev->lock.hw_lock)->lock >= 0 || (unsigned long )dev->lock.file_priv != (unsigned long )file_priv) {
#line 767
      printk("<3>[drm:%s] *ERROR* %s called without lock held, held  %d owner %p %p\n",
             "i915_flip_bufs", "i915_flip_bufs", (unsigned int )(dev->lock.hw_lock)->lock & 2147483648U,
             dev->lock.file_priv, file_priv);
#line 767
      return (-22);
    } else {

    }
  } else {

  }
#line 769
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 770
  ret = i915_dispatch_flip(dev);
#line 771
  mutex_unlock(& dev->struct_mutex);
#line 773
  return (ret);
}
}
#line 776 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
static int i915_getparam(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  drm_i915_private_t *dev_priv ;
  drm_i915_getparam_t *param ;
  int value ;
  unsigned long tmp ;

  {
#line 779
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 780
  param = (drm_i915_getparam_t *)data;
#line 783
  if ((unsigned long )dev_priv == (unsigned long )((drm_i915_private_t *)0)) {
#line 784
    printk("<3>[drm:%s] *ERROR* called with no initialization\n", "i915_getparam");
#line 785
    return (-22);
  } else {

  }
#line 788
  switch (param->param) {
  case 1: 
#line 790
  value = (dev->pdev)->irq != 0U;
#line 791
  goto ldv_23569;
  case 2: 
#line 793
  value = dev_priv->allow_batchbuffer != 0;
#line 794
  goto ldv_23569;
  case 3: 
#line 796
  value = (int )*((u32 volatile   *)dev_priv->hw_status_page + 5UL);
#line 797
  goto ldv_23569;
  case 4: 
#line 799
  value = dev->pci_device;
#line 800
  goto ldv_23569;
  case 5: 
#line 802
  value = 1;
#line 803
  goto ldv_23569;
  default: 
#line 805
  printk("<3>[drm:%s] *ERROR* Unknown parameter %d\n", "i915_getparam", param->param);
#line 806
  return (-22);
  }
  ldv_23569: 
#line 809
  tmp = copy_to_user((void *)param->value, (void const   *)(& value), 4U);
#line 809
  if (tmp != 0UL) {
#line 810
    printk("<3>[drm:%s] *ERROR* DRM_COPY_TO_USER failed\n", "i915_getparam");
#line 811
    return (-14);
  } else {

  }
#line 814
  return (0);
}
}
#line 817 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
static int i915_setparam(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  drm_i915_private_t *dev_priv ;
  drm_i915_setparam_t *param ;

  {
#line 820
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 821
  param = (drm_i915_setparam_t *)data;
#line 823
  if ((unsigned long )dev_priv == (unsigned long )((drm_i915_private_t *)0)) {
#line 824
    printk("<3>[drm:%s] *ERROR* called with no initialization\n", "i915_setparam");
#line 825
    return (-22);
  } else {

  }
#line 828
  switch (param->param) {
  case 1: ;
#line 830
  goto ldv_23584;
  case 2: 
#line 832
  dev_priv->tex_lru_log_granularity = param->value;
#line 833
  goto ldv_23584;
  case 3: 
#line 835
  dev_priv->allow_batchbuffer = param->value;
#line 836
  goto ldv_23584;
  default: 
#line 838
  printk("<3>[drm:%s] *ERROR* unknown parameter %d\n", "i915_setparam", param->param);
#line 839
  return (-22);
  }
  ldv_23584: ;
#line 842
  return (0);
}
}
#line 845 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
static int i915_set_status_page(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  drm_i915_private_t *dev_priv ;
  drm_i915_hws_addr_t *hws ;

  {
#line 848
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 849
  hws = (drm_i915_hws_addr_t *)data;
#line 851
  if ((((dev->pci_device != 10690 && dev->pci_device != 10674) && dev->pci_device != 10706) && dev->pci_device != 10818) && ((dev->pci_device != 11778 && dev->pci_device != 11794) && dev->pci_device != 11810)) {
#line 852
    return (-22);
  } else {

  }
#line 854
  if ((unsigned long )dev_priv == (unsigned long )((drm_i915_private_t *)0)) {
#line 855
    printk("<3>[drm:%s] *ERROR* called with no initialization\n", "i915_set_status_page");
#line 856
    return (-22);
  } else {

  }
#line 859
  printk("<7>set status page addr 0x%08x\n", (unsigned int )hws->addr);
#line 861
  dev_priv->status_gfx_addr = (unsigned int )hws->addr & 536866816U;
#line 863
  dev_priv->hws_map.offset = (unsigned long )((unsigned long long )(dev->agp)->base + hws->addr);
#line 864
  dev_priv->hws_map.size = 4096UL;
#line 865
  dev_priv->hws_map.type = _DRM_FRAME_BUFFER;
#line 866
  dev_priv->hws_map.flags = 0;
#line 867
  dev_priv->hws_map.mtrr = 0;
#line 869
  drm_core_ioremap(& dev_priv->hws_map, dev);
#line 870
  if ((unsigned long )dev_priv->hws_map.handle == (unsigned long )((void *)0)) {
#line 871
    i915_dma_cleanup(dev);
#line 872
    dev_priv->status_gfx_addr = 0U;
#line 873
    printk("<3>[drm:%s] *ERROR* can not ioremap virtual address for G33 hw status page\n",
           "i915_set_status_page");
#line 875
    return (-12);
  } else {

  }
#line 877
  dev_priv->hw_status_page = dev_priv->hws_map.handle;
#line 879
  memset(dev_priv->hw_status_page, 0, 4096UL);
#line 880
  writel(dev_priv->status_gfx_addr, (void volatile   *)dev_priv->regs + 8320U);
#line 881
  if (drm_debug != 0U) {
#line 881
    printk("<7>[drm:%s] load hws HWS_PGA with gfx mem 0x%x\n", "i915_set_status_page",
           dev_priv->status_gfx_addr);
  } else {

  }
#line 883
  if (drm_debug != 0U) {
#line 883
    printk("<7>[drm:%s] load hws at %p\n", "i915_set_status_page", dev_priv->hw_status_page);
  } else {

  }
#line 884
  return (0);
}
}
#line 887 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
int i915_driver_load(struct drm_device *dev , unsigned long flags ) 
{ 
  struct drm_i915_private *dev_priv ;
  unsigned long base ;
  unsigned long size ;
  int ret ;
  int mmio_bar ;
  void *tmp ;
  int tmp___0 ;
  struct lock_class_key __key ;

  {
#line 889
  dev_priv = (struct drm_i915_private *)dev->dev_private;
#line 891
  ret = 0;
#line 891
  mmio_bar = (((((dev->pci_device != 9602 && dev->pci_device != 9610) && dev->pci_device != 9618) && dev->pci_device != 10098) && (dev->pci_device != 10146 && dev->pci_device != 10158)) && (((((((((dev->pci_device != 10610 && dev->pci_device != 10626) && dev->pci_device != 10642) && dev->pci_device != 10658) && dev->pci_device != 10754) && dev->pci_device != 10770) && dev->pci_device != 10818) && dev->pci_device != 11778) && dev->pci_device != 11794) && dev->pci_device != 11810)) && ((dev->pci_device != 10690 && dev->pci_device != 10674) && dev->pci_device != 10706);
#line 894
  dev->counters = dev->counters + 4UL;
#line 895
  dev->types[6] = _DRM_STAT_IRQ;
#line 896
  dev->types[7] = _DRM_STAT_PRIMARY;
#line 897
  dev->types[8] = _DRM_STAT_SECONDARY;
#line 898
  dev->types[9] = _DRM_STAT_DMA;
#line 900
  tmp = drm_alloc(4240UL, 2);
#line 900
  dev_priv = (struct drm_i915_private *)tmp;
#line 901
  if ((unsigned long )dev_priv == (unsigned long )((struct drm_i915_private *)0)) {
#line 902
    return (-12);
  } else {

  }
#line 904
  memset((void *)dev_priv, 0, 4240UL);
#line 906
  dev->dev_private = (void *)dev_priv;
#line 907
  dev_priv->dev = dev;
#line 910
  base = drm_get_resource_start(dev, (unsigned int )mmio_bar);
#line 911
  size = drm_get_resource_len(dev, (unsigned int )mmio_bar);
#line 913
  dev_priv->regs = ioremap((resource_size_t )base, size);
#line 915
  i915_gem_load(dev);
#line 918
  if ((((dev->pci_device != 10690 && dev->pci_device != 10674) && dev->pci_device != 10706) && dev->pci_device != 10818) && ((dev->pci_device != 11778 && dev->pci_device != 11794) && dev->pci_device != 11810)) {
#line 919
    ret = i915_init_phys_hws(dev);
#line 920
    if (ret != 0) {
#line 921
      return (ret);
    } else {

    }
  } else {

  }
#line 931
  if (dev->pci_device != 10098 && (dev->pci_device != 10146 && dev->pci_device != 10158)) {
#line 932
    tmp___0 = pci_enable_msi(dev->pdev);
#line 932
    if (tmp___0 != 0) {
#line 933
      printk("<3>[drm:%s] *ERROR* failed to enable MSI\n", "i915_driver_load");
    } else {

    }
  } else {

  }
#line 935
  intel_opregion_init(dev);
#line 937
  __spin_lock_init(& dev_priv->user_irq_lock, "&dev_priv->user_irq_lock", & __key);
#line 939
  return (ret);
}
}
#line 942 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
int i915_driver_unload(struct drm_device *dev ) 
{ 
  struct drm_i915_private *dev_priv ;

  {
#line 944
  dev_priv = (struct drm_i915_private *)dev->dev_private;
#line 946
  if ((unsigned int )*((unsigned char *)dev->pdev + 1808UL) != 0U) {
#line 947
    pci_disable_msi(dev->pdev);
  } else {

  }
#line 949
  i915_free_hws(dev);
#line 951
  if ((unsigned long )dev_priv->regs != (unsigned long )((void *)0)) {
#line 952
    iounmap((void volatile   *)dev_priv->regs);
  } else {

  }
#line 954
  intel_opregion_free(dev);
#line 956
  drm_free(dev->dev_private, 4240UL, 2);
#line 959
  return (0);
}
}
#line 962 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
int i915_driver_open(struct drm_device *dev , struct drm_file *file_priv ) 
{ 
  struct drm_i915_file_private *i915_file_priv ;
  void *tmp ;

  {
#line 966
  if (drm_debug != 0U) {
#line 966
    printk("<7>[drm:%s] \n", "i915_driver_open");
  } else {

  }
#line 967
  tmp = drm_alloc(8UL, 10);
#line 967
  i915_file_priv = (struct drm_i915_file_private *)tmp;
#line 970
  if ((unsigned long )i915_file_priv == (unsigned long )((struct drm_i915_file_private *)0)) {
#line 971
    return (-12);
  } else {

  }
#line 973
  file_priv->driver_priv = (void *)i915_file_priv;
#line 975
  i915_file_priv->mm.last_gem_seqno = 0U;
#line 976
  i915_file_priv->mm.last_gem_throttle_seqno = 0U;
#line 978
  return (0);
}
}
#line 981 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void i915_driver_lastclose(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;

  {
#line 983
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 985
  if ((unsigned long )dev_priv == (unsigned long )((drm_i915_private_t *)0)) {
#line 986
    return;
  } else {

  }
#line 988
  i915_gem_lastclose(dev);
#line 990
  if ((unsigned long )dev_priv->agp_heap != (unsigned long )((struct mem_block *)0)) {
#line 991
    i915_mem_takedown(& dev_priv->agp_heap);
  } else {

  }
#line 993
  i915_dma_cleanup(dev);
#line 994
  return;
}
}
#line 996 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void i915_driver_preclose(struct drm_device *dev , struct drm_file *file_priv ) 
{ 
  drm_i915_private_t *dev_priv ;

  {
#line 998
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 999
  i915_mem_release(dev, file_priv, dev_priv->agp_heap);
#line 1000
  return;
}
}
#line 1002 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void i915_driver_postclose(struct drm_device *dev , struct drm_file *file_priv ) 
{ 
  struct drm_i915_file_private *i915_file_priv ;

  {
#line 1004
  i915_file_priv = (struct drm_i915_file_private *)file_priv->driver_priv;
#line 1006
  drm_free((void *)i915_file_priv, 8UL, 10);
#line 1007
  return;
}
}
#line 1009 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
struct drm_ioctl_desc i915_ioctls[35U]  = 
#line 1009
  {      {0U, & i915_dma_init, 7}, 
        {1U, & i915_flush_ioctl, 1}, 
        {2U, & i915_flip_bufs, 1}, 
        {3U, & i915_batchbuffer, 1}, 
        {4U, & i915_irq_emit, 1}, 
        {5U, & i915_irq_wait, 1}, 
        {6U, & i915_getparam, 1}, 
        {7U, & i915_setparam, 7}, 
        {8U, & i915_mem_alloc, 1}, 
        {9U, & i915_mem_free, 1}, 
        {10U, & i915_mem_init_heap, 7}, 
        {11U, & i915_cmdbuffer, 1}, 
        {12U, & i915_mem_destroy_heap, 7}, 
        {13U, & i915_vblank_pipe_set, 7}, 
        {14U, & i915_vblank_pipe_get, 1}, 
        {15U, & i915_vblank_swap, 1}, 
        {0U, 0, 0}, 
        {17U, & i915_set_status_page, 7}, 
        {0U, 0, 0}, 
        {19U, & i915_gem_init_ioctl, 7}, 
        {20U, & i915_gem_execbuffer, 1}, 
        {21U, & i915_gem_pin_ioctl, 5}, 
        {22U, & i915_gem_unpin_ioctl, 5}, 
        {23U, & i915_gem_busy_ioctl, 1}, 
        {24U, & i915_gem_throttle_ioctl, 1}, 
        {25U, & i915_gem_entervt_ioctl, 7}, 
        {26U, & i915_gem_leavevt_ioctl, 7}, 
        {27U, & i915_gem_create_ioctl, 0}, 
        {28U, & i915_gem_pread_ioctl, 0}, 
        {29U, & i915_gem_pwrite_ioctl, 0}, 
        {30U, & i915_gem_mmap_ioctl, 0}, 
        {31U, & i915_gem_set_domain_ioctl, 0}, 
        {32U, & i915_gem_sw_finish_ioctl, 0}, 
        {33U, & i915_gem_set_tiling, 0}, 
        {34U, & i915_gem_get_tiling, 0}};
#line 1045 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
int i915_max_ioctl  =    35;
#line 1058 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
int i915_driver_device_is_agp(struct drm_device *dev ) 
{ 


  {
#line 1060
  return (1);
}
}
#line 1063 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void ldv___ldv_spin_lock_37(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1068
  ldv_spin_lock_lock_of_NOT_ARG_SIGN();
#line 1070
  __ldv_spin_lock(ldv_func_arg1);
#line 1071
  return;
}
}
#line 1073 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void ldv___ldv_spin_unlock_38(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1078
  ldv_spin_unlock_lock_of_NOT_ARG_SIGN();
#line 1080
  __ldv_spin_unlock(ldv_func_arg1);
#line 1081
  return;
}
}
#line 1083 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
int ldv___ldv_spin_trylock_39(spinlock_t *ldv_func_arg1 ) 
{ 
  ldv_func_ret_type___1 ldv_func_res ;
  int tmp ;
  int tmp___0 ;

  {
#line 1088
  tmp = __ldv_spin_trylock(ldv_func_arg1);
#line 1088
  ldv_func_res = tmp;
#line 1090
  tmp___0 = ldv_spin_trylock_lock_of_NOT_ARG_SIGN();
#line 1090
  return (tmp___0);
#line 1092
  return (ldv_func_res);
}
}
#line 1095 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void ldv___ldv_spin_lock_40(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1100
  ldv_spin_lock_dcache_lock();
#line 1102
  __ldv_spin_lock(ldv_func_arg1);
#line 1103
  return;
}
}
#line 1105 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void ldv___ldv_spin_lock_41(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1110
  ldv_spin_lock_d_lock_of_dentry();
#line 1112
  __ldv_spin_lock(ldv_func_arg1);
#line 1113
  return;
}
}
#line 1115 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void ldv___ldv_spin_unlock_42(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1120
  ldv_spin_unlock_d_lock_of_dentry();
#line 1122
  __ldv_spin_unlock(ldv_func_arg1);
#line 1123
  return;
}
}
#line 1125 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void ldv___ldv_spin_unlock_43(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1130
  ldv_spin_unlock_dcache_lock();
#line 1132
  __ldv_spin_unlock(ldv_func_arg1);
#line 1133
  return;
}
}
#line 1135 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void ldv___ldv_spin_lock_44(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1140
  ldv_spin_lock_d_lock_of_dentry();
#line 1142
  __ldv_spin_lock(ldv_func_arg1);
#line 1143
  return;
}
}
#line 1145 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void ldv___ldv_spin_unlock_45(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1150
  ldv_spin_unlock_d_lock_of_dentry();
#line 1152
  __ldv_spin_unlock(ldv_func_arg1);
#line 1153
  return;
}
}
#line 1155 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void ldv___ldv_spin_lock_46(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1160
  ldv_spin_lock_i_lock_of_inode();
#line 1162
  __ldv_spin_lock(ldv_func_arg1);
#line 1163
  return;
}
}
#line 1165 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void ldv___ldv_spin_unlock_47(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1170
  ldv_spin_unlock_i_lock_of_inode();
#line 1172
  __ldv_spin_unlock(ldv_func_arg1);
#line 1173
  return;
}
}
#line 1175 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void ldv___ldv_spin_lock_48(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1180
  ldv_spin_lock_d_lock_of_dentry();
#line 1182
  __ldv_spin_lock(ldv_func_arg1);
#line 1183
  return;
}
}
#line 1185 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void ldv___ldv_spin_unlock_49(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1190
  ldv_spin_unlock_d_lock_of_dentry();
#line 1192
  __ldv_spin_unlock(ldv_func_arg1);
#line 1193
  return;
}
}
#line 1195 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void ldv___ldv_spin_lock_50(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1200
  ldv_spin_lock_siglock_of_sighand_struct();
#line 1202
  __ldv_spin_lock(ldv_func_arg1);
#line 1203
  return;
}
}
#line 1205 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void ldv___ldv_spin_unlock_51(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1210
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 1212
  __ldv_spin_unlock(ldv_func_arg1);
#line 1213
  return;
}
}
#line 1215 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void ldv___ldv_spin_lock_52(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1220
  ldv_spin_lock_alloc_lock_of_task_struct();
#line 1222
  __ldv_spin_lock(ldv_func_arg1);
#line 1223
  return;
}
}
#line 1225 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void ldv___ldv_spin_unlock_53(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1230
  ldv_spin_unlock_alloc_lock_of_task_struct();
#line 1232
  __ldv_spin_unlock(ldv_func_arg1);
#line 1233
  return;
}
}
#line 1235 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_dma.c.prepared"
void ldv___ldv_spin_unlock_54(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1240
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 1242
  __ldv_spin_unlock(ldv_func_arg1);
#line 1243
  return;
}
}
#line 1 "<compiler builtins>"
void __builtin_prefetch(void const   *  , ...) ;
#line 301 "include/asm/bitops.h"
__inline static int variable_test_bit(int nr , unsigned long const volatile   *addr ) 
{ 
  int oldbit ;

  {
#line 305
  __asm__  volatile   ("bt %2,%1\n\tsbb %0,%0": "=r" (oldbit): "m" (*((unsigned long *)addr)),
                       "Ir" (nr));
#line 310
  return (oldbit);
}
}
#line 23 "include/asm/current.h"
__inline static struct task_struct *get_current(void) 
{ 
  struct task_struct *ret__ ;

  {
#line 25
  switch (8UL) {
  case 2UL: 
#line 25
  __asm__  ("movw %%gs:%c1,%0": "=r" (ret__): "i" (0UL), "m" (_proxy_pda.pcurrent));
#line 25
  goto ldv_4087;
  case 4UL: 
#line 25
  __asm__  ("movl %%gs:%c1,%0": "=r" (ret__): "i" (0UL), "m" (_proxy_pda.pcurrent));
#line 25
  goto ldv_4087;
  case 8UL: 
#line 25
  __asm__  ("movq %%gs:%c1,%0": "=r" (ret__): "i" (0UL), "m" (_proxy_pda.pcurrent));
#line 25
  goto ldv_4087;
  default: 
#line 25
  __bad_pda_field();
  }
  ldv_4087: ;
#line 25
  return (ret__);
}
}
#line 76 "include/linux/thread_info.h"
__inline static int test_ti_thread_flag(struct thread_info *ti , int flag ) 
{ 
  int tmp ;

  {
#line 78
  tmp = variable_test_bit(flag, (unsigned long const volatile   *)(& ti->flags));
#line 78
  return (tmp);
}
}
#line 28 "include/linux/list.h"
__inline static void INIT_LIST_HEAD(struct list_head *list ) 
{ 


  {
#line 30
  list->next = list;
#line 31
  list->prev = list;
#line 32
  return;
}
}
#line 51
extern void __list_add(struct list_head * , struct list_head * , struct list_head * ) ;
#line 78 "include/linux/list.h"
__inline static void list_add_tail(struct list_head *new , struct list_head *head ) 
{ 


  {
#line 80
  __list_add(new, head->prev, head);
#line 81
  return;
}
}
#line 110
extern void list_del(struct list_head * ) ;
#line 95 "include/asm/atomic_64.h"
__inline static void atomic_inc(atomic_t *v ) 
{ 


  {
#line 97
  __asm__  volatile   (".section .smp_locks,\"a\"\n .balign 8 \n .quad 661f\n.previous\n661:\n\tlock; incl %0": "=m" (v->counter): "m" (v->counter));
#line 100
  return;
}
}
#line 8 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_lock_73(spinlock_t *ldv_func_arg1 ) ;
#line 12
void ldv___ldv_spin_lock_76(spinlock_t *ldv_func_arg1 ) ;
#line 16
void ldv___ldv_spin_lock_77(spinlock_t *ldv_func_arg1 ) ;
#line 20
void ldv___ldv_spin_lock_80(spinlock_t *ldv_func_arg1 ) ;
#line 24
void ldv___ldv_spin_lock_82(spinlock_t *ldv_func_arg1 ) ;
#line 28
void ldv___ldv_spin_lock_84(spinlock_t *ldv_func_arg1 ) ;
#line 32
void ldv___ldv_spin_lock_86(spinlock_t *ldv_func_arg1 ) ;
#line 36
void ldv___ldv_spin_lock_88(spinlock_t *ldv_func_arg1 ) ;
#line 40
void ldv___ldv_spin_lock_91(spinlock_t *ldv_func_arg1 ) ;
#line 44
void ldv___ldv_spin_lock_93(spinlock_t *ldv_func_arg1 ) ;
#line 48
void ldv___ldv_spin_lock_95(spinlock_t *ldv_func_arg1 ) ;
#line 52
void ldv___ldv_spin_lock_97(spinlock_t *ldv_func_arg1 ) ;
#line 56
void ldv___ldv_spin_lock_100(spinlock_t *ldv_func_arg1 ) ;
#line 60
void ldv___ldv_spin_lock_102(spinlock_t *ldv_func_arg1 ) ;
#line 64
void ldv___ldv_spin_lock_104(spinlock_t *ldv_func_arg1 ) ;
#line 68
void ldv___ldv_spin_lock_106(spinlock_t *ldv_func_arg1 ) ;
#line 72
void ldv___ldv_spin_lock_109(spinlock_t *ldv_func_arg1 ) ;
#line 76
void ldv___ldv_spin_lock_112(spinlock_t *ldv_func_arg1 ) ;
#line 81
void ldv___ldv_spin_unlock_74(spinlock_t *ldv_func_arg1 ) ;
#line 85
void ldv___ldv_spin_unlock_78(spinlock_t *ldv_func_arg1 ) ;
#line 89
void ldv___ldv_spin_unlock_79(spinlock_t *ldv_func_arg1 ) ;
#line 93
void ldv___ldv_spin_unlock_81(spinlock_t *ldv_func_arg1 ) ;
#line 97
void ldv___ldv_spin_unlock_83(spinlock_t *ldv_func_arg1 ) ;
#line 101
void ldv___ldv_spin_unlock_85(spinlock_t *ldv_func_arg1 ) ;
#line 105
void ldv___ldv_spin_unlock_87(spinlock_t *ldv_func_arg1 ) ;
#line 109
void ldv___ldv_spin_unlock_89(spinlock_t *ldv_func_arg1 ) ;
#line 113
void ldv___ldv_spin_unlock_90(spinlock_t *ldv_func_arg1 ) ;
#line 117
void ldv___ldv_spin_unlock_92(spinlock_t *ldv_func_arg1 ) ;
#line 121
void ldv___ldv_spin_unlock_94(spinlock_t *ldv_func_arg1 ) ;
#line 125
void ldv___ldv_spin_unlock_96(spinlock_t *ldv_func_arg1 ) ;
#line 129
void ldv___ldv_spin_unlock_98(spinlock_t *ldv_func_arg1 ) ;
#line 133
void ldv___ldv_spin_unlock_99(spinlock_t *ldv_func_arg1 ) ;
#line 137
void ldv___ldv_spin_unlock_101(spinlock_t *ldv_func_arg1 ) ;
#line 141
void ldv___ldv_spin_unlock_103(spinlock_t *ldv_func_arg1 ) ;
#line 145
void ldv___ldv_spin_unlock_105(spinlock_t *ldv_func_arg1 ) ;
#line 149
void ldv___ldv_spin_unlock_107(spinlock_t *ldv_func_arg1 ) ;
#line 153
void ldv___ldv_spin_unlock_108(spinlock_t *ldv_func_arg1 ) ;
#line 157
void ldv___ldv_spin_unlock_110(spinlock_t *ldv_func_arg1 ) ;
#line 161
void ldv___ldv_spin_unlock_111(spinlock_t *ldv_func_arg1 ) ;
#line 165
void ldv___ldv_spin_unlock_113(spinlock_t *ldv_func_arg1 ) ;
#line 170
int ldv___ldv_spin_trylock_75(spinlock_t *ldv_func_arg1 ) ;
#line 200
void ldv_spin_lock_drw_lock_of_drm_device(void) ;
#line 201
void ldv_spin_unlock_drw_lock_of_drm_device(void) ;
#line 232
void ldv_spin_lock_swaps_lock_of_drm_i915_private(void) ;
#line 233
void ldv_spin_unlock_swaps_lock_of_drm_i915_private(void) ;
#line 240
void ldv_spin_lock_user_irq_lock_of_drm_i915_private(void) ;
#line 241
void ldv_spin_unlock_user_irq_lock_of_drm_i915_private(void) ;
#line 30 "include/linux/wait.h"
extern int default_wake_function(wait_queue_t * , unsigned int  , int  , void * ) ;
#line 80
extern void init_waitqueue_head(wait_queue_head_t * ) ;
#line 111
extern void add_wait_queue(wait_queue_head_t * , wait_queue_t * ) ;
#line 113
extern void remove_wait_queue(wait_queue_head_t * , wait_queue_t * ) ;
#line 135
extern void __wake_up(wait_queue_head_t * , unsigned int  , int  , void * ) ;
#line 82 "include/linux/jiffies.h"
extern unsigned long volatile   jiffies ;
#line 192 "include/linux/workqueue.h"
extern int schedule_work(struct work_struct * ) ;
#line 182 "include/linux/slab.h"
__inline static void *kcalloc(size_t n , size_t size , gfp_t flags ) 
{ 
  void *tmp ;

  {
#line 184
  if (size != 0UL && 0xffffffffffffffffUL / size < n) {
#line 185
    return (0);
  } else {

  }
#line 186
  tmp = __kmalloc(n * size, flags | 32768U);
#line 186
  return (tmp);
}
}
#line 329 "include/linux/sched.h"
extern long schedule_timeout(long  ) ;
#line 2000 "include/linux/sched.h"
__inline static int test_tsk_thread_flag(struct task_struct *tsk , int flag ) 
{ 
  int tmp ;

  {
#line 2002
  tmp = test_ti_thread_flag((struct thread_info *)tsk->stack, flag);
#line 2002
  return (tmp);
}
}
#line 2020 "include/linux/sched.h"
__inline static int signal_pending(struct task_struct *p ) 
{ 
  int tmp ;
  long tmp___0 ;

  {
#line 2022
  tmp = test_tsk_thread_flag(p, 2);
#line 2022
  tmp___0 = __builtin_expect(tmp != 0, 0L);
#line 2022
  return ((int )tmp___0);
}
}
#line 1073 "include/drm/drmP.h"
extern struct drm_drawable_info *drm_get_drawable_info(struct drm_device * , drm_drawable_t  ) ;
#line 1148
extern int drm_vblank_init(struct drm_device * , int  ) ;
#line 1152
extern void drm_locked_tasklet(struct drm_device * , void (*)(struct drm_device * ) ) ;
#line 1154
extern u32 drm_vblank_count(struct drm_device * , int  ) ;
#line 1155
extern void drm_handle_vblank(struct drm_device * , int  ) ;
#line 1156
extern int drm_vblank_get(struct drm_device * , int  ) ;
#line 1157
extern void drm_vblank_put(struct drm_device * , int  ) ;
#line 1366 "include/drm/drmP.h"
__inline static void *drm_calloc(size_t nmemb , size_t size , int area ) 
{ 
  void *tmp ;

  {
#line 1368
  tmp = kcalloc(nmemb, size, 208U);
#line 1368
  return (tmp);
}
}
#line 441 "/work/ldvuser/novikov/inst/current/envs/linux/linux/drivers/gpu/drm/i915/i915_drv.h"
void i915_user_irq_get(struct drm_device *dev ) ;
#line 442
void i915_user_irq_put(struct drm_device *dev ) ;
#line 444
void i915_gem_vblank_work_handler(struct work_struct *work ) ;
#line 458
void i915_enable_irq(drm_i915_private_t *dev_priv , u32 mask ) ;
#line 513
uint32_t i915_get_gem_seqno(struct drm_device *dev ) ;
#line 545
void opregion_asle_intr(struct drm_device *dev ) ;
#line 546
void opregion_enable_asle(struct drm_device *dev ) ;
#line 126 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void i915_enable_irq(drm_i915_private_t *dev_priv , u32 mask ) 
{ 


  {
#line 128
  if ((dev_priv->irq_mask_reg & mask) != 0U) {
#line 129
    dev_priv->irq_mask_reg = dev_priv->irq_mask_reg & ~ mask;
#line 130
    writel(dev_priv->irq_mask_reg, (void volatile   *)dev_priv->regs + 8360U);
#line 131
    readl((void const volatile   *)dev_priv->regs + 8360U);
  } else {

  }
#line 133
  return;
}
}
#line 136 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
__inline static void i915_disable_irq(drm_i915_private_t *dev_priv , u32 mask ) 
{ 


  {
#line 138
  if ((dev_priv->irq_mask_reg & mask) != mask) {
#line 139
    dev_priv->irq_mask_reg = dev_priv->irq_mask_reg | mask;
#line 140
    writel(dev_priv->irq_mask_reg, (void volatile   *)dev_priv->regs + 8360U);
#line 141
    readl((void const volatile   *)dev_priv->regs + 8360U);
  } else {

  }
#line 143
  return;
}
}
#line 155 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
static int i915_get_pipe(struct drm_device *dev , int plane ) 
{ 
  drm_i915_private_t *dev_priv ;
  u32 dspcntr ;
  unsigned int tmp ;
  unsigned int tmp___0 ;

  {
#line 157
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 160
  if (plane != 0) {
#line 160
    tmp = readl((void const volatile   *)dev_priv->regs + 463232U);
#line 160
    dspcntr = tmp;
  } else {
#line 160
    tmp___0 = readl((void const volatile   *)dev_priv->regs + 459136U);
#line 160
    dspcntr = tmp___0;
  }
#line 162
  return ((dspcntr & 16777216U) != 0U);
}
}
#line 175 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
static int i915_get_plane(struct drm_device *dev , int pipe ) 
{ 
  int tmp ;

  {
#line 177
  tmp = i915_get_pipe(dev, 0);
#line 177
  if (tmp == pipe) {
#line 178
    return (0);
  } else {

  }
#line 179
  return (1);
}
}
#line 192 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
static int i915_pipe_enabled(struct drm_device *dev , int pipe ) 
{ 
  drm_i915_private_t *dev_priv ;
  unsigned long pipeconf ;
  unsigned int tmp ;

  {
#line 194
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 195
  pipeconf = pipe != 0 ? 462856UL : 458760UL;
#line 197
  tmp = readl((void const volatile   *)(dev_priv->regs + pipeconf));
#line 197
  if ((int )tmp < 0) {
#line 198
    return (1);
  } else {

  }
#line 200
  return (0);
}
}
#line 208 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
static void i915_vblank_tasklet(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;
  struct list_head *list ;
  struct list_head *tmp ;
  struct list_head hits ;
  struct list_head *hit ;
  int nhits ;
  int nrects ;
  int slice[2U] ;
  int upper[2U] ;
  int lower[2U] ;
  int i ;
  unsigned int counter[2U] ;
  struct drm_drawable_info *drw ;
  drm_i915_sarea_t *sarea_priv ;
  u32 cpp ;
  u32 cmd ;
  u32 src_pitch ;
  u32 dst_pitch ;
  u32 ropcpp ;
  unsigned int outring ;
  unsigned int ringmask ;
  unsigned int outcount ;
  char volatile   *virt ;
  drm_i915_vbl_swap_t *vbl_swap ;
  struct list_head  const  *__mptr ;
  int pipe ;
  int tmp___0 ;
  drm_i915_vbl_swap_t *swap_cmp ;
  struct list_head  const  *__mptr___0 ;
  struct drm_drawable_info *drw_cmp ;
  struct drm_drawable_info *tmp___1 ;
  int _max1 ;
  int _max2 ;
  int _max1___0 ;
  int _max2___0 ;
  drm_i915_vbl_swap_t *swap_hit ;
  struct list_head  const  *__mptr___1 ;
  struct drm_clip_rect *rect ;
  int num_rects ;
  int plane ;
  unsigned short top ;
  unsigned short bottom ;
  int y1 ;
  unsigned short _max1___1 ;
  unsigned short _max2___1 ;
  int y2 ;
  unsigned short _min1 ;
  unsigned short _min2 ;
  int tmp___2 ;
  int tmp___3 ;
  drm_i915_vbl_swap_t *swap_hit___0 ;
  struct list_head  const  *__mptr___2 ;

  {
#line 210
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 216
  sarea_priv = dev_priv->sarea_priv;
#line 217
  cpp = dev_priv->cpp;
#line 218
  cmd = cpp == 4U ? 1425014790U : 1421869062U;
#line 222
  src_pitch = (u32 )sarea_priv->pitch * cpp;
#line 223
  dst_pitch = (u32 )sarea_priv->pitch * cpp;
#line 224
  ropcpp = ((cpp - 1U) << 24) | 13369344U;
#line 227
  if ((((((((((dev->pci_device == 10610 || dev->pci_device == 10626) || dev->pci_device == 10642) || dev->pci_device == 10658) || dev->pci_device == 10754) || dev->pci_device == 10770) || dev->pci_device == 10818) || dev->pci_device == 11778) || dev->pci_device == 11794) || dev->pci_device == 11810) && sarea_priv->front_tiled != 0U) {
#line 228
    cmd = cmd | 2048U;
#line 229
    dst_pitch = dst_pitch >> 2;
  } else {

  }
#line 231
  if ((((((((((dev->pci_device == 10610 || dev->pci_device == 10626) || dev->pci_device == 10642) || dev->pci_device == 10658) || dev->pci_device == 10754) || dev->pci_device == 10770) || dev->pci_device == 10818) || dev->pci_device == 11778) || dev->pci_device == 11794) || dev->pci_device == 11810) && sarea_priv->back_tiled != 0U) {
#line 232
    cmd = cmd | 32768U;
#line 233
    src_pitch = src_pitch >> 2;
  } else {

  }
#line 236
  counter[0] = drm_vblank_count(dev, 0);
#line 237
  counter[1] = drm_vblank_count(dev, 1);
#line 239
  if (drm_debug != 0U) {
#line 239
    printk("<7>[drm:%s] \n", "i915_vblank_tasklet");
  } else {

  }
#line 241
  INIT_LIST_HEAD(& hits);
#line 243
  nrects = 0;
#line 243
  nhits = nrects;
#line 245
  ldv___ldv_spin_lock_91(& dev_priv->swaps_lock);
#line 248
  list = dev_priv->vbl_swaps.head.next;
#line 248
  tmp = list->next;
#line 248
  goto ldv_23507;
  ldv_23506: 
#line 250
  __mptr = (struct list_head  const  *)list;
#line 250
  vbl_swap = (drm_i915_vbl_swap_t *)__mptr;
#line 251
  tmp___0 = i915_get_pipe(dev, (int )vbl_swap->plane);
#line 251
  pipe = tmp___0;
#line 253
  if (counter[pipe] - vbl_swap->sequence > 8388608U) {
#line 254
    goto ldv_23498;
  } else {

  }
#line 256
  list_del(list);
#line 257
  dev_priv->swaps_pending = dev_priv->swaps_pending - 1U;
#line 258
  drm_vblank_put(dev, pipe);
#line 260
  ldv___ldv_spin_unlock_92(& dev_priv->swaps_lock);
#line 261
  ldv___ldv_spin_lock_93(& dev->drw_lock);
#line 263
  drw = drm_get_drawable_info(dev, vbl_swap->drw_id);
#line 265
  if ((unsigned long )drw == (unsigned long )((struct drm_drawable_info *)0)) {
#line 266
    ldv___ldv_spin_unlock_94(& dev->drw_lock);
#line 267
    drm_free((void *)vbl_swap, 32UL, 2);
#line 268
    ldv___ldv_spin_lock_95(& dev_priv->swaps_lock);
#line 269
    goto ldv_23498;
  } else {

  }
#line 272
  hit = hits.next;
#line 272
  goto ldv_23505;
  ldv_23504: 
#line 274
  __mptr___0 = (struct list_head  const  *)hit;
#line 274
  swap_cmp = (drm_i915_vbl_swap_t *)__mptr___0;
#line 275
  tmp___1 = drm_get_drawable_info(dev, swap_cmp->drw_id);
#line 275
  drw_cmp = tmp___1;
#line 278
  if ((unsigned long )drw_cmp != (unsigned long )((struct drm_drawable_info *)0) && (int )(drw_cmp->rects)->y1 > (int )(drw->rects)->y1) {
#line 280
    list_add_tail(list, hit);
#line 281
    goto ldv_23503;
  } else {

  }
#line 272
  hit = hit->next;
  ldv_23505: 
#line 272
  __builtin_prefetch((void const   *)hit->next);
#line 272
  if ((unsigned long )(& hits) != (unsigned long )hit) {
#line 273
    goto ldv_23504;
  } else {

  }
  ldv_23503: 
#line 285
  ldv___ldv_spin_unlock_96(& dev->drw_lock);
#line 288
  if ((unsigned long )(& hits) == (unsigned long )hit) {
#line 289
    list_add_tail(list, hits.prev);
  } else {

  }
#line 291
  nhits = nhits + 1;
#line 293
  ldv___ldv_spin_lock_97(& dev_priv->swaps_lock);
  ldv_23498: 
#line 248
  list = tmp;
#line 248
  tmp = list->next;
  ldv_23507: ;
#line 248
  if ((unsigned long )(& dev_priv->vbl_swaps.head) != (unsigned long )list) {
#line 249
    goto ldv_23506;
  } else {

  }

#line 296
  if (nhits == 0) {
#line 297
    ldv___ldv_spin_unlock_98(& dev_priv->swaps_lock);
#line 298
    return;
  } else {

  }
#line 301
  ldv___ldv_spin_unlock_99(& dev_priv->swaps_lock);
#line 303
  i915_kernel_lost_context(dev);
#line 305
  if (((((((((dev->pci_device == 10610 || dev->pci_device == 10626) || dev->pci_device == 10642) || dev->pci_device == 10658) || dev->pci_device == 10754) || dev->pci_device == 10770) || dev->pci_device == 10818) || dev->pci_device == 11778) || dev->pci_device == 11794) || dev->pci_device == 11810) {
#line 306
    if (dev_priv->ring.space <= 15) {
#line 306
      i915_wait_ring(dev, 16, "i915_vblank_tasklet");
    } else {

    }
#line 306
    outcount = 0U;
#line 306
    outring = (unsigned int )dev_priv->ring.tail;
#line 306
    ringmask = (unsigned int )dev_priv->ring.tail_mask;
#line 306
    virt = (char volatile   *)dev_priv->ring.virtual_start;
#line 308
    *((unsigned int volatile   *)virt + (unsigned long )outring) = 2030043138U;
#line 308
    outcount = outcount + 1U;
#line 308
    outring = outring + 4U;
#line 308
    outring = outring & ringmask;
#line 309
    *((unsigned int volatile   *)virt + (unsigned long )outring) = 0U;
#line 309
    outcount = outcount + 1U;
#line 309
    outring = outring + 4U;
#line 309
    outring = outring & ringmask;
#line 310
    *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )(((sarea_priv->width + -1) & 65535) | ((sarea_priv->height + -1) << 16));
#line 310
    outcount = outcount + 1U;
#line 310
    outring = outring + 4U;
#line 310
    outring = outring & ringmask;
#line 311
    *((unsigned int volatile   *)virt + (unsigned long )outring) = 0U;
#line 311
    outcount = outcount + 1U;
#line 311
    outring = outring + 4U;
#line 311
    outring = outring & ringmask;
#line 312
    dev_priv->ring.tail = (int )outring;
#line 312
    dev_priv->ring.space = (int )((unsigned int )dev_priv->ring.space - outcount * 4U);
#line 312
    writel(outring, (void volatile   *)dev_priv->regs + 8240U);
  } else {
#line 314
    if (dev_priv->ring.space <= 23) {
#line 314
      i915_wait_ring(dev, 24, "i915_vblank_tasklet");
    } else {

    }
#line 314
    outcount = 0U;
#line 314
    outring = (unsigned int )dev_priv->ring.tail;
#line 314
    ringmask = (unsigned int )dev_priv->ring.tail_mask;
#line 314
    virt = (char volatile   *)dev_priv->ring.virtual_start;
#line 316
    *((unsigned int volatile   *)virt + (unsigned long )outring) = 2105540611U;
#line 316
    outcount = outcount + 1U;
#line 316
    outring = outring + 4U;
#line 316
    outring = outring & ringmask;
#line 317
    *((unsigned int volatile   *)virt + (unsigned long )outring) = 0U;
#line 317
    outcount = outcount + 1U;
#line 317
    outring = outring + 4U;
#line 317
    outring = outring & ringmask;
#line 318
    *((unsigned int volatile   *)virt + (unsigned long )outring) = 0U;
#line 318
    outcount = outcount + 1U;
#line 318
    outring = outring + 4U;
#line 318
    outring = outring & ringmask;
#line 319
    *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )(sarea_priv->width | (sarea_priv->height << 16));
#line 319
    outcount = outcount + 1U;
#line 319
    outring = outring + 4U;
#line 319
    outring = outring & ringmask;
#line 320
    *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )(sarea_priv->width | (sarea_priv->height << 16));
#line 320
    outcount = outcount + 1U;
#line 320
    outring = outring + 4U;
#line 320
    outring = outring & ringmask;
#line 321
    *((unsigned int volatile   *)virt + (unsigned long )outring) = 0U;
#line 321
    outcount = outcount + 1U;
#line 321
    outring = outring + 4U;
#line 321
    outring = outring & ringmask;
#line 323
    dev_priv->ring.tail = (int )outring;
#line 323
    dev_priv->ring.space = (int )((unsigned int )dev_priv->ring.space - outcount * 4U);
#line 323
    writel(outring, (void volatile   *)dev_priv->regs + 8240U);
  }
#line 326
  sarea_priv->ctxOwner = 0;
#line 328
  upper[1] = 0;
#line 328
  upper[0] = upper[1];
#line 329
  _max1 = sarea_priv->pipeA_h / nhits;
#line 329
  _max2 = 1;
#line 329
  slice[0] = _max1 > _max2 ? _max1 : _max2;
#line 330
  _max1___0 = sarea_priv->pipeB_h / nhits;
#line 330
  _max2___0 = 1;
#line 330
  slice[1] = _max1___0 > _max2___0 ? _max1___0 : _max2___0;
#line 331
  lower[0] = sarea_priv->pipeA_y + slice[0];
#line 332
  lower[1] = sarea_priv->pipeB_y + slice[0];
#line 334
  ldv___ldv_spin_lock_100(& dev->drw_lock);
#line 341
  i = 0;
#line 341
  goto ldv_23540;
  ldv_23539: ;
#line 344
  if (i == nhits) {
#line 345
    lower[1] = sarea_priv->height;
#line 345
    lower[0] = lower[1];
  } else {

  }
#line 347
  hit = hits.next;
#line 347
  goto ldv_23537;
  ldv_23536: 
#line 349
  __mptr___1 = (struct list_head  const  *)hit;
#line 349
  swap_hit = (drm_i915_vbl_swap_t *)__mptr___1;
#line 354
  drw = drm_get_drawable_info(dev, swap_hit->drw_id);
#line 356
  if ((unsigned long )drw == (unsigned long )((struct drm_drawable_info *)0)) {
#line 357
    goto ldv_23523;
  } else {

  }
#line 359
  rect = drw->rects;
#line 360
  plane = (int )swap_hit->plane;
#line 361
  top = (unsigned short )upper[plane];
#line 362
  bottom = (unsigned short )lower[plane];
#line 364
  num_rects = (int )drw->num_rects;
#line 364
  goto ldv_23534;
  ldv_23533: 
#line 365
  _max1___1 = rect->y1;
#line 365
  _max2___1 = top;
#line 365
  y1 = (int )_max1___1 > (int )_max2___1 ? (int )_max1___1 : (int )_max2___1;
#line 366
  _min1 = rect->y2;
#line 366
  _min2 = bottom;
#line 366
  y2 = (int )_min1 < (int )_min2 ? (int )_min1 : (int )_min2;
#line 368
  if (y1 >= y2) {
#line 369
    goto ldv_23532;
  } else {

  }
#line 371
  if (dev_priv->ring.space <= 31) {
#line 371
    i915_wait_ring(dev, 32, "i915_vblank_tasklet");
  } else {

  }
#line 371
  outcount = 0U;
#line 371
  outring = (unsigned int )dev_priv->ring.tail;
#line 371
  ringmask = (unsigned int )dev_priv->ring.tail_mask;
#line 371
  virt = (char volatile   *)dev_priv->ring.virtual_start;
#line 373
  *((unsigned int volatile   *)virt + (unsigned long )outring) = cmd;
#line 373
  outcount = outcount + 1U;
#line 373
  outring = outring + 4U;
#line 373
  outring = outring & ringmask;
#line 374
  *((unsigned int volatile   *)virt + (unsigned long )outring) = ropcpp | dst_pitch;
#line 374
  outcount = outcount + 1U;
#line 374
  outring = outring + 4U;
#line 374
  outring = outring & ringmask;
#line 375
  *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )((y1 << 16) | (int )rect->x1);
#line 375
  outcount = outcount + 1U;
#line 375
  outring = outring + 4U;
#line 375
  outring = outring & ringmask;
#line 376
  *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )((y2 << 16) | (int )rect->x2);
#line 376
  outcount = outcount + 1U;
#line 376
  outring = outring + 4U;
#line 376
  outring = outring & ringmask;
#line 377
  *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )sarea_priv->front_offset;
#line 377
  outcount = outcount + 1U;
#line 377
  outring = outring + 4U;
#line 377
  outring = outring & ringmask;
#line 378
  *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )((y1 << 16) | (int )rect->x1);
#line 378
  outcount = outcount + 1U;
#line 378
  outring = outring + 4U;
#line 378
  outring = outring & ringmask;
#line 379
  *((unsigned int volatile   *)virt + (unsigned long )outring) = src_pitch;
#line 379
  outcount = outcount + 1U;
#line 379
  outring = outring + 4U;
#line 379
  outring = outring & ringmask;
#line 380
  *((unsigned int volatile   *)virt + (unsigned long )outring) = (unsigned int volatile   )sarea_priv->back_offset;
#line 380
  outcount = outcount + 1U;
#line 380
  outring = outring + 4U;
#line 380
  outring = outring & ringmask;
#line 382
  dev_priv->ring.tail = (int )outring;
#line 382
  dev_priv->ring.space = (int )((unsigned int )dev_priv->ring.space - outcount * 4U);
#line 382
  writel(outring, (void volatile   *)dev_priv->regs + 8240U);
  ldv_23532: 
#line 364
  rect = rect + 1;
  ldv_23534: 
#line 364
  tmp___2 = num_rects;
#line 364
  num_rects = num_rects - 1;
#line 364
  if (tmp___2 != 0) {
#line 365
    goto ldv_23533;
  } else {

  }

  ldv_23523: 
#line 347
  hit = hit->next;
  ldv_23537: 
#line 347
  __builtin_prefetch((void const   *)hit->next);
#line 347
  if ((unsigned long )(& hits) != (unsigned long )hit) {
#line 348
    goto ldv_23536;
  } else {

  }
#line 343
  upper[0] = lower[0];
#line 343
  lower[0] = lower[0] + slice[0];
#line 343
  upper[1] = lower[1];
#line 343
  lower[1] = lower[1] + slice[1];
  ldv_23540: 
#line 341
  tmp___3 = i;
#line 341
  i = i + 1;
#line 341
  if (tmp___3 < nhits) {
#line 342
    goto ldv_23539;
  } else {

  }
#line 387
  ldv___ldv_spin_unlock_101(& dev->drw_lock);
#line 389
  hit = hits.next;
#line 389
  tmp = hit->next;
#line 389
  goto ldv_23546;
  ldv_23545: 
#line 391
  __mptr___2 = (struct list_head  const  *)hit;
#line 391
  swap_hit___0 = (drm_i915_vbl_swap_t *)__mptr___2;
#line 393
  list_del(hit);
#line 395
  drm_free((void *)swap_hit___0, 32UL, 2);
#line 389
  hit = tmp;
#line 389
  tmp = hit->next;
  ldv_23546: ;
#line 389
  if ((unsigned long )(& hits) != (unsigned long )hit) {
#line 390
    goto ldv_23545;
  } else {

  }

#line 394
  return;
}
}
#line 399 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
u32 i915_get_vblank_counter(struct drm_device *dev , int plane ) 
{ 
  drm_i915_private_t *dev_priv ;
  unsigned long high_frame ;
  unsigned long low_frame ;
  u32 high1 ;
  u32 high2 ;
  u32 low ;
  u32 count ;
  int pipe ;
  int tmp ;
  unsigned int tmp___0 ;
  unsigned int tmp___1 ;
  unsigned int tmp___2 ;

  {
#line 401
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 407
  pipe = i915_get_pipe(dev, plane);
#line 408
  high_frame = pipe != 0 ? 462912UL : 458816UL;
#line 409
  low_frame = pipe != 0 ? 462916UL : 458820UL;
#line 411
  tmp = i915_pipe_enabled(dev, pipe);
#line 411
  if (tmp == 0) {
#line 412
    printk("<3>[drm:%s] *ERROR* trying to get vblank count for disabled pipe %d\n",
           "i915_get_vblank_counter", pipe);
#line 413
    return (0U);
  } else {

  }
  ldv_23561: 
#line 422
  tmp___0 = readl((void const volatile   *)(dev_priv->regs + high_frame));
#line 422
  high1 = tmp___0 & 65535U;
#line 424
  tmp___1 = readl((void const volatile   *)(dev_priv->regs + low_frame));
#line 424
  low = tmp___1 >> 24;
#line 426
  tmp___2 = readl((void const volatile   *)(dev_priv->regs + high_frame));
#line 426
  high2 = tmp___2 & 65535U;
#line 428
  if (high1 != high2) {
#line 429
    goto ldv_23561;
  } else {

  }
#line 430
  count = (high1 << 8) | low;
#line 432
  return (count);
}
}
#line 436 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void i915_gem_vblank_work_handler(struct work_struct *work ) 
{ 
  drm_i915_private_t *dev_priv ;
  struct drm_device *dev ;
  struct work_struct  const  *__mptr ;

  {
#line 441
  __mptr = (struct work_struct  const  *)work;
#line 441
  dev_priv = (drm_i915_private_t *)__mptr + 0xffffffffffffefd0UL;
#line 443
  dev = dev_priv->dev;
#line 445
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 446
  i915_vblank_tasklet(dev);
#line 447
  mutex_unlock(& dev->struct_mutex);
#line 448
  return;
}
}
#line 450 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
irqreturn_t i915_driver_irq_handler(int irq , void *arg ) 
{ 
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  u32 iir ;
  u32 pipea_stats ;
  u32 pipeb_stats ;
  int vblank ;
  int tmp ;
  int tmp___0 ;

  {
#line 452
  dev = (struct drm_device *)arg;
#line 453
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 456
  vblank = 0;
#line 458
  atomic_inc(& dev_priv->irq_received);
#line 460
  if ((unsigned int )*((unsigned char *)dev->pdev + 1808UL) != 0U) {
#line 461
    writel(4294967295U, (void volatile   *)dev_priv->regs + 8360U);
  } else {

  }
#line 462
  iir = readl((void const volatile   *)dev_priv->regs + 8356U);
#line 464
  if (iir == 0U) {
#line 465
    if ((unsigned int )*((unsigned char *)dev->pdev + 1808UL) != 0U) {
#line 466
      writel(dev_priv->irq_mask_reg, (void volatile   *)dev_priv->regs + 8360U);
#line 467
      readl((void const volatile   *)dev_priv->regs + 8360U);
    } else {

    }
#line 469
    return (0);
  } else {

  }
#line 476
  if ((iir & 64U) != 0U) {
#line 477
    pipea_stats = readl((void const volatile   *)dev_priv->regs + 458788U);
#line 478
    if ((dev_priv->vblank_pipe & 1) == 0) {
#line 479
      pipea_stats = pipea_stats & 4294574079U;
    } else
#line 481
    if (((unsigned long )pipea_stats & 6UL) != 0UL) {
#line 483
      vblank = vblank + 1;
#line 484
      tmp = i915_get_plane(dev, 0);
#line 484
      drm_handle_vblank(dev, tmp);
    } else {

    }
#line 487
    writel(pipea_stats, (void volatile   *)dev_priv->regs + 458788U);
  } else {

  }
#line 489
  if ((iir & 16U) != 0U) {
#line 490
    pipeb_stats = readl((void const volatile   *)dev_priv->regs + 462884U);
#line 492
    writel(pipeb_stats, (void volatile   *)dev_priv->regs + 462884U);
#line 496
    if ((dev_priv->vblank_pipe & 2) == 0) {
#line 497
      pipeb_stats = pipeb_stats & 4294574079U;
    } else
#line 499
    if (((unsigned long )pipeb_stats & 6UL) != 0UL) {
#line 501
      vblank = vblank + 1;
#line 502
      tmp___0 = i915_get_plane(dev, 1);
#line 502
      drm_handle_vblank(dev, tmp___0);
    } else {

    }
#line 505
    if (((unsigned long )pipeb_stats & 64UL) != 0UL) {
#line 506
      opregion_asle_intr(dev);
    } else {

    }
#line 507
    writel(pipeb_stats, (void volatile   *)dev_priv->regs + 462884U);
  } else {

  }
#line 510
  writel(iir, (void volatile   *)dev_priv->regs + 8356U);
#line 511
  if ((unsigned int )*((unsigned char *)dev->pdev + 1808UL) != 0U) {
#line 512
    writel(dev_priv->irq_mask_reg, (void volatile   *)dev_priv->regs + 8360U);
  } else {

  }
#line 513
  readl((void const volatile   *)dev_priv->regs + 8356U);
#line 515
  if ((unsigned long )dev_priv->sarea_priv != (unsigned long )((drm_i915_sarea_t *)0)) {
#line 516
    (dev_priv->sarea_priv)->last_dispatch = (int )*((u32 volatile   *)dev_priv->hw_status_page + 5UL);
  } else {

  }
#line 519
  if ((iir & 2U) != 0U) {
#line 520
    dev_priv->mm.irq_gem_seqno = i915_get_gem_seqno(dev);
#line 521
    __wake_up(& dev_priv->irq_queue, 1U, 1, 0);
  } else {

  }
#line 524
  if ((int )iir & 1) {
#line 525
    opregion_asle_intr(dev);
  } else {

  }
#line 527
  if (vblank != 0 && dev_priv->swaps_pending != 0U) {
#line 528
    if ((unsigned long )dev_priv->ring.ring_obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 529
      drm_locked_tasklet(dev, & i915_vblank_tasklet);
    } else {
#line 531
      schedule_work(& dev_priv->mm.vblank_work);
    }
  } else {

  }
#line 534
  return (1);
}
}
#line 537 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
static int i915_emit_irq(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;
  unsigned int outring ;
  unsigned int ringmask ;
  unsigned int outcount ;
  char volatile   *virt ;

  {
#line 539
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 542
  i915_kernel_lost_context(dev);
#line 544
  if (drm_debug != 0U) {
#line 544
    printk("<7>[drm:%s] \n", "i915_emit_irq");
  } else {

  }
#line 546
  dev_priv->counter = dev_priv->counter + (uint32_t )1;
#line 547
  if ((int )dev_priv->counter < 0) {
#line 548
    dev_priv->counter = 1U;
  } else {

  }
#line 549
  if ((unsigned long )dev_priv->sarea_priv != (unsigned long )((drm_i915_sarea_t *)0)) {
#line 550
    (dev_priv->sarea_priv)->last_enqueue = (int )dev_priv->counter;
  } else {

  }
#line 552
  if (dev_priv->ring.space <= 23) {
#line 552
    i915_wait_ring(dev, 24, "i915_emit_irq");
  } else {

  }
#line 552
  outcount = 0U;
#line 552
  outring = (unsigned int )dev_priv->ring.tail;
#line 552
  ringmask = (unsigned int )dev_priv->ring.tail_mask;
#line 552
  virt = (char volatile   *)dev_priv->ring.virtual_start;
#line 553
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 276824065U;
#line 553
  outcount = outcount + 1U;
#line 553
  outring = outring + 4U;
#line 553
  outring = outring & ringmask;
#line 554
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 20U;
#line 554
  outcount = outcount + 1U;
#line 554
  outring = outring + 4U;
#line 554
  outring = outring & ringmask;
#line 555
  *((unsigned int volatile   *)virt + (unsigned long )outring) = dev_priv->counter;
#line 555
  outcount = outcount + 1U;
#line 555
  outring = outring + 4U;
#line 555
  outring = outring & ringmask;
#line 556
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 0U;
#line 556
  outcount = outcount + 1U;
#line 556
  outring = outring + 4U;
#line 556
  outring = outring & ringmask;
#line 557
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 0U;
#line 557
  outcount = outcount + 1U;
#line 557
  outring = outring + 4U;
#line 557
  outring = outring & ringmask;
#line 558
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 16777216U;
#line 558
  outcount = outcount + 1U;
#line 558
  outring = outring + 4U;
#line 558
  outring = outring & ringmask;
#line 559
  dev_priv->ring.tail = (int )outring;
#line 559
  dev_priv->ring.space = (int )((unsigned int )dev_priv->ring.space - outcount * 4U);
#line 559
  writel(outring, (void volatile   *)dev_priv->regs + 8240U);
#line 561
  return ((int )dev_priv->counter);
}
}
#line 564 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void i915_user_irq_get(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;

  {
#line 566
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 568
  ldv___ldv_spin_lock_102(& dev_priv->user_irq_lock);
#line 569
  if (dev->irq_enabled != 0) {
#line 569
    dev_priv->user_irq_refcount = dev_priv->user_irq_refcount + 1;
#line 569
    if (dev_priv->user_irq_refcount == 1) {
#line 570
      i915_enable_irq(dev_priv, 2U);
    } else {

    }
  } else {

  }
#line 571
  ldv___ldv_spin_unlock_103(& dev_priv->user_irq_lock);
#line 572
  return;
}
}
#line 574 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void i915_user_irq_put(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;
  long tmp ;
  long tmp___0 ;

  {
#line 576
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 578
  ldv___ldv_spin_lock_104(& dev_priv->user_irq_lock);
#line 579
  tmp = __builtin_expect(dev->irq_enabled != 0, 0L);
#line 579
  if (tmp != 0L) {
#line 579
    tmp___0 = __builtin_expect(dev_priv->user_irq_refcount <= 0, 0L);
#line 579
    if (tmp___0 != 0L) {
#line 579
      __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"),
                           "i" (579), "i" (24UL));
      ldv_23597: ;
#line 579
      goto ldv_23597;
    } else {

    }
  } else {

  }
#line 580
  if (dev->irq_enabled != 0) {
#line 580
    dev_priv->user_irq_refcount = dev_priv->user_irq_refcount - 1;
#line 580
    if (dev_priv->user_irq_refcount == 0) {
#line 581
      i915_disable_irq(dev_priv, 2U);
    } else {

    }
  } else {

  }
#line 582
  ldv___ldv_spin_unlock_105(& dev_priv->user_irq_lock);
#line 583
  return;
}
}
#line 585 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
static int i915_wait_irq(struct drm_device *dev , int irq_nr ) 
{ 
  drm_i915_private_t *dev_priv ;
  int ret ;
  wait_queue_t entry ;
  struct task_struct *tmp ;
  unsigned long end ;
  struct task_struct *tmp___0 ;
  struct task_struct *tmp___1 ;
  int tmp___2 ;
  struct task_struct *tmp___3 ;

  {
#line 587
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 588
  ret = 0;
#line 590
  if (drm_debug != 0U) {
#line 590
    printk("<7>[drm:%s] irq_nr=%d breadcrumb=%d\n", "i915_wait_irq", irq_nr, *((u32 volatile   *)dev_priv->hw_status_page + 5UL));
  } else {

  }
#line 593
  if ((unsigned int )*((u32 volatile   *)dev_priv->hw_status_page + 5UL) >= (unsigned int )irq_nr) {
#line 594
    if ((unsigned long )dev_priv->sarea_priv != (unsigned long )((drm_i915_sarea_t *)0)) {
#line 595
      (dev_priv->sarea_priv)->last_dispatch = (int )*((u32 volatile   *)dev_priv->hw_status_page + 5UL);
    } else {

    }
#line 598
    return (0);
  } else {

  }
#line 601
  if ((unsigned long )dev_priv->sarea_priv != (unsigned long )((drm_i915_sarea_t *)0)) {
#line 602
    (dev_priv->sarea_priv)->perf_boxes = (dev_priv->sarea_priv)->perf_boxes | 4;
  } else {

  }
#line 604
  i915_user_irq_get(dev);
#line 605
  tmp = get_current();
#line 605
  entry.flags = 0U;
#line 605
  entry.private = (void *)tmp;
#line 605
  entry.func = & default_wake_function;
#line 605
  entry.task_list.next = 0;
#line 605
  entry.task_list.prev = 0;
#line 605
  end = (unsigned long )jiffies + 750UL;
#line 605
  add_wait_queue(& dev_priv->irq_queue, & entry);
  ldv_23614: 
#line 605
  tmp___0 = get_current();
#line 605
  tmp___0->state = 1L;
#line 605
  if ((unsigned int )*((u32 volatile   *)dev_priv->hw_status_page + 5UL) >= (unsigned int )irq_nr) {
#line 605
    goto ldv_23607;
  } else {

  }
#line 605
  if ((1 != 0 && 1 != 0) && (long )jiffies - (long )end >= 0L) {
#line 605
    ret = -16;
#line 605
    goto ldv_23607;
  } else {

  }
#line 605
  schedule_timeout(2L);
#line 605
  tmp___1 = get_current();
#line 605
  tmp___2 = signal_pending(tmp___1);
#line 605
  if (tmp___2 != 0) {
#line 605
    ret = -4;
#line 605
    goto ldv_23607;
  } else {

  }
#line 605
  goto ldv_23614;
  ldv_23607: 
#line 605
  tmp___3 = get_current();
#line 605
  tmp___3->state = 0L;
#line 605
  remove_wait_queue(& dev_priv->irq_queue, & entry);
#line 607
  i915_user_irq_put(dev);
#line 609
  if (ret == -16) {
#line 610
    printk("<3>[drm:%s] *ERROR* EBUSY -- rec: %d emitted: %d\n", "i915_wait_irq",
           *((u32 volatile   *)dev_priv->hw_status_page + 5UL), (int )dev_priv->counter);
  } else {

  }
#line 614
  if ((unsigned long )dev_priv->sarea_priv != (unsigned long )((drm_i915_sarea_t *)0)) {
#line 615
    (dev_priv->sarea_priv)->last_dispatch = (int )*((u32 volatile   *)dev_priv->hw_status_page + 5UL);
  } else {

  }
#line 618
  return (ret);
}
}
#line 623 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
int i915_irq_emit(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  drm_i915_private_t *dev_priv ;
  drm_i915_irq_emit_t *emit ;
  int result ;
  unsigned long tmp ;

  {
#line 626
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 627
  emit = (drm_i915_irq_emit_t *)data;
#line 630
  if ((unsigned long )((drm_i915_private_t *)dev->dev_private)->ring.ring_obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 630
    if ((int )(dev->lock.hw_lock)->lock >= 0 || (unsigned long )dev->lock.file_priv != (unsigned long )file_priv) {
#line 630
      printk("<3>[drm:%s] *ERROR* %s called without lock held, held  %d owner %p %p\n",
             "i915_irq_emit", "i915_irq_emit", (unsigned int )(dev->lock.hw_lock)->lock & 2147483648U,
             dev->lock.file_priv, file_priv);
#line 630
      return (-22);
    } else {

    }
  } else {

  }
#line 632
  if ((unsigned long )dev_priv == (unsigned long )((drm_i915_private_t *)0)) {
#line 633
    printk("<3>[drm:%s] *ERROR* called with no initialization\n", "i915_irq_emit");
#line 634
    return (-22);
  } else {

  }
#line 636
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 637
  result = i915_emit_irq(dev);
#line 638
  mutex_unlock(& dev->struct_mutex);
#line 640
  tmp = copy_to_user((void *)emit->irq_seq, (void const   *)(& result), 4U);
#line 640
  if (tmp != 0UL) {
#line 641
    printk("<3>[drm:%s] *ERROR* copy_to_user\n", "i915_irq_emit");
#line 642
    return (-14);
  } else {

  }
#line 645
  return (0);
}
}
#line 650 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
int i915_irq_wait(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  drm_i915_private_t *dev_priv ;
  drm_i915_irq_wait_t *irqwait ;
  int tmp ;

  {
#line 653
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 654
  irqwait = (drm_i915_irq_wait_t *)data;
#line 656
  if ((unsigned long )dev_priv == (unsigned long )((drm_i915_private_t *)0)) {
#line 657
    printk("<3>[drm:%s] *ERROR* called with no initialization\n", "i915_irq_wait");
#line 658
    return (-22);
  } else {

  }
#line 661
  tmp = i915_wait_irq(dev, irqwait->irq_seq);
#line 661
  return (tmp);
}
}
#line 664 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
int i915_enable_vblank(struct drm_device *dev , int plane ) 
{ 
  drm_i915_private_t *dev_priv ;
  int pipe ;
  int tmp ;
  u32 pipestat_reg ;
  u32 pipestat ;

  {
#line 666
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 667
  tmp = i915_get_pipe(dev, plane);
#line 667
  pipe = tmp;
#line 668
  pipestat_reg = 0U;
#line 671
  switch (pipe) {
  case 0: 
#line 673
  pipestat_reg = 458788U;
#line 674
  i915_enable_irq(dev_priv, 64U);
#line 675
  goto ldv_23641;
  case 1: 
#line 677
  pipestat_reg = 462884U;
#line 678
  i915_enable_irq(dev_priv, 16U);
#line 679
  goto ldv_23641;
  default: 
#line 681
  printk("<3>[drm:%s] *ERROR* tried to enable vblank on non-existent pipe %d\n", "i915_enable_vblank",
         pipe);
#line 683
  goto ldv_23641;
  }
  ldv_23641: ;
#line 686
  if (pipestat_reg != 0U) {
#line 687
    pipestat = readl((void const volatile   *)dev_priv->regs + (unsigned long )pipestat_reg);
#line 688
    if (((((((((dev->pci_device == 10610 || dev->pci_device == 10626) || dev->pci_device == 10642) || dev->pci_device == 10658) || dev->pci_device == 10754) || dev->pci_device == 10770) || dev->pci_device == 10818) || dev->pci_device == 11778) || dev->pci_device == 11794) || dev->pci_device == 11810) {
#line 689
      pipestat = pipestat | 262144U;
    } else {
#line 691
      pipestat = pipestat | 131072U;
    }
#line 693
    pipestat = pipestat | 6U;
#line 695
    writel(pipestat, (void volatile   *)dev_priv->regs + (unsigned long )pipestat_reg);
  } else {

  }
#line 698
  return (0);
}
}
#line 701 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void i915_disable_vblank(struct drm_device *dev , int plane ) 
{ 
  drm_i915_private_t *dev_priv ;
  int pipe ;
  int tmp ;
  u32 pipestat_reg ;
  u32 pipestat ;

  {
#line 703
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 704
  tmp = i915_get_pipe(dev, plane);
#line 704
  pipe = tmp;
#line 705
  pipestat_reg = 0U;
#line 708
  switch (pipe) {
  case 0: 
#line 710
  pipestat_reg = 458788U;
#line 711
  i915_disable_irq(dev_priv, 64U);
#line 712
  goto ldv_23654;
  case 1: 
#line 714
  pipestat_reg = 462884U;
#line 715
  i915_disable_irq(dev_priv, 16U);
#line 716
  goto ldv_23654;
  default: 
#line 718
  printk("<3>[drm:%s] *ERROR* tried to disable vblank on non-existent pipe %d\n",
         "i915_disable_vblank", pipe);
#line 720
  goto ldv_23654;
  }
  ldv_23654: ;
#line 723
  if (pipestat_reg != 0U) {
#line 724
    pipestat = readl((void const volatile   *)dev_priv->regs + (unsigned long )pipestat_reg);
#line 725
    pipestat = pipestat & 4294574079U;
#line 728
    pipestat = pipestat | 6U;
#line 730
    writel(pipestat, (void volatile   *)dev_priv->regs + (unsigned long )pipestat_reg);
  } else {

  }
#line 732
  return;
}
}
#line 736 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
int i915_vblank_pipe_set(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  drm_i915_private_t *dev_priv ;

  {
#line 739
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 741
  if ((unsigned long )dev_priv == (unsigned long )((drm_i915_private_t *)0)) {
#line 742
    printk("<3>[drm:%s] *ERROR* called with no initialization\n", "i915_vblank_pipe_set");
#line 743
    return (-22);
  } else {

  }
#line 746
  return (0);
}
}
#line 749 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
int i915_vblank_pipe_get(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  drm_i915_private_t *dev_priv ;
  drm_i915_vblank_pipe_t *pipe ;

  {
#line 752
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 753
  pipe = (drm_i915_vblank_pipe_t *)data;
#line 755
  if ((unsigned long )dev_priv == (unsigned long )((drm_i915_private_t *)0)) {
#line 756
    printk("<3>[drm:%s] *ERROR* called with no initialization\n", "i915_vblank_pipe_get");
#line 757
    return (-22);
  } else {

  }
#line 760
  pipe->pipe = 3;
#line 762
  return (0);
}
}
#line 768 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
int i915_vblank_swap(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  drm_i915_private_t *dev_priv ;
  drm_i915_vblank_swap_t *swap ;
  drm_i915_vbl_swap_t *vbl_swap ;
  unsigned int pipe ;
  unsigned int seqtype ;
  unsigned int curseq ;
  unsigned int plane ;
  struct list_head *list ;
  int ret ;
  int tmp ;
  struct drm_drawable_info *tmp___0 ;
  struct list_head  const  *__mptr ;
  void *tmp___1 ;

  {
#line 771
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 772
  swap = (drm_i915_vblank_swap_t *)data;
#line 779
  if ((unsigned long )dev_priv == (unsigned long )((drm_i915_private_t *)0) || (unsigned long )dev_priv->sarea_priv == (unsigned long )((drm_i915_sarea_t *)0)) {
#line 780
    printk("<3>[drm:%s] *ERROR* %s called with no initialization\n", "i915_vblank_swap",
           "i915_vblank_swap");
#line 781
    return (-22);
  } else {

  }
#line 784
  if ((dev_priv->sarea_priv)->rotation != 0) {
#line 785
    if (drm_debug != 0U) {
#line 785
      printk("<7>[drm:%s] Rotation not supported\n", "i915_vblank_swap");
    } else {

    }
#line 786
    return (-22);
  } else {

  }
#line 789
  if (((unsigned int )swap->seqtype & 3489660926U) != 0U) {
#line 791
    printk("<3>[drm:%s] *ERROR* Invalid sequence type 0x%x\n", "i915_vblank_swap",
           (unsigned int )swap->seqtype);
#line 792
    return (-22);
  } else {

  }
#line 795
  plane = ((unsigned int )swap->seqtype & 536870912U) != 0U;
#line 796
  tmp = i915_get_pipe(dev, (int )plane);
#line 796
  pipe = (unsigned int )tmp;
#line 798
  seqtype = (unsigned int )swap->seqtype & 1U;
#line 800
  if (((dev_priv->vblank_pipe >> (int )pipe) & 1) == 0) {
#line 801
    printk("<3>[drm:%s] *ERROR* Invalid pipe %d\n", "i915_vblank_swap", pipe);
#line 802
    return (-22);
  } else {

  }
#line 805
  ldv___ldv_spin_lock_106(& dev->drw_lock);
#line 807
  tmp___0 = drm_get_drawable_info(dev, swap->drawable);
#line 807
  if ((unsigned long )tmp___0 == (unsigned long )((struct drm_drawable_info *)0)) {
#line 808
    ldv___ldv_spin_unlock_107(& dev->drw_lock);
#line 809
    if (drm_debug != 0U) {
#line 809
      printk("<7>[drm:%s] Invalid drawable ID %d\n", "i915_vblank_swap", swap->drawable);
    } else {

    }
#line 810
    return (-22);
  } else {

  }
#line 813
  ldv___ldv_spin_unlock_108(& dev->drw_lock);
#line 819
  ret = drm_vblank_get(dev, (int )pipe);
#line 820
  if (ret != 0) {
#line 821
    return (ret);
  } else {

  }
#line 822
  curseq = drm_vblank_count(dev, (int )pipe);
#line 824
  if (seqtype == 1U) {
#line 825
    swap->sequence = swap->sequence + curseq;
  } else {

  }
#line 827
  if (curseq - swap->sequence <= 8388608U) {
#line 828
    if (((unsigned int )swap->seqtype & 268435456U) != 0U) {
#line 829
      swap->sequence = curseq + 1U;
    } else {
#line 831
      if (drm_debug != 0U) {
#line 831
        printk("<7>[drm:%s] Missed target sequence\n", "i915_vblank_swap");
      } else {

      }
#line 832
      drm_vblank_put(dev, (int )pipe);
#line 833
      return (-22);
    }
  } else {

  }
#line 837
  ldv___ldv_spin_lock_109(& dev_priv->swaps_lock);
#line 839
  list = dev_priv->vbl_swaps.head.next;
#line 839
  goto ldv_23692;
  ldv_23691: 
#line 840
  __mptr = (struct list_head  const  *)list;
#line 840
  vbl_swap = (drm_i915_vbl_swap_t *)__mptr;
#line 842
  if ((vbl_swap->drw_id == swap->drawable && vbl_swap->plane == plane) && vbl_swap->sequence == swap->sequence) {
#line 845
    ldv___ldv_spin_unlock_110(& dev_priv->swaps_lock);
#line 846
    if (drm_debug != 0U) {
#line 846
      printk("<7>[drm:%s] Already scheduled\n", "i915_vblank_swap");
    } else {

    }
#line 847
    return (0);
  } else {

  }
#line 839
  list = list->next;
  ldv_23692: 
#line 839
  __builtin_prefetch((void const   *)list->next);
#line 839
  if ((unsigned long )(& dev_priv->vbl_swaps.head) != (unsigned long )list) {
#line 840
    goto ldv_23691;
  } else {

  }
#line 851
  ldv___ldv_spin_unlock_111(& dev_priv->swaps_lock);
#line 853
  if (dev_priv->swaps_pending > 99U) {
#line 854
    if (drm_debug != 0U) {
#line 854
      printk("<7>[drm:%s] Too many swaps queued\n", "i915_vblank_swap");
    } else {

    }
#line 855
    drm_vblank_put(dev, (int )pipe);
#line 856
    return (-16);
  } else {

  }
#line 859
  tmp___1 = drm_calloc(1UL, 32UL, 2);
#line 859
  vbl_swap = (drm_i915_vbl_swap_t *)tmp___1;
#line 861
  if ((unsigned long )vbl_swap == (unsigned long )((drm_i915_vbl_swap_t *)0)) {
#line 862
    printk("<3>[drm:%s] *ERROR* Failed to allocate memory to queue swap\n", "i915_vblank_swap");
#line 863
    drm_vblank_put(dev, (int )pipe);
#line 864
    return (-12);
  } else {

  }
#line 867
  if (drm_debug != 0U) {
#line 867
    printk("<7>[drm:%s] \n", "i915_vblank_swap");
  } else {

  }
#line 869
  vbl_swap->drw_id = swap->drawable;
#line 870
  vbl_swap->plane = plane;
#line 871
  vbl_swap->sequence = swap->sequence;
#line 873
  ldv___ldv_spin_lock_112(& dev_priv->swaps_lock);
#line 875
  list_add_tail(& vbl_swap->head, & dev_priv->vbl_swaps.head);
#line 876
  dev_priv->swaps_pending = dev_priv->swaps_pending + 1U;
#line 878
  ldv___ldv_spin_unlock_113(& dev_priv->swaps_lock);
#line 880
  return (0);
}
}
#line 885 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void i915_driver_irq_preinstall(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;

  {
#line 887
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 889
  writel(61438U, (void volatile   *)dev_priv->regs + 8344U);
#line 890
  writel(4294967295U, (void volatile   *)dev_priv->regs + 8360U);
#line 891
  writel(0U, (void volatile   *)dev_priv->regs + 8352U);
#line 892
  return;
}
}
#line 894 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
int i915_driver_irq_postinstall(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;
  int ret ;
  int num_pipes ;
  struct lock_class_key __key ;

  {
#line 896
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 897
  num_pipes = 2;
#line 899
  __spin_lock_init(& dev_priv->swaps_lock, "&dev_priv->swaps_lock", & __key);
#line 900
  INIT_LIST_HEAD(& dev_priv->vbl_swaps.head);
#line 901
  dev_priv->swaps_pending = 0U;
#line 904
  dev_priv->irq_mask_reg = 4294967295U;
#line 906
  ret = drm_vblank_init(dev, num_pipes);
#line 907
  if (ret != 0) {
#line 908
    return (ret);
  } else {

  }
#line 910
  dev_priv->vblank_pipe = 3;
#line 911
  dev_priv->irq_mask_reg = dev_priv->irq_mask_reg & 4294967167U;
#line 912
  dev_priv->irq_mask_reg = dev_priv->irq_mask_reg & 4294967263U;
#line 914
  dev->max_vblank_count = 16777215U;
#line 916
  dev_priv->irq_mask_reg = dev_priv->irq_mask_reg & 83U;
#line 918
  writel(dev_priv->irq_mask_reg, (void volatile   *)dev_priv->regs + 8360U);
#line 919
  writel(83U, (void volatile   *)dev_priv->regs + 8352U);
#line 920
  readl((void const volatile   *)dev_priv->regs + 8352U);
#line 922
  opregion_enable_asle(dev);
#line 923
  init_waitqueue_head(& dev_priv->irq_queue);
#line 925
  return (0);
}
}
#line 928 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void i915_driver_irq_uninstall(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;
  u32 temp ;

  {
#line 930
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 933
  if ((unsigned long )dev_priv == (unsigned long )((drm_i915_private_t *)0)) {
#line 934
    return;
  } else {

  }
#line 936
  dev_priv->vblank_pipe = 0;
#line 938
  writel(4294967295U, (void volatile   *)dev_priv->regs + 8344U);
#line 939
  writel(4294967295U, (void volatile   *)dev_priv->regs + 8360U);
#line 940
  writel(0U, (void volatile   *)dev_priv->regs + 8352U);
#line 942
  temp = readl((void const volatile   *)dev_priv->regs + 458788U);
#line 943
  writel(temp, (void volatile   *)dev_priv->regs + 458788U);
#line 944
  temp = readl((void const volatile   *)dev_priv->regs + 462884U);
#line 945
  writel(temp, (void volatile   *)dev_priv->regs + 462884U);
#line 946
  temp = readl((void const volatile   *)dev_priv->regs + 8356U);
#line 947
  writel(temp, (void volatile   *)dev_priv->regs + 8356U);
#line 948
  return;
}
}
#line 950 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_lock_73(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 955
  ldv_spin_lock_lock_of_NOT_ARG_SIGN();
#line 957
  __ldv_spin_lock(ldv_func_arg1);
#line 958
  return;
}
}
#line 960 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_74(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 965
  ldv_spin_unlock_lock_of_NOT_ARG_SIGN();
#line 967
  __ldv_spin_unlock(ldv_func_arg1);
#line 968
  return;
}
}
#line 970 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
int ldv___ldv_spin_trylock_75(spinlock_t *ldv_func_arg1 ) 
{ 
  ldv_func_ret_type___1 ldv_func_res ;
  int tmp ;
  int tmp___0 ;

  {
#line 975
  tmp = __ldv_spin_trylock(ldv_func_arg1);
#line 975
  ldv_func_res = tmp;
#line 977
  tmp___0 = ldv_spin_trylock_lock_of_NOT_ARG_SIGN();
#line 977
  return (tmp___0);
#line 979
  return (ldv_func_res);
}
}
#line 982 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_lock_76(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 987
  ldv_spin_lock_dcache_lock();
#line 989
  __ldv_spin_lock(ldv_func_arg1);
#line 990
  return;
}
}
#line 992 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_lock_77(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 997
  ldv_spin_lock_d_lock_of_dentry();
#line 999
  __ldv_spin_lock(ldv_func_arg1);
#line 1000
  return;
}
}
#line 1002 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_78(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1007
  ldv_spin_unlock_d_lock_of_dentry();
#line 1009
  __ldv_spin_unlock(ldv_func_arg1);
#line 1010
  return;
}
}
#line 1012 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_79(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1017
  ldv_spin_unlock_dcache_lock();
#line 1019
  __ldv_spin_unlock(ldv_func_arg1);
#line 1020
  return;
}
}
#line 1022 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_lock_80(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1027
  ldv_spin_lock_d_lock_of_dentry();
#line 1029
  __ldv_spin_lock(ldv_func_arg1);
#line 1030
  return;
}
}
#line 1032 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_81(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1037
  ldv_spin_unlock_d_lock_of_dentry();
#line 1039
  __ldv_spin_unlock(ldv_func_arg1);
#line 1040
  return;
}
}
#line 1042 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_lock_82(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1047
  ldv_spin_lock_i_lock_of_inode();
#line 1049
  __ldv_spin_lock(ldv_func_arg1);
#line 1050
  return;
}
}
#line 1052 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_83(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1057
  ldv_spin_unlock_i_lock_of_inode();
#line 1059
  __ldv_spin_unlock(ldv_func_arg1);
#line 1060
  return;
}
}
#line 1062 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_lock_84(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1067
  ldv_spin_lock_d_lock_of_dentry();
#line 1069
  __ldv_spin_lock(ldv_func_arg1);
#line 1070
  return;
}
}
#line 1072 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_85(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1077
  ldv_spin_unlock_d_lock_of_dentry();
#line 1079
  __ldv_spin_unlock(ldv_func_arg1);
#line 1080
  return;
}
}
#line 1082 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_lock_86(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1087
  ldv_spin_lock_siglock_of_sighand_struct();
#line 1089
  __ldv_spin_lock(ldv_func_arg1);
#line 1090
  return;
}
}
#line 1092 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_87(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1097
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 1099
  __ldv_spin_unlock(ldv_func_arg1);
#line 1100
  return;
}
}
#line 1102 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_lock_88(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1107
  ldv_spin_lock_alloc_lock_of_task_struct();
#line 1109
  __ldv_spin_lock(ldv_func_arg1);
#line 1110
  return;
}
}
#line 1112 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_89(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1117
  ldv_spin_unlock_alloc_lock_of_task_struct();
#line 1119
  __ldv_spin_unlock(ldv_func_arg1);
#line 1120
  return;
}
}
#line 1122 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_90(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1127
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 1129
  __ldv_spin_unlock(ldv_func_arg1);
#line 1130
  return;
}
}
#line 1132 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_lock_91(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1137
  ldv_spin_lock_swaps_lock_of_drm_i915_private();
#line 1139
  __ldv_spin_lock(ldv_func_arg1);
#line 1140
  return;
}
}
#line 1142 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_92(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1147
  ldv_spin_unlock_swaps_lock_of_drm_i915_private();
#line 1149
  __ldv_spin_unlock(ldv_func_arg1);
#line 1150
  return;
}
}
#line 1152 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_lock_93(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1157
  ldv_spin_lock_drw_lock_of_drm_device();
#line 1159
  __ldv_spin_lock(ldv_func_arg1);
#line 1160
  return;
}
}
#line 1162 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_94(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1167
  ldv_spin_unlock_drw_lock_of_drm_device();
#line 1169
  __ldv_spin_unlock(ldv_func_arg1);
#line 1170
  return;
}
}
#line 1172 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_lock_95(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1177
  ldv_spin_lock_swaps_lock_of_drm_i915_private();
#line 1179
  __ldv_spin_lock(ldv_func_arg1);
#line 1180
  return;
}
}
#line 1182 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_96(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1187
  ldv_spin_unlock_drw_lock_of_drm_device();
#line 1189
  __ldv_spin_unlock(ldv_func_arg1);
#line 1190
  return;
}
}
#line 1192 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_lock_97(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1197
  ldv_spin_lock_swaps_lock_of_drm_i915_private();
#line 1199
  __ldv_spin_lock(ldv_func_arg1);
#line 1200
  return;
}
}
#line 1202 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_98(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1207
  ldv_spin_unlock_swaps_lock_of_drm_i915_private();
#line 1209
  __ldv_spin_unlock(ldv_func_arg1);
#line 1210
  return;
}
}
#line 1212 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_99(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1217
  ldv_spin_unlock_swaps_lock_of_drm_i915_private();
#line 1219
  __ldv_spin_unlock(ldv_func_arg1);
#line 1220
  return;
}
}
#line 1222 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_lock_100(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1227
  ldv_spin_lock_drw_lock_of_drm_device();
#line 1229
  __ldv_spin_lock(ldv_func_arg1);
#line 1230
  return;
}
}
#line 1232 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_101(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1237
  ldv_spin_unlock_drw_lock_of_drm_device();
#line 1239
  __ldv_spin_unlock(ldv_func_arg1);
#line 1240
  return;
}
}
#line 1242 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_lock_102(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1247
  ldv_spin_lock_user_irq_lock_of_drm_i915_private();
#line 1249
  __ldv_spin_lock(ldv_func_arg1);
#line 1250
  return;
}
}
#line 1252 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_103(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1257
  ldv_spin_unlock_user_irq_lock_of_drm_i915_private();
#line 1259
  __ldv_spin_unlock(ldv_func_arg1);
#line 1260
  return;
}
}
#line 1262 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_lock_104(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1267
  ldv_spin_lock_user_irq_lock_of_drm_i915_private();
#line 1269
  __ldv_spin_lock(ldv_func_arg1);
#line 1270
  return;
}
}
#line 1272 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_105(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1277
  ldv_spin_unlock_user_irq_lock_of_drm_i915_private();
#line 1279
  __ldv_spin_unlock(ldv_func_arg1);
#line 1280
  return;
}
}
#line 1282 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_lock_106(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1287
  ldv_spin_lock_drw_lock_of_drm_device();
#line 1289
  __ldv_spin_lock(ldv_func_arg1);
#line 1290
  return;
}
}
#line 1292 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_107(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1297
  ldv_spin_unlock_drw_lock_of_drm_device();
#line 1299
  __ldv_spin_unlock(ldv_func_arg1);
#line 1300
  return;
}
}
#line 1302 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_108(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1307
  ldv_spin_unlock_drw_lock_of_drm_device();
#line 1309
  __ldv_spin_unlock(ldv_func_arg1);
#line 1310
  return;
}
}
#line 1312 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_lock_109(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1317
  ldv_spin_lock_swaps_lock_of_drm_i915_private();
#line 1319
  __ldv_spin_lock(ldv_func_arg1);
#line 1320
  return;
}
}
#line 1322 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_110(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1327
  ldv_spin_unlock_swaps_lock_of_drm_i915_private();
#line 1329
  __ldv_spin_unlock(ldv_func_arg1);
#line 1330
  return;
}
}
#line 1332 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_111(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1337
  ldv_spin_unlock_swaps_lock_of_drm_i915_private();
#line 1339
  __ldv_spin_unlock(ldv_func_arg1);
#line 1340
  return;
}
}
#line 1342 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_lock_112(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1347
  ldv_spin_lock_swaps_lock_of_drm_i915_private();
#line 1349
  __ldv_spin_lock(ldv_func_arg1);
#line 1350
  return;
}
}
#line 1352 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_irq.c.prepared"
void ldv___ldv_spin_unlock_113(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 1357
  ldv_spin_unlock_swaps_lock_of_drm_i915_private();
#line 1359
  __ldv_spin_unlock(ldv_func_arg1);
#line 1360
  return;
}
}
#line 8 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
void ldv___ldv_spin_lock_155(spinlock_t *ldv_func_arg1 ) ;
#line 12
void ldv___ldv_spin_lock_158(spinlock_t *ldv_func_arg1 ) ;
#line 16
void ldv___ldv_spin_lock_159(spinlock_t *ldv_func_arg1 ) ;
#line 20
void ldv___ldv_spin_lock_162(spinlock_t *ldv_func_arg1 ) ;
#line 24
void ldv___ldv_spin_lock_164(spinlock_t *ldv_func_arg1 ) ;
#line 28
void ldv___ldv_spin_lock_166(spinlock_t *ldv_func_arg1 ) ;
#line 32
void ldv___ldv_spin_lock_168(spinlock_t *ldv_func_arg1 ) ;
#line 36
void ldv___ldv_spin_lock_170(spinlock_t *ldv_func_arg1 ) ;
#line 41
void ldv___ldv_spin_unlock_156(spinlock_t *ldv_func_arg1 ) ;
#line 45
void ldv___ldv_spin_unlock_160(spinlock_t *ldv_func_arg1 ) ;
#line 49
void ldv___ldv_spin_unlock_161(spinlock_t *ldv_func_arg1 ) ;
#line 53
void ldv___ldv_spin_unlock_163(spinlock_t *ldv_func_arg1 ) ;
#line 57
void ldv___ldv_spin_unlock_165(spinlock_t *ldv_func_arg1 ) ;
#line 61
void ldv___ldv_spin_unlock_167(spinlock_t *ldv_func_arg1 ) ;
#line 65
void ldv___ldv_spin_unlock_169(spinlock_t *ldv_func_arg1 ) ;
#line 69
void ldv___ldv_spin_unlock_171(spinlock_t *ldv_func_arg1 ) ;
#line 73
void ldv___ldv_spin_unlock_172(spinlock_t *ldv_func_arg1 ) ;
#line 78
int ldv___ldv_spin_trylock_157(spinlock_t *ldv_func_arg1 ) ;
#line 129 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
static void mark_block(struct drm_device *dev , struct mem_block *p , int in_use ) 
{ 
  drm_i915_private_t *dev_priv ;
  drm_i915_sarea_t *sarea_priv ;
  struct drm_tex_region *list ;
  unsigned int shift ;
  unsigned int nr ;
  unsigned int start ;
  unsigned int end ;
  unsigned int i ;
  int age ;

  {
#line 131
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 132
  sarea_priv = dev_priv->sarea_priv;
#line 140
  shift = (unsigned int )dev_priv->tex_lru_log_granularity;
#line 141
  nr = 255U;
#line 143
  start = (unsigned int )(p->start >> (int )shift);
#line 144
  end = (unsigned int )(((p->start + p->size) + -1) >> (int )shift);
#line 146
  sarea_priv->texAge = sarea_priv->texAge + 1;
#line 146
  age = sarea_priv->texAge;
#line 147
  list = (struct drm_tex_region *)(& sarea_priv->texList);
#line 152
  i = start;
#line 152
  goto ldv_23365;
  ldv_23364: 
#line 153
  (list + (unsigned long )i)->in_use = (unsigned char )in_use;
#line 154
  (list + (unsigned long )i)->age = (unsigned int )age;
#line 158
  (list + (unsigned long )(list + (unsigned long )i)->next)->prev = (list + (unsigned long )i)->prev;
#line 159
  (list + (unsigned long )(list + (unsigned long )i)->prev)->next = (list + (unsigned long )i)->next;
#line 163
  (list + (unsigned long )i)->prev = (unsigned char )nr;
#line 164
  (list + (unsigned long )i)->next = (list + (unsigned long )nr)->next;
#line 165
  (list + (unsigned long )(list + (unsigned long )nr)->next)->prev = (unsigned char )i;
#line 166
  (list + (unsigned long )nr)->next = (unsigned char )i;
#line 152
  i = i + 1U;
  ldv_23365: ;
#line 152
  if (i <= end) {
#line 153
    goto ldv_23364;
  } else {

  }

#line 157
  return;
}
}
#line 174 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
static struct mem_block *split_block(struct mem_block *p , int start , int size ,
                                     struct drm_file *file_priv ) 
{ 
  struct mem_block *newblock ;
  void *tmp ;
  struct mem_block *newblock___0 ;
  void *tmp___0 ;

  {
#line 178
  if (p->start < start) {
#line 179
    tmp = drm_alloc(32UL, 14);
#line 179
    newblock = (struct mem_block *)tmp;
#line 181
    if ((unsigned long )newblock == (unsigned long )((struct mem_block *)0)) {
#line 182
      goto out;
    } else {

    }
#line 183
    newblock->start = start;
#line 184
    newblock->size = p->size + (p->start - start);
#line 185
    newblock->file_priv = 0;
#line 186
    newblock->next = p->next;
#line 187
    newblock->prev = p;
#line 188
    (p->next)->prev = newblock;
#line 189
    p->next = newblock;
#line 190
    p->size = p->size - newblock->size;
#line 191
    p = newblock;
  } else {

  }
#line 195
  if (p->size > size) {
#line 196
    tmp___0 = drm_alloc(32UL, 14);
#line 196
    newblock___0 = (struct mem_block *)tmp___0;
#line 198
    if ((unsigned long )newblock___0 == (unsigned long )((struct mem_block *)0)) {
#line 199
      goto out;
    } else {

    }
#line 200
    newblock___0->start = start + size;
#line 201
    newblock___0->size = p->size - size;
#line 202
    newblock___0->file_priv = 0;
#line 203
    newblock___0->next = p->next;
#line 204
    newblock___0->prev = p;
#line 205
    (p->next)->prev = newblock___0;
#line 206
    p->next = newblock___0;
#line 207
    p->size = size;
  } else {

  }
  out: 
#line 212
  p->file_priv = file_priv;
#line 213
  return (p);
}
}
#line 216 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
static struct mem_block *alloc_block(struct mem_block *heap , int size , int align2 ,
                                     struct drm_file *file_priv ) 
{ 
  struct mem_block *p ;
  int mask ;
  int start ;
  struct mem_block *tmp ;

  {
#line 220
  mask = (1 << align2) + -1;
#line 222
  p = heap->next;
#line 222
  goto ldv_23386;
  ldv_23385: 
#line 223
  start = (p->start + mask) & ~ mask;
#line 224
  if ((unsigned long )p->file_priv == (unsigned long )((struct drm_file *)0) && start + size <= p->start + p->size) {
#line 225
    tmp = split_block(p, start, size, file_priv);
#line 225
    return (tmp);
  } else {

  }
#line 222
  p = p->next;
  ldv_23386: ;
#line 222
  if ((unsigned long )p != (unsigned long )heap) {
#line 223
    goto ldv_23385;
  } else {

  }

#line 228
  return (0);
}
}
#line 231 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
static struct mem_block *find_block(struct mem_block *heap , int start ) 
{ 
  struct mem_block *p ;

  {
#line 235
  p = heap->next;
#line 235
  goto ldv_23394;
  ldv_23393: ;
#line 236
  if (p->start == start) {
#line 237
    return (p);
  } else {

  }
#line 235
  p = p->next;
  ldv_23394: ;
#line 235
  if ((unsigned long )p != (unsigned long )heap) {
#line 236
    goto ldv_23393;
  } else {

  }

#line 239
  return (0);
}
}
#line 242 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
static void free_block(struct mem_block *p ) 
{ 
  struct mem_block *q ;
  struct mem_block *q___0 ;

  {
#line 244
  p->file_priv = 0;
#line 249
  if ((unsigned long )(p->next)->file_priv == (unsigned long )((struct drm_file *)0)) {
#line 250
    q = p->next;
#line 251
    p->size = p->size + q->size;
#line 252
    p->next = q->next;
#line 253
    (p->next)->prev = p;
#line 254
    drm_free((void *)q, 32UL, 14);
  } else {

  }
#line 257
  if ((unsigned long )(p->prev)->file_priv == (unsigned long )((struct drm_file *)0)) {
#line 258
    q___0 = p->prev;
#line 259
    q___0->size = q___0->size + p->size;
#line 260
    q___0->next = p->next;
#line 261
    (q___0->next)->prev = q___0;
#line 262
    drm_free((void *)p, 32UL, 14);
  } else {

  }
#line 264
  return;
}
}
#line 268 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
static int init_heap(struct mem_block **heap , int start , int size ) 
{ 
  struct mem_block *blocks ;
  void *tmp ;
  void *tmp___0 ;
  struct mem_block *tmp___1 ;
  struct mem_block *tmp___2 ;

  {
#line 270
  tmp = drm_alloc(32UL, 14);
#line 270
  blocks = (struct mem_block *)tmp;
#line 272
  if ((unsigned long )blocks == (unsigned long )((struct mem_block *)0)) {
#line 273
    return (-12);
  } else {

  }
#line 275
  tmp___0 = drm_alloc(32UL, 14);
#line 275
  *heap = (struct mem_block *)tmp___0;
#line 276
  if ((unsigned long )*heap == (unsigned long )((struct mem_block *)0)) {
#line 277
    drm_free((void *)blocks, 32UL, 14);
#line 278
    return (-12);
  } else {

  }
#line 281
  blocks->start = start;
#line 282
  blocks->size = size;
#line 283
  blocks->file_priv = 0;
#line 284
  tmp___1 = *heap;
#line 284
  blocks->prev = tmp___1;
#line 284
  blocks->next = tmp___1;
#line 286
  memset((void *)*heap, 0, 32UL);
#line 287
  (*heap)->file_priv = 0xffffffffffffffffUL;
#line 288
  tmp___2 = blocks;
#line 288
  (*heap)->prev = tmp___2;
#line 288
  (*heap)->next = tmp___2;
#line 289
  return (0);
}
}
#line 294 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
void i915_mem_release(struct drm_device *dev , struct drm_file *file_priv , struct mem_block *heap ) 
{ 
  struct mem_block *p ;
  struct mem_block *q ;

  {
#line 299
  if ((unsigned long )heap == (unsigned long )((struct mem_block *)0) || (unsigned long )heap->next == (unsigned long )((struct mem_block *)0)) {
#line 300
    return;
  } else {

  }
#line 302
  p = heap->next;
#line 302
  goto ldv_23414;
  ldv_23413: ;
#line 303
  if ((unsigned long )p->file_priv == (unsigned long )file_priv) {
#line 304
    p->file_priv = 0;
#line 305
    mark_block(dev, p, 0);
  } else {

  }
#line 302
  p = p->next;
  ldv_23414: ;
#line 302
  if ((unsigned long )p != (unsigned long )heap) {
#line 303
    goto ldv_23413;
  } else {

  }
#line 312
  p = heap->next;
#line 312
  goto ldv_23421;
  ldv_23420: ;
#line 313
  goto ldv_23418;
  ldv_23417: 
#line 314
  q = p->next;
#line 315
  p->size = p->size + q->size;
#line 316
  p->next = q->next;
#line 317
  (p->next)->prev = p;
#line 318
  drm_free((void *)q, 32UL, 14);
  ldv_23418: ;
#line 313
  if ((unsigned long )p->file_priv == (unsigned long )((struct drm_file *)0) && (unsigned long )(p->next)->file_priv == (unsigned long )((struct drm_file *)0)) {
#line 314
    goto ldv_23417;
  } else {

  }
#line 312
  p = p->next;
  ldv_23421: ;
#line 312
  if ((unsigned long )p != (unsigned long )heap) {
#line 313
    goto ldv_23420;
  } else {

  }

#line 317
  return;
}
}
#line 325 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
void i915_mem_takedown(struct mem_block **heap ) 
{ 
  struct mem_block *p ;
  struct mem_block *q ;

  {
#line 329
  if ((unsigned long )*heap == (unsigned long )((struct mem_block *)0)) {
#line 330
    return;
  } else {

  }
#line 332
  p = (*heap)->next;
#line 332
  goto ldv_23429;
  ldv_23428: 
#line 333
  q = p;
#line 334
  p = p->next;
#line 335
  drm_free((void *)q, 32UL, 14);
  ldv_23429: ;
#line 332
  if ((unsigned long )*heap != (unsigned long )p) {
#line 333
    goto ldv_23428;
  } else {

  }
#line 338
  drm_free((void *)*heap, 32UL, 14);
#line 339
  *heap = 0;
#line 340
  return;
}
}
#line 342 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
static struct mem_block **get_heap(drm_i915_private_t *dev_priv , int region ) 
{ 


  {
#line 344
  switch (region) {
  case 1: ;
#line 346
  return (& dev_priv->agp_heap);
  default: ;
#line 348
  return (0);
  }
}
}
#line 354 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
int i915_mem_alloc(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  drm_i915_private_t *dev_priv ;
  drm_i915_mem_alloc_t *alloc ;
  struct mem_block *block ;
  struct mem_block **heap ;
  unsigned long tmp ;

  {
#line 357
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 358
  alloc = (drm_i915_mem_alloc_t *)data;
#line 361
  if ((unsigned long )dev_priv == (unsigned long )((drm_i915_private_t *)0)) {
#line 362
    printk("<3>[drm:%s] *ERROR* called with no initialization\n", "i915_mem_alloc");
#line 363
    return (-22);
  } else {

  }
#line 366
  heap = get_heap(dev_priv, alloc->region);
#line 367
  if ((unsigned long )heap == (unsigned long )((struct mem_block **)0) || (unsigned long )*heap == (unsigned long )((struct mem_block *)0)) {
#line 368
    return (-14);
  } else {

  }
#line 373
  if (alloc->alignment <= 11) {
#line 374
    alloc->alignment = 12;
  } else {

  }
#line 376
  block = alloc_block(*heap, alloc->size, alloc->alignment, file_priv);
#line 378
  if ((unsigned long )block == (unsigned long )((struct mem_block *)0)) {
#line 379
    return (-12);
  } else {

  }
#line 381
  mark_block(dev, block, 1);
#line 383
  tmp = copy_to_user((void *)alloc->region_offset, (void const   *)(& block->start),
                     4U);
#line 383
  if (tmp != 0UL) {
#line 385
    printk("<3>[drm:%s] *ERROR* copy_to_user\n", "i915_mem_alloc");
#line 386
    return (-14);
  } else {

  }
#line 389
  return (0);
}
}
#line 392 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
int i915_mem_free(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  drm_i915_private_t *dev_priv ;
  drm_i915_mem_free_t *memfree ;
  struct mem_block *block ;
  struct mem_block **heap ;

  {
#line 395
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 396
  memfree = (drm_i915_mem_free_t *)data;
#line 399
  if ((unsigned long )dev_priv == (unsigned long )((drm_i915_private_t *)0)) {
#line 400
    printk("<3>[drm:%s] *ERROR* called with no initialization\n", "i915_mem_free");
#line 401
    return (-22);
  } else {

  }
#line 404
  heap = get_heap(dev_priv, memfree->region);
#line 405
  if ((unsigned long )heap == (unsigned long )((struct mem_block **)0) || (unsigned long )*heap == (unsigned long )((struct mem_block *)0)) {
#line 406
    return (-14);
  } else {

  }
#line 408
  block = find_block(*heap, memfree->region_offset);
#line 409
  if ((unsigned long )block == (unsigned long )((struct mem_block *)0)) {
#line 410
    return (-14);
  } else {

  }
#line 412
  if ((unsigned long )block->file_priv != (unsigned long )file_priv) {
#line 413
    return (-1);
  } else {

  }
#line 415
  mark_block(dev, block, 0);
#line 416
  free_block(block);
#line 417
  return (0);
}
}
#line 420 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
int i915_mem_init_heap(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  drm_i915_private_t *dev_priv ;
  drm_i915_mem_init_heap_t *initheap ;
  struct mem_block **heap ;
  int tmp ;

  {
#line 423
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 424
  initheap = (drm_i915_mem_init_heap_t *)data;
#line 427
  if ((unsigned long )dev_priv == (unsigned long )((drm_i915_private_t *)0)) {
#line 428
    printk("<3>[drm:%s] *ERROR* called with no initialization\n", "i915_mem_init_heap");
#line 429
    return (-22);
  } else {

  }
#line 432
  heap = get_heap(dev_priv, initheap->region);
#line 433
  if ((unsigned long )heap == (unsigned long )((struct mem_block **)0)) {
#line 434
    return (-14);
  } else {

  }
#line 436
  if ((unsigned long )*heap != (unsigned long )((struct mem_block *)0)) {
#line 437
    printk("<3>[drm:%s] *ERROR* heap already initialized?", "i915_mem_init_heap");
#line 438
    return (-14);
  } else {

  }
#line 441
  tmp = init_heap(heap, initheap->start, initheap->size);
#line 441
  return (tmp);
}
}
#line 444 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
int i915_mem_destroy_heap(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  drm_i915_private_t *dev_priv ;
  drm_i915_mem_destroy_heap_t *destroyheap ;
  struct mem_block **heap ;

  {
#line 447
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 448
  destroyheap = (drm_i915_mem_destroy_heap_t *)data;
#line 451
  if ((unsigned long )dev_priv == (unsigned long )((drm_i915_private_t *)0)) {
#line 452
    printk("<3>[drm:%s] *ERROR* called with no initialization\n", "i915_mem_destroy_heap");
#line 453
    return (-22);
  } else {

  }
#line 456
  heap = get_heap(dev_priv, destroyheap->region);
#line 457
  if ((unsigned long )heap == (unsigned long )((struct mem_block **)0)) {
#line 458
    printk("<3>[drm:%s] *ERROR* get_heap failed", "i915_mem_destroy_heap");
#line 459
    return (-14);
  } else {

  }
#line 462
  if ((unsigned long )*heap == (unsigned long )((struct mem_block *)0)) {
#line 463
    printk("<3>[drm:%s] *ERROR* heap not initialized?", "i915_mem_destroy_heap");
#line 464
    return (-14);
  } else {

  }
#line 467
  i915_mem_takedown(heap);
#line 468
  return (0);
}
}
#line 471 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
void ldv___ldv_spin_lock_155(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 476
  ldv_spin_lock_lock_of_NOT_ARG_SIGN();
#line 478
  __ldv_spin_lock(ldv_func_arg1);
#line 479
  return;
}
}
#line 481 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
void ldv___ldv_spin_unlock_156(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 486
  ldv_spin_unlock_lock_of_NOT_ARG_SIGN();
#line 488
  __ldv_spin_unlock(ldv_func_arg1);
#line 489
  return;
}
}
#line 491 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
int ldv___ldv_spin_trylock_157(spinlock_t *ldv_func_arg1 ) 
{ 
  ldv_func_ret_type___1 ldv_func_res ;
  int tmp ;
  int tmp___0 ;

  {
#line 496
  tmp = __ldv_spin_trylock(ldv_func_arg1);
#line 496
  ldv_func_res = tmp;
#line 498
  tmp___0 = ldv_spin_trylock_lock_of_NOT_ARG_SIGN();
#line 498
  return (tmp___0);
#line 500
  return (ldv_func_res);
}
}
#line 503 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
void ldv___ldv_spin_lock_158(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 508
  ldv_spin_lock_dcache_lock();
#line 510
  __ldv_spin_lock(ldv_func_arg1);
#line 511
  return;
}
}
#line 513 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
void ldv___ldv_spin_lock_159(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 518
  ldv_spin_lock_d_lock_of_dentry();
#line 520
  __ldv_spin_lock(ldv_func_arg1);
#line 521
  return;
}
}
#line 523 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
void ldv___ldv_spin_unlock_160(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 528
  ldv_spin_unlock_d_lock_of_dentry();
#line 530
  __ldv_spin_unlock(ldv_func_arg1);
#line 531
  return;
}
}
#line 533 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
void ldv___ldv_spin_unlock_161(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 538
  ldv_spin_unlock_dcache_lock();
#line 540
  __ldv_spin_unlock(ldv_func_arg1);
#line 541
  return;
}
}
#line 543 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
void ldv___ldv_spin_lock_162(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 548
  ldv_spin_lock_d_lock_of_dentry();
#line 550
  __ldv_spin_lock(ldv_func_arg1);
#line 551
  return;
}
}
#line 553 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
void ldv___ldv_spin_unlock_163(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 558
  ldv_spin_unlock_d_lock_of_dentry();
#line 560
  __ldv_spin_unlock(ldv_func_arg1);
#line 561
  return;
}
}
#line 563 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
void ldv___ldv_spin_lock_164(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 568
  ldv_spin_lock_i_lock_of_inode();
#line 570
  __ldv_spin_lock(ldv_func_arg1);
#line 571
  return;
}
}
#line 573 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
void ldv___ldv_spin_unlock_165(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 578
  ldv_spin_unlock_i_lock_of_inode();
#line 580
  __ldv_spin_unlock(ldv_func_arg1);
#line 581
  return;
}
}
#line 583 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
void ldv___ldv_spin_lock_166(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 588
  ldv_spin_lock_d_lock_of_dentry();
#line 590
  __ldv_spin_lock(ldv_func_arg1);
#line 591
  return;
}
}
#line 593 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
void ldv___ldv_spin_unlock_167(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 598
  ldv_spin_unlock_d_lock_of_dentry();
#line 600
  __ldv_spin_unlock(ldv_func_arg1);
#line 601
  return;
}
}
#line 603 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
void ldv___ldv_spin_lock_168(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 608
  ldv_spin_lock_siglock_of_sighand_struct();
#line 610
  __ldv_spin_lock(ldv_func_arg1);
#line 611
  return;
}
}
#line 613 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
void ldv___ldv_spin_unlock_169(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 618
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 620
  __ldv_spin_unlock(ldv_func_arg1);
#line 621
  return;
}
}
#line 623 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
void ldv___ldv_spin_lock_170(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 628
  ldv_spin_lock_alloc_lock_of_task_struct();
#line 630
  __ldv_spin_lock(ldv_func_arg1);
#line 631
  return;
}
}
#line 633 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
void ldv___ldv_spin_unlock_171(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 638
  ldv_spin_unlock_alloc_lock_of_task_struct();
#line 640
  __ldv_spin_unlock(ldv_func_arg1);
#line 641
  return;
}
}
#line 643 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_mem.c.prepared"
void ldv___ldv_spin_unlock_172(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 648
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 650
  __ldv_spin_unlock(ldv_func_arg1);
#line 651
  return;
}
}
#line 52 "include/asm/string_64.h"
extern int memcmp(void const   * , void const   * , size_t  ) ;
#line 8 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void ldv___ldv_spin_lock_191(spinlock_t *ldv_func_arg1 ) ;
#line 12
void ldv___ldv_spin_lock_194(spinlock_t *ldv_func_arg1 ) ;
#line 16
void ldv___ldv_spin_lock_195(spinlock_t *ldv_func_arg1 ) ;
#line 20
void ldv___ldv_spin_lock_198(spinlock_t *ldv_func_arg1 ) ;
#line 24
void ldv___ldv_spin_lock_200(spinlock_t *ldv_func_arg1 ) ;
#line 28
void ldv___ldv_spin_lock_202(spinlock_t *ldv_func_arg1 ) ;
#line 32
void ldv___ldv_spin_lock_204(spinlock_t *ldv_func_arg1 ) ;
#line 36
void ldv___ldv_spin_lock_206(spinlock_t *ldv_func_arg1 ) ;
#line 41
void ldv___ldv_spin_unlock_192(spinlock_t *ldv_func_arg1 ) ;
#line 45
void ldv___ldv_spin_unlock_196(spinlock_t *ldv_func_arg1 ) ;
#line 49
void ldv___ldv_spin_unlock_197(spinlock_t *ldv_func_arg1 ) ;
#line 53
void ldv___ldv_spin_unlock_199(spinlock_t *ldv_func_arg1 ) ;
#line 57
void ldv___ldv_spin_unlock_201(spinlock_t *ldv_func_arg1 ) ;
#line 61
void ldv___ldv_spin_unlock_203(spinlock_t *ldv_func_arg1 ) ;
#line 65
void ldv___ldv_spin_unlock_205(spinlock_t *ldv_func_arg1 ) ;
#line 69
void ldv___ldv_spin_unlock_207(spinlock_t *ldv_func_arg1 ) ;
#line 73
void ldv___ldv_spin_unlock_208(spinlock_t *ldv_func_arg1 ) ;
#line 78
int ldv___ldv_spin_trylock_193(spinlock_t *ldv_func_arg1 ) ;
#line 328 "include/acpi/acpi_bus.h"
extern int register_acpi_notifier(struct notifier_block * ) ;
#line 329
extern int unregister_acpi_notifier(struct notifier_block * ) ;
#line 563 "include/linux/pci.h"
extern int pci_bus_read_config_dword(struct pci_bus * , unsigned int  , int  , u32 * ) ;
#line 569
extern int pci_bus_write_config_dword(struct pci_bus * , unsigned int  , int  , u32  ) ;
#line 580 "include/linux/pci.h"
__inline static int pci_read_config_dword(struct pci_dev *dev , int where , u32 *val ) 
{ 
  int tmp ;

  {
#line 583
  tmp = pci_bus_read_config_dword(dev->bus, dev->devfn, where, val);
#line 583
  return (tmp);
}
}
#line 593 "include/linux/pci.h"
__inline static int pci_write_config_dword(struct pci_dev *dev , int where , u32 val ) 
{ 
  int tmp ;

  {
#line 596
  tmp = pci_bus_write_config_dword(dev->bus, dev->devfn, where, val);
#line 596
  return (tmp);
}
}
#line 223 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
static u32 asle_set_backlight(struct drm_device *dev , u32 bclp ) 
{ 
  struct drm_i915_private *dev_priv ;
  struct opregion_asle *asle ;
  u32 blc_pwm_ctl ;
  u32 blc_pwm_ctl2 ;

  {
#line 225
  dev_priv = (struct drm_i915_private *)dev->dev_private;
#line 226
  asle = dev_priv->opregion.asle;
#line 229
  if ((int )bclp >= 0) {
#line 230
    return (8192U);
  } else {

  }
#line 232
  bclp = bclp & 2147483647U;
#line 233
  if (bclp > 255U) {
#line 234
    return (8192U);
  } else {

  }
#line 236
  blc_pwm_ctl = readl((void const volatile   *)dev_priv->regs + 397908U);
#line 237
  blc_pwm_ctl = blc_pwm_ctl & 4294901760U;
#line 238
  blc_pwm_ctl2 = readl((void const volatile   *)dev_priv->regs + 397904U);
#line 240
  if ((blc_pwm_ctl2 & 1073741824U) != 0U) {
#line 241
    pci_write_config_dword(dev->pdev, 244, bclp);
  } else {
#line 243
    writel((bclp * 257U - 1U) | blc_pwm_ctl, (void volatile   *)dev_priv->regs + 397908U);
  }
#line 245
  asle->cblv = (bclp * 100U) / 255U | 2147483648U;
#line 247
  return (0U);
}
}
#line 250 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
static u32 asle_set_als_illum(struct drm_device *dev , u32 alsi ) 
{ 


  {
#line 254
  return (0U);
}
}
#line 257 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
static u32 asle_set_pwm_freq(struct drm_device *dev , u32 pfmb ) 
{ 
  struct drm_i915_private *dev_priv ;
  u32 blc_pwm_ctl ;
  unsigned int tmp ;
  u32 pwm ;

  {
#line 259
  dev_priv = (struct drm_i915_private *)dev->dev_private;
#line 260
  if ((int )pfmb < 0) {
#line 261
    tmp = readl((void const volatile   *)dev_priv->regs + 397908U);
#line 261
    blc_pwm_ctl = tmp;
#line 262
    pwm = pfmb & 2147483136U;
#line 263
    blc_pwm_ctl = blc_pwm_ctl & 65535U;
#line 264
    pwm = pwm >> 9;
  } else {

  }
#line 267
  return (0U);
}
}
#line 270 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
static u32 asle_set_pfit(struct drm_device *dev , u32 pfit ) 
{ 


  {
#line 274
  if ((int )pfit >= 0) {
#line 275
    return (32768U);
  } else {

  }
#line 276
  return (0U);
}
}
#line 279 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void opregion_asle_intr(struct drm_device *dev ) 
{ 
  struct drm_i915_private *dev_priv ;
  struct opregion_asle *asle ;
  u32 asle_stat ;
  u32 asle_req ;
  u32 tmp ;
  u32 tmp___0 ;
  u32 tmp___1 ;
  u32 tmp___2 ;

  {
#line 281
  dev_priv = (struct drm_i915_private *)dev->dev_private;
#line 282
  asle = dev_priv->opregion.asle;
#line 283
  asle_stat = 0U;
#line 286
  if ((unsigned long )asle == (unsigned long )((struct opregion_asle *)0)) {
#line 287
    return;
  } else {

  }
#line 289
  asle_req = asle->aslc & 15U;
#line 291
  if (asle_req == 0U) {
#line 292
    if (drm_debug != 0U) {
#line 292
      printk("<7>[drm:%s] non asle set request??\n", "opregion_asle_intr");
    } else {

    }
#line 293
    return;
  } else {

  }
#line 296
  if ((int )asle_req & 1) {
#line 297
    tmp = asle_set_als_illum(dev, asle->alsi);
#line 297
    asle_stat = tmp | asle_stat;
  } else {

  }
#line 299
  if ((asle_req & 2U) != 0U) {
#line 300
    tmp___0 = asle_set_backlight(dev, asle->bclp);
#line 300
    asle_stat = tmp___0 | asle_stat;
  } else {

  }
#line 302
  if ((asle_req & 4U) != 0U) {
#line 303
    tmp___1 = asle_set_pfit(dev, asle->pfit);
#line 303
    asle_stat = tmp___1 | asle_stat;
  } else {

  }
#line 305
  if ((asle_req & 8U) != 0U) {
#line 306
    tmp___2 = asle_set_pwm_freq(dev, asle->pfmb);
#line 306
    asle_stat = tmp___2 | asle_stat;
  } else {

  }
#line 308
  asle->aslc = asle_stat;
#line 309
  return;
}
}
#line 316 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void opregion_enable_asle(struct drm_device *dev ) 
{ 
  struct drm_i915_private *dev_priv ;
  struct opregion_asle *asle ;
  u32 pipeb_stats ;
  unsigned int tmp ;

  {
#line 318
  dev_priv = (struct drm_i915_private *)dev->dev_private;
#line 319
  asle = dev_priv->opregion.asle;
#line 321
  if ((unsigned long )asle != (unsigned long )((struct opregion_asle *)0)) {
#line 322
    tmp = readl((void const volatile   *)dev_priv->regs + 462884U);
#line 322
    pipeb_stats = tmp;
#line 323
    if (((((dev->pci_device == 13687 || dev->pci_device == 13698) || dev->pci_device == 9618) || (dev->pci_device == 10146 || dev->pci_device == 10158)) || dev->pci_device == 10754) || dev->pci_device == 10818) {
#line 327
      pipeb_stats = pipeb_stats | 4194304U;
#line 327
      writel(pipeb_stats, (void volatile   *)dev_priv->regs + 462884U);
#line 329
      i915_enable_irq(dev_priv, 17U);
    } else {
#line 332
      i915_enable_irq(dev_priv, 1U);
    }
#line 334
    asle->tche = 15U;
#line 336
    asle->ardy = 1U;
  } else {

  }
#line 338
  return;
}
}
#line 344 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
static struct intel_opregion *system_opregion  ;
#line 346 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
int intel_opregion_video_event(struct notifier_block *nb , unsigned long val , void *data ) 
{ 
  struct opregion_acpi *acpi ;

  {
#line 358
  if ((unsigned long )system_opregion == (unsigned long )((struct intel_opregion *)0)) {
#line 359
    return (0);
  } else {

  }
#line 361
  acpi = system_opregion->acpi;
#line 362
  acpi->csts = 0U;
#line 364
  return (1);
}
}
#line 367 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
static struct notifier_block intel_opregion_notifier  =    {& intel_opregion_video_event, 0, 0};
#line 371 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
int intel_opregion_init(struct drm_device *dev ) 
{ 
  struct drm_i915_private *dev_priv ;
  struct intel_opregion *opregion ;
  void *base ;
  u32 asls ;
  u32 mboxes ;
  int err ;
  int tmp ;

  {
#line 373
  dev_priv = (struct drm_i915_private *)dev->dev_private;
#line 374
  opregion = & dev_priv->opregion;
#line 377
  err = 0;
#line 379
  pci_read_config_dword(dev->pdev, 252, & asls);
#line 380
  if (drm_debug != 0U) {
#line 380
    printk("<7>[drm:%s] graphic opregion physical addr: 0x%x\n", "intel_opregion_init",
           asls);
  } else {

  }
#line 381
  if (asls == 0U) {
#line 382
    if (drm_debug != 0U) {
#line 382
      printk("<7>[drm:%s] ACPI OpRegion not supported!\n", "intel_opregion_init");
    } else {

    }
#line 383
    return (-524);
  } else {

  }
#line 386
  base = ioremap((resource_size_t )asls, 8192UL);
#line 387
  if ((unsigned long )base == (unsigned long )((void *)0)) {
#line 388
    return (-12);
  } else {

  }
#line 390
  opregion->header = (struct opregion_header *)base;
#line 391
  tmp = memcmp((void const   *)(& (opregion->header)->signature), (void const   *)"IntelGraphicsMem",
               16UL);
#line 391
  if (tmp != 0) {
#line 392
    if (drm_debug != 0U) {
#line 392
      printk("<7>[drm:%s] opregion signature mismatch\n", "intel_opregion_init");
    } else {

    }
#line 393
    err = -22;
#line 394
    goto err_out;
  } else {

  }
#line 397
  mboxes = (opregion->header)->mboxes;
#line 398
  if ((int )mboxes & 1) {
#line 399
    if (drm_debug != 0U) {
#line 399
      printk("<7>[drm:%s] Public ACPI methods supported\n", "intel_opregion_init");
    } else {

    }
#line 400
    opregion->acpi = (struct opregion_acpi *)base + 256U;
  } else {
#line 402
    if (drm_debug != 0U) {
#line 402
      printk("<7>[drm:%s] Public ACPI methods not supported\n", "intel_opregion_init");
    } else {

    }
#line 403
    err = -524;
#line 404
    goto err_out;
  }
#line 406
  opregion->enabled = 1;
#line 408
  if ((mboxes & 2U) != 0U) {
#line 409
    if (drm_debug != 0U) {
#line 409
      printk("<7>[drm:%s] SWSCI supported\n", "intel_opregion_init");
    } else {

    }
#line 410
    opregion->swsci = (struct opregion_swsci *)base + 512U;
  } else {

  }
#line 412
  if ((mboxes & 4U) != 0U) {
#line 413
    if (drm_debug != 0U) {
#line 413
      printk("<7>[drm:%s] ASLE supported\n", "intel_opregion_init");
    } else {

    }
#line 414
    opregion->asle = (struct opregion_asle *)base + 768U;
  } else {

  }
#line 420
  (opregion->acpi)->csts = 0U;
#line 421
  (opregion->acpi)->drdy = 1U;
#line 423
  system_opregion = opregion;
#line 424
  register_acpi_notifier(& intel_opregion_notifier);
#line 426
  return (0);
  err_out: 
#line 429
  iounmap((void volatile   *)opregion->header);
#line 430
  opregion->header = 0;
#line 431
  return (err);
}
}
#line 434 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void intel_opregion_free(struct drm_device *dev ) 
{ 
  struct drm_i915_private *dev_priv ;
  struct intel_opregion *opregion ;

  {
#line 436
  dev_priv = (struct drm_i915_private *)dev->dev_private;
#line 437
  opregion = & dev_priv->opregion;
#line 439
  if (opregion->enabled == 0) {
#line 440
    return;
  } else {

  }
#line 442
  (opregion->acpi)->drdy = 0U;
#line 444
  system_opregion = 0;
#line 445
  unregister_acpi_notifier(& intel_opregion_notifier);
#line 448
  iounmap((void volatile   *)opregion->header);
#line 449
  opregion->header = 0;
#line 450
  opregion->acpi = 0;
#line 451
  opregion->swsci = 0;
#line 452
  opregion->asle = 0;
#line 454
  opregion->enabled = 0;
#line 455
  return;
}
}
#line 494 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void ldv_main4_sequence_infinite_withcheck_stateful(void) 
{ 
  struct notifier_block *var_group1 ;
  unsigned long var_intel_opregion_video_event_6_p1 ;
  void *var_intel_opregion_video_event_6_p2 ;
  int tmp ;
  int tmp___0 ;

  {
#line 557
  LDV_IN_INTERRUPT = 1;
#line 566
  ldv_initialize();
#line 570
  goto ldv_26845;
  ldv_26844: 
#line 573
  tmp = nondet_int();
#line 573
  switch (tmp) {
  case 0: 
#line 624
  ldv_handler_precall();
#line 625
  intel_opregion_video_event(var_group1, var_intel_opregion_video_event_6_p1, var_intel_opregion_video_event_6_p2);
#line 632
  goto ldv_26842;
  default: ;
#line 633
  goto ldv_26842;
  }
  ldv_26842: ;
  ldv_26845: 
#line 570
  tmp___0 = nondet_int();
#line 570
  if (tmp___0 != 0) {
#line 571
    goto ldv_26844;
  } else {

  }


#line 642
  ldv_check_final_state();
#line 645
  return;
}
}
#line 649 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void ldv___ldv_spin_lock_191(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 654
  ldv_spin_lock_lock_of_NOT_ARG_SIGN();
#line 656
  __ldv_spin_lock(ldv_func_arg1);
#line 657
  return;
}
}
#line 659 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void ldv___ldv_spin_unlock_192(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 664
  ldv_spin_unlock_lock_of_NOT_ARG_SIGN();
#line 666
  __ldv_spin_unlock(ldv_func_arg1);
#line 667
  return;
}
}
#line 669 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
int ldv___ldv_spin_trylock_193(spinlock_t *ldv_func_arg1 ) 
{ 
  ldv_func_ret_type___1 ldv_func_res ;
  int tmp ;
  int tmp___0 ;

  {
#line 674
  tmp = __ldv_spin_trylock(ldv_func_arg1);
#line 674
  ldv_func_res = tmp;
#line 676
  tmp___0 = ldv_spin_trylock_lock_of_NOT_ARG_SIGN();
#line 676
  return (tmp___0);
#line 678
  return (ldv_func_res);
}
}
#line 681 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void ldv___ldv_spin_lock_194(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 686
  ldv_spin_lock_dcache_lock();
#line 688
  __ldv_spin_lock(ldv_func_arg1);
#line 689
  return;
}
}
#line 691 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void ldv___ldv_spin_lock_195(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 696
  ldv_spin_lock_d_lock_of_dentry();
#line 698
  __ldv_spin_lock(ldv_func_arg1);
#line 699
  return;
}
}
#line 701 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void ldv___ldv_spin_unlock_196(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 706
  ldv_spin_unlock_d_lock_of_dentry();
#line 708
  __ldv_spin_unlock(ldv_func_arg1);
#line 709
  return;
}
}
#line 711 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void ldv___ldv_spin_unlock_197(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 716
  ldv_spin_unlock_dcache_lock();
#line 718
  __ldv_spin_unlock(ldv_func_arg1);
#line 719
  return;
}
}
#line 721 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void ldv___ldv_spin_lock_198(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 726
  ldv_spin_lock_d_lock_of_dentry();
#line 728
  __ldv_spin_lock(ldv_func_arg1);
#line 729
  return;
}
}
#line 731 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void ldv___ldv_spin_unlock_199(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 736
  ldv_spin_unlock_d_lock_of_dentry();
#line 738
  __ldv_spin_unlock(ldv_func_arg1);
#line 739
  return;
}
}
#line 741 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void ldv___ldv_spin_lock_200(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 746
  ldv_spin_lock_i_lock_of_inode();
#line 748
  __ldv_spin_lock(ldv_func_arg1);
#line 749
  return;
}
}
#line 751 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void ldv___ldv_spin_unlock_201(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 756
  ldv_spin_unlock_i_lock_of_inode();
#line 758
  __ldv_spin_unlock(ldv_func_arg1);
#line 759
  return;
}
}
#line 761 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void ldv___ldv_spin_lock_202(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 766
  ldv_spin_lock_d_lock_of_dentry();
#line 768
  __ldv_spin_lock(ldv_func_arg1);
#line 769
  return;
}
}
#line 771 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void ldv___ldv_spin_unlock_203(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 776
  ldv_spin_unlock_d_lock_of_dentry();
#line 778
  __ldv_spin_unlock(ldv_func_arg1);
#line 779
  return;
}
}
#line 781 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void ldv___ldv_spin_lock_204(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 786
  ldv_spin_lock_siglock_of_sighand_struct();
#line 788
  __ldv_spin_lock(ldv_func_arg1);
#line 789
  return;
}
}
#line 791 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void ldv___ldv_spin_unlock_205(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 796
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 798
  __ldv_spin_unlock(ldv_func_arg1);
#line 799
  return;
}
}
#line 801 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void ldv___ldv_spin_lock_206(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 806
  ldv_spin_lock_alloc_lock_of_task_struct();
#line 808
  __ldv_spin_lock(ldv_func_arg1);
#line 809
  return;
}
}
#line 811 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void ldv___ldv_spin_unlock_207(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 816
  ldv_spin_unlock_alloc_lock_of_task_struct();
#line 818
  __ldv_spin_unlock(ldv_func_arg1);
#line 819
  return;
}
}
#line 821 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_opregion.c.prepared"
void ldv___ldv_spin_unlock_208(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 826
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 828
  __ldv_spin_unlock(ldv_func_arg1);
#line 829
  return;
}
}
#line 8 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
void ldv___ldv_spin_lock_227(spinlock_t *ldv_func_arg1 ) ;
#line 12
void ldv___ldv_spin_lock_230(spinlock_t *ldv_func_arg1 ) ;
#line 16
void ldv___ldv_spin_lock_231(spinlock_t *ldv_func_arg1 ) ;
#line 20
void ldv___ldv_spin_lock_234(spinlock_t *ldv_func_arg1 ) ;
#line 24
void ldv___ldv_spin_lock_236(spinlock_t *ldv_func_arg1 ) ;
#line 28
void ldv___ldv_spin_lock_238(spinlock_t *ldv_func_arg1 ) ;
#line 32
void ldv___ldv_spin_lock_240(spinlock_t *ldv_func_arg1 ) ;
#line 36
void ldv___ldv_spin_lock_242(spinlock_t *ldv_func_arg1 ) ;
#line 41
void ldv___ldv_spin_unlock_228(spinlock_t *ldv_func_arg1 ) ;
#line 45
void ldv___ldv_spin_unlock_232(spinlock_t *ldv_func_arg1 ) ;
#line 49
void ldv___ldv_spin_unlock_233(spinlock_t *ldv_func_arg1 ) ;
#line 53
void ldv___ldv_spin_unlock_235(spinlock_t *ldv_func_arg1 ) ;
#line 57
void ldv___ldv_spin_unlock_237(spinlock_t *ldv_func_arg1 ) ;
#line 61
void ldv___ldv_spin_unlock_239(spinlock_t *ldv_func_arg1 ) ;
#line 65
void ldv___ldv_spin_unlock_241(spinlock_t *ldv_func_arg1 ) ;
#line 69
void ldv___ldv_spin_unlock_243(spinlock_t *ldv_func_arg1 ) ;
#line 73
void ldv___ldv_spin_unlock_244(spinlock_t *ldv_func_arg1 ) ;
#line 78
int ldv___ldv_spin_trylock_229(spinlock_t *ldv_func_arg1 ) ;
#line 16 "include/asm/delay.h"
extern void __const_udelay(unsigned long  ) ;
#line 559 "include/linux/pci.h"
extern int pci_bus_read_config_byte(struct pci_bus * , unsigned int  , int  , u8 * ) ;
#line 565
extern int pci_bus_write_config_byte(struct pci_bus * , unsigned int  , int  , u8  ) ;
#line 572 "include/linux/pci.h"
__inline static int pci_read_config_byte(struct pci_dev *dev , int where , u8 *val ) 
{ 
  int tmp ;

  {
#line 574
  tmp = pci_bus_read_config_byte(dev->bus, dev->devfn, where, val);
#line 574
  return (tmp);
}
}
#line 585 "include/linux/pci.h"
__inline static int pci_write_config_byte(struct pci_dev *dev , int where , u8 val ) 
{ 
  int tmp ;

  {
#line 587
  tmp = pci_bus_write_config_byte(dev->bus, dev->devfn, where, (int )val);
#line 587
  return (tmp);
}
}
#line 18 "include/asm/io.h"
__inline static unsigned char readb(void const volatile   *addr ) 
{ 
  unsigned char ret ;

  {
#line 18
  __asm__  volatile   ("movb %1,%0": "=q" (ret): "m" (*((unsigned char volatile   *)addr)): "memory");
#line 18
  return (ret);
}
}
#line 26 "include/asm/io.h"
__inline static void writeb(unsigned char val , void volatile   *addr ) 
{ 


  {
#line 26
  __asm__  volatile   ("movb %0,%1": : "q" (val), "m" (*((unsigned char volatile   *)addr)): "memory");
#line 27
  return;
}
}
#line 115 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
static bool i915_pipe_enabled___0(struct drm_device *dev , enum pipe pipe ) 
{ 
  struct drm_i915_private *dev_priv ;
  unsigned int tmp ;
  unsigned int tmp___0 ;

  {
#line 117
  dev_priv = (struct drm_i915_private *)dev->dev_private;
#line 119
  if ((unsigned int )pipe == 0U) {
#line 120
    tmp = readl((void const volatile   *)dev_priv->regs + 24596U);
#line 120
    return ((tmp & 2147483648U) != 0U);
  } else {
#line 122
    tmp___0 = readl((void const volatile   *)dev_priv->regs + 24600U);
#line 122
    return ((tmp___0 & 2147483648U) != 0U);
  }
}
}
#line 125 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
static void i915_save_palette(struct drm_device *dev , enum pipe pipe ) 
{ 
  struct drm_i915_private *dev_priv ;
  unsigned long reg ;
  u32 *array ;
  int i ;
  bool tmp ;
  int tmp___0 ;

  {
#line 127
  dev_priv = (struct drm_i915_private *)dev->dev_private;
#line 128
  reg = (unsigned int )pipe == 0U ? 40960UL : 43008UL;
#line 132
  tmp = i915_pipe_enabled___0(dev, pipe);
#line 132
  if (tmp) {
#line 132
    tmp___0 = 0;
  } else {
#line 132
    tmp___0 = 1;
  }
#line 132
  if (tmp___0) {
#line 133
    return;
  } else {

  }
#line 135
  if ((unsigned int )pipe == 0U) {
#line 136
    array = (u32 *)(& dev_priv->save_palette_a);
  } else {
#line 138
    array = (u32 *)(& dev_priv->save_palette_b);
  }
#line 140
  i = 0;
#line 140
  goto ldv_23364;
  ldv_23363: 
#line 141
  *(array + (unsigned long )i) = readl((void const volatile   *)(dev_priv->regs + ((unsigned long )(i << 2) + reg)));
#line 140
  i = i + 1;
  ldv_23364: ;
#line 140
  if (i <= 255) {
#line 141
    goto ldv_23363;
  } else {

  }

#line 145
  return;
}
}
#line 144 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
static void i915_restore_palette(struct drm_device *dev , enum pipe pipe ) 
{ 
  struct drm_i915_private *dev_priv ;
  unsigned long reg ;
  u32 *array ;
  int i ;
  bool tmp ;
  int tmp___0 ;

  {
#line 146
  dev_priv = (struct drm_i915_private *)dev->dev_private;
#line 147
  reg = (unsigned int )pipe == 0U ? 40960UL : 43008UL;
#line 151
  tmp = i915_pipe_enabled___0(dev, pipe);
#line 151
  if (tmp) {
#line 151
    tmp___0 = 0;
  } else {
#line 151
    tmp___0 = 1;
  }
#line 151
  if (tmp___0) {
#line 152
    return;
  } else {

  }
#line 154
  if ((unsigned int )pipe == 0U) {
#line 155
    array = (u32 *)(& dev_priv->save_palette_a);
  } else {
#line 157
    array = (u32 *)(& dev_priv->save_palette_b);
  }
#line 159
  i = 0;
#line 159
  goto ldv_23375;
  ldv_23374: 
#line 160
  writel(*(array + (unsigned long )i), (void volatile   *)(dev_priv->regs + ((unsigned long )(i << 2) + reg)));
#line 159
  i = i + 1;
  ldv_23375: ;
#line 159
  if (i <= 255) {
#line 160
    goto ldv_23374;
  } else {

  }

#line 164
  return;
}
}
#line 163 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
static u8 i915_read_indexed(struct drm_device *dev , u16 index_port , u16 data_port ,
                            u8 reg ) 
{ 
  struct drm_i915_private *dev_priv ;
  unsigned char tmp ;

  {
#line 165
  dev_priv = (struct drm_i915_private *)dev->dev_private;
#line 167
  writeb((int )reg, (void volatile   *)dev_priv->regs + (unsigned long )index_port);
#line 168
  tmp = readb((void const volatile   *)dev_priv->regs + (unsigned long )data_port);
#line 168
  return (tmp);
}
}
#line 171 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
static u8 i915_read_ar(struct drm_device *dev , u16 st01 , u8 reg , u16 palette_enable ) 
{ 
  struct drm_i915_private *dev_priv ;
  unsigned char tmp ;

  {
#line 173
  dev_priv = (struct drm_i915_private *)dev->dev_private;
#line 175
  readb((void const volatile   *)dev_priv->regs + (unsigned long )st01);
#line 176
  writeb((int )((unsigned char )palette_enable) | (int )reg, (void volatile   *)dev_priv->regs + 960U);
#line 177
  tmp = readb((void const volatile   *)dev_priv->regs + 961U);
#line 177
  return (tmp);
}
}
#line 180 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
static void i915_write_ar(struct drm_device *dev , u16 st01 , u8 reg , u8 val , u16 palette_enable ) 
{ 
  struct drm_i915_private *dev_priv ;

  {
#line 182
  dev_priv = (struct drm_i915_private *)dev->dev_private;
#line 184
  readb((void const volatile   *)dev_priv->regs + (unsigned long )st01);
#line 185
  writeb((int )((unsigned char )palette_enable) | (int )reg, (void volatile   *)dev_priv->regs + 960U);
#line 186
  writeb((int )val, (void volatile   *)dev_priv->regs + 960U);
#line 187
  return;
}
}
#line 189 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
static void i915_write_indexed(struct drm_device *dev , u16 index_port , u16 data_port ,
                               u8 reg , u8 val ) 
{ 
  struct drm_i915_private *dev_priv ;

  {
#line 191
  dev_priv = (struct drm_i915_private *)dev->dev_private;
#line 193
  writeb((int )reg, (void volatile   *)dev_priv->regs + (unsigned long )index_port);
#line 194
  writeb((int )val, (void volatile   *)dev_priv->regs + (unsigned long )data_port);
#line 195
  return;
}
}
#line 197 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
static void i915_save_vga(struct drm_device *dev ) 
{ 
  struct drm_i915_private *dev_priv ;
  int i ;
  u16 cr_index ;
  u16 cr_data ;
  u16 st01 ;
  u8 tmp ;

  {
#line 199
  dev_priv = (struct drm_i915_private *)dev->dev_private;
#line 204
  dev_priv->saveDACMASK = readb((void const volatile   *)dev_priv->regs + 966U);
#line 206
  writeb(0, (void volatile   *)dev_priv->regs + 967U);
#line 208
  i = 0;
#line 208
  goto ldv_23416;
  ldv_23415: 
#line 209
  dev_priv->saveDACDATA[i] = readb((void const volatile   *)dev_priv->regs + 969U);
#line 208
  i = i + 1;
  ldv_23416: ;
#line 208
  if (i <= 767) {
#line 209
    goto ldv_23415;
  } else {

  }
#line 212
  dev_priv->saveMSR = readb((void const volatile   *)dev_priv->regs + 972U);
#line 213
  if ((int )dev_priv->saveMSR & 1) {
#line 214
    cr_index = 980U;
#line 215
    cr_data = 981U;
#line 216
    st01 = 986U;
  } else {
#line 218
    cr_index = 948U;
#line 219
    cr_data = 949U;
#line 220
    st01 = 954U;
  }
#line 224
  tmp = i915_read_indexed(dev, (int )cr_index, (int )cr_data, 17);
#line 224
  i915_write_indexed(dev, (int )cr_index, (int )cr_data, 17, (int )tmp & 127);
#line 227
  i = 0;
#line 227
  goto ldv_23419;
  ldv_23418: 
#line 228
  dev_priv->saveCR[i] = i915_read_indexed(dev, (int )cr_index, (int )cr_data, (int )((u8 )i));
#line 227
  i = i + 1;
  ldv_23419: ;
#line 227
  if (i <= 36) {
#line 228
    goto ldv_23418;
  } else {

  }
#line 231
  dev_priv->saveCR[17] = (unsigned int )dev_priv->saveCR[17] & 127U;
#line 234
  readb((void const volatile   *)dev_priv->regs + (unsigned long )st01);
#line 235
  dev_priv->saveAR_INDEX = readb((void const volatile   *)dev_priv->regs + 960U);
#line 236
  i = 0;
#line 236
  goto ldv_23422;
  ldv_23421: 
#line 237
  dev_priv->saveAR[i] = i915_read_ar(dev, (int )st01, (int )((u8 )i), 0);
#line 236
  i = i + 1;
  ldv_23422: ;
#line 236
  if (i <= 20) {
#line 237
    goto ldv_23421;
  } else {

  }
#line 238
  readb((void const volatile   *)dev_priv->regs + (unsigned long )st01);
#line 239
  writeb((int )dev_priv->saveAR_INDEX, (void volatile   *)dev_priv->regs + 960U);
#line 240
  readb((void const volatile   *)dev_priv->regs + (unsigned long )st01);
#line 243
  i = 0;
#line 243
  goto ldv_23425;
  ldv_23424: 
#line 244
  dev_priv->saveGR[i] = i915_read_indexed(dev, 974, 975, (int )((u8 )i));
#line 243
  i = i + 1;
  ldv_23425: ;
#line 243
  if (i <= 8) {
#line 244
    goto ldv_23424;
  } else {

  }
#line 247
  dev_priv->saveGR[16] = i915_read_indexed(dev, 974, 975, 16);
#line 249
  dev_priv->saveGR[17] = i915_read_indexed(dev, 974, 975, 17);
#line 251
  dev_priv->saveGR[24] = i915_read_indexed(dev, 974, 975, 24);
#line 255
  i = 0;
#line 255
  goto ldv_23428;
  ldv_23427: 
#line 256
  dev_priv->saveSR[i] = i915_read_indexed(dev, 964, 965, (int )((u8 )i));
#line 255
  i = i + 1;
  ldv_23428: ;
#line 255
  if (i <= 7) {
#line 256
    goto ldv_23427;
  } else {

  }

#line 260
  return;
}
}
#line 260 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
static void i915_restore_vga(struct drm_device *dev ) 
{ 
  struct drm_i915_private *dev_priv ;
  int i ;
  u16 cr_index ;
  u16 cr_data ;
  u16 st01 ;

  {
#line 262
  dev_priv = (struct drm_i915_private *)dev->dev_private;
#line 267
  writeb((int )dev_priv->saveMSR, (void volatile   *)dev_priv->regs + 962U);
#line 268
  if ((int )dev_priv->saveMSR & 1) {
#line 269
    cr_index = 980U;
#line 270
    cr_data = 981U;
#line 271
    st01 = 986U;
  } else {
#line 273
    cr_index = 948U;
#line 274
    cr_data = 949U;
#line 275
    st01 = 954U;
  }
#line 279
  i = 0;
#line 279
  goto ldv_23439;
  ldv_23438: 
#line 280
  i915_write_indexed(dev, 964, 965, (int )((u8 )i), (int )dev_priv->saveSR[i]);
#line 279
  i = i + 1;
  ldv_23439: ;
#line 279
  if (i <= 6) {
#line 280
    goto ldv_23438;
  } else {

  }
#line 285
  i915_write_indexed(dev, (int )cr_index, (int )cr_data, 17, (int )dev_priv->saveCR[17]);
#line 286
  i = 0;
#line 286
  goto ldv_23442;
  ldv_23441: 
#line 287
  i915_write_indexed(dev, (int )cr_index, (int )cr_data, (int )((u8 )i), (int )dev_priv->saveCR[i]);
#line 286
  i = i + 1;
  ldv_23442: ;
#line 286
  if (i <= 36) {
#line 287
    goto ldv_23441;
  } else {

  }
#line 290
  i = 0;
#line 290
  goto ldv_23445;
  ldv_23444: 
#line 291
  i915_write_indexed(dev, 974, 975, (int )((u8 )i), (int )dev_priv->saveGR[i]);
#line 290
  i = i + 1;
  ldv_23445: ;
#line 290
  if (i <= 8) {
#line 291
    goto ldv_23444;
  } else {

  }
#line 294
  i915_write_indexed(dev, 974, 975, 16, (int )dev_priv->saveGR[16]);
#line 296
  i915_write_indexed(dev, 974, 975, 17, (int )dev_priv->saveGR[17]);
#line 298
  i915_write_indexed(dev, 974, 975, 24, (int )dev_priv->saveGR[24]);
#line 302
  readb((void const volatile   *)dev_priv->regs + (unsigned long )st01);
#line 303
  i = 0;
#line 303
  goto ldv_23448;
  ldv_23447: 
#line 304
  i915_write_ar(dev, (int )st01, (int )((u8 )i), (int )dev_priv->saveAR[i], 0);
#line 303
  i = i + 1;
  ldv_23448: ;
#line 303
  if (i <= 20) {
#line 304
    goto ldv_23447;
  } else {

  }
#line 305
  readb((void const volatile   *)dev_priv->regs + (unsigned long )st01);
#line 306
  writeb((int )((unsigned int )dev_priv->saveAR_INDEX | 32U), (void volatile   *)dev_priv->regs + 960U);
#line 307
  readb((void const volatile   *)dev_priv->regs + (unsigned long )st01);
#line 310
  writeb((int )dev_priv->saveDACMASK, (void volatile   *)dev_priv->regs + 966U);
#line 312
  writeb(0, (void volatile   *)dev_priv->regs + 968U);
#line 314
  i = 0;
#line 314
  goto ldv_23451;
  ldv_23450: 
#line 315
  writeb((int )dev_priv->saveDACDATA[i], (void volatile   *)dev_priv->regs + 969U);
#line 314
  i = i + 1;
  ldv_23451: ;
#line 314
  if (i <= 767) {
#line 315
    goto ldv_23450;
  } else {

  }

#line 319
  return;
}
}
#line 319 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
int i915_save_state(struct drm_device *dev ) 
{ 
  struct drm_i915_private *dev_priv ;
  int i ;

  {
#line 321
  dev_priv = (struct drm_i915_private *)dev->dev_private;
#line 324
  pci_read_config_byte(dev->pdev, 244, & dev_priv->saveLBB);
#line 327
  dev_priv->saveDSPARB = readl((void const volatile   *)dev_priv->regs + 458800U);
#line 330
  dev_priv->savePIPEACONF = readl((void const volatile   *)dev_priv->regs + 458760U);
#line 331
  dev_priv->savePIPEASRC = readl((void const volatile   *)dev_priv->regs + 393244U);
#line 332
  dev_priv->saveFPA0 = readl((void const volatile   *)dev_priv->regs + 24640U);
#line 333
  dev_priv->saveFPA1 = readl((void const volatile   *)dev_priv->regs + 24644U);
#line 334
  dev_priv->saveDPLL_A = readl((void const volatile   *)dev_priv->regs + 24596U);
#line 335
  if (((((((((dev->pci_device == 10610 || dev->pci_device == 10626) || dev->pci_device == 10642) || dev->pci_device == 10658) || dev->pci_device == 10754) || dev->pci_device == 10770) || dev->pci_device == 10818) || dev->pci_device == 11778) || dev->pci_device == 11794) || dev->pci_device == 11810) {
#line 336
    dev_priv->saveDPLL_A_MD = readl((void const volatile   *)dev_priv->regs + 24604U);
  } else {

  }
#line 337
  dev_priv->saveHTOTAL_A = readl((void const volatile   *)dev_priv->regs + 393216U);
#line 338
  dev_priv->saveHBLANK_A = readl((void const volatile   *)dev_priv->regs + 393220U);
#line 339
  dev_priv->saveHSYNC_A = readl((void const volatile   *)dev_priv->regs + 393224U);
#line 340
  dev_priv->saveVTOTAL_A = readl((void const volatile   *)dev_priv->regs + 393228U);
#line 341
  dev_priv->saveVBLANK_A = readl((void const volatile   *)dev_priv->regs + 393232U);
#line 342
  dev_priv->saveVSYNC_A = readl((void const volatile   *)dev_priv->regs + 393236U);
#line 343
  dev_priv->saveBCLRPAT_A = readl((void const volatile   *)dev_priv->regs + 393248U);
#line 345
  dev_priv->saveDSPACNTR = readl((void const volatile   *)dev_priv->regs + 459136U);
#line 346
  dev_priv->saveDSPASTRIDE = readl((void const volatile   *)dev_priv->regs + 459144U);
#line 347
  dev_priv->saveDSPASIZE = readl((void const volatile   *)dev_priv->regs + 459152U);
#line 348
  dev_priv->saveDSPAPOS = readl((void const volatile   *)dev_priv->regs + 459148U);
#line 349
  dev_priv->saveDSPAADDR = readl((void const volatile   *)dev_priv->regs + 459140U);
#line 350
  if (((((((((dev->pci_device == 10610 || dev->pci_device == 10626) || dev->pci_device == 10642) || dev->pci_device == 10658) || dev->pci_device == 10754) || dev->pci_device == 10770) || dev->pci_device == 10818) || dev->pci_device == 11778) || dev->pci_device == 11794) || dev->pci_device == 11810) {
#line 351
    dev_priv->saveDSPASURF = readl((void const volatile   *)dev_priv->regs + 459164U);
#line 352
    dev_priv->saveDSPATILEOFF = readl((void const volatile   *)dev_priv->regs + 459172U);
  } else {

  }
#line 354
  i915_save_palette(dev, PIPE_A);
#line 355
  dev_priv->savePIPEASTAT = readl((void const volatile   *)dev_priv->regs + 458788U);
#line 358
  dev_priv->savePIPEBCONF = readl((void const volatile   *)dev_priv->regs + 462856U);
#line 359
  dev_priv->savePIPEBSRC = readl((void const volatile   *)dev_priv->regs + 397340U);
#line 360
  dev_priv->saveFPB0 = readl((void const volatile   *)dev_priv->regs + 24648U);
#line 361
  dev_priv->saveFPB1 = readl((void const volatile   *)dev_priv->regs + 24652U);
#line 362
  dev_priv->saveDPLL_B = readl((void const volatile   *)dev_priv->regs + 24600U);
#line 363
  if (((((((((dev->pci_device == 10610 || dev->pci_device == 10626) || dev->pci_device == 10642) || dev->pci_device == 10658) || dev->pci_device == 10754) || dev->pci_device == 10770) || dev->pci_device == 10818) || dev->pci_device == 11778) || dev->pci_device == 11794) || dev->pci_device == 11810) {
#line 364
    dev_priv->saveDPLL_B_MD = readl((void const volatile   *)dev_priv->regs + 24608U);
  } else {

  }
#line 365
  dev_priv->saveHTOTAL_B = readl((void const volatile   *)dev_priv->regs + 397312U);
#line 366
  dev_priv->saveHBLANK_B = readl((void const volatile   *)dev_priv->regs + 397316U);
#line 367
  dev_priv->saveHSYNC_B = readl((void const volatile   *)dev_priv->regs + 397320U);
#line 368
  dev_priv->saveVTOTAL_B = readl((void const volatile   *)dev_priv->regs + 397324U);
#line 369
  dev_priv->saveVBLANK_B = readl((void const volatile   *)dev_priv->regs + 397328U);
#line 370
  dev_priv->saveVSYNC_B = readl((void const volatile   *)dev_priv->regs + 397332U);
#line 371
  dev_priv->saveBCLRPAT_A = readl((void const volatile   *)dev_priv->regs + 393248U);
#line 373
  dev_priv->saveDSPBCNTR = readl((void const volatile   *)dev_priv->regs + 463232U);
#line 374
  dev_priv->saveDSPBSTRIDE = readl((void const volatile   *)dev_priv->regs + 463240U);
#line 375
  dev_priv->saveDSPBSIZE = readl((void const volatile   *)dev_priv->regs + 463248U);
#line 376
  dev_priv->saveDSPBPOS = readl((void const volatile   *)dev_priv->regs + 463244U);
#line 377
  dev_priv->saveDSPBADDR = readl((void const volatile   *)dev_priv->regs + 463236U);
#line 378
  if (dev->pci_device == 10754 || dev->pci_device == 10818) {
#line 379
    dev_priv->saveDSPBSURF = readl((void const volatile   *)dev_priv->regs + 463260U);
#line 380
    dev_priv->saveDSPBTILEOFF = readl((void const volatile   *)dev_priv->regs + 463268U);
  } else {

  }
#line 382
  i915_save_palette(dev, PIPE_B);
#line 383
  dev_priv->savePIPEBSTAT = readl((void const volatile   *)dev_priv->regs + 462884U);
#line 386
  dev_priv->saveADPA = readl((void const volatile   *)dev_priv->regs + 397568U);
#line 389
  dev_priv->savePP_CONTROL = readl((void const volatile   *)dev_priv->regs + 397828U);
#line 390
  dev_priv->savePFIT_PGM_RATIOS = readl((void const volatile   *)dev_priv->regs + 397876U);
#line 391
  dev_priv->saveBLC_PWM_CTL = readl((void const volatile   *)dev_priv->regs + 397908U);
#line 392
  if (((((((((dev->pci_device == 10610 || dev->pci_device == 10626) || dev->pci_device == 10642) || dev->pci_device == 10658) || dev->pci_device == 10754) || dev->pci_device == 10770) || dev->pci_device == 10818) || dev->pci_device == 11778) || dev->pci_device == 11794) || dev->pci_device == 11810) {
#line 393
    dev_priv->saveBLC_PWM_CTL2 = readl((void const volatile   *)dev_priv->regs + 397904U);
  } else {

  }
#line 394
  if ((((((dev->pci_device == 13687 || dev->pci_device == 13698) || dev->pci_device == 9618) || (dev->pci_device == 10146 || dev->pci_device == 10158)) || dev->pci_device == 10754) || dev->pci_device == 10818) && dev->pci_device != 13687) {
#line 395
    dev_priv->saveLVDS = readl((void const volatile   *)dev_priv->regs + 397696U);
  } else {

  }
#line 396
  if (dev->pci_device != 13687 && dev->pci_device != 9570) {
#line 397
    dev_priv->savePFIT_CONTROL = readl((void const volatile   *)dev_priv->regs + 397872U);
  } else {

  }
#line 398
  dev_priv->savePP_ON_DELAYS = readl((void const volatile   *)dev_priv->regs + 397832U);
#line 399
  dev_priv->savePP_OFF_DELAYS = readl((void const volatile   *)dev_priv->regs + 397836U);
#line 400
  dev_priv->savePP_DIVISOR = readl((void const volatile   *)dev_priv->regs + 397840U);
#line 405
  dev_priv->saveFBC_CFB_BASE = readl((void const volatile   *)dev_priv->regs + 12800U);
#line 406
  dev_priv->saveFBC_LL_BASE = readl((void const volatile   *)dev_priv->regs + 12804U);
#line 407
  dev_priv->saveFBC_CONTROL2 = readl((void const volatile   *)dev_priv->regs + 12820U);
#line 408
  dev_priv->saveFBC_CONTROL = readl((void const volatile   *)dev_priv->regs + 12808U);
#line 411
  dev_priv->saveIIR = readl((void const volatile   *)dev_priv->regs + 8356U);
#line 412
  dev_priv->saveIER = readl((void const volatile   *)dev_priv->regs + 8352U);
#line 413
  dev_priv->saveIMR = readl((void const volatile   *)dev_priv->regs + 8360U);
#line 416
  dev_priv->saveVGA0 = readl((void const volatile   *)dev_priv->regs + 24576U);
#line 417
  dev_priv->saveVGA1 = readl((void const volatile   *)dev_priv->regs + 24580U);
#line 418
  dev_priv->saveVGA_PD = readl((void const volatile   *)dev_priv->regs + 24592U);
#line 419
  dev_priv->saveVGACNTRL = readl((void const volatile   *)dev_priv->regs + 463872U);
#line 422
  dev_priv->saveD_STATE = readl((void const volatile   *)dev_priv->regs + 24836U);
#line 423
  dev_priv->saveCG_2D_DIS = readl((void const volatile   *)dev_priv->regs + 25088U);
#line 426
  dev_priv->saveCACHE_MODE_0 = readl((void const volatile   *)dev_priv->regs + 8480U);
#line 429
  dev_priv->saveMI_ARB_STATE = readl((void const volatile   *)dev_priv->regs + 8420U);
#line 432
  i = 0;
#line 432
  goto ldv_23459;
  ldv_23458: 
#line 433
  dev_priv->saveSWF0[i] = readl((void const volatile   *)dev_priv->regs + (unsigned long )((i << 2) + 463888));
#line 434
  dev_priv->saveSWF1[i] = readl((void const volatile   *)dev_priv->regs + (unsigned long )((i << 2) + 459792));
#line 432
  i = i + 1;
  ldv_23459: ;
#line 432
  if (i <= 15) {
#line 433
    goto ldv_23458;
  } else {

  }
#line 436
  i = 0;
#line 436
  goto ldv_23462;
  ldv_23461: 
#line 437
  dev_priv->saveSWF2[i] = readl((void const volatile   *)dev_priv->regs + (unsigned long )((i << 2) + 467988));
#line 436
  i = i + 1;
  ldv_23462: ;
#line 436
  if (i <= 2) {
#line 437
    goto ldv_23461;
  } else {

  }
#line 439
  i915_save_vga(dev);
#line 441
  return (0);
}
}
#line 444 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
int i915_restore_state(struct drm_device *dev ) 
{ 
  struct drm_i915_private *dev_priv ;
  int i ;
  unsigned int tmp ;
  unsigned int tmp___0 ;

  {
#line 446
  dev_priv = (struct drm_i915_private *)dev->dev_private;
#line 449
  pci_write_config_byte(dev->pdev, 244, (int )dev_priv->saveLBB);
#line 451
  writel(dev_priv->saveDSPARB, (void volatile   *)dev_priv->regs + 458800U);
#line 455
  if ((int )dev_priv->saveDPLL_A < 0) {
#line 456
    writel(dev_priv->saveDPLL_A & 2147483647U, (void volatile   *)dev_priv->regs + 24596U);
#line 458
    __const_udelay(644250UL);
  } else {

  }
#line 460
  writel(dev_priv->saveFPA0, (void volatile   *)dev_priv->regs + 24640U);
#line 461
  writel(dev_priv->saveFPA1, (void volatile   *)dev_priv->regs + 24644U);
#line 463
  writel(dev_priv->saveDPLL_A, (void volatile   *)dev_priv->regs + 24596U);
#line 464
  __const_udelay(644250UL);
#line 465
  if (((((((((dev->pci_device == 10610 || dev->pci_device == 10626) || dev->pci_device == 10642) || dev->pci_device == 10658) || dev->pci_device == 10754) || dev->pci_device == 10770) || dev->pci_device == 10818) || dev->pci_device == 11778) || dev->pci_device == 11794) || dev->pci_device == 11810) {
#line 466
    writel(dev_priv->saveDPLL_A_MD, (void volatile   *)dev_priv->regs + 24604U);
  } else {

  }
#line 467
  __const_udelay(644250UL);
#line 470
  writel(dev_priv->saveHTOTAL_A, (void volatile   *)dev_priv->regs + 393216U);
#line 471
  writel(dev_priv->saveHBLANK_A, (void volatile   *)dev_priv->regs + 393220U);
#line 472
  writel(dev_priv->saveHSYNC_A, (void volatile   *)dev_priv->regs + 393224U);
#line 473
  writel(dev_priv->saveVTOTAL_A, (void volatile   *)dev_priv->regs + 393228U);
#line 474
  writel(dev_priv->saveVBLANK_A, (void volatile   *)dev_priv->regs + 393232U);
#line 475
  writel(dev_priv->saveVSYNC_A, (void volatile   *)dev_priv->regs + 393236U);
#line 476
  writel(dev_priv->saveBCLRPAT_A, (void volatile   *)dev_priv->regs + 393248U);
#line 479
  writel(dev_priv->saveDSPASIZE, (void volatile   *)dev_priv->regs + 459152U);
#line 480
  writel(dev_priv->saveDSPAPOS, (void volatile   *)dev_priv->regs + 459148U);
#line 481
  writel(dev_priv->savePIPEASRC, (void volatile   *)dev_priv->regs + 393244U);
#line 482
  writel(dev_priv->saveDSPAADDR, (void volatile   *)dev_priv->regs + 459140U);
#line 483
  writel(dev_priv->saveDSPASTRIDE, (void volatile   *)dev_priv->regs + 459144U);
#line 484
  if (((((((((dev->pci_device == 10610 || dev->pci_device == 10626) || dev->pci_device == 10642) || dev->pci_device == 10658) || dev->pci_device == 10754) || dev->pci_device == 10770) || dev->pci_device == 10818) || dev->pci_device == 11778) || dev->pci_device == 11794) || dev->pci_device == 11810) {
#line 485
    writel(dev_priv->saveDSPASURF, (void volatile   *)dev_priv->regs + 459164U);
#line 486
    writel(dev_priv->saveDSPATILEOFF, (void volatile   *)dev_priv->regs + 459172U);
  } else {

  }
#line 489
  writel(dev_priv->savePIPEACONF, (void volatile   *)dev_priv->regs + 458760U);
#line 491
  i915_restore_palette(dev, PIPE_A);
#line 493
  writel(dev_priv->saveDSPACNTR, (void volatile   *)dev_priv->regs + 459136U);
#line 494
  tmp = readl((void const volatile   *)dev_priv->regs + 459140U);
#line 494
  writel(tmp, (void volatile   *)dev_priv->regs + 459140U);
#line 497
  if ((int )dev_priv->saveDPLL_B < 0) {
#line 498
    writel(dev_priv->saveDPLL_B & 2147483647U, (void volatile   *)dev_priv->regs + 24600U);
#line 500
    __const_udelay(644250UL);
  } else {

  }
#line 502
  writel(dev_priv->saveFPB0, (void volatile   *)dev_priv->regs + 24648U);
#line 503
  writel(dev_priv->saveFPB1, (void volatile   *)dev_priv->regs + 24652U);
#line 505
  writel(dev_priv->saveDPLL_B, (void volatile   *)dev_priv->regs + 24600U);
#line 506
  __const_udelay(644250UL);
#line 507
  if (((((((((dev->pci_device == 10610 || dev->pci_device == 10626) || dev->pci_device == 10642) || dev->pci_device == 10658) || dev->pci_device == 10754) || dev->pci_device == 10770) || dev->pci_device == 10818) || dev->pci_device == 11778) || dev->pci_device == 11794) || dev->pci_device == 11810) {
#line 508
    writel(dev_priv->saveDPLL_B_MD, (void volatile   *)dev_priv->regs + 24608U);
  } else {

  }
#line 509
  __const_udelay(644250UL);
#line 512
  writel(dev_priv->saveHTOTAL_B, (void volatile   *)dev_priv->regs + 397312U);
#line 513
  writel(dev_priv->saveHBLANK_B, (void volatile   *)dev_priv->regs + 397316U);
#line 514
  writel(dev_priv->saveHSYNC_B, (void volatile   *)dev_priv->regs + 397320U);
#line 515
  writel(dev_priv->saveVTOTAL_B, (void volatile   *)dev_priv->regs + 397324U);
#line 516
  writel(dev_priv->saveVBLANK_B, (void volatile   *)dev_priv->regs + 397328U);
#line 517
  writel(dev_priv->saveVSYNC_B, (void volatile   *)dev_priv->regs + 397332U);
#line 518
  writel(dev_priv->saveBCLRPAT_B, (void volatile   *)dev_priv->regs + 397344U);
#line 521
  writel(dev_priv->saveDSPBSIZE, (void volatile   *)dev_priv->regs + 463248U);
#line 522
  writel(dev_priv->saveDSPBPOS, (void volatile   *)dev_priv->regs + 463244U);
#line 523
  writel(dev_priv->savePIPEBSRC, (void volatile   *)dev_priv->regs + 397340U);
#line 524
  writel(dev_priv->saveDSPBADDR, (void volatile   *)dev_priv->regs + 463236U);
#line 525
  writel(dev_priv->saveDSPBSTRIDE, (void volatile   *)dev_priv->regs + 463240U);
#line 526
  if (((((((((dev->pci_device == 10610 || dev->pci_device == 10626) || dev->pci_device == 10642) || dev->pci_device == 10658) || dev->pci_device == 10754) || dev->pci_device == 10770) || dev->pci_device == 10818) || dev->pci_device == 11778) || dev->pci_device == 11794) || dev->pci_device == 11810) {
#line 527
    writel(dev_priv->saveDSPBSURF, (void volatile   *)dev_priv->regs + 463260U);
#line 528
    writel(dev_priv->saveDSPBTILEOFF, (void volatile   *)dev_priv->regs + 463268U);
  } else {

  }
#line 531
  writel(dev_priv->savePIPEBCONF, (void volatile   *)dev_priv->regs + 462856U);
#line 533
  i915_restore_palette(dev, PIPE_B);
#line 535
  writel(dev_priv->saveDSPBCNTR, (void volatile   *)dev_priv->regs + 463232U);
#line 536
  tmp___0 = readl((void const volatile   *)dev_priv->regs + 463236U);
#line 536
  writel(tmp___0, (void volatile   *)dev_priv->regs + 463236U);
#line 539
  writel(dev_priv->saveADPA, (void volatile   *)dev_priv->regs + 397568U);
#line 542
  if (((((((((dev->pci_device == 10610 || dev->pci_device == 10626) || dev->pci_device == 10642) || dev->pci_device == 10658) || dev->pci_device == 10754) || dev->pci_device == 10770) || dev->pci_device == 10818) || dev->pci_device == 11778) || dev->pci_device == 11794) || dev->pci_device == 11810) {
#line 543
    writel(dev_priv->saveBLC_PWM_CTL2, (void volatile   *)dev_priv->regs + 397904U);
  } else {

  }
#line 544
  if ((((((dev->pci_device == 13687 || dev->pci_device == 13698) || dev->pci_device == 9618) || (dev->pci_device == 10146 || dev->pci_device == 10158)) || dev->pci_device == 10754) || dev->pci_device == 10818) && dev->pci_device != 13687) {
#line 545
    writel(dev_priv->saveLVDS, (void volatile   *)dev_priv->regs + 397696U);
  } else {

  }
#line 546
  if (dev->pci_device != 13687 && dev->pci_device != 9570) {
#line 547
    writel(dev_priv->savePFIT_CONTROL, (void volatile   *)dev_priv->regs + 397872U);
  } else {

  }
#line 549
  writel(dev_priv->savePFIT_PGM_RATIOS, (void volatile   *)dev_priv->regs + 397876U);
#line 550
  writel(dev_priv->saveBLC_PWM_CTL, (void volatile   *)dev_priv->regs + 397908U);
#line 551
  writel(dev_priv->savePP_ON_DELAYS, (void volatile   *)dev_priv->regs + 397832U);
#line 552
  writel(dev_priv->savePP_OFF_DELAYS, (void volatile   *)dev_priv->regs + 397836U);
#line 553
  writel(dev_priv->savePP_DIVISOR, (void volatile   *)dev_priv->regs + 397840U);
#line 554
  writel(dev_priv->savePP_CONTROL, (void volatile   *)dev_priv->regs + 397828U);
#line 559
  writel(dev_priv->saveFBC_CFB_BASE, (void volatile   *)dev_priv->regs + 12800U);
#line 560
  writel(dev_priv->saveFBC_LL_BASE, (void volatile   *)dev_priv->regs + 12804U);
#line 561
  writel(dev_priv->saveFBC_CONTROL2, (void volatile   *)dev_priv->regs + 12820U);
#line 562
  writel(dev_priv->saveFBC_CONTROL, (void volatile   *)dev_priv->regs + 12808U);
#line 565
  writel(dev_priv->saveVGACNTRL, (void volatile   *)dev_priv->regs + 463872U);
#line 566
  writel(dev_priv->saveVGA0, (void volatile   *)dev_priv->regs + 24576U);
#line 567
  writel(dev_priv->saveVGA1, (void volatile   *)dev_priv->regs + 24580U);
#line 568
  writel(dev_priv->saveVGA_PD, (void volatile   *)dev_priv->regs + 24592U);
#line 569
  __const_udelay(644250UL);
#line 572
  writel(dev_priv->saveD_STATE, (void volatile   *)dev_priv->regs + 24836U);
#line 573
  writel(dev_priv->saveCG_2D_DIS, (void volatile   *)dev_priv->regs + 25088U);
#line 576
  writel(dev_priv->saveCACHE_MODE_0 | 4294901760U, (void volatile   *)dev_priv->regs + 8480U);
#line 579
  writel(dev_priv->saveMI_ARB_STATE | 4294901760U, (void volatile   *)dev_priv->regs + 8420U);
#line 581
  i = 0;
#line 581
  goto ldv_23470;
  ldv_23469: 
#line 582
  writel(dev_priv->saveSWF0[i], (void volatile   *)dev_priv->regs + (unsigned long )((i << 2) + 463888));
#line 583
  writel(dev_priv->saveSWF1[i + 7], (void volatile   *)dev_priv->regs + (unsigned long )((i << 2) + 459792));
#line 581
  i = i + 1;
  ldv_23470: ;
#line 581
  if (i <= 15) {
#line 582
    goto ldv_23469;
  } else {

  }
#line 585
  i = 0;
#line 585
  goto ldv_23473;
  ldv_23472: 
#line 586
  writel(dev_priv->saveSWF2[i], (void volatile   *)dev_priv->regs + (unsigned long )((i << 2) + 467988));
#line 585
  i = i + 1;
  ldv_23473: ;
#line 585
  if (i <= 2) {
#line 586
    goto ldv_23472;
  } else {

  }
#line 588
  i915_restore_vga(dev);
#line 590
  return (0);
}
}
#line 593 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
void ldv___ldv_spin_lock_227(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 598
  ldv_spin_lock_lock_of_NOT_ARG_SIGN();
#line 600
  __ldv_spin_lock(ldv_func_arg1);
#line 601
  return;
}
}
#line 603 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
void ldv___ldv_spin_unlock_228(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 608
  ldv_spin_unlock_lock_of_NOT_ARG_SIGN();
#line 610
  __ldv_spin_unlock(ldv_func_arg1);
#line 611
  return;
}
}
#line 613 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
int ldv___ldv_spin_trylock_229(spinlock_t *ldv_func_arg1 ) 
{ 
  ldv_func_ret_type___1 ldv_func_res ;
  int tmp ;
  int tmp___0 ;

  {
#line 618
  tmp = __ldv_spin_trylock(ldv_func_arg1);
#line 618
  ldv_func_res = tmp;
#line 620
  tmp___0 = ldv_spin_trylock_lock_of_NOT_ARG_SIGN();
#line 620
  return (tmp___0);
#line 622
  return (ldv_func_res);
}
}
#line 625 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
void ldv___ldv_spin_lock_230(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 630
  ldv_spin_lock_dcache_lock();
#line 632
  __ldv_spin_lock(ldv_func_arg1);
#line 633
  return;
}
}
#line 635 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
void ldv___ldv_spin_lock_231(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 640
  ldv_spin_lock_d_lock_of_dentry();
#line 642
  __ldv_spin_lock(ldv_func_arg1);
#line 643
  return;
}
}
#line 645 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
void ldv___ldv_spin_unlock_232(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 650
  ldv_spin_unlock_d_lock_of_dentry();
#line 652
  __ldv_spin_unlock(ldv_func_arg1);
#line 653
  return;
}
}
#line 655 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
void ldv___ldv_spin_unlock_233(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 660
  ldv_spin_unlock_dcache_lock();
#line 662
  __ldv_spin_unlock(ldv_func_arg1);
#line 663
  return;
}
}
#line 665 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
void ldv___ldv_spin_lock_234(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 670
  ldv_spin_lock_d_lock_of_dentry();
#line 672
  __ldv_spin_lock(ldv_func_arg1);
#line 673
  return;
}
}
#line 675 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
void ldv___ldv_spin_unlock_235(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 680
  ldv_spin_unlock_d_lock_of_dentry();
#line 682
  __ldv_spin_unlock(ldv_func_arg1);
#line 683
  return;
}
}
#line 685 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
void ldv___ldv_spin_lock_236(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 690
  ldv_spin_lock_i_lock_of_inode();
#line 692
  __ldv_spin_lock(ldv_func_arg1);
#line 693
  return;
}
}
#line 695 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
void ldv___ldv_spin_unlock_237(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 700
  ldv_spin_unlock_i_lock_of_inode();
#line 702
  __ldv_spin_unlock(ldv_func_arg1);
#line 703
  return;
}
}
#line 705 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
void ldv___ldv_spin_lock_238(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 710
  ldv_spin_lock_d_lock_of_dentry();
#line 712
  __ldv_spin_lock(ldv_func_arg1);
#line 713
  return;
}
}
#line 715 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
void ldv___ldv_spin_unlock_239(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 720
  ldv_spin_unlock_d_lock_of_dentry();
#line 722
  __ldv_spin_unlock(ldv_func_arg1);
#line 723
  return;
}
}
#line 725 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
void ldv___ldv_spin_lock_240(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 730
  ldv_spin_lock_siglock_of_sighand_struct();
#line 732
  __ldv_spin_lock(ldv_func_arg1);
#line 733
  return;
}
}
#line 735 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
void ldv___ldv_spin_unlock_241(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 740
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 742
  __ldv_spin_unlock(ldv_func_arg1);
#line 743
  return;
}
}
#line 745 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
void ldv___ldv_spin_lock_242(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 750
  ldv_spin_lock_alloc_lock_of_task_struct();
#line 752
  __ldv_spin_lock(ldv_func_arg1);
#line 753
  return;
}
}
#line 755 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
void ldv___ldv_spin_unlock_243(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 760
  ldv_spin_unlock_alloc_lock_of_task_struct();
#line 762
  __ldv_spin_unlock(ldv_func_arg1);
#line 763
  return;
}
}
#line 765 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_suspend.c.prepared"
void ldv___ldv_spin_unlock_244(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 770
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 772
  __ldv_spin_unlock(ldv_func_arg1);
#line 773
  return;
}
}
#line 130 "include/linux/kernel.h"
extern void __might_sleep(char * , int  ) ;
#line 90 "include/linux/list.h"
__inline static void __list_del(struct list_head *prev , struct list_head *next ) 
{ 


  {
#line 92
  next->prev = prev;
#line 93
  prev->next = next;
#line 94
  return;
}
}
#line 140 "include/linux/list.h"
__inline static void list_del_init(struct list_head *entry ) 
{ 


  {
#line 142
  __list_del(entry->prev, entry->next);
#line 143
  INIT_LIST_HEAD(entry);
#line 144
  return;
}
}
#line 162 "include/linux/list.h"
__inline static void list_move_tail(struct list_head *list , struct list_head *head ) 
{ 


  {
#line 165
  __list_del(list->prev, list->next);
#line 166
  list_add_tail(list, head);
#line 167
  return;
}
}
#line 184 "include/linux/list.h"
__inline static int list_empty(struct list_head  const  *head ) 
{ 


  {
#line 186
  return ((unsigned long )((struct list_head  const  *)head->next) == (unsigned long )head);
}
}
#line 264 "include/linux/lockdep.h"
extern void lockdep_init_map(struct lockdep_map * , char const   * , struct lock_class_key * ,
                             int  ) ;
#line 49 "include/asm/atomic_64.h"
__inline static void atomic_add(int i , atomic_t *v ) 
{ 


  {
#line 51
  __asm__  volatile   (".section .smp_locks,\"a\"\n .balign 8 \n .quad 661f\n.previous\n661:\n\tlock; addl %1,%0": "=m" (v->counter): "ir" (i),
                       "m" (v->counter));
#line 54
  return;
}
}
#line 63 "include/asm/atomic_64.h"
__inline static void atomic_sub(int i , atomic_t *v ) 
{ 


  {
#line 65
  __asm__  volatile   (".section .smp_locks,\"a\"\n .balign 8 \n .quad 661f\n.previous\n661:\n\tlock; subl %1,%0": "=m" (v->counter): "ir" (i),
                       "m" (v->counter));
#line 68
  return;
}
}
#line 108 "include/asm/atomic_64.h"
__inline static void atomic_dec(atomic_t *v ) 
{ 


  {
#line 110
  __asm__  volatile   (".section .smp_locks,\"a\"\n .balign 8 \n .quad 661f\n.previous\n661:\n\tlock; decl %0": "=m" (v->counter): "m" (v->counter));
#line 113
  return;
}
}
#line 8 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void ldv___ldv_spin_lock_263(spinlock_t *ldv_func_arg1 ) ;
#line 12
void ldv___ldv_spin_lock_266(spinlock_t *ldv_func_arg1 ) ;
#line 16
void ldv___ldv_spin_lock_267(spinlock_t *ldv_func_arg1 ) ;
#line 20
void ldv___ldv_spin_lock_270(spinlock_t *ldv_func_arg1 ) ;
#line 24
void ldv___ldv_spin_lock_272(spinlock_t *ldv_func_arg1 ) ;
#line 28
void ldv___ldv_spin_lock_274(spinlock_t *ldv_func_arg1 ) ;
#line 32
void ldv___ldv_spin_lock_276(spinlock_t *ldv_func_arg1 ) ;
#line 36
void ldv___ldv_spin_lock_278(spinlock_t *ldv_func_arg1 ) ;
#line 41
void ldv___ldv_spin_unlock_264(spinlock_t *ldv_func_arg1 ) ;
#line 45
void ldv___ldv_spin_unlock_268(spinlock_t *ldv_func_arg1 ) ;
#line 49
void ldv___ldv_spin_unlock_269(spinlock_t *ldv_func_arg1 ) ;
#line 53
void ldv___ldv_spin_unlock_271(spinlock_t *ldv_func_arg1 ) ;
#line 57
void ldv___ldv_spin_unlock_273(spinlock_t *ldv_func_arg1 ) ;
#line 61
void ldv___ldv_spin_unlock_275(spinlock_t *ldv_func_arg1 ) ;
#line 65
void ldv___ldv_spin_unlock_277(spinlock_t *ldv_func_arg1 ) ;
#line 69
void ldv___ldv_spin_unlock_279(spinlock_t *ldv_func_arg1 ) ;
#line 73
void ldv___ldv_spin_unlock_280(spinlock_t *ldv_func_arg1 ) ;
#line 78
int ldv___ldv_spin_trylock_265(spinlock_t *ldv_func_arg1 ) ;
#line 431 "include/linux/wait.h"
extern void prepare_to_wait(wait_queue_head_t * , wait_queue_t * , int  ) ;
#line 433
extern void finish_wait(wait_queue_head_t * , wait_queue_t * ) ;
#line 434
extern int autoremove_wake_function(wait_queue_t * , unsigned int  , int  , void * ) ;
#line 115 "include/linux/mutex.h"
__inline static int mutex_is_locked(struct mutex *lock ) 
{ 


  {
#line 117
  return (lock->count.counter != 1);
}
}
#line 38 "include/linux/rwsem.h"
extern void down_write(struct rw_semaphore * ) ;
#line 53
extern void up_write(struct rw_semaphore * ) ;
#line 46 "include/linux/delay.h"
extern void msleep(unsigned int  ) ;
#line 27 "include/linux/kref.h"
extern void kref_get(struct kref * ) ;
#line 28
extern int kref_put(struct kref * , void (*)(struct kref * ) ) ;
#line 40 "include/linux/timer.h"
extern void init_timer(struct timer_list * ) ;
#line 194 "include/linux/workqueue.h"
extern int schedule_delayed_work(struct delayed_work * , unsigned long  ) ;
#line 224
extern int cancel_delayed_work_sync(struct delayed_work * ) ;
#line 1361 "include/linux/fs.h"
extern ssize_t vfs_read(struct file * , char * , size_t  , loff_t * ) ;
#line 1362
extern ssize_t vfs_write(struct file * , char const   * , size_t  , loff_t * ) ;
#line 27 "include/linux/err.h"
__inline static long PTR_ERR(void const   *ptr ) 
{ 


  {
#line 29
  return ((long )ptr);
}
}
#line 32 "include/linux/err.h"
__inline static long IS_ERR(void const   *ptr ) 
{ 
  long tmp ;

  {
#line 34
  tmp = __builtin_expect((unsigned long )ptr > 0xfffffffffffff000UL, 0L);
#line 34
  return (tmp);
}
}
#line 75 "include/asm/io.h"
extern void *ioremap_wc(unsigned long  , unsigned long  ) ;
#line 310 "include/linux/mm.h"
extern void put_page(struct page * ) ;
#line 584 "include/linux/mm.h"
__inline static void *lowmem_page_address(struct page *page ) 
{ 


  {
#line 586
  return ((void *)((unsigned long )(((long )page + 32985348833280L) / 104L << 12) + 0xffff880000000000UL));
}
}
#line 818
extern int set_page_dirty(struct page * ) ;
#line 1105
extern unsigned long do_mmap_pgoff(struct file * , unsigned long  , unsigned long  ,
                                   unsigned long  , unsigned long  , unsigned long  ) ;
#line 1113 "include/linux/mm.h"
__inline static unsigned long do_mmap(struct file *file , unsigned long addr , unsigned long len ,
                                      unsigned long prot , unsigned long flag , unsigned long offset ) 
{ 
  unsigned long ret ;

  {
#line 1117
  ret = 0xffffffffffffffeaUL;
#line 1118
  if (((len + 4095UL) & 0xfffffffffffff000UL) + offset < offset) {
#line 1119
    goto out;
  } else {

  }
#line 1120
  if ((offset & 4095UL) == 0UL) {
#line 1121
    ret = do_mmap_pgoff(file, addr, len, prot, flag, offset >> 12);
  } else {

  }
  out: ;
#line 1123
  return (ret);
}
}
#line 333 "include/linux/sched.h"
extern void schedule(void) ;
#line 24 "include/asm/uaccess_64.h"
extern unsigned long copy_from_user(void * , void const   * , unsigned int  ) ;
#line 39 "include/linux/highmem.h"
__inline static void *kmap(struct page *page ) 
{ 
  void *tmp ;

  {
#line 41
  __might_sleep((char *)"include/linux/highmem.h", 41);
#line 42
  tmp = lowmem_page_address(page);
#line 42
  return (tmp);
}
}
#line 232 "include/linux/pagemap.h"
extern struct page *read_cache_page(struct address_space * , unsigned long  , filler_t * ,
                                    void * ) ;
#line 246 "include/linux/pagemap.h"
__inline static struct page *read_mapping_page(struct address_space *mapping , unsigned long index ,
                                               void *data ) 
{ 
  filler_t *filler ;
  struct page *tmp ;

  {
#line 249
  filler = (filler_t *)(mapping->a_ops)->readpage;
#line 250
  tmp = read_cache_page(mapping, index, filler, data);
#line 250
  return (tmp);
}
}
#line 1014 "include/drm/drmP.h"
extern int drm_free_agp(struct agp_memory * , int  ) ;
#line 1016
extern struct agp_memory *drm_agp_bind_pages(struct drm_device * , struct page ** ,
                                             unsigned long  , uint32_t  , uint32_t  ) ;
#line 1021
extern int drm_unbind_agp(struct agp_memory * ) ;
#line 1084
extern void drm_clflush_pages(struct page ** , unsigned long  ) ;
#line 1142
extern int drm_irq_install(struct drm_device * ) ;
#line 1193
extern void drm_agp_chipset_flush(struct drm_device * ) ;
#line 1243
extern struct drm_mm_node *drm_mm_get_block(struct drm_mm_node * , unsigned long  ,
                                            unsigned int  ) ;
#line 1246
extern void drm_mm_put_block(struct drm_mm_node * ) ;
#line 1247
extern struct drm_mm_node *drm_mm_search_free(struct drm_mm  const  * , unsigned long  ,
                                              unsigned int  , int  ) ;
#line 1249
extern int drm_mm_init(struct drm_mm * , unsigned long  , unsigned long  ) ;
#line 1258
extern void drm_gem_object_free(struct kref * ) ;
#line 1259
extern struct drm_gem_object *drm_gem_object_alloc(struct drm_device * , size_t  ) ;
#line 1261
extern void drm_gem_object_handle_free(struct kref * ) ;
#line 1264 "include/drm/drmP.h"
__inline static void drm_gem_object_reference(struct drm_gem_object *obj ) 
{ 


  {
#line 1266
  kref_get(& obj->refcount);
#line 1267
  return;
}
}
#line 1270 "include/drm/drmP.h"
__inline static void drm_gem_object_unreference(struct drm_gem_object *obj ) 
{ 


  {
#line 1272
  if ((unsigned long )obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 1273
    return;
  } else {

  }
#line 1275
  kref_put(& obj->refcount, & drm_gem_object_free);
#line 1276
  return;
}
}
#line 1278
extern int drm_gem_handle_create(struct drm_file * , struct drm_gem_object * , int * ) ;
#line 1290 "include/drm/drmP.h"
__inline static void drm_gem_object_handle_unreference(struct drm_gem_object *obj ) 
{ 


  {
#line 1292
  if ((unsigned long )obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 1293
    return;
  } else {

  }
#line 1300
  kref_put(& obj->handlecount, & drm_gem_object_handle_free);
#line 1301
  drm_gem_object_unreference(obj);
#line 1302
  return;
}
}
#line 1304
extern struct drm_gem_object *drm_gem_object_lookup(struct drm_device * , struct drm_file * ,
                                                    int  ) ;
#line 1317
extern void drm_core_ioremap_wc(struct drm_map * , struct drm_device * ) ;
#line 510 "/work/ldvuser/novikov/inst/current/envs/linux/linux/drivers/gpu/drm/i915/i915_drv.h"
int i915_gem_object_pin(struct drm_gem_object *obj , uint32_t alignment ) ;
#line 511
void i915_gem_object_unpin(struct drm_gem_object *obj ) ;
#line 514
void i915_gem_retire_requests(struct drm_device *dev ) ;
#line 515
void i915_gem_retire_work_handler(struct work_struct *work ) ;
#line 516
void i915_gem_clflush_object(struct drm_gem_object *obj ) ;
#line 519
void i915_gem_detect_bit_6_swizzle(struct drm_device *dev ) ;
#line 177 "include/linux/swap.h"
extern void mark_page_accessed(struct page * ) ;
#line 118 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static int i915_gem_object_set_domain(struct drm_gem_object *obj , uint32_t read_domains ,
                                      uint32_t write_domain ) ;
#line 122
static int i915_gem_object_set_domain_range(struct drm_gem_object *obj , uint64_t offset ,
                                            uint64_t size , uint32_t read_domains ,
                                            uint32_t write_domain ) ;
#line 128
static int i915_gem_set_domain(struct drm_gem_object *obj , struct drm_file *file_priv ,
                               uint32_t read_domains , uint32_t write_domain ) ;
#line 132
static int i915_gem_object_get_page_list(struct drm_gem_object *obj ) ;
#line 133
static void i915_gem_object_free_page_list(struct drm_gem_object *obj ) ;
#line 134
static int i915_gem_object_wait_rendering(struct drm_gem_object *obj ) ;
#line 137
static void i915_gem_cleanup_ringbuffer(struct drm_device *dev ) ;
#line 140 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
int i915_gem_init_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_init *args ;

  {
#line 143
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 144
  args = (struct drm_i915_gem_init *)data;
#line 146
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 148
  if ((args->gtt_start >= args->gtt_end || (args->gtt_start & 4095ULL) != 0ULL) || (args->gtt_end & 4095ULL) != 0ULL) {
#line 151
    mutex_unlock(& dev->struct_mutex);
#line 152
    return (-22);
  } else {

  }
#line 155
  drm_mm_init(& dev_priv->mm.gtt_space, (unsigned long )args->gtt_start, (unsigned long )(args->gtt_end - args->gtt_start));
#line 158
  dev->gtt_total = (unsigned int )args->gtt_end - (unsigned int )args->gtt_start;
#line 160
  mutex_unlock(& dev->struct_mutex);
#line 162
  return (0);
}
}
#line 170 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
int i915_gem_create_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  struct drm_i915_gem_create *args ;
  struct drm_gem_object *obj ;
  int handle ;
  int ret ;

  {
#line 173
  args = (struct drm_i915_gem_create *)data;
#line 177
  args->size = ((args->size + 4095ULL) / 4096ULL) * 4096ULL;
#line 180
  obj = drm_gem_object_alloc(dev, (size_t )args->size);
#line 181
  if ((unsigned long )obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 182
    return (-12);
  } else {

  }
#line 184
  ret = drm_gem_handle_create(file_priv, obj, & handle);
#line 185
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 186
  drm_gem_object_handle_unreference(obj);
#line 187
  mutex_unlock(& dev->struct_mutex);
#line 189
  if (ret != 0) {
#line 190
    return (ret);
  } else {

  }
#line 192
  args->handle = (uint32_t )handle;
#line 194
  return (0);
}
}
#line 203 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
int i915_gem_pread_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  struct drm_i915_gem_pread *args ;
  struct drm_gem_object *obj ;
  struct drm_i915_gem_object *obj_priv ;
  ssize_t read ;
  loff_t offset ;
  int ret ;

  {
#line 206
  args = (struct drm_i915_gem_pread *)data;
#line 213
  obj = drm_gem_object_lookup(dev, file_priv, (int )args->handle);
#line 214
  if ((unsigned long )obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 215
    return (-9);
  } else {

  }
#line 216
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 222
  if ((args->offset > (unsigned long long )obj->size || args->size > (unsigned long long )obj->size) || args->offset + args->size > (unsigned long long )obj->size) {
#line 224
    drm_gem_object_unreference(obj);
#line 225
    return (-22);
  } else {

  }
#line 228
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 230
  ret = i915_gem_object_set_domain_range(obj, args->offset, args->size, 1U, 0U);
#line 232
  if (ret != 0) {
#line 233
    drm_gem_object_unreference(obj);
#line 234
    mutex_unlock(& dev->struct_mutex);
#line 235
    return (ret);
  } else {

  }
#line 238
  offset = (loff_t )args->offset;
#line 240
  read = vfs_read(obj->filp, (char *)args->data_ptr, (size_t )args->size, & offset);
#line 242
  if ((unsigned long long )read != args->size) {
#line 243
    drm_gem_object_unreference(obj);
#line 244
    mutex_unlock(& dev->struct_mutex);
#line 245
    if (read < 0L) {
#line 246
      return ((int )read);
    } else {
#line 248
      return (-22);
    }
  } else {

  }
#line 251
  drm_gem_object_unreference(obj);
#line 252
  mutex_unlock(& dev->struct_mutex);
#line 254
  return (0);
}
}
#line 258 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static int i915_gem_gtt_pwrite(struct drm_device *dev , struct drm_gem_object *obj ,
                               struct drm_i915_gem_pwrite *args , struct drm_file *file_priv ) 
{ 
  struct drm_i915_gem_object *obj_priv ;
  ssize_t remain ;
  loff_t offset ;
  char *user_data ;
  char *vaddr ;
  int i ;
  int o ;
  int l ;
  int ret ;
  unsigned long pfn ;
  unsigned long unwritten ;
  unsigned long flag ;
  unsigned long roksum ;
  struct thread_info *tmp ;
  long tmp___0 ;
  void *tmp___1 ;
  int tmp___2 ;

  {
#line 262
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 269
  ret = 0;
#line 273
  user_data = (char *)args->data_ptr;
#line 274
  remain = (ssize_t )args->size;
#line 275
  tmp = current_thread_info();
#line 275
  __asm__  ("add %3,%1 ; sbb %0,%0 ; cmp %1,%4 ; sbb $0,%0": "=&r" (flag), "=r" (roksum): "1" (user_data),
            "g" (remain), "rm" (tmp->addr_limit.seg));
#line 275
  tmp___0 = __builtin_expect(flag == 0UL, 1L);
#line 275
  if (tmp___0 == 0L) {
#line 276
    return (-14);
  } else {

  }
#line 279
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 280
  ret = i915_gem_object_pin(obj, 0U);
#line 281
  if (ret != 0) {
#line 282
    mutex_unlock(& dev->struct_mutex);
#line 283
    return (ret);
  } else {

  }
#line 285
  ret = i915_gem_set_domain(obj, file_priv, 64U, 64U);
#line 287
  if (ret != 0) {
#line 288
    goto fail;
  } else {

  }
#line 290
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 291
  offset = (loff_t )((uint64_t )obj_priv->gtt_offset + args->offset);
#line 292
  obj_priv->dirty = 1;
#line 294
  goto ldv_23682;
  ldv_23681: 
#line 301
  i = (int )(offset >> 12);
#line 302
  o = (int )offset & 4095;
#line 303
  l = (int )remain;
#line 304
  if ((unsigned int )(o + l) > 4096U) {
#line 305
    l = (int )(4096U - (unsigned int )o);
  } else {

  }
#line 307
  pfn = ((dev->agp)->base >> 12) + (unsigned long )i;
#line 328
  tmp___1 = ioremap_wc(pfn << 12, 4096UL);
#line 328
  vaddr = (char *)tmp___1;
#line 334
  if ((unsigned long )vaddr == (unsigned long )((char *)0)) {
#line 335
    ret = -14;
#line 336
    goto fail;
  } else {

  }
#line 338
  tmp___2 = __copy_from_user((void *)vaddr + (unsigned long )o, (void const   *)user_data,
                             (unsigned int )l);
#line 338
  unwritten = (unsigned long )tmp___2;
#line 342
  iounmap((void volatile   *)vaddr);
#line 343
  if (unwritten != 0UL) {
#line 344
    ret = -14;
#line 345
    goto fail;
  } else {

  }
#line 349
  remain = remain - (ssize_t )l;
#line 350
  user_data = user_data + (unsigned long )l;
#line 351
  offset = (loff_t )l + offset;
  ldv_23682: ;
#line 294
  if (remain > 0L) {
#line 295
    goto ldv_23681;
  } else {

  }

  fail: 
#line 360
  i915_gem_object_unpin(obj);
#line 361
  mutex_unlock(& dev->struct_mutex);
#line 363
  return (ret);
}
}
#line 367 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static int i915_gem_shmem_pwrite(struct drm_device *dev , struct drm_gem_object *obj ,
                                 struct drm_i915_gem_pwrite *args , struct drm_file *file_priv ) 
{ 
  int ret ;
  loff_t offset ;
  ssize_t written ;

  {
#line 375
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 377
  ret = i915_gem_set_domain(obj, file_priv, 1U, 1U);
#line 379
  if (ret != 0) {
#line 380
    mutex_unlock(& dev->struct_mutex);
#line 381
    return (ret);
  } else {

  }
#line 384
  offset = (loff_t )args->offset;
#line 386
  written = vfs_write(obj->filp, (char const   *)args->data_ptr, (size_t )args->size,
                      & offset);
#line 389
  if ((unsigned long long )written != args->size) {
#line 390
    mutex_unlock(& dev->struct_mutex);
#line 391
    if (written < 0L) {
#line 392
      return ((int )written);
    } else {
#line 394
      return (-22);
    }
  } else {

  }
#line 397
  mutex_unlock(& dev->struct_mutex);
#line 399
  return (0);
}
}
#line 408 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
int i915_gem_pwrite_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  struct drm_i915_gem_pwrite *args ;
  struct drm_gem_object *obj ;
  struct drm_i915_gem_object *obj_priv ;
  int ret ;

  {
#line 411
  args = (struct drm_i915_gem_pwrite *)data;
#line 414
  ret = 0;
#line 416
  obj = drm_gem_object_lookup(dev, file_priv, (int )args->handle);
#line 417
  if ((unsigned long )obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 418
    return (-9);
  } else {

  }
#line 419
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 425
  if ((args->offset > (unsigned long long )obj->size || args->size > (unsigned long long )obj->size) || args->offset + args->size > (unsigned long long )obj->size) {
#line 427
    drm_gem_object_unreference(obj);
#line 428
    return (-22);
  } else {

  }
#line 437
  if (obj_priv->tiling_mode == 0U && dev->gtt_total != 0U) {
#line 439
    ret = i915_gem_gtt_pwrite(dev, obj, args, file_priv);
  } else {
#line 441
    ret = i915_gem_shmem_pwrite(dev, obj, args, file_priv);
  }
#line 448
  drm_gem_object_unreference(obj);
#line 450
  return (ret);
}
}
#line 457 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
int i915_gem_set_domain_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  struct drm_i915_gem_set_domain *args ;
  struct drm_gem_object *obj ;
  int ret ;

  {
#line 460
  args = (struct drm_i915_gem_set_domain *)data;
#line 464
  if (((dev->driver)->driver_features & 4096U) == 0U) {
#line 465
    return (-19);
  } else {

  }
#line 467
  obj = drm_gem_object_lookup(dev, file_priv, (int )args->handle);
#line 468
  if ((unsigned long )obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 469
    return (-9);
  } else {

  }
#line 471
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 476
  ret = i915_gem_set_domain(obj, file_priv, args->read_domains, args->write_domain);
#line 478
  drm_gem_object_unreference(obj);
#line 479
  mutex_unlock(& dev->struct_mutex);
#line 480
  return (ret);
}
}
#line 487 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
int i915_gem_sw_finish_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  struct drm_i915_gem_sw_finish *args ;
  struct drm_gem_object *obj ;
  struct drm_i915_gem_object *obj_priv ;
  int ret ;

  {
#line 490
  args = (struct drm_i915_gem_sw_finish *)data;
#line 493
  ret = 0;
#line 495
  if (((dev->driver)->driver_features & 4096U) == 0U) {
#line 496
    return (-19);
  } else {

  }
#line 498
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 499
  obj = drm_gem_object_lookup(dev, file_priv, (int )args->handle);
#line 500
  if ((unsigned long )obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 501
    mutex_unlock(& dev->struct_mutex);
#line 502
    return (-9);
  } else {

  }
#line 509
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 512
  if ((int )obj->write_domain & 1 && obj_priv->pin_count != 0) {
#line 513
    i915_gem_clflush_object(obj);
#line 514
    drm_agp_chipset_flush(dev);
  } else {

  }
#line 516
  drm_gem_object_unreference(obj);
#line 517
  mutex_unlock(& dev->struct_mutex);
#line 518
  return (ret);
}
}
#line 529 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
int i915_gem_mmap_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  struct drm_i915_gem_mmap *args ;
  struct drm_gem_object *obj ;
  loff_t offset ;
  unsigned long addr ;
  struct task_struct *tmp ;
  struct task_struct *tmp___0 ;
  long tmp___1 ;

  {
#line 532
  args = (struct drm_i915_gem_mmap *)data;
#line 537
  if (((dev->driver)->driver_features & 4096U) == 0U) {
#line 538
    return (-19);
  } else {

  }
#line 540
  obj = drm_gem_object_lookup(dev, file_priv, (int )args->handle);
#line 541
  if ((unsigned long )obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 542
    return (-9);
  } else {

  }
#line 544
  offset = (loff_t )args->offset;
#line 546
  tmp = get_current();
#line 546
  down_write(& (tmp->mm)->mmap_sem);
#line 547
  addr = do_mmap(obj->filp, 0UL, (unsigned long )args->size, 3UL, 1UL, (unsigned long )args->offset);
#line 550
  tmp___0 = get_current();
#line 550
  up_write(& (tmp___0->mm)->mmap_sem);
#line 551
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 552
  drm_gem_object_unreference(obj);
#line 553
  mutex_unlock(& dev->struct_mutex);
#line 554
  tmp___1 = IS_ERR((void const   *)addr);
#line 554
  if (tmp___1 != 0L) {
#line 555
    return ((int )addr);
  } else {

  }
#line 557
  args->addr_ptr = (unsigned long long )addr;
#line 559
  return (0);
}
}
#line 563 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static void i915_gem_object_free_page_list(struct drm_gem_object *obj ) 
{ 
  struct drm_i915_gem_object *obj_priv ;
  int page_count___0 ;
  int i ;

  {
#line 565
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 566
  page_count___0 = (int )(obj->size / 4096UL);
#line 569
  if ((unsigned long )obj_priv->page_list == (unsigned long )((struct page **)0)) {
#line 570
    return;
  } else {

  }
#line 573
  i = 0;
#line 573
  goto ldv_23735;
  ldv_23734: ;
#line 574
  if ((unsigned long )*(obj_priv->page_list + (unsigned long )i) != (unsigned long )((struct page *)0)) {
#line 575
    if (obj_priv->dirty != 0) {
#line 576
      set_page_dirty(*(obj_priv->page_list + (unsigned long )i));
    } else {

    }
#line 577
    mark_page_accessed(*(obj_priv->page_list + (unsigned long )i));
#line 578
    put_page(*(obj_priv->page_list + (unsigned long )i));
  } else {

  }
#line 573
  i = i + 1;
  ldv_23735: ;
#line 573
  if (i < page_count___0) {
#line 574
    goto ldv_23734;
  } else {

  }
#line 580
  obj_priv->dirty = 0;
#line 582
  drm_free((void *)obj_priv->page_list, (unsigned long )page_count___0 * 8UL, 2);
#line 585
  obj_priv->page_list = 0;
#line 586
  return;
}
}
#line 589 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static void i915_gem_object_move_to_active(struct drm_gem_object *obj ) 
{ 
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_object *obj_priv ;

  {
#line 591
  dev = obj->dev;
#line 592
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 593
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 596
  if (obj_priv->active == 0) {
#line 597
    drm_gem_object_reference(obj);
#line 598
    obj_priv->active = 1;
  } else {

  }
#line 601
  list_move_tail(& obj_priv->list, & dev_priv->mm.active_list);
#line 603
  return;
}
}
#line 607 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static void i915_gem_object_move_to_inactive(struct drm_gem_object *obj ) 
{ 
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_object *obj_priv ;

  {
#line 609
  dev = obj->dev;
#line 610
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 611
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 614
  if (obj_priv->pin_count != 0) {
#line 615
    list_del_init(& obj_priv->list);
  } else {
#line 617
    list_move_tail(& obj_priv->list, & dev_priv->mm.inactive_list);
  }
#line 619
  if (obj_priv->active != 0) {
#line 620
    obj_priv->active = 0;
#line 621
    drm_gem_object_unreference(obj);
  } else {

  }
#line 623
  return;
}
}
#line 635 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static uint32_t i915_add_request(struct drm_device *dev , uint32_t flush_domains ) 
{ 
  drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_request *request ;
  uint32_t seqno ;
  int was_empty ;
  unsigned int outring ;
  unsigned int ringmask ;
  unsigned int outcount ;
  char volatile   *virt ;
  void *tmp ;

  {
#line 637
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 643
  tmp = drm_calloc(1UL, 40UL, 2);
#line 643
  request = (struct drm_i915_gem_request *)tmp;
#line 644
  if ((unsigned long )request == (unsigned long )((struct drm_i915_gem_request *)0)) {
#line 645
    return (0U);
  } else {

  }
#line 650
  seqno = dev_priv->mm.next_gem_seqno;
#line 651
  dev_priv->mm.next_gem_seqno = dev_priv->mm.next_gem_seqno + (uint32_t )1;
#line 652
  if (dev_priv->mm.next_gem_seqno == 0U) {
#line 653
    dev_priv->mm.next_gem_seqno = dev_priv->mm.next_gem_seqno + (uint32_t )1;
  } else {

  }
#line 655
  if (dev_priv->ring.space <= 15) {
#line 655
    i915_wait_ring(dev, 16, "i915_add_request");
  } else {

  }
#line 655
  outcount = 0U;
#line 655
  outring = (unsigned int )dev_priv->ring.tail;
#line 655
  ringmask = (unsigned int )dev_priv->ring.tail_mask;
#line 655
  virt = (char volatile   *)dev_priv->ring.virtual_start;
#line 656
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 276824065U;
#line 656
  outcount = outcount + 1U;
#line 656
  outring = outring + 4U;
#line 656
  outring = outring & ringmask;
#line 657
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 128U;
#line 657
  outcount = outcount + 1U;
#line 657
  outring = outring + 4U;
#line 657
  outring = outring & ringmask;
#line 658
  *((unsigned int volatile   *)virt + (unsigned long )outring) = seqno;
#line 658
  outcount = outcount + 1U;
#line 658
  outring = outring + 4U;
#line 658
  outring = outring & ringmask;
#line 660
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 16777216U;
#line 660
  outcount = outcount + 1U;
#line 660
  outring = outring + 4U;
#line 660
  outring = outring & ringmask;
#line 661
  dev_priv->ring.tail = (int )outring;
#line 661
  dev_priv->ring.space = (int )((unsigned int )dev_priv->ring.space - outcount * 4U);
#line 661
  writel(outring, (void volatile   *)dev_priv->regs + 8240U);
#line 663
  if (drm_debug != 0U) {
#line 663
    printk("<7>[drm:%s] %d\n", "i915_add_request", seqno);
  } else {

  }
#line 665
  request->seqno = seqno;
#line 666
  request->emitted_jiffies = jiffies;
#line 667
  request->flush_domains = flush_domains;
#line 668
  was_empty = list_empty((struct list_head  const  *)(& dev_priv->mm.request_list));
#line 669
  list_add_tail(& request->list, & dev_priv->mm.request_list);
#line 671
  if (was_empty != 0 && dev_priv->mm.suspended == 0) {
#line 672
    schedule_delayed_work(& dev_priv->mm.retire_work, 250UL);
  } else {

  }
#line 673
  return (seqno);
}
}
#line 683 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static uint32_t i915_retire_commands(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;
  uint32_t cmd ;
  uint32_t flush_domains ;
  unsigned int outring ;
  unsigned int ringmask ;
  unsigned int outcount ;
  char volatile   *virt ;

  {
#line 685
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 686
  cmd = 33554436U;
#line 687
  flush_domains = 0U;
#line 691
  if (((((((((dev->pci_device == 10610 || dev->pci_device == 10626) || dev->pci_device == 10642) || dev->pci_device == 10658) || dev->pci_device == 10754) || dev->pci_device == 10770) || dev->pci_device == 10818) || dev->pci_device == 11778) || dev->pci_device == 11794) || dev->pci_device == 11810) {
#line 692
    flush_domains = flush_domains | 4U;
  } else {

  }
#line 693
  if (dev_priv->ring.space <= 7) {
#line 693
    i915_wait_ring(dev, 8, "i915_retire_commands");
  } else {

  }
#line 693
  outcount = 0U;
#line 693
  outring = (unsigned int )dev_priv->ring.tail;
#line 693
  ringmask = (unsigned int )dev_priv->ring.tail_mask;
#line 693
  virt = (char volatile   *)dev_priv->ring.virtual_start;
#line 694
  *((unsigned int volatile   *)virt + (unsigned long )outring) = cmd;
#line 694
  outcount = outcount + 1U;
#line 694
  outring = outring + 4U;
#line 694
  outring = outring & ringmask;
#line 695
  *((unsigned int volatile   *)virt + (unsigned long )outring) = 0U;
#line 695
  outcount = outcount + 1U;
#line 695
  outring = outring + 4U;
#line 695
  outring = outring & ringmask;
#line 696
  dev_priv->ring.tail = (int )outring;
#line 696
  dev_priv->ring.space = (int )((unsigned int )dev_priv->ring.space - outcount * 4U);
#line 696
  writel(outring, (void volatile   *)dev_priv->regs + 8240U);
#line 697
  return (flush_domains);
}
}
#line 705 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static void i915_gem_retire_request(struct drm_device *dev , struct drm_i915_gem_request *request ) 
{ 
  drm_i915_private_t *dev_priv ;
  struct drm_gem_object *obj ;
  struct drm_i915_gem_object *obj_priv ;
  struct list_head  const  *__mptr ;
  int tmp ;
  struct drm_i915_gem_object *obj_priv___0 ;
  struct drm_i915_gem_object *next ;
  struct list_head  const  *__mptr___0 ;
  struct list_head  const  *__mptr___1 ;
  struct drm_gem_object *obj___0 ;
  struct list_head  const  *__mptr___2 ;

  {
#line 708
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 713
  goto ldv_23783;
  ldv_23782: 
#line 717
  __mptr = (struct list_head  const  *)dev_priv->mm.active_list.next;
#line 717
  obj_priv = (struct drm_i915_gem_object *)__mptr + 0xfffffffffffffff0UL;
#line 720
  obj = obj_priv->obj;
#line 726
  if (obj_priv->last_rendering_seqno != request->seqno) {
#line 727
    return;
  } else {

  }
#line 733
  if (obj->write_domain != 0U) {
#line 734
    list_move_tail(& obj_priv->list, & dev_priv->mm.flushing_list);
  } else {
#line 737
    i915_gem_object_move_to_inactive(obj);
  }
  ldv_23783: 
#line 713
  tmp = list_empty((struct list_head  const  *)(& dev_priv->mm.active_list));
#line 713
  if (tmp == 0) {
#line 714
    goto ldv_23782;
  } else {

  }

#line 741
  if (request->flush_domains != 0U) {
#line 747
    __mptr___0 = (struct list_head  const  *)dev_priv->mm.flushing_list.next;
#line 747
    obj_priv___0 = (struct drm_i915_gem_object *)__mptr___0 + 0xfffffffffffffff0UL;
#line 747
    __mptr___1 = (struct list_head  const  *)obj_priv___0->list.next;
#line 747
    next = (struct drm_i915_gem_object *)__mptr___1 + 0xfffffffffffffff0UL;
#line 747
    goto ldv_23795;
    ldv_23794: 
#line 749
    obj___0 = obj_priv___0->obj;
#line 751
    if ((obj___0->write_domain & request->flush_domains) != 0U) {
#line 752
      obj___0->write_domain = 0U;
#line 753
      i915_gem_object_move_to_inactive(obj___0);
    } else {

    }
#line 747
    obj_priv___0 = next;
#line 747
    __mptr___2 = (struct list_head  const  *)next->list.next;
#line 747
    next = (struct drm_i915_gem_object *)__mptr___2 + 0xfffffffffffffff0UL;
    ldv_23795: ;
#line 747
    if ((unsigned long )(& obj_priv___0->list) != (unsigned long )(& dev_priv->mm.flushing_list)) {
#line 748
      goto ldv_23794;
    } else {

    }

  } else {

  }
#line 753
  return;
}
}
#line 764 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static int i915_seqno_passed(uint32_t seq1 , uint32_t seq2 ) 
{ 


  {
#line 766
  return ((int )(seq1 - seq2) >= 0);
}
}
#line 770 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
uint32_t i915_get_gem_seqno(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;

  {
#line 772
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 774
  return ((uint32_t )*((u32 volatile   *)dev_priv->hw_status_page + 32UL));
}
}
#line 781 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void i915_gem_retire_requests(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;
  uint32_t seqno ;
  struct drm_i915_gem_request *request ;
  uint32_t retiring_seqno ;
  struct list_head  const  *__mptr ;
  int tmp ;
  int tmp___0 ;

  {
#line 783
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 786
  seqno = i915_get_gem_seqno(dev);
#line 788
  goto ldv_23816;
  ldv_23815: 
#line 792
  __mptr = (struct list_head  const  *)dev_priv->mm.request_list.next;
#line 792
  request = (struct drm_i915_gem_request *)__mptr + 0xffffffffffffffe8UL;
#line 795
  retiring_seqno = request->seqno;
#line 797
  tmp = i915_seqno_passed(seqno, retiring_seqno);
#line 797
  if (tmp != 0 || dev_priv->mm.wedged != 0) {
#line 799
    i915_gem_retire_request(dev, request);
#line 801
    list_del(& request->list);
#line 802
    drm_free((void *)request, 40UL, 2);
  } else {
#line 804
    goto ldv_23814;
  }
  ldv_23816: 
#line 788
  tmp___0 = list_empty((struct list_head  const  *)(& dev_priv->mm.request_list));
#line 788
  if (tmp___0 == 0) {
#line 789
    goto ldv_23815;
  } else {

  }
  ldv_23814: ;
#line 793
  return;
}
}
#line 809 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void i915_gem_retire_work_handler(struct work_struct *work ) 
{ 
  drm_i915_private_t *dev_priv ;
  struct drm_device *dev ;
  struct work_struct  const  *__mptr ;
  int tmp ;

  {
#line 814
  __mptr = (struct work_struct  const  *)work;
#line 814
  dev_priv = (drm_i915_private_t *)__mptr + 0xfffffffffffff060UL;
#line 816
  dev = dev_priv->dev;
#line 818
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 819
  i915_gem_retire_requests(dev);
#line 820
  if (dev_priv->mm.suspended == 0) {
#line 820
    tmp = list_empty((struct list_head  const  *)(& dev_priv->mm.request_list));
#line 820
    if (tmp == 0) {
#line 822
      schedule_delayed_work(& dev_priv->mm.retire_work, 250UL);
    } else {

    }
  } else {

  }
#line 823
  mutex_unlock(& dev->struct_mutex);
#line 824
  return;
}
}
#line 831 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static int i915_wait_request(struct drm_device *dev , uint32_t seqno ) 
{ 
  drm_i915_private_t *dev_priv ;
  int ret ;
  long tmp ;
  int __ret ;
  wait_queue_t __wait ;
  struct task_struct *tmp___0 ;
  uint32_t tmp___1 ;
  int tmp___2 ;
  struct task_struct *tmp___3 ;
  int tmp___4 ;
  uint32_t tmp___5 ;
  int tmp___6 ;
  uint32_t tmp___7 ;
  int tmp___8 ;
  uint32_t tmp___9 ;

  {
#line 833
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 834
  ret = 0;
#line 836
  tmp = __builtin_expect(seqno == 0U, 0L);
#line 836
  if (tmp != 0L) {
#line 836
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                         "i" (836), "i" (24UL));
    ldv_23830: ;
#line 836
    goto ldv_23830;
  } else {

  }
#line 838
  tmp___7 = i915_get_gem_seqno(dev);
#line 838
  tmp___8 = i915_seqno_passed(tmp___7, seqno);
#line 838
  if (tmp___8 == 0) {
#line 839
    dev_priv->mm.waiting_gem_seqno = seqno;
#line 840
    i915_user_irq_get(dev);
#line 841
    __ret = 0;
#line 841
    tmp___5 = i915_get_gem_seqno(dev);
#line 841
    tmp___6 = i915_seqno_passed(tmp___5, seqno);
#line 841
    if (tmp___6 == 0 && dev_priv->mm.wedged == 0) {
#line 841
      tmp___0 = get_current();
#line 841
      __wait.flags = 0U;
#line 841
      __wait.private = (void *)tmp___0;
#line 841
      __wait.func = & autoremove_wake_function;
#line 841
      __wait.task_list.next = & __wait.task_list;
#line 841
      __wait.task_list.prev = & __wait.task_list;
      ldv_23835: 
#line 841
      prepare_to_wait(& dev_priv->irq_queue, & __wait, 1);
#line 841
      tmp___1 = i915_get_gem_seqno(dev);
#line 841
      tmp___2 = i915_seqno_passed(tmp___1, seqno);
#line 841
      if (tmp___2 != 0 || dev_priv->mm.wedged != 0) {
#line 841
        goto ldv_23833;
      } else {

      }
#line 841
      tmp___3 = get_current();
#line 841
      tmp___4 = signal_pending(tmp___3);
#line 841
      if (tmp___4 == 0) {
#line 841
        schedule();
#line 841
        goto ldv_23834;
      } else {

      }
#line 841
      __ret = -512;
#line 841
      goto ldv_23833;
      ldv_23834: ;
#line 841
      goto ldv_23835;
      ldv_23833: 
#line 841
      finish_wait(& dev_priv->irq_queue, & __wait);
    } else {

    }
#line 841
    ret = __ret;
#line 845
    i915_user_irq_put(dev);
#line 846
    dev_priv->mm.waiting_gem_seqno = 0U;
  } else {

  }
#line 848
  if (dev_priv->mm.wedged != 0) {
#line 849
    ret = -5;
  } else {

  }
#line 851
  if (ret != 0 && ret != -512) {
#line 852
    tmp___9 = i915_get_gem_seqno(dev);
#line 852
    printk("<3>[drm:%s] *ERROR* %s returns %d (awaiting %d at %d)\n", "i915_wait_request",
           "i915_wait_request", ret, seqno, tmp___9);
  } else {

  }
#line 860
  if (ret == 0) {
#line 861
    i915_gem_retire_requests(dev);
  } else {

  }
#line 863
  return (ret);
}
}
#line 867 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static void i915_gem_flush(struct drm_device *dev , uint32_t invalidate_domains ,
                           uint32_t flush_domains ) 
{ 
  drm_i915_private_t *dev_priv ;
  uint32_t cmd ;
  unsigned int outring ;
  unsigned int ringmask ;
  unsigned int outcount ;
  char volatile   *virt ;

  {
#line 871
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 880
  if ((int )flush_domains & 1) {
#line 881
    drm_agp_chipset_flush(dev);
  } else {

  }
#line 883
  if (((invalidate_domains | flush_domains) & 4294967230U) != 0U) {
#line 913
    cmd = 33554436U;
#line 914
    if (((invalidate_domains | flush_domains) & 2U) != 0U) {
#line 916
      cmd = cmd & 4294967291U;
    } else {

    }
#line 917
    if (((((((((dev->pci_device != 10610 && dev->pci_device != 10626) && dev->pci_device != 10642) && dev->pci_device != 10658) && dev->pci_device != 10754) && dev->pci_device != 10770) && dev->pci_device != 10818) && dev->pci_device != 11778) && dev->pci_device != 11794) && dev->pci_device != 11810) {
#line 922
      if ((invalidate_domains & 4U) != 0U) {
#line 923
        cmd = cmd | 1U;
      } else {

      }
    } else {

    }
#line 925
    if ((invalidate_domains & 16U) != 0U) {
#line 926
      cmd = cmd | 2U;
    } else {

    }
#line 931
    if (dev_priv->ring.space <= 7) {
#line 931
      i915_wait_ring(dev, 8, "i915_gem_flush");
    } else {

    }
#line 931
    outcount = 0U;
#line 931
    outring = (unsigned int )dev_priv->ring.tail;
#line 931
    ringmask = (unsigned int )dev_priv->ring.tail_mask;
#line 931
    virt = (char volatile   *)dev_priv->ring.virtual_start;
#line 932
    *((unsigned int volatile   *)virt + (unsigned long )outring) = cmd;
#line 932
    outcount = outcount + 1U;
#line 932
    outring = outring + 4U;
#line 932
    outring = outring & ringmask;
#line 933
    *((unsigned int volatile   *)virt + (unsigned long )outring) = 0U;
#line 933
    outcount = outcount + 1U;
#line 933
    outring = outring + 4U;
#line 933
    outring = outring & ringmask;
#line 934
    dev_priv->ring.tail = (int )outring;
#line 934
    dev_priv->ring.space = (int )((unsigned int )dev_priv->ring.space - outcount * 4U);
#line 934
    writel(outring, (void volatile   *)dev_priv->regs + 8240U);
  } else {

  }
#line 936
  return;
}
}
#line 943 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static int i915_gem_object_wait_rendering(struct drm_gem_object *obj ) 
{ 
  struct drm_device *dev ;
  struct drm_i915_gem_object *obj_priv ;
  int ret ;
  uint32_t write_domain ;
  long tmp ;

  {
#line 945
  dev = obj->dev;
#line 946
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 952
  if ((obj->write_domain & 4294967230U) != 0U) {
#line 953
    write_domain = obj->write_domain;
#line 958
    i915_gem_flush(dev, 0U, write_domain);
#line 960
    i915_gem_object_move_to_active(obj);
#line 961
    obj_priv->last_rendering_seqno = i915_add_request(dev, write_domain);
#line 963
    tmp = __builtin_expect(obj_priv->last_rendering_seqno == 0U, 0L);
#line 963
    if (tmp != 0L) {
#line 963
      __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                           "i" (963), "i" (24UL));
      ldv_23857: ;
#line 963
      goto ldv_23857;
    } else {

    }
  } else {

  }
#line 972
  if (obj_priv->active != 0) {
#line 977
    ret = i915_wait_request(dev, obj_priv->last_rendering_seqno);
#line 978
    if (ret != 0) {
#line 979
      return (ret);
    } else {

    }
  } else {

  }
#line 982
  return (0);
}
}
#line 989 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static int i915_gem_object_unbind(struct drm_gem_object *obj ) 
{ 
  struct drm_device *dev ;
  struct drm_i915_gem_object *obj_priv ;
  int ret ;
  long tmp ;
  int tmp___0 ;

  {
#line 991
  dev = obj->dev;
#line 992
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 993
  ret = 0;
#line 999
  if ((unsigned long )obj_priv->gtt_space == (unsigned long )((struct drm_mm_node *)0)) {
#line 1000
    return (0);
  } else {

  }
#line 1002
  if (obj_priv->pin_count != 0) {
#line 1003
    printk("<3>[drm:%s] *ERROR* Attempting to unbind pinned buffer\n", "i915_gem_object_unbind");
#line 1004
    return (-22);
  } else {

  }
#line 1009
  ret = i915_gem_object_wait_rendering(obj);
#line 1010
  if (ret != 0) {
#line 1011
    printk("<3>[drm:%s] *ERROR* wait_rendering failed: %d\n", "i915_gem_object_unbind",
           ret);
#line 1012
    return (ret);
  } else {

  }
#line 1021
  ret = i915_gem_object_set_domain(obj, 1U, 1U);
#line 1023
  if (ret != 0) {
#line 1024
    printk("<3>[drm:%s] *ERROR* set_domain failed: %d\n", "i915_gem_object_unbind",
           ret);
#line 1025
    return (ret);
  } else {

  }
#line 1028
  if ((unsigned long )obj_priv->agp_mem != (unsigned long )((struct agp_memory *)0)) {
#line 1029
    drm_unbind_agp(obj_priv->agp_mem);
#line 1030
    drm_free_agp(obj_priv->agp_mem, (int )(obj->size / 4096UL));
#line 1031
    obj_priv->agp_mem = 0;
  } else {

  }
#line 1034
  tmp = __builtin_expect(obj_priv->active != 0, 0L);
#line 1034
  if (tmp != 0L) {
#line 1034
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                         "i" (1034), "i" (24UL));
    ldv_23865: ;
#line 1034
    goto ldv_23865;
  } else {

  }
#line 1036
  i915_gem_object_free_page_list(obj);
#line 1038
  if ((unsigned long )obj_priv->gtt_space != (unsigned long )((struct drm_mm_node *)0)) {
#line 1039
    atomic_dec(& dev->gtt_count);
#line 1040
    atomic_sub((int )obj->size, & dev->gtt_memory);
#line 1042
    drm_mm_put_block(obj_priv->gtt_space);
#line 1043
    obj_priv->gtt_space = 0;
  } else {

  }
#line 1047
  tmp___0 = list_empty((struct list_head  const  *)(& obj_priv->list));
#line 1047
  if (tmp___0 == 0) {
#line 1048
    list_del_init(& obj_priv->list);
  } else {

  }
#line 1050
  return (0);
}
}
#line 1054 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static int i915_gem_evict_something(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;
  struct drm_gem_object *obj ;
  struct drm_i915_gem_object *obj_priv ;
  int ret ;
  struct list_head  const  *__mptr ;
  long tmp ;
  long tmp___0 ;
  int tmp___1 ;
  struct drm_i915_gem_request *request ;
  struct list_head  const  *__mptr___0 ;
  int tmp___2 ;
  int tmp___3 ;
  struct list_head  const  *__mptr___1 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;

  {
#line 1056
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 1059
  ret = 0;
  ldv_23885: 
#line 1065
  tmp___1 = list_empty((struct list_head  const  *)(& dev_priv->mm.inactive_list));
#line 1065
  if (tmp___1 == 0) {
#line 1066
    __mptr = (struct list_head  const  *)dev_priv->mm.inactive_list.next;
#line 1066
    obj_priv = (struct drm_i915_gem_object *)__mptr + 0xfffffffffffffff0UL;
#line 1069
    obj = obj_priv->obj;
#line 1070
    tmp = __builtin_expect(obj_priv->pin_count != 0, 0L);
#line 1070
    if (tmp != 0L) {
#line 1070
      __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                           "i" (1070), "i" (24UL));
      ldv_23875: ;
#line 1070
      goto ldv_23875;
    } else {

    }
#line 1074
    tmp___0 = __builtin_expect(obj_priv->active != 0, 0L);
#line 1074
    if (tmp___0 != 0L) {
#line 1074
      __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                           "i" (1074), "i" (24UL));
      ldv_23876: ;
#line 1074
      goto ldv_23876;
    } else {

    }
#line 1077
    ret = i915_gem_object_unbind(obj);
#line 1078
    goto ldv_23877;
  } else {

  }
#line 1085
  tmp___3 = list_empty((struct list_head  const  *)(& dev_priv->mm.request_list));
#line 1085
  if (tmp___3 == 0) {
#line 1088
    __mptr___0 = (struct list_head  const  *)dev_priv->mm.request_list.next;
#line 1088
    request = (struct drm_i915_gem_request *)__mptr___0 + 0xffffffffffffffe8UL;
#line 1092
    ret = i915_wait_request(dev, request->seqno);
#line 1093
    if (ret != 0) {
#line 1094
      goto ldv_23877;
    } else {

    }
#line 1101
    tmp___2 = list_empty((struct list_head  const  *)(& dev_priv->mm.inactive_list));
#line 1101
    if (tmp___2 == 0) {
#line 1102
      goto ldv_23881;
    } else {

    }
#line 1103
    goto ldv_23877;
  } else {

  }
#line 1111
  tmp___4 = list_empty((struct list_head  const  *)(& dev_priv->mm.flushing_list));
#line 1111
  if (tmp___4 == 0) {
#line 1112
    __mptr___1 = (struct list_head  const  *)dev_priv->mm.flushing_list.next;
#line 1112
    obj_priv = (struct drm_i915_gem_object *)__mptr___1 + 0xfffffffffffffff0UL;
#line 1115
    obj = obj_priv->obj;
#line 1117
    i915_gem_flush(dev, obj->write_domain, obj->write_domain);
#line 1120
    i915_add_request(dev, obj->write_domain);
#line 1122
    obj = 0;
#line 1123
    goto ldv_23881;
  } else {

  }
#line 1126
  tmp___5 = list_empty((struct list_head  const  *)(& dev_priv->mm.flushing_list));
#line 1126
  tmp___6 = list_empty((struct list_head  const  *)(& dev_priv->mm.request_list));
#line 1126
  tmp___7 = list_empty((struct list_head  const  *)(& dev_priv->mm.inactive_list));
#line 1126
  printk("<3>[drm:%s] *ERROR* inactive empty %d request empty %d flushing empty %d\n",
         "i915_gem_evict_something", tmp___7, tmp___6, tmp___5);
#line 1134
  return (-12);
  ldv_23881: ;
#line 1135
  goto ldv_23885;
  ldv_23877: ;
#line 1136
  return (ret);
}
}
#line 1140 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static int i915_gem_object_get_page_list(struct drm_gem_object *obj ) 
{ 
  struct drm_i915_gem_object *obj_priv ;
  int page_count___0 ;
  int i ;
  struct address_space *mapping ;
  struct inode *inode ;
  struct page *page ;
  int ret ;
  long tmp ;
  void *tmp___0 ;
  long tmp___1 ;
  long tmp___2 ;

  {
#line 1142
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 1149
  if ((unsigned long )obj_priv->page_list != (unsigned long )((struct page **)0)) {
#line 1150
    return (0);
  } else {

  }
#line 1155
  page_count___0 = (int )(obj->size / 4096UL);
#line 1156
  tmp = __builtin_expect((unsigned long )obj_priv->page_list != (unsigned long )((struct page **)0),
                         0L);
#line 1156
  if (tmp != 0L) {
#line 1156
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                         "i" (1156), "i" (24UL));
    ldv_23896: ;
#line 1156
    goto ldv_23896;
  } else {

  }
#line 1157
  tmp___0 = drm_calloc((size_t )page_count___0, 8UL, 2);
#line 1157
  obj_priv->page_list = (struct page **)tmp___0;
#line 1159
  if ((unsigned long )obj_priv->page_list == (unsigned long )((struct page **)0)) {
#line 1160
    printk("<3>[drm:%s] *ERROR* Faled to allocate page list\n", "i915_gem_object_get_page_list");
#line 1161
    return (-12);
  } else {

  }
#line 1164
  inode = ((obj->filp)->f_path.dentry)->d_inode;
#line 1165
  mapping = inode->i_mapping;
#line 1166
  i = 0;
#line 1166
  goto ldv_23899;
  ldv_23898: 
#line 1167
  page = read_mapping_page(mapping, (unsigned long )i, 0);
#line 1168
  tmp___2 = IS_ERR((void const   *)page);
#line 1168
  if (tmp___2 != 0L) {
#line 1169
    tmp___1 = PTR_ERR((void const   *)page);
#line 1169
    ret = (int )tmp___1;
#line 1170
    printk("<3>[drm:%s] *ERROR* read_mapping_page failed: %d\n", "i915_gem_object_get_page_list",
           ret);
#line 1171
    i915_gem_object_free_page_list(obj);
#line 1172
    return (ret);
  } else {

  }
#line 1174
  *(obj_priv->page_list + (unsigned long )i) = page;
#line 1166
  i = i + 1;
  ldv_23899: ;
#line 1166
  if (i < page_count___0) {
#line 1167
    goto ldv_23898;
  } else {

  }

#line 1176
  return (0);
}
}
#line 1183 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static int i915_gem_object_bind_to_gtt(struct drm_gem_object *obj , unsigned int alignment ) 
{ 
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_object *obj_priv ;
  struct drm_mm_node *free_space ;
  int page_count___0 ;
  int ret ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  long tmp___2 ;
  long tmp___3 ;

  {
#line 1185
  dev = obj->dev;
#line 1186
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 1187
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 1191
  if (alignment == 0U) {
#line 1192
    alignment = 4096U;
  } else {

  }
#line 1193
  if (((unsigned long )alignment & 4095UL) != 0UL) {
#line 1194
    printk("<3>[drm:%s] *ERROR* Invalid object alignment requested %u\n", "i915_gem_object_bind_to_gtt",
           alignment);
#line 1195
    return (-22);
  } else {

  }
  search_free: 
#line 1199
  free_space = drm_mm_search_free((struct drm_mm  const  *)(& dev_priv->mm.gtt_space),
                                  obj->size, alignment, 0);
#line 1201
  if ((unsigned long )free_space != (unsigned long )((struct drm_mm_node *)0)) {
#line 1202
    obj_priv->gtt_space = drm_mm_get_block(free_space, obj->size, alignment);
#line 1204
    if ((unsigned long )obj_priv->gtt_space != (unsigned long )((struct drm_mm_node *)0)) {
#line 1205
      (obj_priv->gtt_space)->private = (void *)obj;
#line 1206
      obj_priv->gtt_offset = (uint32_t )(obj_priv->gtt_space)->start;
    } else {

    }
  } else {

  }
#line 1209
  if ((unsigned long )obj_priv->gtt_space == (unsigned long )((struct drm_mm_node *)0)) {
#line 1216
    tmp = list_empty((struct list_head  const  *)(& dev_priv->mm.inactive_list));
#line 1216
    if (tmp != 0) {
#line 1216
      tmp___0 = list_empty((struct list_head  const  *)(& dev_priv->mm.flushing_list));
#line 1216
      if (tmp___0 != 0) {
#line 1216
        tmp___1 = list_empty((struct list_head  const  *)(& dev_priv->mm.active_list));
#line 1216
        if (tmp___1 != 0) {
#line 1219
          printk("<3>[drm:%s] *ERROR* GTT full, but LRU list empty\n", "i915_gem_object_bind_to_gtt");
#line 1220
          return (-12);
        } else {

        }
      } else {

      }
    } else {

    }
#line 1223
    ret = i915_gem_evict_something(dev);
#line 1224
    if (ret != 0) {
#line 1225
      printk("<3>[drm:%s] *ERROR* Failed to evict a buffer %d\n", "i915_gem_object_bind_to_gtt",
             ret);
#line 1226
      return (ret);
    } else {

    }
#line 1228
    goto search_free;
  } else {

  }
#line 1235
  ret = i915_gem_object_get_page_list(obj);
#line 1236
  if (ret != 0) {
#line 1237
    drm_mm_put_block(obj_priv->gtt_space);
#line 1238
    obj_priv->gtt_space = 0;
#line 1239
    return (ret);
  } else {

  }
#line 1242
  page_count___0 = (int )(obj->size / 4096UL);
#line 1246
  obj_priv->agp_mem = drm_agp_bind_pages(dev, obj_priv->page_list, (unsigned long )page_count___0,
                                         obj_priv->gtt_offset, obj_priv->agp_type);
#line 1251
  if ((unsigned long )obj_priv->agp_mem == (unsigned long )((struct agp_memory *)0)) {
#line 1252
    i915_gem_object_free_page_list(obj);
#line 1253
    drm_mm_put_block(obj_priv->gtt_space);
#line 1254
    obj_priv->gtt_space = 0;
#line 1255
    return (-12);
  } else {

  }
#line 1257
  atomic_inc(& dev->gtt_count);
#line 1258
  atomic_add((int )obj->size, & dev->gtt_memory);
#line 1264
  tmp___2 = __builtin_expect((obj->read_domains & 4294967230U) != 0U, 0L);
#line 1264
  if (tmp___2 != 0L) {
#line 1264
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                         "i" (1264), "i" (24UL));
    ldv_23913: ;
#line 1264
    goto ldv_23913;
  } else {

  }
#line 1265
  tmp___3 = __builtin_expect((obj->write_domain & 4294967230U) != 0U, 0L);
#line 1265
  if (tmp___3 != 0L) {
#line 1265
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                         "i" (1265), "i" (24UL));
    ldv_23914: ;
#line 1265
    goto ldv_23914;
  } else {

  }
#line 1267
  return (0);
}
}
#line 1271 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void i915_gem_clflush_object(struct drm_gem_object *obj ) 
{ 
  struct drm_i915_gem_object *obj_priv ;

  {
#line 1273
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 1279
  if ((unsigned long )obj_priv->page_list == (unsigned long )((struct page **)0)) {
#line 1280
    return;
  } else {

  }
#line 1282
  drm_clflush_pages(obj_priv->page_list, obj->size / 4096UL);
#line 1283
  return;
}
}
#line 1397 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static int i915_gem_object_set_domain(struct drm_gem_object *obj , uint32_t read_domains ,
                                      uint32_t write_domain ) 
{ 
  struct drm_device *dev ;
  struct drm_i915_gem_object *obj_priv ;
  uint32_t invalidate_domains ;
  uint32_t flush_domains ;
  int ret ;

  {
#line 1401
  dev = obj->dev;
#line 1402
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 1403
  invalidate_domains = 0U;
#line 1404
  flush_domains = 0U;
#line 1417
  if (write_domain == 0U) {
#line 1418
    read_domains = obj->read_domains | read_domains;
  } else {
#line 1420
    obj_priv->dirty = 1;
  }
#line 1428
  if (obj->write_domain != 0U && obj->write_domain != read_domains) {
#line 1429
    flush_domains = obj->write_domain | flush_domains;
#line 1430
    invalidate_domains = (~ obj->write_domain & read_domains) | invalidate_domains;
  } else {

  }
#line 1436
  invalidate_domains = (~ obj->read_domains & read_domains) | invalidate_domains;
#line 1437
  if ((int )(flush_domains | invalidate_domains) & 1) {
#line 1447
    if ((int )invalidate_domains & 1 && (flush_domains & 4294967230U) != 0U) {
#line 1450
      ret = i915_gem_object_wait_rendering(obj);
#line 1451
      if (ret != 0) {
#line 1452
        return (ret);
      } else {

      }
    } else {

    }
#line 1454
    i915_gem_clflush_object(obj);
  } else {

  }
#line 1457
  if ((write_domain | flush_domains) != 0U) {
#line 1458
    obj->write_domain = write_domain;
  } else {

  }
#line 1463
  if ((unsigned long )obj_priv->page_cpu_valid != (unsigned long )((uint8_t *)0) && (write_domain != 0U || (int )read_domains & 1)) {
#line 1466
    drm_free((void *)obj_priv->page_cpu_valid, obj->size / 4096UL, 2);
#line 1468
    obj_priv->page_cpu_valid = 0;
  } else {

  }
#line 1470
  obj->read_domains = read_domains;
#line 1472
  dev->invalidate_domains = dev->invalidate_domains | invalidate_domains;
#line 1473
  dev->flush_domains = dev->flush_domains | flush_domains;
#line 1480
  return (0);
}
}
#line 1490 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static int i915_gem_object_set_domain_range(struct drm_gem_object *obj , uint64_t offset ,
                                            uint64_t size , uint32_t read_domains ,
                                            uint32_t write_domain ) 
{ 
  struct drm_i915_gem_object *obj_priv ;
  int ret ;
  int i ;
  int tmp ;
  void *tmp___0 ;

  {
#line 1496
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 1499
  if ((int )obj->read_domains & 1) {
#line 1500
    return (0);
  } else {

  }
#line 1502
  if (read_domains != 1U || write_domain != 0U) {
#line 1504
    tmp = i915_gem_object_set_domain(obj, read_domains, write_domain);
#line 1504
    return (tmp);
  } else {

  }
#line 1508
  if ((obj->write_domain & 4294967230U) != 0U) {
#line 1509
    ret = i915_gem_object_wait_rendering(obj);
#line 1510
    if (ret != 0) {
#line 1511
      return (ret);
    } else {

    }
  } else {

  }
#line 1514
  if ((unsigned long )obj_priv->page_cpu_valid == (unsigned long )((uint8_t *)0)) {
#line 1515
    tmp___0 = drm_calloc(1UL, obj->size / 4096UL, 2);
#line 1515
    obj_priv->page_cpu_valid = (uint8_t *)tmp___0;
  } else {

  }
#line 1522
  i = (int )(offset / 4096ULL);
#line 1522
  goto ldv_23941;
  ldv_23940: ;
#line 1523
  if ((unsigned int )*(obj_priv->page_cpu_valid + (unsigned long )i) != 0U) {
#line 1524
    goto ldv_23939;
  } else {

  }
#line 1526
  drm_clflush_pages(obj_priv->page_list + (unsigned long )i, 1UL);
#line 1528
  *(obj_priv->page_cpu_valid + (unsigned long )i) = 1U;
  ldv_23939: 
#line 1522
  i = i + 1;
  ldv_23941: ;
#line 1522
  if ((unsigned long long )i <= ((offset + size) - 1ULL) / 4096ULL) {
#line 1523
    goto ldv_23940;
  } else {

  }

#line 1531
  return (0);
}
}
#line 1541 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static uint32_t i915_gem_dev_set_domain(struct drm_device *dev ) 
{ 
  uint32_t flush_domains ;

  {
#line 1543
  flush_domains = dev->flush_domains;
#line 1549
  if ((dev->invalidate_domains | dev->flush_domains) != 0U) {
#line 1556
    i915_gem_flush(dev, dev->invalidate_domains, dev->flush_domains);
#line 1559
    dev->invalidate_domains = 0U;
#line 1560
    dev->flush_domains = 0U;
  } else {

  }
#line 1563
  return (flush_domains);
}
}
#line 1570 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static int i915_gem_object_pin_and_relocate(struct drm_gem_object *obj , struct drm_file *file_priv ,
                                            struct drm_i915_gem_exec_object *entry ) 
{ 
  struct drm_device *dev ;
  struct drm_i915_gem_relocation_entry reloc ;
  struct drm_i915_gem_relocation_entry *relocs ;
  struct drm_i915_gem_object *obj_priv ;
  int i ;
  int ret ;
  uint32_t last_reloc_offset ;
  void *reloc_page ;
  struct drm_gem_object *target_obj ;
  struct drm_i915_gem_object *target_obj_priv ;
  uint32_t reloc_val ;
  uint32_t reloc_offset ;
  uint32_t *reloc_entry ;
  unsigned long tmp ;
  unsigned long tmp___0 ;

  {
#line 1574
  dev = obj->dev;
#line 1577
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 1579
  last_reloc_offset = 4294967295U;
#line 1580
  reloc_page = 0;
#line 1583
  ret = i915_gem_object_pin(obj, (unsigned int )entry->alignment);
#line 1584
  if (ret != 0) {
#line 1585
    return (ret);
  } else {

  }
#line 1587
  entry->offset = (uint64_t )obj_priv->gtt_offset;
#line 1589
  relocs = (struct drm_i915_gem_relocation_entry *)entry->relocs_ptr;
#line 1594
  i = 0;
#line 1594
  goto ldv_23968;
  ldv_23967: 
#line 1600
  tmp = copy_from_user((void *)(& reloc), (void const   *)relocs + (unsigned long )i,
                       32U);
#line 1600
  ret = (int )tmp;
#line 1601
  if (ret != 0) {
#line 1602
    i915_gem_object_unpin(obj);
#line 1603
    return (ret);
  } else {

  }
#line 1606
  target_obj = drm_gem_object_lookup(obj->dev, file_priv, (int )reloc.target_handle);
#line 1608
  if ((unsigned long )target_obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 1609
    i915_gem_object_unpin(obj);
#line 1610
    return (-9);
  } else {

  }
#line 1612
  target_obj_priv = (struct drm_i915_gem_object *)target_obj->driver_private;
#line 1617
  if ((unsigned long )target_obj_priv->gtt_space == (unsigned long )((struct drm_mm_node *)0)) {
#line 1618
    printk("<3>[drm:%s] *ERROR* No GTT space found for object %d\n", "i915_gem_object_pin_and_relocate",
           reloc.target_handle);
#line 1620
    drm_gem_object_unreference(target_obj);
#line 1621
    i915_gem_object_unpin(obj);
#line 1622
    return (-22);
  } else {

  }
#line 1625
  if (reloc.offset > (unsigned long long )(obj->size - 4UL)) {
#line 1626
    printk("<3>[drm:%s] *ERROR* Relocation beyond object bounds: obj %p target %d offset %d size %d.\n",
           "i915_gem_object_pin_and_relocate", obj, reloc.target_handle, (int )reloc.offset,
           (int )obj->size);
#line 1630
    drm_gem_object_unreference(target_obj);
#line 1631
    i915_gem_object_unpin(obj);
#line 1632
    return (-22);
  } else {

  }
#line 1634
  if ((reloc.offset & 3ULL) != 0ULL) {
#line 1635
    printk("<3>[drm:%s] *ERROR* Relocation not 4-byte aligned: obj %p target %d offset %d.\n",
           "i915_gem_object_pin_and_relocate", obj, reloc.target_handle, (int )reloc.offset);
#line 1639
    drm_gem_object_unreference(target_obj);
#line 1640
    i915_gem_object_unpin(obj);
#line 1641
    return (-22);
  } else {

  }
#line 1644
  if ((reloc.write_domain != 0U && target_obj->pending_write_domain != 0U) && reloc.write_domain != target_obj->pending_write_domain) {
#line 1646
    printk("<3>[drm:%s] *ERROR* Write domain conflict: obj %p target %d offset %d new %08x old %08x\n",
           "i915_gem_object_pin_and_relocate", obj, reloc.target_handle, (int )reloc.offset,
           reloc.write_domain, target_obj->pending_write_domain);
#line 1653
    drm_gem_object_unreference(target_obj);
#line 1654
    i915_gem_object_unpin(obj);
#line 1655
    return (-22);
  } else {

  }
#line 1673
  target_obj->pending_read_domains = target_obj->pending_read_domains | reloc.read_domains;
#line 1674
  target_obj->pending_write_domain = target_obj->pending_write_domain | reloc.write_domain;
#line 1679
  if ((uint64_t )target_obj_priv->gtt_offset == reloc.presumed_offset) {
#line 1680
    drm_gem_object_unreference(target_obj);
#line 1681
    goto ldv_23966;
  } else {

  }
#line 1688
  i915_gem_object_wait_rendering(obj);
#line 1693
  if ((int )obj->write_domain & 1) {
#line 1694
    i915_gem_clflush_object(obj);
#line 1695
    drm_agp_chipset_flush(dev);
#line 1696
    obj->write_domain = 0U;
  } else {

  }
#line 1702
  reloc_offset = obj_priv->gtt_offset + (uint32_t )reloc.offset;
#line 1703
  if ((unsigned long )reloc_page == (unsigned long )((void *)0) || (((unsigned long )last_reloc_offset ^ (unsigned long )reloc_offset) & 0xfffffffffffff000UL) != 0UL) {
#line 1706
    if ((unsigned long )reloc_page != (unsigned long )((void *)0)) {
#line 1707
      iounmap((void volatile   *)reloc_page);
    } else {

    }
#line 1709
    reloc_page = ioremap_wc((dev->agp)->base + ((unsigned long )reloc_offset & 0xfffffffffffff000UL),
                            4096UL);
#line 1713
    last_reloc_offset = reloc_offset;
#line 1714
    if ((unsigned long )reloc_page == (unsigned long )((void *)0)) {
#line 1715
      drm_gem_object_unreference(target_obj);
#line 1716
      i915_gem_object_unpin(obj);
#line 1717
      return (-12);
    } else {

    }
  } else {

  }
#line 1721
  reloc_entry = (uint32_t *)(reloc_page + ((unsigned long )reloc_offset & 4095UL));
#line 1723
  reloc_val = target_obj_priv->gtt_offset + reloc.delta;
#line 1730
  writel(reloc_val, (void volatile   *)reloc_entry);
#line 1735
  reloc.presumed_offset = (uint64_t )target_obj_priv->gtt_offset;
#line 1736
  tmp___0 = copy_to_user((void *)relocs + (unsigned long )i, (void const   *)(& reloc),
                         32U);
#line 1736
  ret = (int )tmp___0;
#line 1737
  if (ret != 0) {
#line 1738
    drm_gem_object_unreference(target_obj);
#line 1739
    i915_gem_object_unpin(obj);
#line 1740
    return (ret);
  } else {

  }
#line 1743
  drm_gem_object_unreference(target_obj);
  ldv_23966: 
#line 1594
  i = i + 1;
  ldv_23968: ;
#line 1594
  if ((uint32_t )i < entry->relocation_count) {
#line 1595
    goto ldv_23967;
  } else {

  }

#line 1746
  if ((unsigned long )reloc_page != (unsigned long )((void *)0)) {
#line 1747
    iounmap((void volatile   *)reloc_page);
  } else {

  }
#line 1753
  return (0);
}
}
#line 1759 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static int i915_dispatch_gem_execbuffer(struct drm_device *dev , struct drm_i915_gem_execbuffer *exec ,
                                        uint64_t exec_offset ) 
{ 
  drm_i915_private_t *dev_priv ;
  struct drm_clip_rect *boxes ;
  int nbox ;
  int i ;
  int count ;
  uint32_t exec_start ;
  uint32_t exec_len ;
  unsigned int outring ;
  unsigned int ringmask ;
  unsigned int outcount ;
  char volatile   *virt ;
  int ret ;
  int tmp ;

  {
#line 1763
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 1764
  boxes = (struct drm_clip_rect *)exec->cliprects_ptr;
#line 1766
  nbox = (int )exec->num_cliprects;
#line 1767
  i = 0;
#line 1771
  exec_start = (unsigned int )exec_offset + exec->batch_start_offset;
#line 1772
  exec_len = exec->batch_len;
#line 1774
  if (((exec_start | exec_len) & 7U) != 0U) {
#line 1775
    printk("<3>[drm:%s] *ERROR* alignment\n", "i915_dispatch_gem_execbuffer");
#line 1776
    return (-22);
  } else {

  }
#line 1779
  if (exec_start == 0U) {
#line 1780
    return (-22);
  } else {

  }
#line 1782
  count = nbox != 0 ? nbox : 1;
#line 1784
  i = 0;
#line 1784
  goto ldv_23989;
  ldv_23988: ;
#line 1785
  if (i < nbox) {
#line 1786
    tmp = i915_emit_box(dev, boxes, i, (int )exec->DR1, (int )exec->DR4);
#line 1786
    ret = tmp;
#line 1788
    if (ret != 0) {
#line 1789
      return (ret);
    } else {

    }
  } else {

  }
#line 1792
  if (dev->pci_device == 13687 || dev->pci_device == 9570) {
#line 1793
    if (dev_priv->ring.space <= 15) {
#line 1793
      i915_wait_ring(dev, 16, "i915_dispatch_gem_execbuffer");
    } else {

    }
#line 1793
    outcount = 0U;
#line 1793
    outring = (unsigned int )dev_priv->ring.tail;
#line 1793
    ringmask = (unsigned int )dev_priv->ring.tail_mask;
#line 1793
    virt = (char volatile   *)dev_priv->ring.virtual_start;
#line 1794
    *((unsigned int volatile   *)virt + (unsigned long )outring) = 402653185U;
#line 1794
    outcount = outcount + 1U;
#line 1794
    outring = outring + 4U;
#line 1794
    outring = outring & ringmask;
#line 1795
    *((unsigned int volatile   *)virt + (unsigned long )outring) = exec_start | 1U;
#line 1795
    outcount = outcount + 1U;
#line 1795
    outring = outring + 4U;
#line 1795
    outring = outring & ringmask;
#line 1796
    *((unsigned int volatile   *)virt + (unsigned long )outring) = (exec_start + exec_len) - 4U;
#line 1796
    outcount = outcount + 1U;
#line 1796
    outring = outring + 4U;
#line 1796
    outring = outring & ringmask;
#line 1797
    *((unsigned int volatile   *)virt + (unsigned long )outring) = 0U;
#line 1797
    outcount = outcount + 1U;
#line 1797
    outring = outring + 4U;
#line 1797
    outring = outring & ringmask;
#line 1798
    dev_priv->ring.tail = (int )outring;
#line 1798
    dev_priv->ring.space = (int )((unsigned int )dev_priv->ring.space - outcount * 4U);
#line 1798
    writel(outring, (void volatile   *)dev_priv->regs + 8240U);
  } else {
#line 1800
    if (dev_priv->ring.space <= 7) {
#line 1800
      i915_wait_ring(dev, 8, "i915_dispatch_gem_execbuffer");
    } else {

    }
#line 1800
    outcount = 0U;
#line 1800
    outring = (unsigned int )dev_priv->ring.tail;
#line 1800
    ringmask = (unsigned int )dev_priv->ring.tail_mask;
#line 1800
    virt = (char volatile   *)dev_priv->ring.virtual_start;
#line 1801
    if (((((((((dev->pci_device == 10610 || dev->pci_device == 10626) || dev->pci_device == 10642) || dev->pci_device == 10658) || dev->pci_device == 10754) || dev->pci_device == 10770) || dev->pci_device == 10818) || dev->pci_device == 11778) || dev->pci_device == 11794) || dev->pci_device == 11810) {
#line 1802
      *((unsigned int volatile   *)virt + (unsigned long )outring) = 411042176U;
#line 1802
      outcount = outcount + 1U;
#line 1802
      outring = outring + 4U;
#line 1802
      outring = outring & ringmask;
#line 1805
      *((unsigned int volatile   *)virt + (unsigned long )outring) = exec_start;
#line 1805
      outcount = outcount + 1U;
#line 1805
      outring = outring + 4U;
#line 1805
      outring = outring & ringmask;
    } else {
#line 1807
      *((unsigned int volatile   *)virt + (unsigned long )outring) = 411041920U;
#line 1807
      outcount = outcount + 1U;
#line 1807
      outring = outring + 4U;
#line 1807
      outring = outring & ringmask;
#line 1809
      *((unsigned int volatile   *)virt + (unsigned long )outring) = exec_start | 1U;
#line 1809
      outcount = outcount + 1U;
#line 1809
      outring = outring + 4U;
#line 1809
      outring = outring & ringmask;
    }
#line 1811
    dev_priv->ring.tail = (int )outring;
#line 1811
    dev_priv->ring.space = (int )((unsigned int )dev_priv->ring.space - outcount * 4U);
#line 1811
    writel(outring, (void volatile   *)dev_priv->regs + 8240U);
  }
#line 1784
  i = i + 1;
  ldv_23989: ;
#line 1784
  if (i < count) {
#line 1785
    goto ldv_23988;
  } else {

  }

#line 1816
  return (0);
}
}
#line 1826 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static int i915_gem_ring_throttle(struct drm_device *dev , struct drm_file *file_priv ) 
{ 
  struct drm_i915_file_private *i915_file_priv ;
  int ret ;
  uint32_t seqno ;

  {
#line 1828
  i915_file_priv = (struct drm_i915_file_private *)file_priv->driver_priv;
#line 1829
  ret = 0;
#line 1832
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 1833
  seqno = i915_file_priv->mm.last_gem_throttle_seqno;
#line 1834
  i915_file_priv->mm.last_gem_throttle_seqno = i915_file_priv->mm.last_gem_seqno;
#line 1836
  if (seqno != 0U) {
#line 1837
    ret = i915_wait_request(dev, seqno);
  } else {

  }
#line 1838
  mutex_unlock(& dev->struct_mutex);
#line 1839
  return (ret);
}
}
#line 1843 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
int i915_gem_execbuffer(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  drm_i915_private_t *dev_priv ;
  struct drm_i915_file_private *i915_file_priv ;
  struct drm_i915_gem_execbuffer *args ;
  struct drm_i915_gem_exec_object *exec_list ;
  struct drm_gem_object **object_list ;
  struct drm_gem_object *batch_obj ;
  int ret ;
  int i ;
  int pinned ;
  uint64_t exec_offset ;
  uint32_t seqno ;
  uint32_t flush_domains ;
  void *tmp ;
  void *tmp___0 ;
  unsigned long tmp___1 ;
  struct drm_gem_object *obj ;
  struct drm_i915_gem_object *obj_priv ;
  long tmp___2 ;
  struct drm_gem_object *obj___0 ;
  struct drm_i915_gem_object *obj_priv___0 ;
  unsigned long tmp___3 ;

  {
#line 1846
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 1847
  i915_file_priv = (struct drm_i915_file_private *)file_priv->driver_priv;
#line 1848
  args = (struct drm_i915_gem_execbuffer *)data;
#line 1849
  exec_list = 0;
#line 1850
  object_list = 0;
#line 1852
  pinned = 0;
#line 1861
  if (args->buffer_count == 0U) {
#line 1862
    printk("<3>[drm:%s] *ERROR* execbuf with %d buffers\n", "i915_gem_execbuffer",
           args->buffer_count);
#line 1863
    return (-22);
  } else {

  }
#line 1866
  tmp = drm_calloc(32UL, (size_t )args->buffer_count, 2);
#line 1866
  exec_list = (struct drm_i915_gem_exec_object *)tmp;
#line 1868
  tmp___0 = drm_calloc(8UL, (size_t )args->buffer_count, 2);
#line 1868
  object_list = (struct drm_gem_object **)tmp___0;
#line 1870
  if ((unsigned long )exec_list == (unsigned long )((struct drm_i915_gem_exec_object *)0) || (unsigned long )object_list == (unsigned long )((struct drm_gem_object **)0)) {
#line 1871
    printk("<3>[drm:%s] *ERROR* Failed to allocate exec or object list for %d buffers\n",
           "i915_gem_execbuffer", args->buffer_count);
#line 1874
    ret = -12;
#line 1875
    goto pre_mutex_err;
  } else {

  }
#line 1877
  tmp___1 = copy_from_user((void *)exec_list, (void const   *)args->buffers_ptr, args->buffer_count * 32U);
#line 1877
  ret = (int )tmp___1;
#line 1881
  if (ret != 0) {
#line 1882
    printk("<3>[drm:%s] *ERROR* copy %d exec entries failed %d\n", "i915_gem_execbuffer",
           args->buffer_count, ret);
#line 1884
    goto pre_mutex_err;
  } else {

  }
#line 1887
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 1891
  if (dev_priv->mm.wedged != 0) {
#line 1892
    printk("<3>[drm:%s] *ERROR* Execbuf while wedged\n", "i915_gem_execbuffer");
#line 1893
    mutex_unlock(& dev->struct_mutex);
#line 1894
    return (-5);
  } else {

  }
#line 1897
  if (dev_priv->mm.suspended != 0) {
#line 1898
    printk("<3>[drm:%s] *ERROR* Execbuf while VT-switched.\n", "i915_gem_execbuffer");
#line 1899
    mutex_unlock(& dev->struct_mutex);
#line 1900
    return (-16);
  } else {

  }
#line 1907
  dev->invalidate_domains = 0U;
#line 1908
  dev->flush_domains = 0U;
#line 1911
  i = 0;
#line 1911
  goto ldv_24020;
  ldv_24019: 
#line 1912
  *(object_list + (unsigned long )i) = drm_gem_object_lookup(dev, file_priv, (int )(exec_list + (unsigned long )i)->handle);
#line 1914
  if ((unsigned long )*(object_list + (unsigned long )i) == (unsigned long )((struct drm_gem_object *)0)) {
#line 1915
    printk("<3>[drm:%s] *ERROR* Invalid object handle %d at index %d\n", "i915_gem_execbuffer",
           (exec_list + (unsigned long )i)->handle, i);
#line 1917
    ret = -9;
#line 1918
    goto err;
  } else {

  }
#line 1921
  (*(object_list + (unsigned long )i))->pending_read_domains = 0U;
#line 1922
  (*(object_list + (unsigned long )i))->pending_write_domain = 0U;
#line 1923
  ret = i915_gem_object_pin_and_relocate(*(object_list + (unsigned long )i), file_priv,
                                         exec_list + (unsigned long )i);
#line 1926
  if (ret != 0) {
#line 1927
    printk("<3>[drm:%s] *ERROR* object bind and relocate failed %d\n", "i915_gem_execbuffer",
           ret);
#line 1928
    goto err;
  } else {

  }
#line 1930
  pinned = i + 1;
#line 1911
  i = i + 1;
  ldv_24020: ;
#line 1911
  if ((uint32_t )i < args->buffer_count) {
#line 1912
    goto ldv_24019;
  } else {

  }
#line 1934
  batch_obj = *(object_list + (unsigned long )(args->buffer_count - 1U));
#line 1935
  batch_obj->pending_read_domains = 8U;
#line 1936
  batch_obj->pending_write_domain = 0U;
#line 1940
  i = 0;
#line 1940
  goto ldv_24025;
  ldv_24024: 
#line 1941
  obj = *(object_list + (unsigned long )i);
#line 1942
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 1944
  if ((unsigned long )obj_priv->gtt_space == (unsigned long )((struct drm_mm_node *)0)) {
#line 1950
    ret = -12;
#line 1951
    goto err;
  } else {

  }
#line 1955
  ret = i915_gem_object_set_domain(obj, obj->pending_read_domains, obj->pending_write_domain);
#line 1958
  if (ret != 0) {
#line 1959
    goto err;
  } else {

  }
#line 1940
  i = i + 1;
  ldv_24025: ;
#line 1940
  if ((uint32_t )i < args->buffer_count) {
#line 1941
    goto ldv_24024;
  } else {

  }
#line 1965
  flush_domains = i915_gem_dev_set_domain(dev);
#line 1976
  exec_offset = (exec_list + (unsigned long )(args->buffer_count - 1U))->offset;
#line 1985
  i915_add_request(dev, flush_domains);
#line 1988
  ret = i915_dispatch_gem_execbuffer(dev, args, exec_offset);
#line 1989
  if (ret != 0) {
#line 1990
    printk("<3>[drm:%s] *ERROR* dispatch failed %d\n", "i915_gem_execbuffer", ret);
#line 1991
    goto err;
  } else {

  }
#line 1998
  flush_domains = i915_retire_commands(dev);
#line 2009
  seqno = i915_add_request(dev, flush_domains);
#line 2010
  tmp___2 = __builtin_expect(seqno == 0U, 0L);
#line 2010
  if (tmp___2 != 0L) {
#line 2010
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                         "i" (2010), "i" (24UL));
    ldv_24027: ;
#line 2010
    goto ldv_24027;
  } else {

  }
#line 2011
  i915_file_priv->mm.last_gem_seqno = seqno;
#line 2012
  i = 0;
#line 2012
  goto ldv_24031;
  ldv_24030: 
#line 2013
  obj___0 = *(object_list + (unsigned long )i);
#line 2014
  obj_priv___0 = (struct drm_i915_gem_object *)obj___0->driver_private;
#line 2016
  i915_gem_object_move_to_active(obj___0);
#line 2017
  obj_priv___0->last_rendering_seqno = seqno;
#line 2012
  i = i + 1;
  ldv_24031: ;
#line 2012
  if ((uint32_t )i < args->buffer_count) {
#line 2013
    goto ldv_24030;
  } else {

  }
#line 2029
  tmp___3 = copy_to_user((void *)args->buffers_ptr, (void const   *)exec_list, args->buffer_count * 32U);
#line 2029
  ret = (int )tmp___3;
#line 2033
  if (ret != 0) {
#line 2034
    printk("<3>[drm:%s] *ERROR* failed to copy %d exec entries back to user (%d)\n",
           "i915_gem_execbuffer", args->buffer_count, ret);
  } else {

  }
  err: ;
#line 2038
  if ((unsigned long )object_list != (unsigned long )((struct drm_gem_object **)0)) {
#line 2039
    i = 0;
#line 2039
    goto ldv_24034;
    ldv_24033: 
#line 2040
    i915_gem_object_unpin(*(object_list + (unsigned long )i));
#line 2039
    i = i + 1;
    ldv_24034: ;
#line 2039
    if (i < pinned) {
#line 2040
      goto ldv_24033;
    } else {

    }
#line 2042
    i = 0;
#line 2042
    goto ldv_24037;
    ldv_24036: 
#line 2043
    drm_gem_object_unreference(*(object_list + (unsigned long )i));
#line 2042
    i = i + 1;
    ldv_24037: ;
#line 2042
    if ((uint32_t )i < args->buffer_count) {
#line 2043
      goto ldv_24036;
    } else {

    }

  } else {

  }
#line 2045
  mutex_unlock(& dev->struct_mutex);
  pre_mutex_err: 
#line 2048
  drm_free((void *)object_list, (unsigned long )args->buffer_count * 8UL, 2);
#line 2050
  drm_free((void *)exec_list, (unsigned long )args->buffer_count * 32UL, 2);
#line 2053
  return (ret);
}
}
#line 2057 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
int i915_gem_object_pin(struct drm_gem_object *obj , uint32_t alignment ) 
{ 
  struct drm_device *dev ;
  struct drm_i915_gem_object *obj_priv ;
  int ret ;
  int tmp ;

  {
#line 2059
  dev = obj->dev;
#line 2060
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 2064
  if ((unsigned long )obj_priv->gtt_space == (unsigned long )((struct drm_mm_node *)0)) {
#line 2065
    ret = i915_gem_object_bind_to_gtt(obj, alignment);
#line 2066
    if (ret != 0) {
#line 2067
      printk("<3>[drm:%s] *ERROR* Failure to bind: %d", "i915_gem_object_pin", ret);
#line 2068
      return (ret);
    } else {

    }
  } else {

  }
#line 2071
  obj_priv->pin_count = obj_priv->pin_count + 1;
#line 2076
  if (obj_priv->pin_count == 1) {
#line 2077
    atomic_inc(& dev->pin_count);
#line 2078
    atomic_add((int )obj->size, & dev->pin_memory);
#line 2079
    if (obj_priv->active == 0 && (obj->write_domain & 4294967230U) == 0U) {
#line 2079
      tmp = list_empty((struct list_head  const  *)(& obj_priv->list));
#line 2079
      if (tmp == 0) {
#line 2083
        list_del_init(& obj_priv->list);
      } else {

      }
    } else {

    }
  } else {

  }
#line 2087
  return (0);
}
}
#line 2091 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void i915_gem_object_unpin(struct drm_gem_object *obj ) 
{ 
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_object *obj_priv ;
  long tmp ;
  long tmp___0 ;

  {
#line 2093
  dev = obj->dev;
#line 2094
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 2095
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 2098
  obj_priv->pin_count = obj_priv->pin_count - 1;
#line 2099
  tmp = __builtin_expect(obj_priv->pin_count < 0, 0L);
#line 2099
  if (tmp != 0L) {
#line 2099
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                         "i" (2099), "i" (24UL));
    ldv_24053: ;
#line 2099
    goto ldv_24053;
  } else {

  }
#line 2100
  tmp___0 = __builtin_expect((unsigned long )obj_priv->gtt_space == (unsigned long )((struct drm_mm_node *)0),
                             0L);
#line 2100
  if (tmp___0 != 0L) {
#line 2100
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                         "i" (2100), "i" (24UL));
    ldv_24054: ;
#line 2100
    goto ldv_24054;
  } else {

  }
#line 2106
  if (obj_priv->pin_count == 0) {
#line 2107
    if (obj_priv->active == 0 && (obj->write_domain & 4294967230U) == 0U) {
#line 2110
      list_move_tail(& obj_priv->list, & dev_priv->mm.inactive_list);
    } else {

    }
#line 2112
    atomic_dec(& dev->pin_count);
#line 2113
    atomic_sub((int )obj->size, & dev->pin_memory);
  } else {

  }
#line 2115
  return;
}
}
#line 2119 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
int i915_gem_pin_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  struct drm_i915_gem_pin *args ;
  struct drm_gem_object *obj ;
  struct drm_i915_gem_object *obj_priv ;
  int ret ;

  {
#line 2122
  args = (struct drm_i915_gem_pin *)data;
#line 2127
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 2129
  obj = drm_gem_object_lookup(dev, file_priv, (int )args->handle);
#line 2130
  if ((unsigned long )obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 2131
    printk("<3>[drm:%s] *ERROR* Bad handle in i915_gem_pin_ioctl(): %d\n", "i915_gem_pin_ioctl",
           args->handle);
#line 2133
    mutex_unlock(& dev->struct_mutex);
#line 2134
    return (-9);
  } else {

  }
#line 2136
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 2138
  ret = i915_gem_object_pin(obj, (uint32_t )args->alignment);
#line 2139
  if (ret != 0) {
#line 2140
    drm_gem_object_unreference(obj);
#line 2141
    mutex_unlock(& dev->struct_mutex);
#line 2142
    return (ret);
  } else {

  }
#line 2148
  if ((int )obj->write_domain & 1) {
#line 2149
    i915_gem_clflush_object(obj);
#line 2150
    drm_agp_chipset_flush(dev);
#line 2151
    obj->write_domain = 0U;
  } else {

  }
#line 2153
  args->offset = (uint64_t )obj_priv->gtt_offset;
#line 2154
  drm_gem_object_unreference(obj);
#line 2155
  mutex_unlock(& dev->struct_mutex);
#line 2157
  return (0);
}
}
#line 2161 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
int i915_gem_unpin_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  struct drm_i915_gem_pin *args ;
  struct drm_gem_object *obj ;

  {
#line 2164
  args = (struct drm_i915_gem_pin *)data;
#line 2167
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 2169
  obj = drm_gem_object_lookup(dev, file_priv, (int )args->handle);
#line 2170
  if ((unsigned long )obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 2171
    printk("<3>[drm:%s] *ERROR* Bad handle in i915_gem_unpin_ioctl(): %d\n", "i915_gem_unpin_ioctl",
           args->handle);
#line 2173
    mutex_unlock(& dev->struct_mutex);
#line 2174
    return (-9);
  } else {

  }
#line 2177
  i915_gem_object_unpin(obj);
#line 2179
  drm_gem_object_unreference(obj);
#line 2180
  mutex_unlock(& dev->struct_mutex);
#line 2181
  return (0);
}
}
#line 2185 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
int i915_gem_busy_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  struct drm_i915_gem_busy *args ;
  struct drm_gem_object *obj ;
  struct drm_i915_gem_object *obj_priv ;

  {
#line 2188
  args = (struct drm_i915_gem_busy *)data;
#line 2192
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 2193
  obj = drm_gem_object_lookup(dev, file_priv, (int )args->handle);
#line 2194
  if ((unsigned long )obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 2195
    printk("<3>[drm:%s] *ERROR* Bad handle in i915_gem_busy_ioctl(): %d\n", "i915_gem_busy_ioctl",
           args->handle);
#line 2197
    mutex_unlock(& dev->struct_mutex);
#line 2198
    return (-9);
  } else {

  }
#line 2201
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 2202
  args->busy = (uint32_t )obj_priv->active;
#line 2204
  drm_gem_object_unreference(obj);
#line 2205
  mutex_unlock(& dev->struct_mutex);
#line 2206
  return (0);
}
}
#line 2210 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
int i915_gem_throttle_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  int tmp ;

  {
#line 2213
  tmp = i915_gem_ring_throttle(dev, file_priv);
#line 2213
  return (tmp);
}
}
#line 2216 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
int i915_gem_init_object(struct drm_gem_object *obj ) 
{ 
  struct drm_i915_gem_object *obj_priv ;
  void *tmp ;

  {
#line 2220
  tmp = drm_calloc(1UL, 88UL, 2);
#line 2220
  obj_priv = (struct drm_i915_gem_object *)tmp;
#line 2221
  if ((unsigned long )obj_priv == (unsigned long )((struct drm_i915_gem_object *)0)) {
#line 2222
    return (-12);
  } else {

  }
#line 2230
  obj->write_domain = 1U;
#line 2231
  obj->read_domains = 1U;
#line 2233
  obj_priv->agp_type = 65536U;
#line 2235
  obj->driver_private = (void *)obj_priv;
#line 2236
  obj_priv->obj = obj;
#line 2237
  INIT_LIST_HEAD(& obj_priv->list);
#line 2238
  return (0);
}
}
#line 2241 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void i915_gem_free_object(struct drm_gem_object *obj ) 
{ 
  struct drm_i915_gem_object *obj_priv ;

  {
#line 2243
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 2245
  goto ldv_24096;
  ldv_24095: 
#line 2246
  i915_gem_object_unpin(obj);
  ldv_24096: ;
#line 2245
  if (obj_priv->pin_count > 0) {
#line 2246
    goto ldv_24095;
  } else {

  }
#line 2248
  i915_gem_object_unbind(obj);
#line 2250
  drm_free((void *)obj_priv->page_cpu_valid, 1UL, 2);
#line 2251
  drm_free(obj->driver_private, 1UL, 2);
#line 2252
  return;
}
}
#line 2255 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static int i915_gem_set_domain(struct drm_gem_object *obj , struct drm_file *file_priv ,
                               uint32_t read_domains , uint32_t write_domain ) 
{ 
  struct drm_device *dev ;
  int ret ;
  uint32_t flush_domains ;
  int tmp ;
  long tmp___0 ;

  {
#line 2260
  dev = obj->dev;
#line 2264
  tmp = mutex_is_locked(& dev->struct_mutex);
#line 2264
  tmp___0 = __builtin_expect(tmp == 0, 0L);
#line 2264
  if (tmp___0 != 0L) {
#line 2264
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                         "i" (2264), "i" (24UL));
    ldv_24107: ;
#line 2264
    goto ldv_24107;
  } else {

  }
#line 2266
  ret = i915_gem_object_set_domain(obj, read_domains, write_domain);
#line 2267
  if (ret != 0) {
#line 2268
    return (ret);
  } else {

  }
#line 2269
  flush_domains = i915_gem_dev_set_domain(obj->dev);
#line 2271
  if ((flush_domains & 4294967230U) != 0U) {
#line 2272
    i915_add_request(dev, flush_domains);
  } else {

  }
#line 2274
  return (0);
}
}
#line 2279 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static int i915_gem_evict_from_list(struct drm_device *dev , struct list_head *head ) 
{ 
  struct drm_gem_object *obj ;
  struct drm_i915_gem_object *obj_priv ;
  int ret ;
  struct list_head  const  *__mptr ;
  int tmp ;

  {
#line 2285
  goto ldv_24119;
  ldv_24118: 
#line 2286
  __mptr = (struct list_head  const  *)head->next;
#line 2286
  obj_priv = (struct drm_i915_gem_object *)__mptr + 0xfffffffffffffff0UL;
#line 2289
  obj = obj_priv->obj;
#line 2291
  if (obj_priv->pin_count != 0) {
#line 2292
    printk("<3>[drm:%s] *ERROR* Pinned object in unbind list\n", "i915_gem_evict_from_list");
#line 2293
    mutex_unlock(& dev->struct_mutex);
#line 2294
    return (-22);
  } else {

  }
#line 2297
  ret = i915_gem_object_unbind(obj);
#line 2298
  if (ret != 0) {
#line 2299
    printk("<3>[drm:%s] *ERROR* Error unbinding object in LeaveVT: %d\n", "i915_gem_evict_from_list",
           ret);
#line 2301
    mutex_unlock(& dev->struct_mutex);
#line 2302
    return (ret);
  } else {

  }
  ldv_24119: 
#line 2285
  tmp = list_empty((struct list_head  const  *)head);
#line 2285
  if (tmp == 0) {
#line 2286
    goto ldv_24118;
  } else {

  }

#line 2307
  return (0);
}
}
#line 2311 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static int i915_gem_idle(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;
  uint32_t seqno ;
  uint32_t cur_seqno ;
  uint32_t last_seqno ;
  int stuck ;
  int ret ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  long tmp___2 ;
  int tmp___3 ;
  long tmp___4 ;
  int tmp___5 ;
  long tmp___6 ;
  int tmp___7 ;
  long tmp___8 ;
  int tmp___9 ;
  long tmp___10 ;
  int tmp___11 ;
  long tmp___12 ;
  int tmp___13 ;
  long tmp___14 ;

  {
#line 2313
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 2317
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 2319
  if (dev_priv->mm.suspended != 0 || (unsigned long )dev_priv->ring.ring_obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 2320
    mutex_unlock(& dev->struct_mutex);
#line 2321
    return (0);
  } else {

  }
#line 2327
  dev_priv->mm.suspended = 1;
#line 2331
  mutex_unlock(& dev->struct_mutex);
#line 2332
  cancel_delayed_work_sync(& dev_priv->mm.retire_work);
#line 2333
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 2335
  i915_kernel_lost_context(dev);
#line 2339
  i915_gem_flush(dev, 4294967230U, 4294967230U);
#line 2341
  seqno = i915_add_request(dev, 4294967230U);
#line 2344
  if (seqno == 0U) {
#line 2345
    mutex_unlock(& dev->struct_mutex);
#line 2346
    return (-12);
  } else {

  }
#line 2349
  dev_priv->mm.waiting_gem_seqno = seqno;
#line 2350
  last_seqno = 0U;
#line 2351
  stuck = 0;
  ldv_24132: 
#line 2353
  cur_seqno = i915_get_gem_seqno(dev);
#line 2354
  tmp = i915_seqno_passed(cur_seqno, seqno);
#line 2354
  if (tmp != 0) {
#line 2355
    goto ldv_24130;
  } else {

  }
#line 2356
  if (last_seqno == cur_seqno) {
#line 2357
    tmp___0 = stuck;
#line 2357
    stuck = stuck + 1;
#line 2357
    if (tmp___0 > 100) {
#line 2358
      printk("<3>[drm:%s] *ERROR* hardware wedged\n", "i915_gem_idle");
#line 2359
      dev_priv->mm.wedged = 1;
#line 2360
      __wake_up(& dev_priv->irq_queue, 1U, 1, 0);
#line 2361
      goto ldv_24130;
    } else {

    }
  } else {

  }
#line 2364
  msleep(10U);
#line 2365
  last_seqno = cur_seqno;
#line 2366
  goto ldv_24132;
  ldv_24130: 
#line 2367
  dev_priv->mm.waiting_gem_seqno = 0U;
#line 2369
  i915_gem_retire_requests(dev);
#line 2374
  tmp___1 = list_empty((struct list_head  const  *)(& dev_priv->mm.active_list));
#line 2374
  tmp___2 = __builtin_expect(tmp___1 == 0, 0L);
#line 2374
  if (tmp___2 != 0L) {
#line 2374
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                         "i" (2374), "i" (24UL));
    ldv_24133: ;
#line 2374
    goto ldv_24133;
  } else {

  }
#line 2375
  tmp___3 = list_empty((struct list_head  const  *)(& dev_priv->mm.flushing_list));
#line 2375
  tmp___4 = __builtin_expect(tmp___3 == 0, 0L);
#line 2375
  if (tmp___4 != 0L) {
#line 2375
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                         "i" (2375), "i" (24UL));
    ldv_24134: ;
#line 2375
    goto ldv_24134;
  } else {

  }
#line 2380
  tmp___5 = list_empty((struct list_head  const  *)(& dev_priv->mm.request_list));
#line 2380
  tmp___6 = __builtin_expect(tmp___5 == 0, 0L);
#line 2380
  if (tmp___6 != 0L) {
#line 2380
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                         "i" (2380), "i" (24UL));
    ldv_24135: ;
#line 2380
    goto ldv_24135;
  } else {

  }
#line 2383
  ret = i915_gem_evict_from_list(dev, & dev_priv->mm.inactive_list);
#line 2384
  if (ret != 0) {
#line 2385
    mutex_unlock(& dev->struct_mutex);
#line 2386
    return (ret);
  } else {

  }
#line 2389
  tmp___7 = list_empty((struct list_head  const  *)(& dev_priv->mm.active_list));
#line 2389
  tmp___8 = __builtin_expect(tmp___7 == 0, 0L);
#line 2389
  if (tmp___8 != 0L) {
#line 2389
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                         "i" (2389), "i" (24UL));
    ldv_24136: ;
#line 2389
    goto ldv_24136;
  } else {

  }
#line 2390
  tmp___9 = list_empty((struct list_head  const  *)(& dev_priv->mm.flushing_list));
#line 2390
  tmp___10 = __builtin_expect(tmp___9 == 0, 0L);
#line 2390
  if (tmp___10 != 0L) {
#line 2390
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                         "i" (2390), "i" (24UL));
    ldv_24137: ;
#line 2390
    goto ldv_24137;
  } else {

  }
#line 2391
  tmp___11 = list_empty((struct list_head  const  *)(& dev_priv->mm.inactive_list));
#line 2391
  tmp___12 = __builtin_expect(tmp___11 == 0, 0L);
#line 2391
  if (tmp___12 != 0L) {
#line 2391
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                         "i" (2391), "i" (24UL));
    ldv_24138: ;
#line 2391
    goto ldv_24138;
  } else {

  }
#line 2392
  tmp___13 = list_empty((struct list_head  const  *)(& dev_priv->mm.request_list));
#line 2392
  tmp___14 = __builtin_expect(tmp___13 == 0, 0L);
#line 2392
  if (tmp___14 != 0L) {
#line 2392
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                         "i" (2392), "i" (24UL));
    ldv_24139: ;
#line 2392
    goto ldv_24139;
  } else {

  }
#line 2394
  i915_gem_cleanup_ringbuffer(dev);
#line 2395
  mutex_unlock(& dev->struct_mutex);
#line 2397
  return (0);
}
}
#line 2401 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static int i915_gem_init_hws(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;
  struct drm_gem_object *obj ;
  struct drm_i915_gem_object *obj_priv ;
  int ret ;

  {
#line 2403
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 2411
  if ((((dev->pci_device != 10690 && dev->pci_device != 10674) && dev->pci_device != 10706) && dev->pci_device != 10818) && ((dev->pci_device != 11778 && dev->pci_device != 11794) && dev->pci_device != 11810)) {
#line 2412
    return (0);
  } else {

  }
#line 2414
  obj = drm_gem_object_alloc(dev, 4096UL);
#line 2415
  if ((unsigned long )obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 2416
    printk("<3>[drm:%s] *ERROR* Failed to allocate status page\n", "i915_gem_init_hws");
#line 2417
    return (-12);
  } else {

  }
#line 2419
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 2420
  obj_priv->agp_type = 65537U;
#line 2422
  ret = i915_gem_object_pin(obj, 4096U);
#line 2423
  if (ret != 0) {
#line 2424
    drm_gem_object_unreference(obj);
#line 2425
    return (ret);
  } else {

  }
#line 2428
  dev_priv->status_gfx_addr = obj_priv->gtt_offset;
#line 2430
  dev_priv->hw_status_page = kmap(*(obj_priv->page_list));
#line 2431
  if ((unsigned long )dev_priv->hw_status_page == (unsigned long )((void *)0)) {
#line 2432
    printk("<3>[drm:%s] *ERROR* Failed to map status page.\n", "i915_gem_init_hws");
#line 2433
    memset((void *)(& dev_priv->hws_map), 0, 40UL);
#line 2434
    drm_gem_object_unreference(obj);
#line 2435
    return (-22);
  } else {

  }
#line 2437
  dev_priv->hws_obj = obj;
#line 2438
  memset(dev_priv->hw_status_page, 0, 4096UL);
#line 2439
  writel(dev_priv->status_gfx_addr, (void volatile   *)dev_priv->regs + 8320U);
#line 2440
  readl((void const volatile   *)dev_priv->regs + 8320U);
#line 2441
  if (drm_debug != 0U) {
#line 2441
    printk("<7>[drm:%s] hws offset: 0x%08x\n", "i915_gem_init_hws", dev_priv->status_gfx_addr);
  } else {

  }
#line 2443
  return (0);
}
}
#line 2447 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static int i915_gem_init_ringbuffer(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;
  struct drm_gem_object *obj ;
  struct drm_i915_gem_object *obj_priv ;
  int ret ;
  u32 head ;
  unsigned int tmp ;
  unsigned int tmp___0 ;
  unsigned int tmp___1 ;
  unsigned int tmp___2 ;
  unsigned int tmp___3 ;
  unsigned int tmp___4 ;
  unsigned int tmp___5 ;
  unsigned int tmp___6 ;
  unsigned int tmp___7 ;
  unsigned int tmp___8 ;
  unsigned int tmp___9 ;
  unsigned int tmp___10 ;
  unsigned int tmp___11 ;
  unsigned int tmp___12 ;

  {
#line 2449
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 2455
  ret = i915_gem_init_hws(dev);
#line 2456
  if (ret != 0) {
#line 2457
    return (ret);
  } else {

  }
#line 2459
  obj = drm_gem_object_alloc(dev, 131072UL);
#line 2460
  if ((unsigned long )obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 2461
    printk("<3>[drm:%s] *ERROR* Failed to allocate ringbuffer\n", "i915_gem_init_ringbuffer");
#line 2462
    return (-12);
  } else {

  }
#line 2464
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 2466
  ret = i915_gem_object_pin(obj, 4096U);
#line 2467
  if (ret != 0) {
#line 2468
    drm_gem_object_unreference(obj);
#line 2469
    return (ret);
  } else {

  }
#line 2473
  dev_priv->ring.Size = obj->size;
#line 2474
  dev_priv->ring.tail_mask = (int )((unsigned int )obj->size - 1U);
#line 2476
  dev_priv->ring.map.offset = (dev->agp)->base + (unsigned long )obj_priv->gtt_offset;
#line 2477
  dev_priv->ring.map.size = obj->size;
#line 2478
  dev_priv->ring.map.type = _DRM_FRAME_BUFFER;
#line 2479
  dev_priv->ring.map.flags = 0;
#line 2480
  dev_priv->ring.map.mtrr = 0;
#line 2482
  drm_core_ioremap_wc(& dev_priv->ring.map, dev);
#line 2483
  if ((unsigned long )dev_priv->ring.map.handle == (unsigned long )((void *)0)) {
#line 2484
    printk("<3>[drm:%s] *ERROR* Failed to map ringbuffer.\n", "i915_gem_init_ringbuffer");
#line 2485
    memset((void *)(& dev_priv->ring), 0, 88UL);
#line 2486
    drm_gem_object_unreference(obj);
#line 2487
    return (-22);
  } else {

  }
#line 2489
  dev_priv->ring.ring_obj = obj;
#line 2490
  dev_priv->ring.virtual_start = (u8 *)dev_priv->ring.map.handle;
#line 2493
  writel(0U, (void volatile   *)dev_priv->regs + 8252U);
#line 2494
  writel(0U, (void volatile   *)dev_priv->regs + 8240U);
#line 2495
  writel(0U, (void volatile   *)dev_priv->regs + 8244U);
#line 2498
  writel(obj_priv->gtt_offset, (void volatile   *)dev_priv->regs + 8248U);
#line 2499
  tmp = readl((void const volatile   *)dev_priv->regs + 8244U);
#line 2499
  head = tmp & 2097148U;
#line 2502
  if (head != 0U) {
#line 2503
    tmp___0 = readl((void const volatile   *)dev_priv->regs + 8248U);
#line 2503
    tmp___1 = readl((void const volatile   *)dev_priv->regs + 8240U);
#line 2503
    tmp___2 = readl((void const volatile   *)dev_priv->regs + 8244U);
#line 2503
    tmp___3 = readl((void const volatile   *)dev_priv->regs + 8252U);
#line 2503
    printk("<3>[drm:%s] *ERROR* Ring head not reset to zero ctl %08x head %08x tail %08x start %08x\n",
           "i915_gem_init_ringbuffer", tmp___3, tmp___2, tmp___1, tmp___0);
#line 2509
    writel(0U, (void volatile   *)dev_priv->regs + 8244U);
#line 2511
    tmp___4 = readl((void const volatile   *)dev_priv->regs + 8248U);
#line 2511
    tmp___5 = readl((void const volatile   *)dev_priv->regs + 8240U);
#line 2511
    tmp___6 = readl((void const volatile   *)dev_priv->regs + 8244U);
#line 2511
    tmp___7 = readl((void const volatile   *)dev_priv->regs + 8252U);
#line 2511
    printk("<3>[drm:%s] *ERROR* Ring head forced to zero ctl %08x head %08x tail %08x start %08x\n",
           "i915_gem_init_ringbuffer", tmp___7, tmp___6, tmp___5, tmp___4);
  } else {

  }
#line 2519
  writel((((unsigned int )obj->size - 4096U) & 2093056U) | 1U, (void volatile   *)dev_priv->regs + 8252U);
#line 2524
  tmp___8 = readl((void const volatile   *)dev_priv->regs + 8244U);
#line 2524
  head = tmp___8 & 2097148U;
#line 2527
  if (head != 0U) {
#line 2528
    tmp___9 = readl((void const volatile   *)dev_priv->regs + 8248U);
#line 2528
    tmp___10 = readl((void const volatile   *)dev_priv->regs + 8240U);
#line 2528
    tmp___11 = readl((void const volatile   *)dev_priv->regs + 8244U);
#line 2528
    tmp___12 = readl((void const volatile   *)dev_priv->regs + 8252U);
#line 2528
    printk("<3>[drm:%s] *ERROR* Ring initialization failed ctl %08x head %08x tail %08x start %08x\n",
           "i915_gem_init_ringbuffer", tmp___12, tmp___11, tmp___10, tmp___9);
#line 2534
    return (-5);
  } else {

  }
#line 2538
  i915_kernel_lost_context(dev);
#line 2540
  return (0);
}
}
#line 2544 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
static void i915_gem_cleanup_ringbuffer(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;
  struct drm_gem_object *obj ;
  struct drm_i915_gem_object *obj_priv ;

  {
#line 2546
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 2548
  if ((unsigned long )dev_priv->ring.ring_obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 2549
    return;
  } else {

  }
#line 2551
  drm_core_ioremapfree(& dev_priv->ring.map, dev);
#line 2553
  i915_gem_object_unpin(dev_priv->ring.ring_obj);
#line 2554
  drm_gem_object_unreference(dev_priv->ring.ring_obj);
#line 2555
  dev_priv->ring.ring_obj = 0;
#line 2556
  memset((void *)(& dev_priv->ring), 0, 88UL);
#line 2558
  if ((unsigned long )dev_priv->hws_obj != (unsigned long )((struct drm_gem_object *)0)) {
#line 2559
    obj = dev_priv->hws_obj;
#line 2560
    obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 2563
    i915_gem_object_unpin(obj);
#line 2564
    drm_gem_object_unreference(obj);
#line 2565
    dev_priv->hws_obj = 0;
#line 2566
    memset((void *)(& dev_priv->hws_map), 0, 40UL);
#line 2567
    dev_priv->hw_status_page = 0;
#line 2570
    writel(536866816U, (void volatile   *)dev_priv->regs + 8320U);
  } else {

  }
#line 2572
  return;
}
}
#line 2575 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
int i915_gem_entervt_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  drm_i915_private_t *dev_priv ;
  int ret ;
  int tmp ;
  long tmp___0 ;
  int tmp___1 ;
  long tmp___2 ;
  int tmp___3 ;
  long tmp___4 ;
  int tmp___5 ;
  long tmp___6 ;

  {
#line 2578
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 2581
  if (dev_priv->mm.wedged != 0) {
#line 2582
    printk("<3>[drm:%s] *ERROR* Reenabling wedged hardware, good luck\n", "i915_gem_entervt_ioctl");
#line 2583
    dev_priv->mm.wedged = 0;
  } else {

  }
#line 2586
  ret = i915_gem_init_ringbuffer(dev);
#line 2587
  if (ret != 0) {
#line 2588
    return (ret);
  } else {

  }
#line 2590
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 2591
  tmp = list_empty((struct list_head  const  *)(& dev_priv->mm.active_list));
#line 2591
  tmp___0 = __builtin_expect(tmp == 0, 0L);
#line 2591
  if (tmp___0 != 0L) {
#line 2591
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                         "i" (2591), "i" (24UL));
    ldv_24171: ;
#line 2591
    goto ldv_24171;
  } else {

  }
#line 2592
  tmp___1 = list_empty((struct list_head  const  *)(& dev_priv->mm.flushing_list));
#line 2592
  tmp___2 = __builtin_expect(tmp___1 == 0, 0L);
#line 2592
  if (tmp___2 != 0L) {
#line 2592
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                         "i" (2592), "i" (24UL));
    ldv_24172: ;
#line 2592
    goto ldv_24172;
  } else {

  }
#line 2593
  tmp___3 = list_empty((struct list_head  const  *)(& dev_priv->mm.inactive_list));
#line 2593
  tmp___4 = __builtin_expect(tmp___3 == 0, 0L);
#line 2593
  if (tmp___4 != 0L) {
#line 2593
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                         "i" (2593), "i" (24UL));
    ldv_24173: ;
#line 2593
    goto ldv_24173;
  } else {

  }
#line 2594
  tmp___5 = list_empty((struct list_head  const  *)(& dev_priv->mm.request_list));
#line 2594
  tmp___6 = __builtin_expect(tmp___5 == 0, 0L);
#line 2594
  if (tmp___6 != 0L) {
#line 2594
    __asm__  volatile   ("1:\tud2\n.pushsection __bug_table,\"a\"\n2:\t.quad 1b, %c0\n\t.word %c1, 0\n\t.org 2b+%c2\n.popsection": : "i" ((char *)"/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"),
                         "i" (2594), "i" (24UL));
    ldv_24174: ;
#line 2594
    goto ldv_24174;
  } else {

  }
#line 2595
  dev_priv->mm.suspended = 0;
#line 2596
  mutex_unlock(& dev->struct_mutex);
#line 2598
  drm_irq_install(dev);
#line 2600
  return (0);
}
}
#line 2604 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
int i915_gem_leavevt_ioctl(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  int ret ;

  {
#line 2609
  ret = i915_gem_idle(dev);
#line 2610
  drm_irq_uninstall(dev);
#line 2612
  return (ret);
}
}
#line 2616 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void i915_gem_lastclose(struct drm_device *dev ) 
{ 
  int ret ;

  {
#line 2620
  ret = i915_gem_idle(dev);
#line 2621
  if (ret != 0) {
#line 2622
    printk("<3>[drm:%s] *ERROR* failed to idle hardware: %d\n", "i915_gem_lastclose",
           ret);
  } else {

  }
#line 2623
  return;
}
}
#line 2626 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void i915_gem_load(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;
  struct lock_class_key __key ;
  atomic_long_t __constr_expr_0 ;
  struct lock_class_key __key___0 ;
  atomic_long_t __constr_expr_1 ;

  {
#line 2628
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 2630
  INIT_LIST_HEAD(& dev_priv->mm.active_list);
#line 2631
  INIT_LIST_HEAD(& dev_priv->mm.flushing_list);
#line 2632
  INIT_LIST_HEAD(& dev_priv->mm.inactive_list);
#line 2633
  INIT_LIST_HEAD(& dev_priv->mm.request_list);
#line 2634
  __constr_expr_0.counter = 0L;
#line 2634
  dev_priv->mm.retire_work.work.data = __constr_expr_0;
#line 2634
  lockdep_init_map(& dev_priv->mm.retire_work.work.lockdep_map, "&(&dev_priv->mm.retire_work)->work",
                   & __key, 0);
#line 2634
  INIT_LIST_HEAD(& dev_priv->mm.retire_work.work.entry);
#line 2634
  dev_priv->mm.retire_work.work.func = & i915_gem_retire_work_handler;
#line 2634
  init_timer(& dev_priv->mm.retire_work.timer);
#line 2636
  __constr_expr_1.counter = 0L;
#line 2636
  dev_priv->mm.vblank_work.data = __constr_expr_1;
#line 2636
  lockdep_init_map(& dev_priv->mm.vblank_work.lockdep_map, "&dev_priv->mm.vblank_work",
                   & __key___0, 0);
#line 2636
  INIT_LIST_HEAD(& dev_priv->mm.vblank_work.entry);
#line 2636
  dev_priv->mm.vblank_work.func = & i915_gem_vblank_work_handler;
#line 2638
  dev_priv->mm.next_gem_seqno = 1U;
#line 2640
  i915_gem_detect_bit_6_swizzle(dev);
#line 2641
  return;
}
}
#line 2643 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void ldv___ldv_spin_lock_263(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 2648
  ldv_spin_lock_lock_of_NOT_ARG_SIGN();
#line 2650
  __ldv_spin_lock(ldv_func_arg1);
#line 2651
  return;
}
}
#line 2653 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void ldv___ldv_spin_unlock_264(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 2658
  ldv_spin_unlock_lock_of_NOT_ARG_SIGN();
#line 2660
  __ldv_spin_unlock(ldv_func_arg1);
#line 2661
  return;
}
}
#line 2663 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
int ldv___ldv_spin_trylock_265(spinlock_t *ldv_func_arg1 ) 
{ 
  ldv_func_ret_type___1 ldv_func_res ;
  int tmp ;
  int tmp___0 ;

  {
#line 2668
  tmp = __ldv_spin_trylock(ldv_func_arg1);
#line 2668
  ldv_func_res = tmp;
#line 2670
  tmp___0 = ldv_spin_trylock_lock_of_NOT_ARG_SIGN();
#line 2670
  return (tmp___0);
#line 2672
  return (ldv_func_res);
}
}
#line 2675 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void ldv___ldv_spin_lock_266(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 2680
  ldv_spin_lock_dcache_lock();
#line 2682
  __ldv_spin_lock(ldv_func_arg1);
#line 2683
  return;
}
}
#line 2685 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void ldv___ldv_spin_lock_267(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 2690
  ldv_spin_lock_d_lock_of_dentry();
#line 2692
  __ldv_spin_lock(ldv_func_arg1);
#line 2693
  return;
}
}
#line 2695 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void ldv___ldv_spin_unlock_268(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 2700
  ldv_spin_unlock_d_lock_of_dentry();
#line 2702
  __ldv_spin_unlock(ldv_func_arg1);
#line 2703
  return;
}
}
#line 2705 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void ldv___ldv_spin_unlock_269(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 2710
  ldv_spin_unlock_dcache_lock();
#line 2712
  __ldv_spin_unlock(ldv_func_arg1);
#line 2713
  return;
}
}
#line 2715 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void ldv___ldv_spin_lock_270(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 2720
  ldv_spin_lock_d_lock_of_dentry();
#line 2722
  __ldv_spin_lock(ldv_func_arg1);
#line 2723
  return;
}
}
#line 2725 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void ldv___ldv_spin_unlock_271(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 2730
  ldv_spin_unlock_d_lock_of_dentry();
#line 2732
  __ldv_spin_unlock(ldv_func_arg1);
#line 2733
  return;
}
}
#line 2735 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void ldv___ldv_spin_lock_272(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 2740
  ldv_spin_lock_i_lock_of_inode();
#line 2742
  __ldv_spin_lock(ldv_func_arg1);
#line 2743
  return;
}
}
#line 2745 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void ldv___ldv_spin_unlock_273(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 2750
  ldv_spin_unlock_i_lock_of_inode();
#line 2752
  __ldv_spin_unlock(ldv_func_arg1);
#line 2753
  return;
}
}
#line 2755 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void ldv___ldv_spin_lock_274(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 2760
  ldv_spin_lock_d_lock_of_dentry();
#line 2762
  __ldv_spin_lock(ldv_func_arg1);
#line 2763
  return;
}
}
#line 2765 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void ldv___ldv_spin_unlock_275(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 2770
  ldv_spin_unlock_d_lock_of_dentry();
#line 2772
  __ldv_spin_unlock(ldv_func_arg1);
#line 2773
  return;
}
}
#line 2775 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void ldv___ldv_spin_lock_276(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 2780
  ldv_spin_lock_siglock_of_sighand_struct();
#line 2782
  __ldv_spin_lock(ldv_func_arg1);
#line 2783
  return;
}
}
#line 2785 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void ldv___ldv_spin_unlock_277(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 2790
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 2792
  __ldv_spin_unlock(ldv_func_arg1);
#line 2793
  return;
}
}
#line 2795 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void ldv___ldv_spin_lock_278(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 2800
  ldv_spin_lock_alloc_lock_of_task_struct();
#line 2802
  __ldv_spin_lock(ldv_func_arg1);
#line 2803
  return;
}
}
#line 2805 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void ldv___ldv_spin_unlock_279(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 2810
  ldv_spin_unlock_alloc_lock_of_task_struct();
#line 2812
  __ldv_spin_unlock(ldv_func_arg1);
#line 2813
  return;
}
}
#line 2815 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem.c.prepared"
void ldv___ldv_spin_unlock_280(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 2820
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 2822
  __ldv_spin_unlock(ldv_func_arg1);
#line 2823
  return;
}
}
#line 8 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_debug.c.prepared"
void ldv___ldv_spin_lock_299(spinlock_t *ldv_func_arg1 ) ;
#line 12
void ldv___ldv_spin_lock_302(spinlock_t *ldv_func_arg1 ) ;
#line 16
void ldv___ldv_spin_lock_303(spinlock_t *ldv_func_arg1 ) ;
#line 20
void ldv___ldv_spin_lock_306(spinlock_t *ldv_func_arg1 ) ;
#line 24
void ldv___ldv_spin_lock_308(spinlock_t *ldv_func_arg1 ) ;
#line 28
void ldv___ldv_spin_lock_310(spinlock_t *ldv_func_arg1 ) ;
#line 32
void ldv___ldv_spin_lock_312(spinlock_t *ldv_func_arg1 ) ;
#line 36
void ldv___ldv_spin_lock_314(spinlock_t *ldv_func_arg1 ) ;
#line 41
void ldv___ldv_spin_unlock_300(spinlock_t *ldv_func_arg1 ) ;
#line 45
void ldv___ldv_spin_unlock_304(spinlock_t *ldv_func_arg1 ) ;
#line 49
void ldv___ldv_spin_unlock_305(spinlock_t *ldv_func_arg1 ) ;
#line 53
void ldv___ldv_spin_unlock_307(spinlock_t *ldv_func_arg1 ) ;
#line 57
void ldv___ldv_spin_unlock_309(spinlock_t *ldv_func_arg1 ) ;
#line 61
void ldv___ldv_spin_unlock_311(spinlock_t *ldv_func_arg1 ) ;
#line 65
void ldv___ldv_spin_unlock_313(spinlock_t *ldv_func_arg1 ) ;
#line 69
void ldv___ldv_spin_unlock_315(spinlock_t *ldv_func_arg1 ) ;
#line 73
void ldv___ldv_spin_unlock_316(spinlock_t *ldv_func_arg1 ) ;
#line 78
int ldv___ldv_spin_trylock_301(spinlock_t *ldv_func_arg1 ) ;
#line 116 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_debug.c.prepared"
void ldv___ldv_spin_lock_299(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 121
  ldv_spin_lock_lock_of_NOT_ARG_SIGN();
#line 123
  __ldv_spin_lock(ldv_func_arg1);
#line 124
  return;
}
}
#line 126 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_debug.c.prepared"
void ldv___ldv_spin_unlock_300(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 131
  ldv_spin_unlock_lock_of_NOT_ARG_SIGN();
#line 133
  __ldv_spin_unlock(ldv_func_arg1);
#line 134
  return;
}
}
#line 136 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_debug.c.prepared"
int ldv___ldv_spin_trylock_301(spinlock_t *ldv_func_arg1 ) 
{ 
  ldv_func_ret_type___1 ldv_func_res ;
  int tmp ;
  int tmp___0 ;

  {
#line 141
  tmp = __ldv_spin_trylock(ldv_func_arg1);
#line 141
  ldv_func_res = tmp;
#line 143
  tmp___0 = ldv_spin_trylock_lock_of_NOT_ARG_SIGN();
#line 143
  return (tmp___0);
#line 145
  return (ldv_func_res);
}
}
#line 148 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_debug.c.prepared"
void ldv___ldv_spin_lock_302(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 153
  ldv_spin_lock_dcache_lock();
#line 155
  __ldv_spin_lock(ldv_func_arg1);
#line 156
  return;
}
}
#line 158 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_debug.c.prepared"
void ldv___ldv_spin_lock_303(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 163
  ldv_spin_lock_d_lock_of_dentry();
#line 165
  __ldv_spin_lock(ldv_func_arg1);
#line 166
  return;
}
}
#line 168 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_debug.c.prepared"
void ldv___ldv_spin_unlock_304(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 173
  ldv_spin_unlock_d_lock_of_dentry();
#line 175
  __ldv_spin_unlock(ldv_func_arg1);
#line 176
  return;
}
}
#line 178 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_debug.c.prepared"
void ldv___ldv_spin_unlock_305(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 183
  ldv_spin_unlock_dcache_lock();
#line 185
  __ldv_spin_unlock(ldv_func_arg1);
#line 186
  return;
}
}
#line 188 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_debug.c.prepared"
void ldv___ldv_spin_lock_306(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 193
  ldv_spin_lock_d_lock_of_dentry();
#line 195
  __ldv_spin_lock(ldv_func_arg1);
#line 196
  return;
}
}
#line 198 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_debug.c.prepared"
void ldv___ldv_spin_unlock_307(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 203
  ldv_spin_unlock_d_lock_of_dentry();
#line 205
  __ldv_spin_unlock(ldv_func_arg1);
#line 206
  return;
}
}
#line 208 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_debug.c.prepared"
void ldv___ldv_spin_lock_308(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 213
  ldv_spin_lock_i_lock_of_inode();
#line 215
  __ldv_spin_lock(ldv_func_arg1);
#line 216
  return;
}
}
#line 218 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_debug.c.prepared"
void ldv___ldv_spin_unlock_309(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 223
  ldv_spin_unlock_i_lock_of_inode();
#line 225
  __ldv_spin_unlock(ldv_func_arg1);
#line 226
  return;
}
}
#line 228 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_debug.c.prepared"
void ldv___ldv_spin_lock_310(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 233
  ldv_spin_lock_d_lock_of_dentry();
#line 235
  __ldv_spin_lock(ldv_func_arg1);
#line 236
  return;
}
}
#line 238 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_debug.c.prepared"
void ldv___ldv_spin_unlock_311(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 243
  ldv_spin_unlock_d_lock_of_dentry();
#line 245
  __ldv_spin_unlock(ldv_func_arg1);
#line 246
  return;
}
}
#line 248 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_debug.c.prepared"
void ldv___ldv_spin_lock_312(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 253
  ldv_spin_lock_siglock_of_sighand_struct();
#line 255
  __ldv_spin_lock(ldv_func_arg1);
#line 256
  return;
}
}
#line 258 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_debug.c.prepared"
void ldv___ldv_spin_unlock_313(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 263
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 265
  __ldv_spin_unlock(ldv_func_arg1);
#line 266
  return;
}
}
#line 268 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_debug.c.prepared"
void ldv___ldv_spin_lock_314(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 273
  ldv_spin_lock_alloc_lock_of_task_struct();
#line 275
  __ldv_spin_lock(ldv_func_arg1);
#line 276
  return;
}
}
#line 278 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_debug.c.prepared"
void ldv___ldv_spin_unlock_315(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 283
  ldv_spin_unlock_alloc_lock_of_task_struct();
#line 285
  __ldv_spin_unlock(ldv_func_arg1);
#line 286
  return;
}
}
#line 288 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_debug.c.prepared"
void ldv___ldv_spin_unlock_316(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 293
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 295
  __ldv_spin_unlock(ldv_func_arg1);
#line 296
  return;
}
}
#line 163 "include/linux/kernel.h"
extern int sprintf(char * , char const   *  , ...) ;
#line 8 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
void ldv___ldv_spin_lock_335(spinlock_t *ldv_func_arg1 ) ;
#line 12
void ldv___ldv_spin_lock_338(spinlock_t *ldv_func_arg1 ) ;
#line 16
void ldv___ldv_spin_lock_339(spinlock_t *ldv_func_arg1 ) ;
#line 20
void ldv___ldv_spin_lock_342(spinlock_t *ldv_func_arg1 ) ;
#line 24
void ldv___ldv_spin_lock_344(spinlock_t *ldv_func_arg1 ) ;
#line 28
void ldv___ldv_spin_lock_346(spinlock_t *ldv_func_arg1 ) ;
#line 32
void ldv___ldv_spin_lock_348(spinlock_t *ldv_func_arg1 ) ;
#line 36
void ldv___ldv_spin_lock_350(spinlock_t *ldv_func_arg1 ) ;
#line 41
void ldv___ldv_spin_unlock_336(spinlock_t *ldv_func_arg1 ) ;
#line 45
void ldv___ldv_spin_unlock_340(spinlock_t *ldv_func_arg1 ) ;
#line 49
void ldv___ldv_spin_unlock_341(spinlock_t *ldv_func_arg1 ) ;
#line 53
void ldv___ldv_spin_unlock_343(spinlock_t *ldv_func_arg1 ) ;
#line 57
void ldv___ldv_spin_unlock_345(spinlock_t *ldv_func_arg1 ) ;
#line 61
void ldv___ldv_spin_unlock_347(spinlock_t *ldv_func_arg1 ) ;
#line 65
void ldv___ldv_spin_unlock_349(spinlock_t *ldv_func_arg1 ) ;
#line 69
void ldv___ldv_spin_unlock_351(spinlock_t *ldv_func_arg1 ) ;
#line 73
void ldv___ldv_spin_unlock_352(spinlock_t *ldv_func_arg1 ) ;
#line 78
int ldv___ldv_spin_trylock_337(spinlock_t *ldv_func_arg1 ) ;
#line 118 "include/linux/proc_fs.h"
extern struct proc_dir_entry *create_proc_entry(char const   * , mode_t  , struct proc_dir_entry * ) ;
#line 124
extern void remove_proc_entry(char const   * , struct proc_dir_entry * ) ;
#line 117 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
static int i915_gem_active_info(char *buf , char **start , off_t offset , int request ,
                                int *eof , void *data ) 
{ 
  struct drm_minor *minor ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_object *obj_priv ;
  int len ;
  int tmp ;
  struct list_head  const  *__mptr ;
  struct drm_gem_object *obj ;
  int tmp___0 ;
  int tmp___1 ;
  struct list_head  const  *__mptr___0 ;

  {
#line 120
  minor = (struct drm_minor *)data;
#line 121
  dev = minor->dev;
#line 122
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 124
  len = 0;
#line 126
  if ((unsigned long )offset > 4016UL) {
#line 127
    *eof = 1;
#line 128
    return (0);
  } else {

  }
#line 131
  *start = buf + (unsigned long )offset;
#line 132
  *eof = 0;
#line 133
  tmp = sprintf(buf + (unsigned long )len, "Active:\n");
#line 133
  len = tmp + len;
#line 133
  if ((unsigned int )len > 4016U) {
#line 133
    *eof = 1;
#line 133
    return ((int )((unsigned int )len - (unsigned int )offset));
  } else {

  }
#line 134
  __mptr = (struct list_head  const  *)dev_priv->mm.active_list.next;
#line 134
  obj_priv = (struct drm_i915_gem_object *)__mptr + 0xfffffffffffffff0UL;
#line 134
  goto ldv_23369;
  ldv_23368: 
#line 137
  obj = obj_priv->obj;
#line 138
  if (obj->name != 0) {
#line 139
    tmp___0 = sprintf(buf + (unsigned long )len, "    %p(%d): %08x %08x %d\n", obj,
                      obj->name, obj->read_domains, obj->write_domain, obj_priv->last_rendering_seqno);
#line 139
    len = tmp___0 + len;
#line 139
    if ((unsigned int )len > 4016U) {
#line 139
      *eof = 1;
#line 139
      return ((int )((unsigned int )len - (unsigned int )offset));
    } else {

    }
  } else {
#line 144
    tmp___1 = sprintf(buf + (unsigned long )len, "       %p: %08x %08x %d\n", obj,
                      obj->read_domains, obj->write_domain, obj_priv->last_rendering_seqno);
#line 144
    len = tmp___1 + len;
#line 144
    if ((unsigned int )len > 4016U) {
#line 144
      *eof = 1;
#line 144
      return ((int )((unsigned int )len - (unsigned int )offset));
    } else {

    }
  }
#line 134
  __mptr___0 = (struct list_head  const  *)obj_priv->list.next;
#line 134
  obj_priv = (struct drm_i915_gem_object *)__mptr___0 + 0xfffffffffffffff0UL;
  ldv_23369: 
#line 134
  __builtin_prefetch((void const   *)obj_priv->list.next);
#line 134
  if ((unsigned long )(& obj_priv->list) != (unsigned long )(& dev_priv->mm.active_list)) {
#line 135
    goto ldv_23368;
  } else {

  }

#line 150
  if ((off_t )len > (off_t )request + offset) {
#line 151
    return (request);
  } else {

  }
#line 152
  *eof = 1;
#line 153
  return ((int )((unsigned int )len - (unsigned int )offset));
}
}
#line 156 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
static int i915_gem_flushing_info(char *buf , char **start , off_t offset , int request ,
                                  int *eof , void *data ) 
{ 
  struct drm_minor *minor ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_object *obj_priv ;
  int len ;
  int tmp ;
  struct list_head  const  *__mptr ;
  struct drm_gem_object *obj ;
  int tmp___0 ;
  int tmp___1 ;
  struct list_head  const  *__mptr___0 ;

  {
#line 159
  minor = (struct drm_minor *)data;
#line 160
  dev = minor->dev;
#line 161
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 163
  len = 0;
#line 165
  if ((unsigned long )offset > 4016UL) {
#line 166
    *eof = 1;
#line 167
    return (0);
  } else {

  }
#line 170
  *start = buf + (unsigned long )offset;
#line 171
  *eof = 0;
#line 172
  tmp = sprintf(buf + (unsigned long )len, "Flushing:\n");
#line 172
  len = tmp + len;
#line 172
  if ((unsigned int )len > 4016U) {
#line 172
    *eof = 1;
#line 172
    return ((int )((unsigned int )len - (unsigned int )offset));
  } else {

  }
#line 173
  __mptr = (struct list_head  const  *)dev_priv->mm.flushing_list.next;
#line 173
  obj_priv = (struct drm_i915_gem_object *)__mptr + 0xfffffffffffffff0UL;
#line 173
  goto ldv_23390;
  ldv_23389: 
#line 176
  obj = obj_priv->obj;
#line 177
  if (obj->name != 0) {
#line 178
    tmp___0 = sprintf(buf + (unsigned long )len, "    %p(%d): %08x %08x %d\n", obj,
                      obj->name, obj->read_domains, obj->write_domain, obj_priv->last_rendering_seqno);
#line 178
    len = tmp___0 + len;
#line 178
    if ((unsigned int )len > 4016U) {
#line 178
      *eof = 1;
#line 178
      return ((int )((unsigned int )len - (unsigned int )offset));
    } else {

    }
  } else {
#line 183
    tmp___1 = sprintf(buf + (unsigned long )len, "       %p: %08x %08x %d\n", obj,
                      obj->read_domains, obj->write_domain, obj_priv->last_rendering_seqno);
#line 183
    len = tmp___1 + len;
#line 183
    if ((unsigned int )len > 4016U) {
#line 183
      *eof = 1;
#line 183
      return ((int )((unsigned int )len - (unsigned int )offset));
    } else {

    }
  }
#line 173
  __mptr___0 = (struct list_head  const  *)obj_priv->list.next;
#line 173
  obj_priv = (struct drm_i915_gem_object *)__mptr___0 + 0xfffffffffffffff0UL;
  ldv_23390: 
#line 173
  __builtin_prefetch((void const   *)obj_priv->list.next);
#line 173
  if ((unsigned long )(& obj_priv->list) != (unsigned long )(& dev_priv->mm.flushing_list)) {
#line 174
    goto ldv_23389;
  } else {

  }

#line 188
  if ((off_t )len > (off_t )request + offset) {
#line 189
    return (request);
  } else {

  }
#line 190
  *eof = 1;
#line 191
  return ((int )((unsigned int )len - (unsigned int )offset));
}
}
#line 194 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
static int i915_gem_inactive_info(char *buf , char **start , off_t offset , int request ,
                                  int *eof , void *data ) 
{ 
  struct drm_minor *minor ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_object *obj_priv ;
  int len ;
  int tmp ;
  struct list_head  const  *__mptr ;
  struct drm_gem_object *obj ;
  int tmp___0 ;
  int tmp___1 ;
  struct list_head  const  *__mptr___0 ;

  {
#line 197
  minor = (struct drm_minor *)data;
#line 198
  dev = minor->dev;
#line 199
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 201
  len = 0;
#line 203
  if ((unsigned long )offset > 4016UL) {
#line 204
    *eof = 1;
#line 205
    return (0);
  } else {

  }
#line 208
  *start = buf + (unsigned long )offset;
#line 209
  *eof = 0;
#line 210
  tmp = sprintf(buf + (unsigned long )len, "Inactive:\n");
#line 210
  len = tmp + len;
#line 210
  if ((unsigned int )len > 4016U) {
#line 210
    *eof = 1;
#line 210
    return ((int )((unsigned int )len - (unsigned int )offset));
  } else {

  }
#line 211
  __mptr = (struct list_head  const  *)dev_priv->mm.inactive_list.next;
#line 211
  obj_priv = (struct drm_i915_gem_object *)__mptr + 0xfffffffffffffff0UL;
#line 211
  goto ldv_23411;
  ldv_23410: 
#line 214
  obj = obj_priv->obj;
#line 215
  if (obj->name != 0) {
#line 216
    tmp___0 = sprintf(buf + (unsigned long )len, "    %p(%d): %08x %08x %d\n", obj,
                      obj->name, obj->read_domains, obj->write_domain, obj_priv->last_rendering_seqno);
#line 216
    len = tmp___0 + len;
#line 216
    if ((unsigned int )len > 4016U) {
#line 216
      *eof = 1;
#line 216
      return ((int )((unsigned int )len - (unsigned int )offset));
    } else {

    }
  } else {
#line 221
    tmp___1 = sprintf(buf + (unsigned long )len, "       %p: %08x %08x %d\n", obj,
                      obj->read_domains, obj->write_domain, obj_priv->last_rendering_seqno);
#line 221
    len = tmp___1 + len;
#line 221
    if ((unsigned int )len > 4016U) {
#line 221
      *eof = 1;
#line 221
      return ((int )((unsigned int )len - (unsigned int )offset));
    } else {

    }
  }
#line 211
  __mptr___0 = (struct list_head  const  *)obj_priv->list.next;
#line 211
  obj_priv = (struct drm_i915_gem_object *)__mptr___0 + 0xfffffffffffffff0UL;
  ldv_23411: 
#line 211
  __builtin_prefetch((void const   *)obj_priv->list.next);
#line 211
  if ((unsigned long )(& obj_priv->list) != (unsigned long )(& dev_priv->mm.inactive_list)) {
#line 212
    goto ldv_23410;
  } else {

  }

#line 226
  if ((off_t )len > (off_t )request + offset) {
#line 227
    return (request);
  } else {

  }
#line 228
  *eof = 1;
#line 229
  return ((int )((unsigned int )len - (unsigned int )offset));
}
}
#line 232 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
static int i915_gem_request_info(char *buf , char **start , off_t offset , int request ,
                                 int *eof , void *data ) 
{ 
  struct drm_minor *minor ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  struct drm_i915_gem_request *gem_request ;
  int len ;
  int tmp ;
  struct list_head  const  *__mptr ;
  int tmp___0 ;
  struct list_head  const  *__mptr___0 ;

  {
#line 235
  minor = (struct drm_minor *)data;
#line 236
  dev = minor->dev;
#line 237
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 239
  len = 0;
#line 241
  if ((unsigned long )offset > 4016UL) {
#line 242
    *eof = 1;
#line 243
    return (0);
  } else {

  }
#line 246
  *start = buf + (unsigned long )offset;
#line 247
  *eof = 0;
#line 248
  tmp = sprintf(buf + (unsigned long )len, "Request:\n");
#line 248
  len = tmp + len;
#line 248
  if ((unsigned int )len > 4016U) {
#line 248
    *eof = 1;
#line 248
    return ((int )((unsigned int )len - (unsigned int )offset));
  } else {

  }
#line 249
  __mptr = (struct list_head  const  *)dev_priv->mm.request_list.next;
#line 249
  gem_request = (struct drm_i915_gem_request *)__mptr + 0xffffffffffffffe8UL;
#line 249
  goto ldv_23431;
  ldv_23430: 
#line 252
  tmp___0 = sprintf(buf + (unsigned long )len, "    %d @ %d %08x\n", gem_request->seqno,
                    (int )((unsigned int )jiffies - (unsigned int )gem_request->emitted_jiffies),
                    gem_request->flush_domains);
#line 252
  len = tmp___0 + len;
#line 252
  if ((unsigned int )len > 4016U) {
#line 252
    *eof = 1;
#line 252
    return ((int )((unsigned int )len - (unsigned int )offset));
  } else {

  }
#line 249
  __mptr___0 = (struct list_head  const  *)gem_request->list.next;
#line 249
  gem_request = (struct drm_i915_gem_request *)__mptr___0 + 0xffffffffffffffe8UL;
  ldv_23431: 
#line 249
  __builtin_prefetch((void const   *)gem_request->list.next);
#line 249
  if ((unsigned long )(& gem_request->list) != (unsigned long )(& dev_priv->mm.request_list)) {
#line 250
    goto ldv_23430;
  } else {

  }

#line 257
  if ((off_t )len > (off_t )request + offset) {
#line 258
    return (request);
  } else {

  }
#line 259
  *eof = 1;
#line 260
  return ((int )((unsigned int )len - (unsigned int )offset));
}
}
#line 263 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
static int i915_gem_seqno_info(char *buf , char **start , off_t offset , int request ,
                               int *eof , void *data ) 
{ 
  struct drm_minor *minor ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  int len ;
  uint32_t tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;

  {
#line 266
  minor = (struct drm_minor *)data;
#line 267
  dev = minor->dev;
#line 268
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 269
  len = 0;
#line 271
  if ((unsigned long )offset > 4016UL) {
#line 272
    *eof = 1;
#line 273
    return (0);
  } else {

  }
#line 276
  *start = buf + (unsigned long )offset;
#line 277
  *eof = 0;
#line 278
  tmp = i915_get_gem_seqno(dev);
#line 278
  tmp___0 = sprintf(buf + (unsigned long )len, "Current sequence: %d\n", tmp);
#line 278
  len = tmp___0 + len;
#line 278
  if ((unsigned int )len > 4016U) {
#line 278
    *eof = 1;
#line 278
    return ((int )((unsigned int )len - (unsigned int )offset));
  } else {

  }
#line 279
  tmp___1 = sprintf(buf + (unsigned long )len, "Waiter sequence:  %d\n", dev_priv->mm.waiting_gem_seqno);
#line 279
  len = tmp___1 + len;
#line 279
  if ((unsigned int )len > 4016U) {
#line 279
    *eof = 1;
#line 279
    return ((int )((unsigned int )len - (unsigned int )offset));
  } else {

  }
#line 281
  tmp___2 = sprintf(buf + (unsigned long )len, "IRQ sequence:     %d\n", dev_priv->mm.irq_gem_seqno);
#line 281
  len = tmp___2 + len;
#line 281
  if ((unsigned int )len > 4016U) {
#line 281
    *eof = 1;
#line 281
    return ((int )((unsigned int )len - (unsigned int )offset));
  } else {

  }
#line 282
  if ((off_t )len > (off_t )request + offset) {
#line 283
    return (request);
  } else {

  }
#line 284
  *eof = 1;
#line 285
  return ((int )((unsigned int )len - (unsigned int )offset));
}
}
#line 289 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
static int i915_interrupt_info(char *buf , char **start , off_t offset , int request ,
                               int *eof , void *data ) 
{ 
  struct drm_minor *minor ;
  struct drm_device *dev ;
  drm_i915_private_t *dev_priv ;
  int len ;
  unsigned int tmp ;
  int tmp___0 ;
  unsigned int tmp___1 ;
  int tmp___2 ;
  unsigned int tmp___3 ;
  int tmp___4 ;
  unsigned int tmp___5 ;
  int tmp___6 ;
  unsigned int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  uint32_t tmp___10 ;
  int tmp___11 ;
  int tmp___12 ;
  int tmp___13 ;

  {
#line 292
  minor = (struct drm_minor *)data;
#line 293
  dev = minor->dev;
#line 294
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 295
  len = 0;
#line 297
  if ((unsigned long )offset > 4016UL) {
#line 298
    *eof = 1;
#line 299
    return (0);
  } else {

  }
#line 302
  *start = buf + (unsigned long )offset;
#line 303
  *eof = 0;
#line 304
  tmp = readl((void const volatile   *)dev_priv->regs + 8352U);
#line 304
  tmp___0 = sprintf(buf + (unsigned long )len, "Interrupt enable:    %08x\n", tmp);
#line 304
  len = tmp___0 + len;
#line 304
  if ((unsigned int )len > 4016U) {
#line 304
    *eof = 1;
#line 304
    return ((int )((unsigned int )len - (unsigned int )offset));
  } else {

  }
#line 306
  tmp___1 = readl((void const volatile   *)dev_priv->regs + 8356U);
#line 306
  tmp___2 = sprintf(buf + (unsigned long )len, "Interrupt identity:  %08x\n", tmp___1);
#line 306
  len = tmp___2 + len;
#line 306
  if ((unsigned int )len > 4016U) {
#line 306
    *eof = 1;
#line 306
    return ((int )((unsigned int )len - (unsigned int )offset));
  } else {

  }
#line 308
  tmp___3 = readl((void const volatile   *)dev_priv->regs + 8360U);
#line 308
  tmp___4 = sprintf(buf + (unsigned long )len, "Interrupt mask:      %08x\n", tmp___3);
#line 308
  len = tmp___4 + len;
#line 308
  if ((unsigned int )len > 4016U) {
#line 308
    *eof = 1;
#line 308
    return ((int )((unsigned int )len - (unsigned int )offset));
  } else {

  }
#line 310
  tmp___5 = readl((void const volatile   *)dev_priv->regs + 458788U);
#line 310
  tmp___6 = sprintf(buf + (unsigned long )len, "Pipe A stat:         %08x\n", tmp___5);
#line 310
  len = tmp___6 + len;
#line 310
  if ((unsigned int )len > 4016U) {
#line 310
    *eof = 1;
#line 310
    return ((int )((unsigned int )len - (unsigned int )offset));
  } else {

  }
#line 312
  tmp___7 = readl((void const volatile   *)dev_priv->regs + 462884U);
#line 312
  tmp___8 = sprintf(buf + (unsigned long )len, "Pipe B stat:         %08x\n", tmp___7);
#line 312
  len = tmp___8 + len;
#line 312
  if ((unsigned int )len > 4016U) {
#line 312
    *eof = 1;
#line 312
    return ((int )((unsigned int )len - (unsigned int )offset));
  } else {

  }
#line 314
  tmp___9 = sprintf(buf + (unsigned long )len, "Interrupts received: %d\n", dev_priv->irq_received.counter);
#line 314
  len = tmp___9 + len;
#line 314
  if ((unsigned int )len > 4016U) {
#line 314
    *eof = 1;
#line 314
    return ((int )((unsigned int )len - (unsigned int )offset));
  } else {

  }
#line 316
  tmp___10 = i915_get_gem_seqno(dev);
#line 316
  tmp___11 = sprintf(buf + (unsigned long )len, "Current sequence:    %d\n", tmp___10);
#line 316
  len = tmp___11 + len;
#line 316
  if ((unsigned int )len > 4016U) {
#line 316
    *eof = 1;
#line 316
    return ((int )((unsigned int )len - (unsigned int )offset));
  } else {

  }
#line 318
  tmp___12 = sprintf(buf + (unsigned long )len, "Waiter sequence:     %d\n", dev_priv->mm.waiting_gem_seqno);
#line 318
  len = tmp___12 + len;
#line 318
  if ((unsigned int )len > 4016U) {
#line 318
    *eof = 1;
#line 318
    return ((int )((unsigned int )len - (unsigned int )offset));
  } else {

  }
#line 320
  tmp___13 = sprintf(buf + (unsigned long )len, "IRQ sequence:        %d\n", dev_priv->mm.irq_gem_seqno);
#line 320
  len = tmp___13 + len;
#line 320
  if ((unsigned int )len > 4016U) {
#line 320
    *eof = 1;
#line 320
    return ((int )((unsigned int )len - (unsigned int )offset));
  } else {

  }
#line 322
  if ((off_t )len > (off_t )request + offset) {
#line 323
    return (request);
  } else {

  }
#line 324
  *eof = 1;
#line 325
  return ((int )((unsigned int )len - (unsigned int )offset));
}
}
#line 333 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
static struct drm_proc_list i915_gem_proc_list[6U]  = {      {"i915_gem_active", & i915_gem_active_info}, 
        {"i915_gem_flushing", & i915_gem_flushing_info}, 
        {"i915_gem_inactive", & i915_gem_inactive_info}, 
        {"i915_gem_request", & i915_gem_request_info}, 
        {"i915_gem_seqno", & i915_gem_seqno_info}, 
        {"i915_gem_interrupt", & i915_interrupt_info}};
#line 344 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
int i915_gem_proc_init(struct drm_minor *minor ) 
{ 
  struct proc_dir_entry *ent ;
  int i ;
  int j ;

  {
#line 349
  i = 0;
#line 349
  goto ldv_23478;
  ldv_23477: 
#line 350
  ent = create_proc_entry(i915_gem_proc_list[i].name, 33060U, minor->dev_root);
#line 352
  if ((unsigned long )ent == (unsigned long )((struct proc_dir_entry *)0)) {
#line 353
    printk("<3>[drm:%s] *ERROR* Cannot create /proc/dri/.../%s\n", "i915_gem_proc_init",
           i915_gem_proc_list[i].name);
#line 355
    j = 0;
#line 355
    goto ldv_23475;
    ldv_23474: 
#line 356
    remove_proc_entry(i915_gem_proc_list[i].name, minor->dev_root);
#line 355
    j = j + 1;
    ldv_23475: ;
#line 355
    if (j < i) {
#line 356
      goto ldv_23474;
    } else {

    }

#line 358
    return (-1);
  } else {

  }
#line 360
  ent->read_proc = i915_gem_proc_list[i].f;
#line 361
  ent->data = (void *)minor;
#line 349
  i = i + 1;
  ldv_23478: ;
#line 349
  if ((unsigned int )i <= 5U) {
#line 350
    goto ldv_23477;
  } else {

  }

#line 363
  return (0);
}
}
#line 366 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
void i915_gem_proc_cleanup(struct drm_minor *minor ) 
{ 
  int i ;

  {
#line 370
  if ((unsigned long )minor->dev_root == (unsigned long )((struct proc_dir_entry *)0)) {
#line 371
    return;
  } else {

  }
#line 373
  i = 0;
#line 373
  goto ldv_23485;
  ldv_23484: 
#line 374
  remove_proc_entry(i915_gem_proc_list[i].name, minor->dev_root);
#line 373
  i = i + 1;
  ldv_23485: ;
#line 373
  if ((unsigned int )i <= 5U) {
#line 374
    goto ldv_23484;
  } else {

  }

#line 378
  return;
}
}
#line 377 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
void ldv___ldv_spin_lock_335(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 382
  ldv_spin_lock_lock_of_NOT_ARG_SIGN();
#line 384
  __ldv_spin_lock(ldv_func_arg1);
#line 385
  return;
}
}
#line 387 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
void ldv___ldv_spin_unlock_336(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 392
  ldv_spin_unlock_lock_of_NOT_ARG_SIGN();
#line 394
  __ldv_spin_unlock(ldv_func_arg1);
#line 395
  return;
}
}
#line 397 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
int ldv___ldv_spin_trylock_337(spinlock_t *ldv_func_arg1 ) 
{ 
  ldv_func_ret_type___1 ldv_func_res ;
  int tmp ;
  int tmp___0 ;

  {
#line 402
  tmp = __ldv_spin_trylock(ldv_func_arg1);
#line 402
  ldv_func_res = tmp;
#line 404
  tmp___0 = ldv_spin_trylock_lock_of_NOT_ARG_SIGN();
#line 404
  return (tmp___0);
#line 406
  return (ldv_func_res);
}
}
#line 409 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
void ldv___ldv_spin_lock_338(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 414
  ldv_spin_lock_dcache_lock();
#line 416
  __ldv_spin_lock(ldv_func_arg1);
#line 417
  return;
}
}
#line 419 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
void ldv___ldv_spin_lock_339(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 424
  ldv_spin_lock_d_lock_of_dentry();
#line 426
  __ldv_spin_lock(ldv_func_arg1);
#line 427
  return;
}
}
#line 429 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
void ldv___ldv_spin_unlock_340(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 434
  ldv_spin_unlock_d_lock_of_dentry();
#line 436
  __ldv_spin_unlock(ldv_func_arg1);
#line 437
  return;
}
}
#line 439 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
void ldv___ldv_spin_unlock_341(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 444
  ldv_spin_unlock_dcache_lock();
#line 446
  __ldv_spin_unlock(ldv_func_arg1);
#line 447
  return;
}
}
#line 449 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
void ldv___ldv_spin_lock_342(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 454
  ldv_spin_lock_d_lock_of_dentry();
#line 456
  __ldv_spin_lock(ldv_func_arg1);
#line 457
  return;
}
}
#line 459 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
void ldv___ldv_spin_unlock_343(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 464
  ldv_spin_unlock_d_lock_of_dentry();
#line 466
  __ldv_spin_unlock(ldv_func_arg1);
#line 467
  return;
}
}
#line 469 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
void ldv___ldv_spin_lock_344(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 474
  ldv_spin_lock_i_lock_of_inode();
#line 476
  __ldv_spin_lock(ldv_func_arg1);
#line 477
  return;
}
}
#line 479 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
void ldv___ldv_spin_unlock_345(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 484
  ldv_spin_unlock_i_lock_of_inode();
#line 486
  __ldv_spin_unlock(ldv_func_arg1);
#line 487
  return;
}
}
#line 489 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
void ldv___ldv_spin_lock_346(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 494
  ldv_spin_lock_d_lock_of_dentry();
#line 496
  __ldv_spin_lock(ldv_func_arg1);
#line 497
  return;
}
}
#line 499 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
void ldv___ldv_spin_unlock_347(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 504
  ldv_spin_unlock_d_lock_of_dentry();
#line 506
  __ldv_spin_unlock(ldv_func_arg1);
#line 507
  return;
}
}
#line 509 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
void ldv___ldv_spin_lock_348(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 514
  ldv_spin_lock_siglock_of_sighand_struct();
#line 516
  __ldv_spin_lock(ldv_func_arg1);
#line 517
  return;
}
}
#line 519 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
void ldv___ldv_spin_unlock_349(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 524
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 526
  __ldv_spin_unlock(ldv_func_arg1);
#line 527
  return;
}
}
#line 529 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
void ldv___ldv_spin_lock_350(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 534
  ldv_spin_lock_alloc_lock_of_task_struct();
#line 536
  __ldv_spin_lock(ldv_func_arg1);
#line 537
  return;
}
}
#line 539 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
void ldv___ldv_spin_unlock_351(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 544
  ldv_spin_unlock_alloc_lock_of_task_struct();
#line 546
  __ldv_spin_unlock(ldv_func_arg1);
#line 547
  return;
}
}
#line 549 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_proc.c.prepared"
void ldv___ldv_spin_unlock_352(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 554
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 556
  __ldv_spin_unlock(ldv_func_arg1);
#line 557
  return;
}
}
#line 8 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
void ldv___ldv_spin_lock_371(spinlock_t *ldv_func_arg1 ) ;
#line 12
void ldv___ldv_spin_lock_374(spinlock_t *ldv_func_arg1 ) ;
#line 16
void ldv___ldv_spin_lock_375(spinlock_t *ldv_func_arg1 ) ;
#line 20
void ldv___ldv_spin_lock_378(spinlock_t *ldv_func_arg1 ) ;
#line 24
void ldv___ldv_spin_lock_380(spinlock_t *ldv_func_arg1 ) ;
#line 28
void ldv___ldv_spin_lock_382(spinlock_t *ldv_func_arg1 ) ;
#line 32
void ldv___ldv_spin_lock_384(spinlock_t *ldv_func_arg1 ) ;
#line 36
void ldv___ldv_spin_lock_386(spinlock_t *ldv_func_arg1 ) ;
#line 41
void ldv___ldv_spin_unlock_372(spinlock_t *ldv_func_arg1 ) ;
#line 45
void ldv___ldv_spin_unlock_376(spinlock_t *ldv_func_arg1 ) ;
#line 49
void ldv___ldv_spin_unlock_377(spinlock_t *ldv_func_arg1 ) ;
#line 53
void ldv___ldv_spin_unlock_379(spinlock_t *ldv_func_arg1 ) ;
#line 57
void ldv___ldv_spin_unlock_381(spinlock_t *ldv_func_arg1 ) ;
#line 61
void ldv___ldv_spin_unlock_383(spinlock_t *ldv_func_arg1 ) ;
#line 65
void ldv___ldv_spin_unlock_385(spinlock_t *ldv_func_arg1 ) ;
#line 69
void ldv___ldv_spin_unlock_387(spinlock_t *ldv_func_arg1 ) ;
#line 73
void ldv___ldv_spin_unlock_388(spinlock_t *ldv_func_arg1 ) ;
#line 78
int ldv___ldv_spin_trylock_373(spinlock_t *ldv_func_arg1 ) ;
#line 19 "include/asm/io.h"
__inline static unsigned short readw(void const volatile   *addr ) 
{ 
  unsigned short ret ;

  {
#line 19
  __asm__  volatile   ("movw %1,%0": "=r" (ret): "m" (*((unsigned short volatile   *)addr)): "memory");
#line 19
  return (ret);
}
}
#line 170 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
void i915_gem_detect_bit_6_swizzle(struct drm_device *dev ) 
{ 
  drm_i915_private_t *dev_priv ;
  uint32_t swizzle_x ;
  uint32_t swizzle_y ;
  uint32_t dcc ;
  unsigned short tmp ;
  unsigned short tmp___0 ;

  {
#line 172
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 173
  swizzle_x = 5U;
#line 174
  swizzle_y = 5U;
#line 176
  if ((((((dev->pci_device != 9602 && dev->pci_device != 9610) && dev->pci_device != 9618) && dev->pci_device != 10098) && (dev->pci_device != 10146 && dev->pci_device != 10158)) && (((((((((dev->pci_device != 10610 && dev->pci_device != 10626) && dev->pci_device != 10642) && dev->pci_device != 10658) && dev->pci_device != 10754) && dev->pci_device != 10770) && dev->pci_device != 10818) && dev->pci_device != 11778) && dev->pci_device != 11794) && dev->pci_device != 11810)) && ((dev->pci_device != 10690 && dev->pci_device != 10674) && dev->pci_device != 10706)) {
#line 180
    swizzle_x = 0U;
#line 181
    swizzle_y = 0U;
  } else
#line 182
  if ((((((((((((dev->pci_device != 10610 && dev->pci_device != 10626) && dev->pci_device != 10642) && dev->pci_device != 10658) && dev->pci_device != 10754) && dev->pci_device != 10770) && dev->pci_device != 10818) && dev->pci_device != 11778) && dev->pci_device != 11794) && dev->pci_device != 11810) && ((dev->pci_device != 10690 && dev->pci_device != 10674) && dev->pci_device != 10706)) || dev->pci_device == 10754) || dev->pci_device == 10818) {
#line 193
    dcc = readl((void const volatile   *)dev_priv->regs + 66048U);
#line 194
    switch (dcc & 3U) {
    case 0U: ;
    case 1U: 
#line 197
    swizzle_x = 0U;
#line 198
    swizzle_y = 0U;
#line 199
    goto ldv_23359;
    case 2U: ;
#line 201
    if (((dev->pci_device == 9602 || dev->pci_device == 9610) || dev->pci_device == 9618) || (dcc & 1024U) != 0U) {
#line 203
      swizzle_x = 2U;
#line 204
      swizzle_y = 1U;
    } else
#line 205
    if (dev->pci_device == 10754 || dev->pci_device == 10818) {
#line 209
      swizzle_x = 4U;
#line 210
      swizzle_y = 3U;
    } else {
#line 213
      swizzle_x = 5U;
#line 214
      swizzle_y = 5U;
    }
#line 216
    goto ldv_23359;
    }
    ldv_23359: ;
#line 218
    if (dcc == 4294967295U) {
#line 219
      printk("<3>[drm:%s] *ERROR* Couldn\'t read from MCHBAR.  Disabling tiling.\n",
             "i915_gem_detect_bit_6_swizzle");
#line 221
      swizzle_x = 5U;
#line 222
      swizzle_y = 5U;
    } else {

    }
  } else {
#line 245
    tmp = readw((void const volatile   *)dev_priv->regs + 66054U);
#line 245
    tmp___0 = readw((void const volatile   *)dev_priv->regs + 67078U);
#line 245
    if ((int )tmp != (int )tmp___0) {
#line 246
      swizzle_x = 0U;
#line 247
      swizzle_y = 0U;
    } else {
#line 249
      swizzle_x = 2U;
#line 250
      swizzle_y = 1U;
    }
  }
#line 254
  dev_priv->mm.bit_6_swizzle_x = swizzle_x;
#line 255
  dev_priv->mm.bit_6_swizzle_y = swizzle_y;
#line 256
  return;
}
}
#line 263 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
int i915_gem_set_tiling(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  struct drm_i915_gem_set_tiling *args ;
  drm_i915_private_t *dev_priv ;
  struct drm_gem_object *obj ;
  struct drm_i915_gem_object *obj_priv ;

  {
#line 266
  args = (struct drm_i915_gem_set_tiling *)data;
#line 267
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 271
  obj = drm_gem_object_lookup(dev, file_priv, (int )args->handle);
#line 272
  if ((unsigned long )obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 273
    return (-22);
  } else {

  }
#line 274
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 276
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 278
  if (args->tiling_mode == 0U) {
#line 279
    obj_priv->tiling_mode = 0U;
#line 280
    args->swizzle_mode = 0U;
  } else {
#line 282
    if (args->tiling_mode == 1U) {
#line 283
      args->swizzle_mode = dev_priv->mm.bit_6_swizzle_x;
    } else {
#line 285
      args->swizzle_mode = dev_priv->mm.bit_6_swizzle_y;
    }
#line 287
    if (args->swizzle_mode == 5U) {
#line 288
      args->tiling_mode = 0U;
#line 289
      args->swizzle_mode = 0U;
    } else {

    }
  }
#line 292
  obj_priv->tiling_mode = args->tiling_mode;
#line 294
  mutex_unlock(& dev->struct_mutex);
#line 296
  drm_gem_object_unreference(obj);
#line 298
  return (0);
}
}
#line 305 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
int i915_gem_get_tiling(struct drm_device *dev , void *data , struct drm_file *file_priv ) 
{ 
  struct drm_i915_gem_get_tiling *args ;
  drm_i915_private_t *dev_priv ;
  struct drm_gem_object *obj ;
  struct drm_i915_gem_object *obj_priv ;

  {
#line 308
  args = (struct drm_i915_gem_get_tiling *)data;
#line 309
  dev_priv = (drm_i915_private_t *)dev->dev_private;
#line 313
  obj = drm_gem_object_lookup(dev, file_priv, (int )args->handle);
#line 314
  if ((unsigned long )obj == (unsigned long )((struct drm_gem_object *)0)) {
#line 315
    return (-22);
  } else {

  }
#line 316
  obj_priv = (struct drm_i915_gem_object *)obj->driver_private;
#line 318
  mutex_lock_nested(& dev->struct_mutex, 0U);
#line 320
  args->tiling_mode = obj_priv->tiling_mode;
#line 321
  switch (obj_priv->tiling_mode) {
  case (uint32_t )1: 
#line 323
  args->swizzle_mode = dev_priv->mm.bit_6_swizzle_x;
#line 324
  goto ldv_23381;
  case (uint32_t )2: 
#line 326
  args->swizzle_mode = dev_priv->mm.bit_6_swizzle_y;
#line 327
  goto ldv_23381;
  case (uint32_t )0: 
#line 329
  args->swizzle_mode = 0U;
#line 330
  goto ldv_23381;
  default: 
#line 332
  printk("<3>[drm:%s] *ERROR* unknown tiling mode\n", "i915_gem_get_tiling");
  }
  ldv_23381: 
#line 335
  mutex_unlock(& dev->struct_mutex);
#line 337
  drm_gem_object_unreference(obj);
#line 339
  return (0);
}
}
#line 342 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
void ldv___ldv_spin_lock_371(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 347
  ldv_spin_lock_lock_of_NOT_ARG_SIGN();
#line 349
  __ldv_spin_lock(ldv_func_arg1);
#line 350
  return;
}
}
#line 352 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
void ldv___ldv_spin_unlock_372(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 357
  ldv_spin_unlock_lock_of_NOT_ARG_SIGN();
#line 359
  __ldv_spin_unlock(ldv_func_arg1);
#line 360
  return;
}
}
#line 362 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
int ldv___ldv_spin_trylock_373(spinlock_t *ldv_func_arg1 ) 
{ 
  ldv_func_ret_type___1 ldv_func_res ;
  int tmp ;
  int tmp___0 ;

  {
#line 367
  tmp = __ldv_spin_trylock(ldv_func_arg1);
#line 367
  ldv_func_res = tmp;
#line 369
  tmp___0 = ldv_spin_trylock_lock_of_NOT_ARG_SIGN();
#line 369
  return (tmp___0);
#line 371
  return (ldv_func_res);
}
}
#line 374 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
void ldv___ldv_spin_lock_374(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 379
  ldv_spin_lock_dcache_lock();
#line 381
  __ldv_spin_lock(ldv_func_arg1);
#line 382
  return;
}
}
#line 384 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
void ldv___ldv_spin_lock_375(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 389
  ldv_spin_lock_d_lock_of_dentry();
#line 391
  __ldv_spin_lock(ldv_func_arg1);
#line 392
  return;
}
}
#line 394 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
void ldv___ldv_spin_unlock_376(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 399
  ldv_spin_unlock_d_lock_of_dentry();
#line 401
  __ldv_spin_unlock(ldv_func_arg1);
#line 402
  return;
}
}
#line 404 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
void ldv___ldv_spin_unlock_377(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 409
  ldv_spin_unlock_dcache_lock();
#line 411
  __ldv_spin_unlock(ldv_func_arg1);
#line 412
  return;
}
}
#line 414 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
void ldv___ldv_spin_lock_378(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 419
  ldv_spin_lock_d_lock_of_dentry();
#line 421
  __ldv_spin_lock(ldv_func_arg1);
#line 422
  return;
}
}
#line 424 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
void ldv___ldv_spin_unlock_379(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 429
  ldv_spin_unlock_d_lock_of_dentry();
#line 431
  __ldv_spin_unlock(ldv_func_arg1);
#line 432
  return;
}
}
#line 434 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
void ldv___ldv_spin_lock_380(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 439
  ldv_spin_lock_i_lock_of_inode();
#line 441
  __ldv_spin_lock(ldv_func_arg1);
#line 442
  return;
}
}
#line 444 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
void ldv___ldv_spin_unlock_381(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 449
  ldv_spin_unlock_i_lock_of_inode();
#line 451
  __ldv_spin_unlock(ldv_func_arg1);
#line 452
  return;
}
}
#line 454 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
void ldv___ldv_spin_lock_382(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 459
  ldv_spin_lock_d_lock_of_dentry();
#line 461
  __ldv_spin_lock(ldv_func_arg1);
#line 462
  return;
}
}
#line 464 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
void ldv___ldv_spin_unlock_383(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 469
  ldv_spin_unlock_d_lock_of_dentry();
#line 471
  __ldv_spin_unlock(ldv_func_arg1);
#line 472
  return;
}
}
#line 474 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
void ldv___ldv_spin_lock_384(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 479
  ldv_spin_lock_siglock_of_sighand_struct();
#line 481
  __ldv_spin_lock(ldv_func_arg1);
#line 482
  return;
}
}
#line 484 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
void ldv___ldv_spin_unlock_385(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 489
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 491
  __ldv_spin_unlock(ldv_func_arg1);
#line 492
  return;
}
}
#line 494 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
void ldv___ldv_spin_lock_386(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 499
  ldv_spin_lock_alloc_lock_of_task_struct();
#line 501
  __ldv_spin_lock(ldv_func_arg1);
#line 502
  return;
}
}
#line 504 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
void ldv___ldv_spin_unlock_387(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 509
  ldv_spin_unlock_alloc_lock_of_task_struct();
#line 511
  __ldv_spin_unlock(ldv_func_arg1);
#line 512
  return;
}
}
#line 514 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_gem_tiling.c.prepared"
void ldv___ldv_spin_unlock_388(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 519
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 521
  __ldv_spin_unlock(ldv_func_arg1);
#line 522
  return;
}
}
#line 8 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
void ldv___ldv_spin_lock_407(spinlock_t *ldv_func_arg1 ) ;
#line 12
void ldv___ldv_spin_lock_410(spinlock_t *ldv_func_arg1 ) ;
#line 16
void ldv___ldv_spin_lock_412(spinlock_t *ldv_func_arg1 ) ;
#line 20
void ldv___ldv_spin_lock_415(spinlock_t *ldv_func_arg1 ) ;
#line 24
void ldv___ldv_spin_lock_416(spinlock_t *ldv_func_arg1 ) ;
#line 28
void ldv___ldv_spin_lock_419(spinlock_t *ldv_func_arg1 ) ;
#line 32
void ldv___ldv_spin_lock_421(spinlock_t *ldv_func_arg1 ) ;
#line 36
void ldv___ldv_spin_lock_423(spinlock_t *ldv_func_arg1 ) ;
#line 41
void ldv___ldv_spin_unlock_408(spinlock_t *ldv_func_arg1 ) ;
#line 45
void ldv___ldv_spin_unlock_411(spinlock_t *ldv_func_arg1 ) ;
#line 49
void ldv___ldv_spin_unlock_413(spinlock_t *ldv_func_arg1 ) ;
#line 53
void ldv___ldv_spin_unlock_414(spinlock_t *ldv_func_arg1 ) ;
#line 57
void ldv___ldv_spin_unlock_417(spinlock_t *ldv_func_arg1 ) ;
#line 61
void ldv___ldv_spin_unlock_418(spinlock_t *ldv_func_arg1 ) ;
#line 65
void ldv___ldv_spin_unlock_420(spinlock_t *ldv_func_arg1 ) ;
#line 69
void ldv___ldv_spin_unlock_422(spinlock_t *ldv_func_arg1 ) ;
#line 73
void ldv___ldv_spin_unlock_424(spinlock_t *ldv_func_arg1 ) ;
#line 78
int ldv___ldv_spin_trylock_409(spinlock_t *ldv_func_arg1 ) ;
#line 207 "include/asm/compat.h"
__inline static void *compat_alloc_user_space(long len ) 
{ 
  struct pt_regs *regs ;
  struct task_struct *tmp ;

  {
#line 209
  tmp = get_current();
#line 209
  regs = (struct pt_regs *)(tmp->thread.sp0 + 0xffffffffffffffffUL);
#line 210
  return ((void *)(regs->sp - (unsigned long )len));
}
}
#line 27 "include/linux/smp_lock.h"
extern void lock_kernel(void) ;
#line 28
extern void unlock_kernel(void) ;
#line 210 "include/asm/uaccess.h"
extern void __put_user_bad(void) ;
#line 990 "include/drm/drmP.h"
extern long drm_compat_ioctl(struct file * , unsigned int  , unsigned long  ) ;
#line 130 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
static int compat_i915_batchbuffer(struct file *file , unsigned int cmd , unsigned long arg ) 
{ 
  drm_i915_batchbuffer32_t batchbuffer32 ;
  drm_i915_batchbuffer_t *batchbuffer ;
  unsigned long tmp ;
  void *tmp___0 ;
  unsigned long flag ;
  unsigned long roksum ;
  struct thread_info *tmp___1 ;
  long tmp___2 ;
  long __pu_err ;
  long __pu_err___0 ;
  long __pu_err___1 ;
  long __pu_err___2 ;
  long __pu_err___3 ;
  long __pu_err___4 ;
  int tmp___3 ;

  {
#line 136
  tmp = copy_from_user((void *)(& batchbuffer32), (void const   *)arg, 24U);
#line 136
  if (tmp != 0UL) {
#line 138
    return (-14);
  } else {

  }
#line 140
  tmp___0 = compat_alloc_user_space(32L);
#line 140
  batchbuffer = (drm_i915_batchbuffer_t *)tmp___0;
#line 141
  tmp___1 = current_thread_info();
#line 141
  __asm__  ("add %3,%1 ; sbb %0,%0 ; cmp %1,%4 ; sbb $0,%0": "=&r" (flag), "=r" (roksum): "1" (batchbuffer),
            "g" (32L), "rm" (tmp___1->addr_limit.seg));
#line 141
  tmp___2 = __builtin_expect(flag == 0UL, 1L);
#line 148
  if (tmp___2 == 0L) {
#line 150
    return (-14);
  } else {
#line 142
    __pu_err = 0L;
#line 142
    switch (4UL) {
    case 1UL: 
#line 142
    __asm__  volatile   ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "iq" (batchbuffer32.start),
                         "m" (*((struct __large_struct *)(& batchbuffer->start))),
                         "i" (-14), "0" (__pu_err));
#line 142
    goto ldv_22941;
    case 2UL: 
#line 142
    __asm__  volatile   ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" (batchbuffer32.start),
                         "m" (*((struct __large_struct *)(& batchbuffer->start))),
                         "i" (-14), "0" (__pu_err));
#line 142
    goto ldv_22941;
    case 4UL: 
#line 142
    __asm__  volatile   ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" (batchbuffer32.start),
                         "m" (*((struct __large_struct *)(& batchbuffer->start))),
                         "i" (-14), "0" (__pu_err));
#line 142
    goto ldv_22941;
    case 8UL: 
#line 142
    __asm__  volatile   ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "Zr" (batchbuffer32.start),
                         "m" (*((struct __large_struct *)(& batchbuffer->start))),
                         "i" (-14), "0" (__pu_err));
#line 142
    goto ldv_22941;
    default: 
#line 142
    __put_user_bad();
    }
    ldv_22941: ;
#line 148
    if (__pu_err != 0L) {
#line 150
      return (-14);
    } else {
#line 143
      __pu_err___0 = 0L;
#line 143
      switch (4UL) {
      case 1UL: 
#line 143
      __asm__  volatile   ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "iq" (batchbuffer32.used),
                           "m" (*((struct __large_struct *)(& batchbuffer->used))),
                           "i" (-14), "0" (__pu_err___0));
#line 143
      goto ldv_22949;
      case 2UL: 
#line 143
      __asm__  volatile   ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "ir" (batchbuffer32.used),
                           "m" (*((struct __large_struct *)(& batchbuffer->used))),
                           "i" (-14), "0" (__pu_err___0));
#line 143
      goto ldv_22949;
      case 4UL: 
#line 143
      __asm__  volatile   ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "ir" (batchbuffer32.used),
                           "m" (*((struct __large_struct *)(& batchbuffer->used))),
                           "i" (-14), "0" (__pu_err___0));
#line 143
      goto ldv_22949;
      case 8UL: 
#line 143
      __asm__  volatile   ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "Zr" (batchbuffer32.used),
                           "m" (*((struct __large_struct *)(& batchbuffer->used))),
                           "i" (-14), "0" (__pu_err___0));
#line 143
      goto ldv_22949;
      default: 
#line 143
      __put_user_bad();
      }
      ldv_22949: ;
#line 148
      if (__pu_err___0 != 0L) {
#line 150
        return (-14);
      } else {
#line 144
        __pu_err___1 = 0L;
#line 144
        switch (4UL) {
        case 1UL: 
#line 144
        __asm__  volatile   ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "iq" (batchbuffer32.DR1),
                             "m" (*((struct __large_struct *)(& batchbuffer->DR1))),
                             "i" (-14), "0" (__pu_err___1));
#line 144
        goto ldv_22957;
        case 2UL: 
#line 144
        __asm__  volatile   ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "ir" (batchbuffer32.DR1),
                             "m" (*((struct __large_struct *)(& batchbuffer->DR1))),
                             "i" (-14), "0" (__pu_err___1));
#line 144
        goto ldv_22957;
        case 4UL: 
#line 144
        __asm__  volatile   ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "ir" (batchbuffer32.DR1),
                             "m" (*((struct __large_struct *)(& batchbuffer->DR1))),
                             "i" (-14), "0" (__pu_err___1));
#line 144
        goto ldv_22957;
        case 8UL: 
#line 144
        __asm__  volatile   ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "Zr" (batchbuffer32.DR1),
                             "m" (*((struct __large_struct *)(& batchbuffer->DR1))),
                             "i" (-14), "0" (__pu_err___1));
#line 144
        goto ldv_22957;
        default: 
#line 144
        __put_user_bad();
        }
        ldv_22957: ;
#line 148
        if (__pu_err___1 != 0L) {
#line 150
          return (-14);
        } else {
#line 145
          __pu_err___2 = 0L;
#line 145
          switch (4UL) {
          case 1UL: 
#line 145
          __asm__  volatile   ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "iq" (batchbuffer32.DR4),
                               "m" (*((struct __large_struct *)(& batchbuffer->DR4))),
                               "i" (-14), "0" (__pu_err___2));
#line 145
          goto ldv_22965;
          case 2UL: 
#line 145
          __asm__  volatile   ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "ir" (batchbuffer32.DR4),
                               "m" (*((struct __large_struct *)(& batchbuffer->DR4))),
                               "i" (-14), "0" (__pu_err___2));
#line 145
          goto ldv_22965;
          case 4UL: 
#line 145
          __asm__  volatile   ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "ir" (batchbuffer32.DR4),
                               "m" (*((struct __large_struct *)(& batchbuffer->DR4))),
                               "i" (-14), "0" (__pu_err___2));
#line 145
          goto ldv_22965;
          case 8UL: 
#line 145
          __asm__  volatile   ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "Zr" (batchbuffer32.DR4),
                               "m" (*((struct __large_struct *)(& batchbuffer->DR4))),
                               "i" (-14), "0" (__pu_err___2));
#line 145
          goto ldv_22965;
          default: 
#line 145
          __put_user_bad();
          }
          ldv_22965: ;
#line 148
          if (__pu_err___2 != 0L) {
#line 150
            return (-14);
          } else {
#line 146
            __pu_err___3 = 0L;
#line 146
            switch (4UL) {
            case 1UL: 
#line 146
            __asm__  volatile   ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___3): "iq" (batchbuffer32.num_cliprects),
                                 "m" (*((struct __large_struct *)(& batchbuffer->num_cliprects))),
                                 "i" (-14), "0" (__pu_err___3));
#line 146
            goto ldv_22973;
            case 2UL: 
#line 146
            __asm__  volatile   ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___3): "ir" (batchbuffer32.num_cliprects),
                                 "m" (*((struct __large_struct *)(& batchbuffer->num_cliprects))),
                                 "i" (-14), "0" (__pu_err___3));
#line 146
            goto ldv_22973;
            case 4UL: 
#line 146
            __asm__  volatile   ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___3): "ir" (batchbuffer32.num_cliprects),
                                 "m" (*((struct __large_struct *)(& batchbuffer->num_cliprects))),
                                 "i" (-14), "0" (__pu_err___3));
#line 146
            goto ldv_22973;
            case 8UL: 
#line 146
            __asm__  volatile   ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___3): "Zr" (batchbuffer32.num_cliprects),
                                 "m" (*((struct __large_struct *)(& batchbuffer->num_cliprects))),
                                 "i" (-14), "0" (__pu_err___3));
#line 146
            goto ldv_22973;
            default: 
#line 146
            __put_user_bad();
            }
            ldv_22973: ;
#line 148
            if (__pu_err___3 != 0L) {
#line 150
              return (-14);
            } else {
#line 148
              __pu_err___4 = 0L;
#line 148
              switch (8UL) {
              case 1UL: 
#line 148
              __asm__  volatile   ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___4): "iq" ((struct drm_clip_rect *)((unsigned long )batchbuffer32.cliprects)),
                                   "m" (*((struct __large_struct *)(& batchbuffer->cliprects))),
                                   "i" (-14), "0" (__pu_err___4));
#line 148
              goto ldv_22981;
              case 2UL: 
#line 148
              __asm__  volatile   ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___4): "ir" ((struct drm_clip_rect *)((unsigned long )batchbuffer32.cliprects)),
                                   "m" (*((struct __large_struct *)(& batchbuffer->cliprects))),
                                   "i" (-14), "0" (__pu_err___4));
#line 148
              goto ldv_22981;
              case 4UL: 
#line 148
              __asm__  volatile   ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___4): "ir" ((struct drm_clip_rect *)((unsigned long )batchbuffer32.cliprects)),
                                   "m" (*((struct __large_struct *)(& batchbuffer->cliprects))),
                                   "i" (-14), "0" (__pu_err___4));
#line 148
              goto ldv_22981;
              case 8UL: 
#line 148
              __asm__  volatile   ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___4): "Zr" ((struct drm_clip_rect *)((unsigned long )batchbuffer32.cliprects)),
                                   "m" (*((struct __large_struct *)(& batchbuffer->cliprects))),
                                   "i" (-14), "0" (__pu_err___4));
#line 148
              goto ldv_22981;
              default: 
#line 148
              __put_user_bad();
              }
              ldv_22981: ;
#line 148
              if (__pu_err___4 != 0L) {
#line 150
                return (-14);
              } else {

              }
            }
          }
        }
      }
    }
  }
#line 152
  tmp___3 = drm_ioctl((file->f_path.dentry)->d_inode, file, 1075864643U, (unsigned long )batchbuffer);
#line 152
  return (tmp___3);
}
}
#line 166 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
static int compat_i915_cmdbuffer(struct file *file , unsigned int cmd , unsigned long arg ) 
{ 
  drm_i915_cmdbuffer32_t cmdbuffer32 ;
  drm_i915_cmdbuffer_t *cmdbuffer ;
  unsigned long tmp ;
  void *tmp___0 ;
  unsigned long flag ;
  unsigned long roksum ;
  struct thread_info *tmp___1 ;
  long tmp___2 ;
  long __pu_err ;
  long __pu_err___0 ;
  long __pu_err___1 ;
  long __pu_err___2 ;
  long __pu_err___3 ;
  long __pu_err___4 ;
  int tmp___3 ;

  {
#line 172
  tmp = copy_from_user((void *)(& cmdbuffer32), (void const   *)arg, 24U);
#line 172
  if (tmp != 0UL) {
#line 174
    return (-14);
  } else {

  }
#line 176
  tmp___0 = compat_alloc_user_space(32L);
#line 176
  cmdbuffer = (drm_i915_cmdbuffer_t *)tmp___0;
#line 177
  tmp___1 = current_thread_info();
#line 177
  __asm__  ("add %3,%1 ; sbb %0,%0 ; cmp %1,%4 ; sbb $0,%0": "=&r" (flag), "=r" (roksum): "1" (cmdbuffer),
            "g" (32L), "rm" (tmp___1->addr_limit.seg));
#line 177
  tmp___2 = __builtin_expect(flag == 0UL, 1L);
#line 184
  if (tmp___2 == 0L) {
#line 186
    return (-14);
  } else {
#line 178
    __pu_err = 0L;
#line 178
    switch (8UL) {
    case 1UL: 
#line 178
    __asm__  volatile   ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "iq" ((char *)((unsigned long )cmdbuffer32.buf)),
                         "m" (*((struct __large_struct *)(& cmdbuffer->buf))), "i" (-14),
                         "0" (__pu_err));
#line 178
    goto ldv_23007;
    case 2UL: 
#line 178
    __asm__  volatile   ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" ((char *)((unsigned long )cmdbuffer32.buf)),
                         "m" (*((struct __large_struct *)(& cmdbuffer->buf))), "i" (-14),
                         "0" (__pu_err));
#line 178
    goto ldv_23007;
    case 4UL: 
#line 178
    __asm__  volatile   ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" ((char *)((unsigned long )cmdbuffer32.buf)),
                         "m" (*((struct __large_struct *)(& cmdbuffer->buf))), "i" (-14),
                         "0" (__pu_err));
#line 178
    goto ldv_23007;
    case 8UL: 
#line 178
    __asm__  volatile   ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "Zr" ((char *)((unsigned long )cmdbuffer32.buf)),
                         "m" (*((struct __large_struct *)(& cmdbuffer->buf))), "i" (-14),
                         "0" (__pu_err));
#line 178
    goto ldv_23007;
    default: 
#line 178
    __put_user_bad();
    }
    ldv_23007: ;
#line 184
    if (__pu_err != 0L) {
#line 186
      return (-14);
    } else {
#line 180
      __pu_err___0 = 0L;
#line 180
      switch (4UL) {
      case 1UL: 
#line 180
      __asm__  volatile   ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "iq" (cmdbuffer32.sz),
                           "m" (*((struct __large_struct *)(& cmdbuffer->sz))), "i" (-14),
                           "0" (__pu_err___0));
#line 180
      goto ldv_23015;
      case 2UL: 
#line 180
      __asm__  volatile   ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "ir" (cmdbuffer32.sz),
                           "m" (*((struct __large_struct *)(& cmdbuffer->sz))), "i" (-14),
                           "0" (__pu_err___0));
#line 180
      goto ldv_23015;
      case 4UL: 
#line 180
      __asm__  volatile   ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "ir" (cmdbuffer32.sz),
                           "m" (*((struct __large_struct *)(& cmdbuffer->sz))), "i" (-14),
                           "0" (__pu_err___0));
#line 180
      goto ldv_23015;
      case 8UL: 
#line 180
      __asm__  volatile   ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "Zr" (cmdbuffer32.sz),
                           "m" (*((struct __large_struct *)(& cmdbuffer->sz))), "i" (-14),
                           "0" (__pu_err___0));
#line 180
      goto ldv_23015;
      default: 
#line 180
      __put_user_bad();
      }
      ldv_23015: ;
#line 184
      if (__pu_err___0 != 0L) {
#line 186
        return (-14);
      } else {
#line 181
        __pu_err___1 = 0L;
#line 181
        switch (4UL) {
        case 1UL: 
#line 181
        __asm__  volatile   ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "iq" (cmdbuffer32.DR1),
                             "m" (*((struct __large_struct *)(& cmdbuffer->DR1))),
                             "i" (-14), "0" (__pu_err___1));
#line 181
        goto ldv_23023;
        case 2UL: 
#line 181
        __asm__  volatile   ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "ir" (cmdbuffer32.DR1),
                             "m" (*((struct __large_struct *)(& cmdbuffer->DR1))),
                             "i" (-14), "0" (__pu_err___1));
#line 181
        goto ldv_23023;
        case 4UL: 
#line 181
        __asm__  volatile   ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "ir" (cmdbuffer32.DR1),
                             "m" (*((struct __large_struct *)(& cmdbuffer->DR1))),
                             "i" (-14), "0" (__pu_err___1));
#line 181
        goto ldv_23023;
        case 8UL: 
#line 181
        __asm__  volatile   ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "Zr" (cmdbuffer32.DR1),
                             "m" (*((struct __large_struct *)(& cmdbuffer->DR1))),
                             "i" (-14), "0" (__pu_err___1));
#line 181
        goto ldv_23023;
        default: 
#line 181
        __put_user_bad();
        }
        ldv_23023: ;
#line 184
        if (__pu_err___1 != 0L) {
#line 186
          return (-14);
        } else {
#line 182
          __pu_err___2 = 0L;
#line 182
          switch (4UL) {
          case 1UL: 
#line 182
          __asm__  volatile   ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "iq" (cmdbuffer32.DR4),
                               "m" (*((struct __large_struct *)(& cmdbuffer->DR4))),
                               "i" (-14), "0" (__pu_err___2));
#line 182
          goto ldv_23031;
          case 2UL: 
#line 182
          __asm__  volatile   ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "ir" (cmdbuffer32.DR4),
                               "m" (*((struct __large_struct *)(& cmdbuffer->DR4))),
                               "i" (-14), "0" (__pu_err___2));
#line 182
          goto ldv_23031;
          case 4UL: 
#line 182
          __asm__  volatile   ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "ir" (cmdbuffer32.DR4),
                               "m" (*((struct __large_struct *)(& cmdbuffer->DR4))),
                               "i" (-14), "0" (__pu_err___2));
#line 182
          goto ldv_23031;
          case 8UL: 
#line 182
          __asm__  volatile   ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "Zr" (cmdbuffer32.DR4),
                               "m" (*((struct __large_struct *)(& cmdbuffer->DR4))),
                               "i" (-14), "0" (__pu_err___2));
#line 182
          goto ldv_23031;
          default: 
#line 182
          __put_user_bad();
          }
          ldv_23031: ;
#line 184
          if (__pu_err___2 != 0L) {
#line 186
            return (-14);
          } else {
#line 183
            __pu_err___3 = 0L;
#line 183
            switch (4UL) {
            case 1UL: 
#line 183
            __asm__  volatile   ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___3): "iq" (cmdbuffer32.num_cliprects),
                                 "m" (*((struct __large_struct *)(& cmdbuffer->num_cliprects))),
                                 "i" (-14), "0" (__pu_err___3));
#line 183
            goto ldv_23039;
            case 2UL: 
#line 183
            __asm__  volatile   ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___3): "ir" (cmdbuffer32.num_cliprects),
                                 "m" (*((struct __large_struct *)(& cmdbuffer->num_cliprects))),
                                 "i" (-14), "0" (__pu_err___3));
#line 183
            goto ldv_23039;
            case 4UL: 
#line 183
            __asm__  volatile   ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___3): "ir" (cmdbuffer32.num_cliprects),
                                 "m" (*((struct __large_struct *)(& cmdbuffer->num_cliprects))),
                                 "i" (-14), "0" (__pu_err___3));
#line 183
            goto ldv_23039;
            case 8UL: 
#line 183
            __asm__  volatile   ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___3): "Zr" (cmdbuffer32.num_cliprects),
                                 "m" (*((struct __large_struct *)(& cmdbuffer->num_cliprects))),
                                 "i" (-14), "0" (__pu_err___3));
#line 183
            goto ldv_23039;
            default: 
#line 183
            __put_user_bad();
            }
            ldv_23039: ;
#line 184
            if (__pu_err___3 != 0L) {
#line 186
              return (-14);
            } else {
#line 184
              __pu_err___4 = 0L;
#line 184
              switch (8UL) {
              case 1UL: 
#line 184
              __asm__  volatile   ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___4): "iq" ((struct drm_clip_rect *)((unsigned long )cmdbuffer32.cliprects)),
                                   "m" (*((struct __large_struct *)(& cmdbuffer->cliprects))),
                                   "i" (-14), "0" (__pu_err___4));
#line 184
              goto ldv_23047;
              case 2UL: 
#line 184
              __asm__  volatile   ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___4): "ir" ((struct drm_clip_rect *)((unsigned long )cmdbuffer32.cliprects)),
                                   "m" (*((struct __large_struct *)(& cmdbuffer->cliprects))),
                                   "i" (-14), "0" (__pu_err___4));
#line 184
              goto ldv_23047;
              case 4UL: 
#line 184
              __asm__  volatile   ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___4): "ir" ((struct drm_clip_rect *)((unsigned long )cmdbuffer32.cliprects)),
                                   "m" (*((struct __large_struct *)(& cmdbuffer->cliprects))),
                                   "i" (-14), "0" (__pu_err___4));
#line 184
              goto ldv_23047;
              case 8UL: 
#line 184
              __asm__  volatile   ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___4): "Zr" ((struct drm_clip_rect *)((unsigned long )cmdbuffer32.cliprects)),
                                   "m" (*((struct __large_struct *)(& cmdbuffer->cliprects))),
                                   "i" (-14), "0" (__pu_err___4));
#line 184
              goto ldv_23047;
              default: 
#line 184
              __put_user_bad();
              }
              ldv_23047: ;
#line 184
              if (__pu_err___4 != 0L) {
#line 186
                return (-14);
              } else {

              }
            }
          }
        }
      }
    }
  }
#line 188
  tmp___3 = drm_ioctl((file->f_path.dentry)->d_inode, file, 1075864651U, (unsigned long )cmdbuffer);
#line 188
  return (tmp___3);
}
}
#line 196 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
static int compat_i915_irq_emit(struct file *file , unsigned int cmd , unsigned long arg ) 
{ 
  drm_i915_irq_emit32_t req32 ;
  drm_i915_irq_emit_t *request ;
  unsigned long tmp ;
  void *tmp___0 ;
  unsigned long flag ;
  unsigned long roksum ;
  struct thread_info *tmp___1 ;
  long tmp___2 ;
  long __pu_err ;
  int tmp___3 ;

  {
#line 202
  tmp = copy_from_user((void *)(& req32), (void const   *)arg, 4U);
#line 202
  if (tmp != 0UL) {
#line 203
    return (-14);
  } else {

  }
#line 205
  tmp___0 = compat_alloc_user_space(8L);
#line 205
  request = (drm_i915_irq_emit_t *)tmp___0;
#line 206
  tmp___1 = current_thread_info();
#line 206
  __asm__  ("add %3,%1 ; sbb %0,%0 ; cmp %1,%4 ; sbb $0,%0": "=&r" (flag), "=r" (roksum): "1" (request),
            "g" (8L), "rm" (tmp___1->addr_limit.seg));
#line 206
  tmp___2 = __builtin_expect(flag == 0UL, 1L);
#line 207
  if (tmp___2 == 0L) {
#line 209
    return (-14);
  } else {
#line 207
    __pu_err = 0L;
#line 207
    switch (8UL) {
    case 1UL: 
#line 207
    __asm__  volatile   ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "iq" ((int *)((unsigned long )req32.irq_seq)),
                         "m" (*((struct __large_struct *)(& request->irq_seq))), "i" (-14),
                         "0" (__pu_err));
#line 207
    goto ldv_23068;
    case 2UL: 
#line 207
    __asm__  volatile   ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" ((int *)((unsigned long )req32.irq_seq)),
                         "m" (*((struct __large_struct *)(& request->irq_seq))), "i" (-14),
                         "0" (__pu_err));
#line 207
    goto ldv_23068;
    case 4UL: 
#line 207
    __asm__  volatile   ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" ((int *)((unsigned long )req32.irq_seq)),
                         "m" (*((struct __large_struct *)(& request->irq_seq))), "i" (-14),
                         "0" (__pu_err));
#line 207
    goto ldv_23068;
    case 8UL: 
#line 207
    __asm__  volatile   ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "Zr" ((int *)((unsigned long )req32.irq_seq)),
                         "m" (*((struct __large_struct *)(& request->irq_seq))), "i" (-14),
                         "0" (__pu_err));
#line 207
    goto ldv_23068;
    default: 
#line 207
    __put_user_bad();
    }
    ldv_23068: ;
#line 207
    if (__pu_err != 0L) {
#line 209
      return (-14);
    } else {

    }
  }
#line 211
  tmp___3 = drm_ioctl((file->f_path.dentry)->d_inode, file, 3221775428U, (unsigned long )request);
#line 211
  return (tmp___3);
}
}
#line 219 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
static int compat_i915_getparam(struct file *file , unsigned int cmd , unsigned long arg ) 
{ 
  drm_i915_getparam32_t req32 ;
  drm_i915_getparam_t *request ;
  unsigned long tmp ;
  void *tmp___0 ;
  unsigned long flag ;
  unsigned long roksum ;
  struct thread_info *tmp___1 ;
  long tmp___2 ;
  long __pu_err ;
  long __pu_err___0 ;
  int tmp___3 ;

  {
#line 225
  tmp = copy_from_user((void *)(& req32), (void const   *)arg, 8U);
#line 225
  if (tmp != 0UL) {
#line 226
    return (-14);
  } else {

  }
#line 228
  tmp___0 = compat_alloc_user_space(16L);
#line 228
  request = (drm_i915_getparam_t *)tmp___0;
#line 229
  tmp___1 = current_thread_info();
#line 229
  __asm__  ("add %3,%1 ; sbb %0,%0 ; cmp %1,%4 ; sbb $0,%0": "=&r" (flag), "=r" (roksum): "1" (request),
            "g" (16L), "rm" (tmp___1->addr_limit.seg));
#line 229
  tmp___2 = __builtin_expect(flag == 0UL, 1L);
#line 231
  if (tmp___2 == 0L) {
#line 233
    return (-14);
  } else {
#line 230
    __pu_err = 0L;
#line 230
    switch (4UL) {
    case 1UL: 
#line 230
    __asm__  volatile   ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "iq" (req32.param),
                         "m" (*((struct __large_struct *)(& request->param))), "i" (-14),
                         "0" (__pu_err));
#line 230
    goto ldv_23090;
    case 2UL: 
#line 230
    __asm__  volatile   ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" (req32.param),
                         "m" (*((struct __large_struct *)(& request->param))), "i" (-14),
                         "0" (__pu_err));
#line 230
    goto ldv_23090;
    case 4UL: 
#line 230
    __asm__  volatile   ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" (req32.param),
                         "m" (*((struct __large_struct *)(& request->param))), "i" (-14),
                         "0" (__pu_err));
#line 230
    goto ldv_23090;
    case 8UL: 
#line 230
    __asm__  volatile   ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "Zr" (req32.param),
                         "m" (*((struct __large_struct *)(& request->param))), "i" (-14),
                         "0" (__pu_err));
#line 230
    goto ldv_23090;
    default: 
#line 230
    __put_user_bad();
    }
    ldv_23090: ;
#line 231
    if (__pu_err != 0L) {
#line 233
      return (-14);
    } else {
#line 231
      __pu_err___0 = 0L;
#line 231
      switch (8UL) {
      case 1UL: 
#line 231
      __asm__  volatile   ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "iq" ((int *)((unsigned long )req32.value)),
                           "m" (*((struct __large_struct *)(& request->value))), "i" (-14),
                           "0" (__pu_err___0));
#line 231
      goto ldv_23098;
      case 2UL: 
#line 231
      __asm__  volatile   ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "ir" ((int *)((unsigned long )req32.value)),
                           "m" (*((struct __large_struct *)(& request->value))), "i" (-14),
                           "0" (__pu_err___0));
#line 231
      goto ldv_23098;
      case 4UL: 
#line 231
      __asm__  volatile   ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "ir" ((int *)((unsigned long )req32.value)),
                           "m" (*((struct __large_struct *)(& request->value))), "i" (-14),
                           "0" (__pu_err___0));
#line 231
      goto ldv_23098;
      case 8UL: 
#line 231
      __asm__  volatile   ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "Zr" ((int *)((unsigned long )req32.value)),
                           "m" (*((struct __large_struct *)(& request->value))), "i" (-14),
                           "0" (__pu_err___0));
#line 231
      goto ldv_23098;
      default: 
#line 231
      __put_user_bad();
      }
      ldv_23098: ;
#line 231
      if (__pu_err___0 != 0L) {
#line 233
        return (-14);
      } else {

      }
    }
  }
#line 235
  tmp___3 = drm_ioctl((file->f_path.dentry)->d_inode, file, 3222299718U, (unsigned long )request);
#line 235
  return (tmp___3);
}
}
#line 246 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
static int compat_i915_alloc(struct file *file , unsigned int cmd , unsigned long arg ) 
{ 
  drm_i915_mem_alloc32_t req32 ;
  drm_i915_mem_alloc_t *request ;
  unsigned long tmp ;
  void *tmp___0 ;
  unsigned long flag ;
  unsigned long roksum ;
  struct thread_info *tmp___1 ;
  long tmp___2 ;
  long __pu_err ;
  long __pu_err___0 ;
  long __pu_err___1 ;
  long __pu_err___2 ;
  int tmp___3 ;

  {
#line 252
  tmp = copy_from_user((void *)(& req32), (void const   *)arg, 16U);
#line 252
  if (tmp != 0UL) {
#line 253
    return (-14);
  } else {

  }
#line 255
  tmp___0 = compat_alloc_user_space(24L);
#line 255
  request = (drm_i915_mem_alloc_t *)tmp___0;
#line 256
  tmp___1 = current_thread_info();
#line 256
  __asm__  ("add %3,%1 ; sbb %0,%0 ; cmp %1,%4 ; sbb $0,%0": "=&r" (flag), "=r" (roksum): "1" (request),
            "g" (24L), "rm" (tmp___1->addr_limit.seg));
#line 256
  tmp___2 = __builtin_expect(flag == 0UL, 1L);
#line 260
  if (tmp___2 == 0L) {
#line 262
    return (-14);
  } else {
#line 257
    __pu_err = 0L;
#line 257
    switch (4UL) {
    case 1UL: 
#line 257
    __asm__  volatile   ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "iq" (req32.region),
                         "m" (*((struct __large_struct *)(& request->region))), "i" (-14),
                         "0" (__pu_err));
#line 257
    goto ldv_23122;
    case 2UL: 
#line 257
    __asm__  volatile   ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" (req32.region),
                         "m" (*((struct __large_struct *)(& request->region))), "i" (-14),
                         "0" (__pu_err));
#line 257
    goto ldv_23122;
    case 4UL: 
#line 257
    __asm__  volatile   ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "ir" (req32.region),
                         "m" (*((struct __large_struct *)(& request->region))), "i" (-14),
                         "0" (__pu_err));
#line 257
    goto ldv_23122;
    case 8UL: 
#line 257
    __asm__  volatile   ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err): "Zr" (req32.region),
                         "m" (*((struct __large_struct *)(& request->region))), "i" (-14),
                         "0" (__pu_err));
#line 257
    goto ldv_23122;
    default: 
#line 257
    __put_user_bad();
    }
    ldv_23122: ;
#line 260
    if (__pu_err != 0L) {
#line 262
      return (-14);
    } else {
#line 258
      __pu_err___0 = 0L;
#line 258
      switch (4UL) {
      case 1UL: 
#line 258
      __asm__  volatile   ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "iq" (req32.alignment),
                           "m" (*((struct __large_struct *)(& request->alignment))),
                           "i" (-14), "0" (__pu_err___0));
#line 258
      goto ldv_23130;
      case 2UL: 
#line 258
      __asm__  volatile   ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "ir" (req32.alignment),
                           "m" (*((struct __large_struct *)(& request->alignment))),
                           "i" (-14), "0" (__pu_err___0));
#line 258
      goto ldv_23130;
      case 4UL: 
#line 258
      __asm__  volatile   ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "ir" (req32.alignment),
                           "m" (*((struct __large_struct *)(& request->alignment))),
                           "i" (-14), "0" (__pu_err___0));
#line 258
      goto ldv_23130;
      case 8UL: 
#line 258
      __asm__  volatile   ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___0): "Zr" (req32.alignment),
                           "m" (*((struct __large_struct *)(& request->alignment))),
                           "i" (-14), "0" (__pu_err___0));
#line 258
      goto ldv_23130;
      default: 
#line 258
      __put_user_bad();
      }
      ldv_23130: ;
#line 260
      if (__pu_err___0 != 0L) {
#line 262
        return (-14);
      } else {
#line 259
        __pu_err___1 = 0L;
#line 259
        switch (4UL) {
        case 1UL: 
#line 259
        __asm__  volatile   ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "iq" (req32.size),
                             "m" (*((struct __large_struct *)(& request->size))),
                             "i" (-14), "0" (__pu_err___1));
#line 259
        goto ldv_23138;
        case 2UL: 
#line 259
        __asm__  volatile   ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "ir" (req32.size),
                             "m" (*((struct __large_struct *)(& request->size))),
                             "i" (-14), "0" (__pu_err___1));
#line 259
        goto ldv_23138;
        case 4UL: 
#line 259
        __asm__  volatile   ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "ir" (req32.size),
                             "m" (*((struct __large_struct *)(& request->size))),
                             "i" (-14), "0" (__pu_err___1));
#line 259
        goto ldv_23138;
        case 8UL: 
#line 259
        __asm__  volatile   ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___1): "Zr" (req32.size),
                             "m" (*((struct __large_struct *)(& request->size))),
                             "i" (-14), "0" (__pu_err___1));
#line 259
        goto ldv_23138;
        default: 
#line 259
        __put_user_bad();
        }
        ldv_23138: ;
#line 260
        if (__pu_err___1 != 0L) {
#line 262
          return (-14);
        } else {
#line 260
          __pu_err___2 = 0L;
#line 260
          switch (8UL) {
          case 1UL: 
#line 260
          __asm__  volatile   ("1:\tmovb %b1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "iq" ((int *)((unsigned long )req32.region_offset)),
                               "m" (*((struct __large_struct *)(& request->region_offset))),
                               "i" (-14), "0" (__pu_err___2));
#line 260
          goto ldv_23146;
          case 2UL: 
#line 260
          __asm__  volatile   ("1:\tmovw %w1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "ir" ((int *)((unsigned long )req32.region_offset)),
                               "m" (*((struct __large_struct *)(& request->region_offset))),
                               "i" (-14), "0" (__pu_err___2));
#line 260
          goto ldv_23146;
          case 4UL: 
#line 260
          __asm__  volatile   ("1:\tmovl %k1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "ir" ((int *)((unsigned long )req32.region_offset)),
                               "m" (*((struct __large_struct *)(& request->region_offset))),
                               "i" (-14), "0" (__pu_err___2));
#line 260
          goto ldv_23146;
          case 8UL: 
#line 260
          __asm__  volatile   ("1:\tmovq %1,%2\n2:\n.section .fixup,\"ax\"\n3:\tmov %3,%0\n\tjmp 2b\n.previous\n .section __ex_table,\"a\"\n .balign 8 \n .quad 1b,3b\n .previous\n": "=r" (__pu_err___2): "Zr" ((int *)((unsigned long )req32.region_offset)),
                               "m" (*((struct __large_struct *)(& request->region_offset))),
                               "i" (-14), "0" (__pu_err___2));
#line 260
          goto ldv_23146;
          default: 
#line 260
          __put_user_bad();
          }
          ldv_23146: ;
#line 260
          if (__pu_err___2 != 0L) {
#line 262
            return (-14);
          } else {

          }
        }
      }
    }
  }
#line 264
  tmp___3 = drm_ioctl((file->f_path.dentry)->d_inode, file, 3222824008U, (unsigned long )request);
#line 264
  return (tmp___3);
}
}
#line 268 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
drm_ioctl_compat_t *i915_compat_ioctls[12U]  = 
#line 268
  {      0,      0,      0,      & compat_i915_batchbuffer, 
        & compat_i915_irq_emit,      0,      & compat_i915_getparam,      0, 
        & compat_i915_alloc,      0,      0,      & compat_i915_cmdbuffer};
#line 285 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
long i915_compat_ioctl(struct file *filp , unsigned int cmd , unsigned long arg ) 
{ 
  unsigned int nr ;
  drm_ioctl_compat_t *fn ;
  int ret ;
  long tmp ;

  {
#line 287
  nr = cmd & 255U;
#line 288
  fn = 0;
#line 291
  if (nr <= 63U) {
#line 292
    tmp = drm_compat_ioctl(filp, cmd, arg);
#line 292
    return (tmp);
  } else {

  }
#line 294
  if (nr <= 75U) {
#line 295
    fn = i915_compat_ioctls[nr - 64U];
  } else {

  }
#line 297
  lock_kernel();
#line 298
  if ((unsigned long )fn != (unsigned long )((drm_ioctl_compat_t *)0)) {
#line 299
    ret = (*fn)(filp, cmd, arg);
  } else {
#line 301
    ret = drm_ioctl((filp->f_path.dentry)->d_inode, filp, cmd, arg);
  }
#line 302
  unlock_kernel();
#line 304
  return ((long )ret);
}
}
#line 307 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
void ldv___ldv_spin_lock_407(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 312
  ldv_spin_lock_lock_of_NOT_ARG_SIGN();
#line 314
  __ldv_spin_lock(ldv_func_arg1);
#line 315
  return;
}
}
#line 317 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
void ldv___ldv_spin_unlock_408(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 322
  ldv_spin_unlock_lock_of_NOT_ARG_SIGN();
#line 324
  __ldv_spin_unlock(ldv_func_arg1);
#line 325
  return;
}
}
#line 327 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
int ldv___ldv_spin_trylock_409(spinlock_t *ldv_func_arg1 ) 
{ 
  ldv_func_ret_type___1 ldv_func_res ;
  int tmp ;
  int tmp___0 ;

  {
#line 332
  tmp = __ldv_spin_trylock(ldv_func_arg1);
#line 332
  ldv_func_res = tmp;
#line 334
  tmp___0 = ldv_spin_trylock_lock_of_NOT_ARG_SIGN();
#line 334
  return (tmp___0);
#line 336
  return (ldv_func_res);
}
}
#line 339 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
void ldv___ldv_spin_lock_410(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 344
  ldv_spin_lock_siglock_of_sighand_struct();
#line 346
  __ldv_spin_lock(ldv_func_arg1);
#line 347
  return;
}
}
#line 349 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
void ldv___ldv_spin_unlock_411(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 354
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 356
  __ldv_spin_unlock(ldv_func_arg1);
#line 357
  return;
}
}
#line 359 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
void ldv___ldv_spin_lock_412(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 364
  ldv_spin_lock_alloc_lock_of_task_struct();
#line 366
  __ldv_spin_lock(ldv_func_arg1);
#line 367
  return;
}
}
#line 369 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
void ldv___ldv_spin_unlock_413(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 374
  ldv_spin_unlock_alloc_lock_of_task_struct();
#line 376
  __ldv_spin_unlock(ldv_func_arg1);
#line 377
  return;
}
}
#line 379 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
void ldv___ldv_spin_unlock_414(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 384
  ldv_spin_unlock_siglock_of_sighand_struct();
#line 386
  __ldv_spin_unlock(ldv_func_arg1);
#line 387
  return;
}
}
#line 389 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
void ldv___ldv_spin_lock_415(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 394
  ldv_spin_lock_dcache_lock();
#line 396
  __ldv_spin_lock(ldv_func_arg1);
#line 397
  return;
}
}
#line 399 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
void ldv___ldv_spin_lock_416(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 404
  ldv_spin_lock_d_lock_of_dentry();
#line 406
  __ldv_spin_lock(ldv_func_arg1);
#line 407
  return;
}
}
#line 409 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
void ldv___ldv_spin_unlock_417(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 414
  ldv_spin_unlock_d_lock_of_dentry();
#line 416
  __ldv_spin_unlock(ldv_func_arg1);
#line 417
  return;
}
}
#line 419 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
void ldv___ldv_spin_unlock_418(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 424
  ldv_spin_unlock_dcache_lock();
#line 426
  __ldv_spin_unlock(ldv_func_arg1);
#line 427
  return;
}
}
#line 429 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
void ldv___ldv_spin_lock_419(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 434
  ldv_spin_lock_d_lock_of_dentry();
#line 436
  __ldv_spin_lock(ldv_func_arg1);
#line 437
  return;
}
}
#line 439 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
void ldv___ldv_spin_unlock_420(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 444
  ldv_spin_unlock_d_lock_of_dentry();
#line 446
  __ldv_spin_unlock(ldv_func_arg1);
#line 447
  return;
}
}
#line 449 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
void ldv___ldv_spin_lock_421(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 454
  ldv_spin_lock_i_lock_of_inode();
#line 456
  __ldv_spin_lock(ldv_func_arg1);
#line 457
  return;
}
}
#line 459 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
void ldv___ldv_spin_unlock_422(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 464
  ldv_spin_unlock_i_lock_of_inode();
#line 466
  __ldv_spin_unlock(ldv_func_arg1);
#line 467
  return;
}
}
#line 469 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
void ldv___ldv_spin_lock_423(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 474
  ldv_spin_lock_d_lock_of_dentry();
#line 476
  __ldv_spin_lock(ldv_func_arg1);
#line 477
  return;
}
}
#line 479 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/dscv/ri/39_7a/drivers/gpu/drm/i915/i915_ioc32.c.prepared"
void ldv___ldv_spin_unlock_424(spinlock_t *ldv_func_arg1 ) 
{ 


  {
#line 484
  ldv_spin_unlock_d_lock_of_dentry();
#line 486
  __ldv_spin_unlock(ldv_func_arg1);
#line 487
  return;
}
}
#line 10 "/home/ldvuser/ldv/inst/kernel-rules/verifier/rcv.h"
__inline static void ldv_error(void) 
{ 


  {
  LDV_ERROR: __VERIFIER_error();
}
}
#line 25
extern int ldv_undef_int(void) ;
#line 49 "/home/ldvuser/ldv/inst/kernel-rules/verifier/rcv.h"
long __builtin_expect(long exp , long c ) 
{ 


  {
#line 51
  return (exp);
}
}
#line 8 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
static int ldv_spin_alloc_lock_of_task_struct  ;
#line 11 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_lock_alloc_lock_of_task_struct(void) 
{ 


  {
#line 14
  if (ldv_spin_alloc_lock_of_task_struct == 1) {

  } else {
#line 14
    ldv_error();
  }
#line 16
  ldv_spin_alloc_lock_of_task_struct = 2;
#line 17
  return;
}
}
#line 20 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_unlock_alloc_lock_of_task_struct(void) 
{ 


  {
#line 23
  if (ldv_spin_alloc_lock_of_task_struct == 2) {

  } else {
#line 23
    ldv_error();
  }
#line 25
  ldv_spin_alloc_lock_of_task_struct = 1;
#line 26
  return;
}
}
#line 29 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_trylock_alloc_lock_of_task_struct(void) 
{ 
  int is_spin_held_by_another_thread ;

  {
#line 34
  if (ldv_spin_alloc_lock_of_task_struct == 1) {

  } else {
#line 34
    ldv_error();
  }
#line 37
  is_spin_held_by_another_thread = ldv_undef_int();
#line 40
  if (is_spin_held_by_another_thread) {
#line 43
    return (0);
  } else {
#line 48
    ldv_spin_alloc_lock_of_task_struct = 2;
#line 50
    return (1);
  }
}
}
#line 55 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_unlock_wait_alloc_lock_of_task_struct(void) 
{ 


  {
#line 58
  if (ldv_spin_alloc_lock_of_task_struct == 1) {

  } else {
#line 58
    ldv_error();
  }
#line 59
  return;
}
}
#line 62 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_is_locked_alloc_lock_of_task_struct(void) 
{ 
  int is_spin_held_by_another_thread ;

  {
#line 67
  is_spin_held_by_another_thread = ldv_undef_int();
#line 70
  if (ldv_spin_alloc_lock_of_task_struct == 1 && ! is_spin_held_by_another_thread) {
#line 73
    return (0);
  } else {
#line 78
    return (1);
  }
}
}
#line 83 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_can_lock_alloc_lock_of_task_struct(void) 
{ 
  int tmp ;
  int tmp___0 ;

  {
#line 86
  tmp = ldv_spin_is_locked_alloc_lock_of_task_struct();
#line 86
  if (tmp) {
#line 86
    tmp___0 = 0;
  } else {
#line 86
    tmp___0 = 1;
  }
#line 86
  return (tmp___0);
}
}
#line 90 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_is_contended_alloc_lock_of_task_struct(void) 
{ 
  int is_spin_contended ;

  {
#line 95
  is_spin_contended = ldv_undef_int();
#line 98
  if (is_spin_contended) {
#line 101
    return (0);
  } else {
#line 106
    return (1);
  }
}
}
#line 111 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_atomic_dec_and_lock_alloc_lock_of_task_struct(void) 
{ 
  int atomic_value_after_dec ;

  {
#line 116
  if (ldv_spin_alloc_lock_of_task_struct == 1) {

  } else {
#line 116
    ldv_error();
  }
#line 119
  atomic_value_after_dec = ldv_undef_int();
#line 122
  if (atomic_value_after_dec == 0) {
#line 125
    ldv_spin_alloc_lock_of_task_struct = 2;
#line 127
    return (1);
  } else {

  }
#line 131
  return (0);
}
}
#line 133 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
static int ldv_spin_d_lock_of_dentry  ;
#line 136 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_lock_d_lock_of_dentry(void) 
{ 


  {
#line 139
  if (ldv_spin_d_lock_of_dentry == 1) {

  } else {
#line 139
    ldv_error();
  }
#line 141
  ldv_spin_d_lock_of_dentry = 2;
#line 142
  return;
}
}
#line 145 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_unlock_d_lock_of_dentry(void) 
{ 


  {
#line 148
  if (ldv_spin_d_lock_of_dentry == 2) {

  } else {
#line 148
    ldv_error();
  }
#line 150
  ldv_spin_d_lock_of_dentry = 1;
#line 151
  return;
}
}
#line 154 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_trylock_d_lock_of_dentry(void) 
{ 
  int is_spin_held_by_another_thread ;

  {
#line 159
  if (ldv_spin_d_lock_of_dentry == 1) {

  } else {
#line 159
    ldv_error();
  }
#line 162
  is_spin_held_by_another_thread = ldv_undef_int();
#line 165
  if (is_spin_held_by_another_thread) {
#line 168
    return (0);
  } else {
#line 173
    ldv_spin_d_lock_of_dentry = 2;
#line 175
    return (1);
  }
}
}
#line 180 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_unlock_wait_d_lock_of_dentry(void) 
{ 


  {
#line 183
  if (ldv_spin_d_lock_of_dentry == 1) {

  } else {
#line 183
    ldv_error();
  }
#line 184
  return;
}
}
#line 187 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_is_locked_d_lock_of_dentry(void) 
{ 
  int is_spin_held_by_another_thread ;

  {
#line 192
  is_spin_held_by_another_thread = ldv_undef_int();
#line 195
  if (ldv_spin_d_lock_of_dentry == 1 && ! is_spin_held_by_another_thread) {
#line 198
    return (0);
  } else {
#line 203
    return (1);
  }
}
}
#line 208 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_can_lock_d_lock_of_dentry(void) 
{ 
  int tmp ;
  int tmp___0 ;

  {
#line 211
  tmp = ldv_spin_is_locked_d_lock_of_dentry();
#line 211
  if (tmp) {
#line 211
    tmp___0 = 0;
  } else {
#line 211
    tmp___0 = 1;
  }
#line 211
  return (tmp___0);
}
}
#line 215 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_is_contended_d_lock_of_dentry(void) 
{ 
  int is_spin_contended ;

  {
#line 220
  is_spin_contended = ldv_undef_int();
#line 223
  if (is_spin_contended) {
#line 226
    return (0);
  } else {
#line 231
    return (1);
  }
}
}
#line 236 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_atomic_dec_and_lock_d_lock_of_dentry(void) 
{ 
  int atomic_value_after_dec ;

  {
#line 241
  if (ldv_spin_d_lock_of_dentry == 1) {

  } else {
#line 241
    ldv_error();
  }
#line 244
  atomic_value_after_dec = ldv_undef_int();
#line 247
  if (atomic_value_after_dec == 0) {
#line 250
    ldv_spin_d_lock_of_dentry = 2;
#line 252
    return (1);
  } else {

  }
#line 256
  return (0);
}
}
#line 258 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
static int ldv_spin_dcache_lock  ;
#line 261 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_lock_dcache_lock(void) 
{ 


  {
#line 264
  if (ldv_spin_dcache_lock == 1) {

  } else {
#line 264
    ldv_error();
  }
#line 266
  ldv_spin_dcache_lock = 2;
#line 267
  return;
}
}
#line 270 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_unlock_dcache_lock(void) 
{ 


  {
#line 273
  if (ldv_spin_dcache_lock == 2) {

  } else {
#line 273
    ldv_error();
  }
#line 275
  ldv_spin_dcache_lock = 1;
#line 276
  return;
}
}
#line 279 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_trylock_dcache_lock(void) 
{ 
  int is_spin_held_by_another_thread ;

  {
#line 284
  if (ldv_spin_dcache_lock == 1) {

  } else {
#line 284
    ldv_error();
  }
#line 287
  is_spin_held_by_another_thread = ldv_undef_int();
#line 290
  if (is_spin_held_by_another_thread) {
#line 293
    return (0);
  } else {
#line 298
    ldv_spin_dcache_lock = 2;
#line 300
    return (1);
  }
}
}
#line 305 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_unlock_wait_dcache_lock(void) 
{ 


  {
#line 308
  if (ldv_spin_dcache_lock == 1) {

  } else {
#line 308
    ldv_error();
  }
#line 309
  return;
}
}
#line 312 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_is_locked_dcache_lock(void) 
{ 
  int is_spin_held_by_another_thread ;

  {
#line 317
  is_spin_held_by_another_thread = ldv_undef_int();
#line 320
  if (ldv_spin_dcache_lock == 1 && ! is_spin_held_by_another_thread) {
#line 323
    return (0);
  } else {
#line 328
    return (1);
  }
}
}
#line 333 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_can_lock_dcache_lock(void) 
{ 
  int tmp ;
  int tmp___0 ;

  {
#line 336
  tmp = ldv_spin_is_locked_dcache_lock();
#line 336
  if (tmp) {
#line 336
    tmp___0 = 0;
  } else {
#line 336
    tmp___0 = 1;
  }
#line 336
  return (tmp___0);
}
}
#line 340 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_is_contended_dcache_lock(void) 
{ 
  int is_spin_contended ;

  {
#line 345
  is_spin_contended = ldv_undef_int();
#line 348
  if (is_spin_contended) {
#line 351
    return (0);
  } else {
#line 356
    return (1);
  }
}
}
#line 361 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_atomic_dec_and_lock_dcache_lock(void) 
{ 
  int atomic_value_after_dec ;

  {
#line 366
  if (ldv_spin_dcache_lock == 1) {

  } else {
#line 366
    ldv_error();
  }
#line 369
  atomic_value_after_dec = ldv_undef_int();
#line 372
  if (atomic_value_after_dec == 0) {
#line 375
    ldv_spin_dcache_lock = 2;
#line 377
    return (1);
  } else {

  }
#line 381
  return (0);
}
}
#line 383 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
static int ldv_spin_drw_lock_of_drm_device  ;
#line 386 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_lock_drw_lock_of_drm_device(void) 
{ 


  {
#line 389
  if (ldv_spin_drw_lock_of_drm_device == 1) {

  } else {
#line 389
    ldv_error();
  }
#line 391
  ldv_spin_drw_lock_of_drm_device = 2;
#line 392
  return;
}
}
#line 395 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_unlock_drw_lock_of_drm_device(void) 
{ 


  {
#line 398
  if (ldv_spin_drw_lock_of_drm_device == 2) {

  } else {
#line 398
    ldv_error();
  }
#line 400
  ldv_spin_drw_lock_of_drm_device = 1;
#line 401
  return;
}
}
#line 404 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_trylock_drw_lock_of_drm_device(void) 
{ 
  int is_spin_held_by_another_thread ;

  {
#line 409
  if (ldv_spin_drw_lock_of_drm_device == 1) {

  } else {
#line 409
    ldv_error();
  }
#line 412
  is_spin_held_by_another_thread = ldv_undef_int();
#line 415
  if (is_spin_held_by_another_thread) {
#line 418
    return (0);
  } else {
#line 423
    ldv_spin_drw_lock_of_drm_device = 2;
#line 425
    return (1);
  }
}
}
#line 430 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_unlock_wait_drw_lock_of_drm_device(void) 
{ 


  {
#line 433
  if (ldv_spin_drw_lock_of_drm_device == 1) {

  } else {
#line 433
    ldv_error();
  }
#line 434
  return;
}
}
#line 437 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_is_locked_drw_lock_of_drm_device(void) 
{ 
  int is_spin_held_by_another_thread ;

  {
#line 442
  is_spin_held_by_another_thread = ldv_undef_int();
#line 445
  if (ldv_spin_drw_lock_of_drm_device == 1 && ! is_spin_held_by_another_thread) {
#line 448
    return (0);
  } else {
#line 453
    return (1);
  }
}
}
#line 458 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_can_lock_drw_lock_of_drm_device(void) 
{ 
  int tmp ;
  int tmp___0 ;

  {
#line 461
  tmp = ldv_spin_is_locked_drw_lock_of_drm_device();
#line 461
  if (tmp) {
#line 461
    tmp___0 = 0;
  } else {
#line 461
    tmp___0 = 1;
  }
#line 461
  return (tmp___0);
}
}
#line 465 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_is_contended_drw_lock_of_drm_device(void) 
{ 
  int is_spin_contended ;

  {
#line 470
  is_spin_contended = ldv_undef_int();
#line 473
  if (is_spin_contended) {
#line 476
    return (0);
  } else {
#line 481
    return (1);
  }
}
}
#line 486 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_atomic_dec_and_lock_drw_lock_of_drm_device(void) 
{ 
  int atomic_value_after_dec ;

  {
#line 491
  if (ldv_spin_drw_lock_of_drm_device == 1) {

  } else {
#line 491
    ldv_error();
  }
#line 494
  atomic_value_after_dec = ldv_undef_int();
#line 497
  if (atomic_value_after_dec == 0) {
#line 500
    ldv_spin_drw_lock_of_drm_device = 2;
#line 502
    return (1);
  } else {

  }
#line 506
  return (0);
}
}
#line 508 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
static int ldv_spin_i_lock_of_inode  ;
#line 511 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_lock_i_lock_of_inode(void) 
{ 


  {
#line 514
  if (ldv_spin_i_lock_of_inode == 1) {

  } else {
#line 514
    ldv_error();
  }
#line 516
  ldv_spin_i_lock_of_inode = 2;
#line 517
  return;
}
}
#line 520 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_unlock_i_lock_of_inode(void) 
{ 


  {
#line 523
  if (ldv_spin_i_lock_of_inode == 2) {

  } else {
#line 523
    ldv_error();
  }
#line 525
  ldv_spin_i_lock_of_inode = 1;
#line 526
  return;
}
}
#line 529 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_trylock_i_lock_of_inode(void) 
{ 
  int is_spin_held_by_another_thread ;

  {
#line 534
  if (ldv_spin_i_lock_of_inode == 1) {

  } else {
#line 534
    ldv_error();
  }
#line 537
  is_spin_held_by_another_thread = ldv_undef_int();
#line 540
  if (is_spin_held_by_another_thread) {
#line 543
    return (0);
  } else {
#line 548
    ldv_spin_i_lock_of_inode = 2;
#line 550
    return (1);
  }
}
}
#line 555 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_unlock_wait_i_lock_of_inode(void) 
{ 


  {
#line 558
  if (ldv_spin_i_lock_of_inode == 1) {

  } else {
#line 558
    ldv_error();
  }
#line 559
  return;
}
}
#line 562 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_is_locked_i_lock_of_inode(void) 
{ 
  int is_spin_held_by_another_thread ;

  {
#line 567
  is_spin_held_by_another_thread = ldv_undef_int();
#line 570
  if (ldv_spin_i_lock_of_inode == 1 && ! is_spin_held_by_another_thread) {
#line 573
    return (0);
  } else {
#line 578
    return (1);
  }
}
}
#line 583 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_can_lock_i_lock_of_inode(void) 
{ 
  int tmp ;
  int tmp___0 ;

  {
#line 586
  tmp = ldv_spin_is_locked_i_lock_of_inode();
#line 586
  if (tmp) {
#line 586
    tmp___0 = 0;
  } else {
#line 586
    tmp___0 = 1;
  }
#line 586
  return (tmp___0);
}
}
#line 590 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_is_contended_i_lock_of_inode(void) 
{ 
  int is_spin_contended ;

  {
#line 595
  is_spin_contended = ldv_undef_int();
#line 598
  if (is_spin_contended) {
#line 601
    return (0);
  } else {
#line 606
    return (1);
  }
}
}
#line 611 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_atomic_dec_and_lock_i_lock_of_inode(void) 
{ 
  int atomic_value_after_dec ;

  {
#line 616
  if (ldv_spin_i_lock_of_inode == 1) {

  } else {
#line 616
    ldv_error();
  }
#line 619
  atomic_value_after_dec = ldv_undef_int();
#line 622
  if (atomic_value_after_dec == 0) {
#line 625
    ldv_spin_i_lock_of_inode = 2;
#line 627
    return (1);
  } else {

  }
#line 631
  return (0);
}
}
#line 633 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
static int ldv_spin_lock_of_NOT_ARG_SIGN  ;
#line 636 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_lock_lock_of_NOT_ARG_SIGN(void) 
{ 


  {
#line 639
  if (ldv_spin_lock_of_NOT_ARG_SIGN == 1) {

  } else {
#line 639
    ldv_error();
  }
#line 641
  ldv_spin_lock_of_NOT_ARG_SIGN = 2;
#line 642
  return;
}
}
#line 645 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_unlock_lock_of_NOT_ARG_SIGN(void) 
{ 


  {
#line 648
  if (ldv_spin_lock_of_NOT_ARG_SIGN == 2) {

  } else {
#line 648
    ldv_error();
  }
#line 650
  ldv_spin_lock_of_NOT_ARG_SIGN = 1;
#line 651
  return;
}
}
#line 654 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_trylock_lock_of_NOT_ARG_SIGN(void) 
{ 
  int is_spin_held_by_another_thread ;

  {
#line 659
  if (ldv_spin_lock_of_NOT_ARG_SIGN == 1) {

  } else {
#line 659
    ldv_error();
  }
#line 662
  is_spin_held_by_another_thread = ldv_undef_int();
#line 665
  if (is_spin_held_by_another_thread) {
#line 668
    return (0);
  } else {
#line 673
    ldv_spin_lock_of_NOT_ARG_SIGN = 2;
#line 675
    return (1);
  }
}
}
#line 680 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_unlock_wait_lock_of_NOT_ARG_SIGN(void) 
{ 


  {
#line 683
  if (ldv_spin_lock_of_NOT_ARG_SIGN == 1) {

  } else {
#line 683
    ldv_error();
  }
#line 684
  return;
}
}
#line 687 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_is_locked_lock_of_NOT_ARG_SIGN(void) 
{ 
  int is_spin_held_by_another_thread ;

  {
#line 692
  is_spin_held_by_another_thread = ldv_undef_int();
#line 695
  if (ldv_spin_lock_of_NOT_ARG_SIGN == 1 && ! is_spin_held_by_another_thread) {
#line 698
    return (0);
  } else {
#line 703
    return (1);
  }
}
}
#line 708 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_can_lock_lock_of_NOT_ARG_SIGN(void) 
{ 
  int tmp ;
  int tmp___0 ;

  {
#line 711
  tmp = ldv_spin_is_locked_lock_of_NOT_ARG_SIGN();
#line 711
  if (tmp) {
#line 711
    tmp___0 = 0;
  } else {
#line 711
    tmp___0 = 1;
  }
#line 711
  return (tmp___0);
}
}
#line 715 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_is_contended_lock_of_NOT_ARG_SIGN(void) 
{ 
  int is_spin_contended ;

  {
#line 720
  is_spin_contended = ldv_undef_int();
#line 723
  if (is_spin_contended) {
#line 726
    return (0);
  } else {
#line 731
    return (1);
  }
}
}
#line 736 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_atomic_dec_and_lock_lock_of_NOT_ARG_SIGN(void) 
{ 
  int atomic_value_after_dec ;

  {
#line 741
  if (ldv_spin_lock_of_NOT_ARG_SIGN == 1) {

  } else {
#line 741
    ldv_error();
  }
#line 744
  atomic_value_after_dec = ldv_undef_int();
#line 747
  if (atomic_value_after_dec == 0) {
#line 750
    ldv_spin_lock_of_NOT_ARG_SIGN = 2;
#line 752
    return (1);
  } else {

  }
#line 756
  return (0);
}
}
#line 758 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
static int ldv_spin_siglock_of_sighand_struct  ;
#line 761 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_lock_siglock_of_sighand_struct(void) 
{ 


  {
#line 764
  if (ldv_spin_siglock_of_sighand_struct == 1) {

  } else {
#line 764
    ldv_error();
  }
#line 766
  ldv_spin_siglock_of_sighand_struct = 2;
#line 767
  return;
}
}
#line 770 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_unlock_siglock_of_sighand_struct(void) 
{ 


  {
#line 773
  if (ldv_spin_siglock_of_sighand_struct == 2) {

  } else {
#line 773
    ldv_error();
  }
#line 775
  ldv_spin_siglock_of_sighand_struct = 1;
#line 776
  return;
}
}
#line 779 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_trylock_siglock_of_sighand_struct(void) 
{ 
  int is_spin_held_by_another_thread ;

  {
#line 784
  if (ldv_spin_siglock_of_sighand_struct == 1) {

  } else {
#line 784
    ldv_error();
  }
#line 787
  is_spin_held_by_another_thread = ldv_undef_int();
#line 790
  if (is_spin_held_by_another_thread) {
#line 793
    return (0);
  } else {
#line 798
    ldv_spin_siglock_of_sighand_struct = 2;
#line 800
    return (1);
  }
}
}
#line 805 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_unlock_wait_siglock_of_sighand_struct(void) 
{ 


  {
#line 808
  if (ldv_spin_siglock_of_sighand_struct == 1) {

  } else {
#line 808
    ldv_error();
  }
#line 809
  return;
}
}
#line 812 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_is_locked_siglock_of_sighand_struct(void) 
{ 
  int is_spin_held_by_another_thread ;

  {
#line 817
  is_spin_held_by_another_thread = ldv_undef_int();
#line 820
  if (ldv_spin_siglock_of_sighand_struct == 1 && ! is_spin_held_by_another_thread) {
#line 823
    return (0);
  } else {
#line 828
    return (1);
  }
}
}
#line 833 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_can_lock_siglock_of_sighand_struct(void) 
{ 
  int tmp ;
  int tmp___0 ;

  {
#line 836
  tmp = ldv_spin_is_locked_siglock_of_sighand_struct();
#line 836
  if (tmp) {
#line 836
    tmp___0 = 0;
  } else {
#line 836
    tmp___0 = 1;
  }
#line 836
  return (tmp___0);
}
}
#line 840 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_is_contended_siglock_of_sighand_struct(void) 
{ 
  int is_spin_contended ;

  {
#line 845
  is_spin_contended = ldv_undef_int();
#line 848
  if (is_spin_contended) {
#line 851
    return (0);
  } else {
#line 856
    return (1);
  }
}
}
#line 861 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_atomic_dec_and_lock_siglock_of_sighand_struct(void) 
{ 
  int atomic_value_after_dec ;

  {
#line 866
  if (ldv_spin_siglock_of_sighand_struct == 1) {

  } else {
#line 866
    ldv_error();
  }
#line 869
  atomic_value_after_dec = ldv_undef_int();
#line 872
  if (atomic_value_after_dec == 0) {
#line 875
    ldv_spin_siglock_of_sighand_struct = 2;
#line 877
    return (1);
  } else {

  }
#line 881
  return (0);
}
}
#line 883 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
static int ldv_spin_swaps_lock_of_drm_i915_private  ;
#line 886 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_lock_swaps_lock_of_drm_i915_private(void) 
{ 


  {
#line 889
  if (ldv_spin_swaps_lock_of_drm_i915_private == 1) {

  } else {
#line 889
    ldv_error();
  }
#line 891
  ldv_spin_swaps_lock_of_drm_i915_private = 2;
#line 892
  return;
}
}
#line 895 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_unlock_swaps_lock_of_drm_i915_private(void) 
{ 


  {
#line 898
  if (ldv_spin_swaps_lock_of_drm_i915_private == 2) {

  } else {
#line 898
    ldv_error();
  }
#line 900
  ldv_spin_swaps_lock_of_drm_i915_private = 1;
#line 901
  return;
}
}
#line 904 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_trylock_swaps_lock_of_drm_i915_private(void) 
{ 
  int is_spin_held_by_another_thread ;

  {
#line 909
  if (ldv_spin_swaps_lock_of_drm_i915_private == 1) {

  } else {
#line 909
    ldv_error();
  }
#line 912
  is_spin_held_by_another_thread = ldv_undef_int();
#line 915
  if (is_spin_held_by_another_thread) {
#line 918
    return (0);
  } else {
#line 923
    ldv_spin_swaps_lock_of_drm_i915_private = 2;
#line 925
    return (1);
  }
}
}
#line 930 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_unlock_wait_swaps_lock_of_drm_i915_private(void) 
{ 


  {
#line 933
  if (ldv_spin_swaps_lock_of_drm_i915_private == 1) {

  } else {
#line 933
    ldv_error();
  }
#line 934
  return;
}
}
#line 937 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_is_locked_swaps_lock_of_drm_i915_private(void) 
{ 
  int is_spin_held_by_another_thread ;

  {
#line 942
  is_spin_held_by_another_thread = ldv_undef_int();
#line 945
  if (ldv_spin_swaps_lock_of_drm_i915_private == 1 && ! is_spin_held_by_another_thread) {
#line 948
    return (0);
  } else {
#line 953
    return (1);
  }
}
}
#line 958 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_can_lock_swaps_lock_of_drm_i915_private(void) 
{ 
  int tmp ;
  int tmp___0 ;

  {
#line 961
  tmp = ldv_spin_is_locked_swaps_lock_of_drm_i915_private();
#line 961
  if (tmp) {
#line 961
    tmp___0 = 0;
  } else {
#line 961
    tmp___0 = 1;
  }
#line 961
  return (tmp___0);
}
}
#line 965 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_is_contended_swaps_lock_of_drm_i915_private(void) 
{ 
  int is_spin_contended ;

  {
#line 970
  is_spin_contended = ldv_undef_int();
#line 973
  if (is_spin_contended) {
#line 976
    return (0);
  } else {
#line 981
    return (1);
  }
}
}
#line 986 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_atomic_dec_and_lock_swaps_lock_of_drm_i915_private(void) 
{ 
  int atomic_value_after_dec ;

  {
#line 991
  if (ldv_spin_swaps_lock_of_drm_i915_private == 1) {

  } else {
#line 991
    ldv_error();
  }
#line 994
  atomic_value_after_dec = ldv_undef_int();
#line 997
  if (atomic_value_after_dec == 0) {
#line 1000
    ldv_spin_swaps_lock_of_drm_i915_private = 2;
#line 1002
    return (1);
  } else {

  }
#line 1006
  return (0);
}
}
#line 1008 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
static int ldv_spin_user_irq_lock_of_drm_i915_private  ;
#line 1011 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_lock_user_irq_lock_of_drm_i915_private(void) 
{ 


  {
#line 1014
  if (ldv_spin_user_irq_lock_of_drm_i915_private == 1) {

  } else {
#line 1014
    ldv_error();
  }
#line 1016
  ldv_spin_user_irq_lock_of_drm_i915_private = 2;
#line 1017
  return;
}
}
#line 1020 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_unlock_user_irq_lock_of_drm_i915_private(void) 
{ 


  {
#line 1023
  if (ldv_spin_user_irq_lock_of_drm_i915_private == 2) {

  } else {
#line 1023
    ldv_error();
  }
#line 1025
  ldv_spin_user_irq_lock_of_drm_i915_private = 1;
#line 1026
  return;
}
}
#line 1029 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_trylock_user_irq_lock_of_drm_i915_private(void) 
{ 
  int is_spin_held_by_another_thread ;

  {
#line 1034
  if (ldv_spin_user_irq_lock_of_drm_i915_private == 1) {

  } else {
#line 1034
    ldv_error();
  }
#line 1037
  is_spin_held_by_another_thread = ldv_undef_int();
#line 1040
  if (is_spin_held_by_another_thread) {
#line 1043
    return (0);
  } else {
#line 1048
    ldv_spin_user_irq_lock_of_drm_i915_private = 2;
#line 1050
    return (1);
  }
}
}
#line 1055 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_spin_unlock_wait_user_irq_lock_of_drm_i915_private(void) 
{ 


  {
#line 1058
  if (ldv_spin_user_irq_lock_of_drm_i915_private == 1) {

  } else {
#line 1058
    ldv_error();
  }
#line 1059
  return;
}
}
#line 1062 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_is_locked_user_irq_lock_of_drm_i915_private(void) 
{ 
  int is_spin_held_by_another_thread ;

  {
#line 1067
  is_spin_held_by_another_thread = ldv_undef_int();
#line 1070
  if (ldv_spin_user_irq_lock_of_drm_i915_private == 1 && ! is_spin_held_by_another_thread) {
#line 1073
    return (0);
  } else {
#line 1078
    return (1);
  }
}
}
#line 1083 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_can_lock_user_irq_lock_of_drm_i915_private(void) 
{ 
  int tmp ;
  int tmp___0 ;

  {
#line 1086
  tmp = ldv_spin_is_locked_user_irq_lock_of_drm_i915_private();
#line 1086
  if (tmp) {
#line 1086
    tmp___0 = 0;
  } else {
#line 1086
    tmp___0 = 1;
  }
#line 1086
  return (tmp___0);
}
}
#line 1090 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_spin_is_contended_user_irq_lock_of_drm_i915_private(void) 
{ 
  int is_spin_contended ;

  {
#line 1095
  is_spin_contended = ldv_undef_int();
#line 1098
  if (is_spin_contended) {
#line 1101
    return (0);
  } else {
#line 1106
    return (1);
  }
}
}
#line 1111 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
int ldv_atomic_dec_and_lock_user_irq_lock_of_drm_i915_private(void) 
{ 
  int atomic_value_after_dec ;

  {
#line 1116
  if (ldv_spin_user_irq_lock_of_drm_i915_private == 1) {

  } else {
#line 1116
    ldv_error();
  }
#line 1119
  atomic_value_after_dec = ldv_undef_int();
#line 1122
  if (atomic_value_after_dec == 0) {
#line 1125
    ldv_spin_user_irq_lock_of_drm_i915_private = 2;
#line 1127
    return (1);
  } else {

  }
#line 1131
  return (0);
}
}
#line 1135 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_initialize(void) 
{ 


  {
#line 1138
  ldv_spin_alloc_lock_of_task_struct = 1;
#line 1140
  ldv_spin_d_lock_of_dentry = 1;
#line 1142
  ldv_spin_dcache_lock = 1;
#line 1144
  ldv_spin_drw_lock_of_drm_device = 1;
#line 1146
  ldv_spin_i_lock_of_inode = 1;
#line 1148
  ldv_spin_lock_of_NOT_ARG_SIGN = 1;
#line 1150
  ldv_spin_siglock_of_sighand_struct = 1;
#line 1152
  ldv_spin_swaps_lock_of_drm_i915_private = 1;
#line 1154
  ldv_spin_user_irq_lock_of_drm_i915_private = 1;
#line 1155
  return;
}
}
#line 1158 "/work/ldvuser/novikov/work/current--X--drivers/gpu/drm/i915/i915.ko--X--defaultlinux--X--39_7a--X--cpachecker/linux/csd_deg_dscv/21/dscv_tempdir/rule-instrumentor/39_7a/common-model/ldv_common_model.c"
void ldv_check_final_state(void) 
{ 


  {
#line 1161
  if (ldv_spin_alloc_lock_of_task_struct == 1) {

  } else {
#line 1161
    ldv_error();
  }
#line 1163
  if (ldv_spin_d_lock_of_dentry == 1) {

  } else {
#line 1163
    ldv_error();
  }
#line 1165
  if (ldv_spin_dcache_lock == 1) {

  } else {
#line 1165
    ldv_error();
  }
#line 1167
  if (ldv_spin_drw_lock_of_drm_device == 1) {

  } else {
#line 1167
    ldv_error();
  }
#line 1169
  if (ldv_spin_i_lock_of_inode == 1) {

  } else {
#line 1169
    ldv_error();
  }
#line 1171
  if (ldv_spin_lock_of_NOT_ARG_SIGN == 1) {

  } else {
#line 1171
    ldv_error();
  }
#line 1173
  if (ldv_spin_siglock_of_sighand_struct == 1) {

  } else {
#line 1173
    ldv_error();
  }
#line 1175
  if (ldv_spin_swaps_lock_of_drm_i915_private == 1) {

  } else {
#line 1175
    ldv_error();
  }
#line 1177
  if (ldv_spin_user_irq_lock_of_drm_i915_private == 1) {

  } else {
#line 1177
    ldv_error();
  }
#line 1178
  return;
}
}
