MODULE main

VAR
 in1: boolean;
	in2: boolean;
	out: boolean;

ASSIGN
--unit delay
	init(out) := TRUE;
	next(out) := !(in1 & in2);
