--
--	Conversion of chickybot.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Sep 16 09:16:47 2015
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__LedRed_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__LedRed_net_0 : bit;
SIGNAL tmpIO_0__LedRed_net_0 : bit;
TERMINAL tmpSIOVREF__LedRed_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__LedRed_net_0 : bit;
SIGNAL tmpOE__LedGreen_net_0 : bit;
SIGNAL tmpFB_0__LedGreen_net_0 : bit;
SIGNAL tmpIO_0__LedGreen_net_0 : bit;
TERMINAL tmpSIOVREF__LedGreen_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LedGreen_net_0 : bit;
SIGNAL tmpOE__LedBlue_net_0 : bit;
SIGNAL tmpFB_0__LedBlue_net_0 : bit;
SIGNAL tmpIO_0__LedBlue_net_0 : bit;
TERMINAL tmpSIOVREF__LedBlue_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LedBlue_net_0 : bit;
SIGNAL tmpOE__LedYellow_net_0 : bit;
SIGNAL tmpFB_0__LedYellow_net_0 : bit;
SIGNAL tmpIO_0__LedYellow_net_0 : bit;
TERMINAL tmpSIOVREF__LedYellow_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LedYellow_net_0 : bit;
SIGNAL \CsBtns:tmpOE__Button_net_1\ : bit;
SIGNAL \CsBtns:tmpOE__Button_net_0\ : bit;
SIGNAL \CsBtns:Net_329\ : bit;
SIGNAL \CsBtns:Net_76_1\ : bit;
SIGNAL \CsBtns:Net_76_0\ : bit;
SIGNAL \CsBtns:tmpIO_1__Button_net_1\ : bit;
SIGNAL \CsBtns:tmpIO_1__Button_net_0\ : bit;
TERMINAL \CsBtns:tmpSIOVREF__Button_net_0\ : bit;
SIGNAL \CsBtns:tmpINTERRUPT_0__Button_net_0\ : bit;
SIGNAL \CsBtns:Net_226\ : bit;
SIGNAL \CsBtns:cydff_1_1\ : bit;
SIGNAL \CsBtns:cydff_1_0\ : bit;
SIGNAL \CsBtns:Net_283_1\ : bit;
SIGNAL \CsBtns:Net_283_0\ : bit;
SIGNAL Net_21 : bit;
SIGNAL \CsBtns:PWM:Net_107\ : bit;
SIGNAL \CsBtns:PWM:Net_113\ : bit;
SIGNAL \CsBtns:Net_17\ : bit;
SIGNAL \CsBtns:PWM:Net_63\ : bit;
SIGNAL \CsBtns:PWM:Net_57\ : bit;
SIGNAL \CsBtns:PWM:Net_54\ : bit;
SIGNAL \CsBtns:Net_275\ : bit;
SIGNAL \CsBtns:Net_11\ : bit;
SIGNAL \CsBtns:PWM:Net_114\ : bit;
SIGNAL Net_22 : bit;
SIGNAL Net_23 : bit;
SIGNAL tmpOE__LcdE_net_0 : bit;
SIGNAL Net_40 : bit;
SIGNAL tmpFB_0__LcdE_net_0 : bit;
SIGNAL tmpIO_0__LcdE_net_0 : bit;
TERMINAL tmpSIOVREF__LcdE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LcdE_net_0 : bit;
SIGNAL \Lcd:Cntl_Port:clk\ : bit;
SIGNAL \Lcd:Cntl_Port:rst\ : bit;
SIGNAL Net_41 : bit;
SIGNAL \Lcd:Cntl_Port:control_out_0\ : bit;
SIGNAL Net_42 : bit;
SIGNAL \Lcd:Cntl_Port:control_out_1\ : bit;
SIGNAL Net_43 : bit;
SIGNAL \Lcd:Cntl_Port:control_out_2\ : bit;
SIGNAL Net_44 : bit;
SIGNAL \Lcd:Cntl_Port:control_out_3\ : bit;
SIGNAL \Lcd:Cntl_Port:control_out_4\ : bit;
SIGNAL Net_39 : bit;
SIGNAL \Lcd:Cntl_Port:control_out_5\ : bit;
SIGNAL \Lcd:Net_26\ : bit;
SIGNAL \Lcd:Cntl_Port:control_out_6\ : bit;
SIGNAL \Lcd:Net_22\ : bit;
SIGNAL \Lcd:Cntl_Port:control_out_7\ : bit;
SIGNAL \Lcd:Cntl_Port:control_7\ : bit;
SIGNAL \Lcd:Cntl_Port:control_6\ : bit;
SIGNAL \Lcd:Cntl_Port:control_5\ : bit;
SIGNAL \Lcd:Cntl_Port:control_4\ : bit;
SIGNAL \Lcd:Cntl_Port:control_3\ : bit;
SIGNAL \Lcd:Cntl_Port:control_2\ : bit;
SIGNAL \Lcd:Cntl_Port:control_1\ : bit;
SIGNAL \Lcd:Cntl_Port:control_0\ : bit;
SIGNAL tmpOE__LcdDB5_net_0 : bit;
SIGNAL tmpFB_0__LcdDB5_net_0 : bit;
SIGNAL tmpIO_0__LcdDB5_net_0 : bit;
TERMINAL tmpSIOVREF__LcdDB5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LcdDB5_net_0 : bit;
SIGNAL tmpOE__LcdDB4_net_0 : bit;
SIGNAL tmpFB_0__LcdDB4_net_0 : bit;
SIGNAL tmpIO_0__LcdDB4_net_0 : bit;
TERMINAL tmpSIOVREF__LcdDB4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LcdDB4_net_0 : bit;
SIGNAL tmpOE__LcdRS_net_0 : bit;
SIGNAL tmpFB_0__LcdRS_net_0 : bit;
SIGNAL tmpIO_0__LcdRS_net_0 : bit;
TERMINAL tmpSIOVREF__LcdRS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LcdRS_net_0 : bit;
SIGNAL tmpOE__LcdDB6_net_0 : bit;
SIGNAL tmpFB_0__LcdDB6_net_0 : bit;
SIGNAL tmpIO_0__LcdDB6_net_0 : bit;
TERMINAL tmpSIOVREF__LcdDB6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LcdDB6_net_0 : bit;
SIGNAL tmpOE__LcdDB7_net_0 : bit;
SIGNAL tmpFB_0__LcdDB7_net_0 : bit;
SIGNAL tmpIO_0__LcdDB7_net_0 : bit;
TERMINAL tmpSIOVREF__LcdDB7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LcdDB7_net_0 : bit;
SIGNAL tmpOE__LcdV0_net_0 : bit;
SIGNAL Net_45 : bit;
SIGNAL tmpFB_0__LcdV0_net_0 : bit;
SIGNAL tmpIO_0__LcdV0_net_0 : bit;
TERMINAL tmpSIOVREF__LcdV0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LcdV0_net_0 : bit;
SIGNAL \Camera:tmpOE__XCLK_net_0\ : bit;
SIGNAL Net_52 : bit;
SIGNAL \Camera:tmpFB_0__XCLK_net_0\ : bit;
SIGNAL \Camera:tmpIO_0__XCLK_net_0\ : bit;
TERMINAL \Camera:tmpSIOVREF__XCLK_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__XCLK_net_0\ : bit;
SIGNAL \Camera:tmpOE__HREF_net_0\ : bit;
SIGNAL \Camera:Net_37\ : bit;
SIGNAL \Camera:tmpIO_0__HREF_net_0\ : bit;
TERMINAL \Camera:tmpSIOVREF__HREF_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__HREF_net_0\ : bit;
SIGNAL \Camera:tmpOE__D_net_7\ : bit;
SIGNAL \Camera:tmpOE__D_net_6\ : bit;
SIGNAL \Camera:tmpOE__D_net_5\ : bit;
SIGNAL \Camera:tmpOE__D_net_4\ : bit;
SIGNAL \Camera:tmpOE__D_net_3\ : bit;
SIGNAL \Camera:tmpOE__D_net_2\ : bit;
SIGNAL \Camera:tmpOE__D_net_1\ : bit;
SIGNAL \Camera:tmpOE__D_net_0\ : bit;
SIGNAL \Camera:Net_38_7\ : bit;
SIGNAL \Camera:Net_38_6\ : bit;
SIGNAL \Camera:Net_38_5\ : bit;
SIGNAL \Camera:Net_38_4\ : bit;
SIGNAL \Camera:Net_38_3\ : bit;
SIGNAL \Camera:Net_38_2\ : bit;
SIGNAL \Camera:Net_38_1\ : bit;
SIGNAL \Camera:Net_38_0\ : bit;
SIGNAL \Camera:tmpIO_7__D_net_7\ : bit;
SIGNAL \Camera:tmpIO_7__D_net_6\ : bit;
SIGNAL \Camera:tmpIO_7__D_net_5\ : bit;
SIGNAL \Camera:tmpIO_7__D_net_4\ : bit;
SIGNAL \Camera:tmpIO_7__D_net_3\ : bit;
SIGNAL \Camera:tmpIO_7__D_net_2\ : bit;
SIGNAL \Camera:tmpIO_7__D_net_1\ : bit;
SIGNAL \Camera:tmpIO_7__D_net_0\ : bit;
TERMINAL \Camera:tmpSIOVREF__D_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__D_net_0\ : bit;
SIGNAL \Camera:Net_39\ : bit;
SIGNAL \Camera:Net_41\ : bit;
SIGNAL \Camera:Net_410\ : bit;
SIGNAL \Camera:tmpOE__PCLK_net_0\ : bit;
SIGNAL \Camera:Net_42\ : bit;
SIGNAL \Camera:tmpIO_0__PCLK_net_0\ : bit;
TERMINAL \Camera:tmpSIOVREF__PCLK_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__PCLK_net_0\ : bit;
SIGNAL \Camera:Net_43\ : bit;
SIGNAL \Camera:tmpOE__VSYNC_net_0\ : bit;
SIGNAL Net_56 : bit;
SIGNAL \Camera:tmpIO_0__VSYNC_net_0\ : bit;
TERMINAL \Camera:tmpSIOVREF__VSYNC_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__VSYNC_net_0\ : bit;
SIGNAL \Camera:tmpOE__SIOD_net_0\ : bit;
SIGNAL \Camera:tmpFB_0__SIOD_net_0\ : bit;
SIGNAL \Camera:Net_44\ : bit;
TERMINAL \Camera:tmpSIOVREF__SIOD_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__SIOD_net_0\ : bit;
SIGNAL \Camera:tmpOE__SIOC_net_0\ : bit;
SIGNAL \Camera:tmpFB_0__SIOC_net_0\ : bit;
SIGNAL \Camera:Net_45\ : bit;
TERMINAL \Camera:tmpSIOVREF__SIOC_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__SIOC_net_0\ : bit;
SIGNAL \Camera:I2C:sda_x_wire\ : bit;
SIGNAL \Camera:I2C:Net_643_1\ : bit;
SIGNAL \Camera:I2C:Net_697\ : bit;
SIGNAL \Camera:I2C:bus_clk\ : bit;
SIGNAL \Camera:I2C:Net_1109_0\ : bit;
SIGNAL \Camera:I2C:Net_1109_1\ : bit;
SIGNAL \Camera:I2C:Net_643_0\ : bit;
SIGNAL \Camera:I2C:Net_643_2\ : bit;
SIGNAL \Camera:I2C:scl_x_wire\ : bit;
SIGNAL \Camera:I2C:Net_969\ : bit;
SIGNAL \Camera:I2C:Net_968\ : bit;
SIGNAL \Camera:I2C:udb_clk\ : bit;
SIGNAL \Camera:Net_102\ : bit;
SIGNAL \Camera:I2C:Net_973\ : bit;
SIGNAL \Camera:Net_103\ : bit;
SIGNAL \Camera:I2C:Net_974\ : bit;
SIGNAL \Camera:I2C:scl_yfb\ : bit;
SIGNAL \Camera:I2C:sda_yfb\ : bit;
SIGNAL \Camera:I2C:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \Camera:I2C:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \Camera:I2C:timeout_clk\ : bit;
SIGNAL \Camera:Net_108\ : bit;
SIGNAL \Camera:I2C:Net_975\ : bit;
SIGNAL \Camera:Net_107\ : bit;
SIGNAL \Camera:Net_106\ : bit;
SIGNAL tmpOE__RESET_net_0 : bit;
SIGNAL tmpFB_0__RESET_net_0 : bit;
SIGNAL tmpIO_0__RESET_net_0 : bit;
TERMINAL tmpSIOVREF__RESET_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RESET_net_0 : bit;
SIGNAL tmpOE__PWDN_net_0 : bit;
SIGNAL tmpFB_0__PWDN_net_0 : bit;
SIGNAL tmpIO_0__PWDN_net_0 : bit;
TERMINAL tmpSIOVREF__PWDN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWDN_net_0 : bit;
SIGNAL tmpOE__UsEcho_net_0 : bit;
SIGNAL Net_126 : bit;
SIGNAL tmpIO_0__UsEcho_net_0 : bit;
TERMINAL tmpSIOVREF__UsEcho_net_0 : bit;
SIGNAL tmpINTERRUPT_0__UsEcho_net_0 : bit;
SIGNAL Net_138 : bit;
SIGNAL tmpOE__UsTrig_net_0 : bit;
SIGNAL Net_657 : bit;
SIGNAL tmpFB_0__UsTrig_net_0 : bit;
SIGNAL tmpIO_0__UsTrig_net_0 : bit;
TERMINAL tmpSIOVREF__UsTrig_net_0 : bit;
SIGNAL tmpINTERRUPT_0__UsTrig_net_0 : bit;
SIGNAL Net_10 : bit;
SIGNAL Net_952 : bit;
SIGNAL \UsTimer:Net_260\ : bit;
SIGNAL \UsTimer:Net_55\ : bit;
SIGNAL Net_146 : bit;
SIGNAL \UsTimer:Net_53\ : bit;
SIGNAL \UsTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \UsTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \UsTimer:TimerUDB:control_7\ : bit;
SIGNAL \UsTimer:TimerUDB:control_6\ : bit;
SIGNAL \UsTimer:TimerUDB:control_5\ : bit;
SIGNAL \UsTimer:TimerUDB:control_4\ : bit;
SIGNAL \UsTimer:TimerUDB:control_3\ : bit;
SIGNAL \UsTimer:TimerUDB:control_2\ : bit;
SIGNAL \UsTimer:TimerUDB:control_1\ : bit;
SIGNAL \UsTimer:TimerUDB:control_0\ : bit;
SIGNAL \UsTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \UsTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \UsTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \UsTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \UsTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \UsTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \UsTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \UsTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \UsTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \UsTimer:TimerUDB:capture_last\ : bit;
SIGNAL \UsTimer:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \UsTimer:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \UsTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \UsTimer:TimerUDB:run_mode\ : bit;
SIGNAL \UsTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \UsTimer:TimerUDB:status_tc\ : bit;
SIGNAL \UsTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \UsTimer:TimerUDB:per_zero\ : bit;
SIGNAL \UsTimer:TimerUDB:tc_i\ : bit;
SIGNAL \UsTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \UsTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \UsTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_140 : bit;
SIGNAL \UsTimer:TimerUDB:int_capt_count_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \UsTimer:TimerUDB:int_capt_count_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \UsTimer:TimerUDB:capt_int_temp\ : bit;
SIGNAL \UsTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODIN1_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODIN1_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODIN2_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODIN2_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sIntCapCount:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sIntCapCount:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sIntCapCount:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sIntCapCount:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sIntCapCount:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODIN3_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODIN3_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UsTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL \UsTimer:TimerUDB:trig_last\ : bit;
SIGNAL \UsTimer:TimerUDB:trig_rise_detected\ : bit;
SIGNAL \UsTimer:TimerUDB:trig_fall_detected\ : bit;
SIGNAL \UsTimer:TimerUDB:trigger_polarized\ : bit;
SIGNAL \UsTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \UsTimer:TimerUDB:status_6\ : bit;
SIGNAL \UsTimer:TimerUDB:status_5\ : bit;
SIGNAL \UsTimer:TimerUDB:status_4\ : bit;
SIGNAL \UsTimer:TimerUDB:status_0\ : bit;
SIGNAL \UsTimer:TimerUDB:status_1\ : bit;
SIGNAL \UsTimer:TimerUDB:status_2\ : bit;
SIGNAL \UsTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \UsTimer:TimerUDB:status_3\ : bit;
SIGNAL \UsTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \UsTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \UsTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \UsTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \UsTimer:TimerUDB:zeros_3\ : bit;
SIGNAL \UsTimer:TimerUDB:zeros_2\ : bit;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:nc0\ : bit;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:nc3\ : bit;
SIGNAL \UsTimer:TimerUDB:nc4\ : bit;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \UsTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \UsTimer:Net_102\ : bit;
SIGNAL \UsTimer:Net_266\ : bit;
SIGNAL \UsPWM:PWMUDB:km_run\ : bit;
SIGNAL \UsPWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_217 : bit;
SIGNAL \UsPWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \UsPWM:PWMUDB:control_7\ : bit;
SIGNAL \UsPWM:PWMUDB:control_6\ : bit;
SIGNAL \UsPWM:PWMUDB:control_5\ : bit;
SIGNAL \UsPWM:PWMUDB:control_4\ : bit;
SIGNAL \UsPWM:PWMUDB:control_3\ : bit;
SIGNAL \UsPWM:PWMUDB:control_2\ : bit;
SIGNAL \UsPWM:PWMUDB:control_1\ : bit;
SIGNAL \UsPWM:PWMUDB:control_0\ : bit;
SIGNAL \UsPWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \UsPWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \UsPWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \UsPWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \UsPWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \UsPWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \UsPWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \UsPWM:PWMUDB:prevCapture\ : bit;
SIGNAL \UsPWM:PWMUDB:capt_rising\ : bit;
SIGNAL \UsPWM:PWMUDB:capt_falling\ : bit;
SIGNAL \UsPWM:PWMUDB:hwCapture\ : bit;
SIGNAL \UsPWM:PWMUDB:hwEnable\ : bit;
SIGNAL \UsPWM:PWMUDB:trig_last\ : bit;
SIGNAL \UsPWM:PWMUDB:trig_rise\ : bit;
SIGNAL \UsPWM:PWMUDB:trig_fall\ : bit;
SIGNAL \UsPWM:PWMUDB:trig_out\ : bit;
SIGNAL \UsPWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \UsPWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_216 : bit;
SIGNAL \UsPWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \UsPWM:PWMUDB:final_enable\ : bit;
SIGNAL \UsPWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \UsPWM:PWMUDB:tc_i\ : bit;
SIGNAL \UsPWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \UsPWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \UsPWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \UsPWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \UsPWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \UsPWM:PWMUDB:sc_kill\ : bit;
SIGNAL \UsPWM:PWMUDB:min_kill\ : bit;
SIGNAL \UsPWM:PWMUDB:final_kill\ : bit;
SIGNAL \UsPWM:PWMUDB:km_tc\ : bit;
SIGNAL \UsPWM:PWMUDB:db_tc\ : bit;
SIGNAL \UsPWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \UsPWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \UsPWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \UsPWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \UsPWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \UsPWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \UsPWM:PWMUDB:dith_sel\ : bit;
SIGNAL \UsPWM:PWMUDB:status_6\ : bit;
SIGNAL \UsPWM:PWMUDB:status_5\ : bit;
SIGNAL \UsPWM:PWMUDB:status_4\ : bit;
SIGNAL \UsPWM:PWMUDB:status_3\ : bit;
SIGNAL \UsPWM:PWMUDB:status_2\ : bit;
SIGNAL \UsPWM:PWMUDB:status_1\ : bit;
SIGNAL \UsPWM:PWMUDB:status_0\ : bit;
SIGNAL \UsPWM:Net_55\ : bit;
SIGNAL \UsPWM:PWMUDB:prevCompare1\ : bit;
SIGNAL \UsPWM:PWMUDB:cmp1\ : bit;
SIGNAL \UsPWM:PWMUDB:cmp1_status\ : bit;
SIGNAL \UsPWM:PWMUDB:cmp2_status\ : bit;
SIGNAL \UsPWM:PWMUDB:cmp2\ : bit;
SIGNAL \UsPWM:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \UsPWM:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \UsPWM:PWMUDB:final_kill_reg\ : bit;
SIGNAL \UsPWM:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \UsPWM:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \UsPWM:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \UsPWM:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \UsPWM:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \UsPWM:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \UsPWM:PWMUDB:fifo_full\ : bit;
SIGNAL \UsPWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \UsPWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \UsPWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \UsPWM:PWMUDB:final_capture\ : bit;
SIGNAL \UsPWM:PWMUDB:nc2\ : bit;
SIGNAL \UsPWM:PWMUDB:nc3\ : bit;
SIGNAL \UsPWM:PWMUDB:nc1\ : bit;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:nc4\ : bit;
SIGNAL \UsPWM:PWMUDB:nc5\ : bit;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:nc6\ : bit;
SIGNAL \UsPWM:PWMUDB:nc7\ : bit;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \UsPWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \UsPWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \UsPWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \UsPWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \UsPWM:PWMUDB:compare1\ : bit;
SIGNAL \UsPWM:PWMUDB:compare2\ : bit;
SIGNAL \UsPWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \UsPWM:PWMUDB:pwm_i\ : bit;
SIGNAL \UsPWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \UsPWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \UsPWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \UsPWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \UsPWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \UsPWM:Net_101\ : bit;
SIGNAL \UsPWM:Net_96\ : bit;
SIGNAL Net_937 : bit;
SIGNAL Net_938 : bit;
SIGNAL \UsPWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \UsPWM:PWMUDB:MODIN4_1\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \UsPWM:PWMUDB:MODIN4_0\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \UsPWM:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_939 : bit;
SIGNAL Net_936 : bit;
SIGNAL \UsPWM:Net_113\ : bit;
SIGNAL \UsPWM:Net_107\ : bit;
SIGNAL \UsPWM:Net_114\ : bit;
SIGNAL tmpOE__UsTC_net_0 : bit;
SIGNAL tmpFB_0__UsTC_net_0 : bit;
SIGNAL tmpIO_0__UsTC_net_0 : bit;
TERMINAL tmpSIOVREF__UsTC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__UsTC_net_0 : bit;
SIGNAL tmpOE__UsOutput_net_0 : bit;
SIGNAL tmpFB_0__UsOutput_net_0 : bit;
SIGNAL tmpIO_0__UsOutput_net_0 : bit;
TERMINAL tmpSIOVREF__UsOutput_net_0 : bit;
SIGNAL tmpINTERRUPT_0__UsOutput_net_0 : bit;
SIGNAL \CsBtns:cydff_1_1\\D\ : bit;
SIGNAL \CsBtns:cydff_1_0\\D\ : bit;
SIGNAL \UsTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \UsTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \UsTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \UsTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \UsTimer:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \UsTimer:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \UsTimer:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \UsTimer:TimerUDB:trig_last\\D\ : bit;
SIGNAL \UsTimer:TimerUDB:trig_rise_detected\\D\ : bit;
SIGNAL \UsTimer:TimerUDB:trig_fall_detected\\D\ : bit;
SIGNAL \UsPWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \UsPWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \UsPWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \UsPWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \UsPWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \UsPWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \UsPWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \UsPWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \UsPWM:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \UsPWM:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \UsPWM:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \UsPWM:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \UsPWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \UsPWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \UsPWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \UsPWM:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__LedRed_net_0 <=  ('1') ;

\UsTimer:TimerUDB:capt_fifo_load\ <= ((not Net_126 and \UsTimer:TimerUDB:control_7\ and \UsTimer:TimerUDB:control_4\ and \UsTimer:TimerUDB:capture_last\ and \UsTimer:TimerUDB:trig_rise_detected\));

\UsTimer:TimerUDB:status_tc\ <= ((\UsTimer:TimerUDB:control_7\ and \UsTimer:TimerUDB:control_4\ and \UsTimer:TimerUDB:per_zero\ and \UsTimer:TimerUDB:trig_rise_detected\));

\UsTimer:TimerUDB:int_capt_count_1\\D\ <= ((not \UsTimer:TimerUDB:control_0\ and not \UsTimer:TimerUDB:int_capt_count_1\ and \UsTimer:TimerUDB:capt_fifo_load\ and \UsTimer:TimerUDB:int_capt_count_0\)
	OR (not \UsTimer:TimerUDB:int_capt_count_1\ and \UsTimer:TimerUDB:control_1\ and \UsTimer:TimerUDB:capt_fifo_load\ and \UsTimer:TimerUDB:int_capt_count_0\)
	OR (not \UsTimer:TimerUDB:int_capt_count_0\ and \UsTimer:TimerUDB:control_0\ and \UsTimer:TimerUDB:int_capt_count_1\)
	OR (not \UsTimer:TimerUDB:control_1\ and not \UsTimer:TimerUDB:int_capt_count_0\ and \UsTimer:TimerUDB:int_capt_count_1\)
	OR (not \UsTimer:TimerUDB:capt_fifo_load\ and \UsTimer:TimerUDB:int_capt_count_1\));

\UsTimer:TimerUDB:int_capt_count_0\\D\ <= ((not \UsTimer:TimerUDB:int_capt_count_1\ and not \UsTimer:TimerUDB:int_capt_count_0\ and \UsTimer:TimerUDB:control_1\ and \UsTimer:TimerUDB:capt_fifo_load\)
	OR (not \UsTimer:TimerUDB:control_1\ and not \UsTimer:TimerUDB:int_capt_count_0\ and \UsTimer:TimerUDB:capt_fifo_load\ and \UsTimer:TimerUDB:int_capt_count_1\)
	OR (not \UsTimer:TimerUDB:capt_fifo_load\ and \UsTimer:TimerUDB:int_capt_count_0\)
	OR (not \UsTimer:TimerUDB:int_capt_count_0\ and \UsTimer:TimerUDB:control_0\ and \UsTimer:TimerUDB:capt_fifo_load\));

\UsTimer:TimerUDB:capt_int_temp\\D\ <= ((not \UsTimer:TimerUDB:control_1\ and not \UsTimer:TimerUDB:control_0\ and not \UsTimer:TimerUDB:int_capt_count_1\ and not \UsTimer:TimerUDB:int_capt_count_0\ and \UsTimer:TimerUDB:capt_fifo_load\)
	OR (not \UsTimer:TimerUDB:control_0\ and not \UsTimer:TimerUDB:int_capt_count_0\ and \UsTimer:TimerUDB:control_1\ and \UsTimer:TimerUDB:capt_fifo_load\ and \UsTimer:TimerUDB:int_capt_count_1\)
	OR (not \UsTimer:TimerUDB:control_1\ and not \UsTimer:TimerUDB:int_capt_count_1\ and \UsTimer:TimerUDB:control_0\ and \UsTimer:TimerUDB:capt_fifo_load\ and \UsTimer:TimerUDB:int_capt_count_0\)
	OR (\UsTimer:TimerUDB:control_1\ and \UsTimer:TimerUDB:control_0\ and \UsTimer:TimerUDB:capt_fifo_load\ and \UsTimer:TimerUDB:int_capt_count_1\ and \UsTimer:TimerUDB:int_capt_count_0\));

\UsTimer:TimerUDB:trig_rise_detected\\D\ <= ((not \UsTimer:TimerUDB:trig_last\ and Net_126 and \UsTimer:TimerUDB:control_7\ and \UsTimer:TimerUDB:control_4\)
	OR (\UsTimer:TimerUDB:control_7\ and \UsTimer:TimerUDB:control_4\ and \UsTimer:TimerUDB:trig_rise_detected\));

\UsTimer:TimerUDB:trig_fall_detected\\D\ <= ((not Net_126 and \UsTimer:TimerUDB:control_7\ and \UsTimer:TimerUDB:control_4\ and \UsTimer:TimerUDB:trig_last\)
	OR (\UsTimer:TimerUDB:control_7\ and \UsTimer:TimerUDB:control_4\ and \UsTimer:TimerUDB:trig_fall_detected\));

\UsTimer:TimerUDB:trig_reg\ <= ((\UsTimer:TimerUDB:control_7\ and \UsTimer:TimerUDB:control_4\ and \UsTimer:TimerUDB:trig_rise_detected\));

\UsPWM:PWMUDB:sc_kill_tmp\\D\ <= (not \UsPWM:PWMUDB:tc_i\);

\UsPWM:PWMUDB:dith_count_1\\D\ <= ((not \UsPWM:PWMUDB:dith_count_1\ and \UsPWM:PWMUDB:tc_i\ and \UsPWM:PWMUDB:dith_count_0\)
	OR (not \UsPWM:PWMUDB:dith_count_0\ and \UsPWM:PWMUDB:dith_count_1\)
	OR (not \UsPWM:PWMUDB:tc_i\ and \UsPWM:PWMUDB:dith_count_1\));

\UsPWM:PWMUDB:dith_count_0\\D\ <= ((not \UsPWM:PWMUDB:dith_count_0\ and \UsPWM:PWMUDB:tc_i\)
	OR (not \UsPWM:PWMUDB:tc_i\ and \UsPWM:PWMUDB:dith_count_0\));

\UsPWM:PWMUDB:cmp1_status\ <= ((not \UsPWM:PWMUDB:prevCompare1\ and \UsPWM:PWMUDB:cmp1_less\));

\UsPWM:PWMUDB:status_2\ <= ((\UsPWM:PWMUDB:runmode_enable\ and \UsPWM:PWMUDB:tc_i\));

\UsPWM:PWMUDB:pwm_i\ <= ((\UsPWM:PWMUDB:runmode_enable\ and \UsPWM:PWMUDB:cmp1_less\));

LedRed:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LedRed_net_0),
		analog=>(open),
		io=>(tmpIO_0__LedRed_net_0),
		siovref=>(tmpSIOVREF__LedRed_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LedRed_net_0);
LedGreen:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"97b7bf75-ddb9-462b-8101-df5290e2fead",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LedGreen_net_0),
		analog=>(open),
		io=>(tmpIO_0__LedGreen_net_0),
		siovref=>(tmpSIOVREF__LedGreen_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LedGreen_net_0);
LedBlue:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bf413c10-7b2f-4d42-97f4-64df5273e331",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LedBlue_net_0),
		analog=>(open),
		io=>(tmpIO_0__LedBlue_net_0),
		siovref=>(tmpSIOVREF__LedBlue_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LedBlue_net_0);
LedYellow:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7c73f139-be8f-408d-ace1-10dee0c2561f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LedYellow_net_0),
		analog=>(open),
		io=>(tmpIO_0__LedYellow_net_0),
		siovref=>(tmpSIOVREF__LedYellow_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LedYellow_net_0);
\CsBtns:Button\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b0401438-446c-425d-9034-1ec1f30ea3fa/ec0aee27-7fbb-40b0-84e1-f9919ab19a67",
		drive_mode=>"011011",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"00",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"11",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>",",
		pin_mode=>"BB",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"00",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"0000",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__LedRed_net_0, tmpOE__LedRed_net_0),
		y=>(\CsBtns:Net_329\, \CsBtns:Net_329\),
		fb=>(\CsBtns:Net_76_1\, \CsBtns:Net_76_0\),
		analog=>(open, open),
		io=>(\CsBtns:tmpIO_1__Button_net_1\, \CsBtns:tmpIO_1__Button_net_0\),
		siovref=>(\CsBtns:tmpSIOVREF__Button_net_0\),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>\CsBtns:tmpINTERRUPT_0__Button_net_0\);
\CsBtns:PWM:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_21,
		kill=>zero,
		enable=>tmpOE__LedRed_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\CsBtns:Net_226\,
		compare=>\CsBtns:Net_329\,
		interrupt=>\CsBtns:PWM:Net_54\);
LcdE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7ad7302e-bb45-4e46-8664-fcba0236d5b1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>Net_40,
		fb=>(tmpFB_0__LcdE_net_0),
		analog=>(open),
		io=>(tmpIO_0__LcdE_net_0),
		siovref=>(tmpSIOVREF__LcdE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LcdE_net_0);
\Lcd:Cntl_Port:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Lcd:Cntl_Port:control_7\, \Lcd:Cntl_Port:control_6\, Net_39, Net_40,
			Net_44, Net_43, Net_42, Net_41));
LcdDB5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8b67fde1-bd69-4d19-998f-759a15eeb53c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>Net_42,
		fb=>(tmpFB_0__LcdDB5_net_0),
		analog=>(open),
		io=>(tmpIO_0__LcdDB5_net_0),
		siovref=>(tmpSIOVREF__LcdDB5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LcdDB5_net_0);
LcdDB4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1ce33345-5394-4f95-8b04-ac30f7893c2e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>Net_41,
		fb=>(tmpFB_0__LcdDB4_net_0),
		analog=>(open),
		io=>(tmpIO_0__LcdDB4_net_0),
		siovref=>(tmpSIOVREF__LcdDB4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LcdDB4_net_0);
IsrBtn0Pressed:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_22);
IsrBtn1Pressed:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_23);
LcdRS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"561bbe51-9c05-41ad-a011-a568f476db98",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>Net_39,
		fb=>(tmpFB_0__LcdRS_net_0),
		analog=>(open),
		io=>(tmpIO_0__LcdRS_net_0),
		siovref=>(tmpSIOVREF__LcdRS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LcdRS_net_0);
ClockCsBtns:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"cd8b6225-bf5d-42c1-aef8-f0af227b029f",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_21,
		dig_domain_out=>open);
LcdDB6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1bd26786-b451-4849-a074-f1b0048568db",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>Net_43,
		fb=>(tmpFB_0__LcdDB6_net_0),
		analog=>(open),
		io=>(tmpIO_0__LcdDB6_net_0),
		siovref=>(tmpSIOVREF__LcdDB6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LcdDB6_net_0);
LcdDB7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8ac96e20-fc3c-477e-bd61-977fa02b3bf0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>Net_44,
		fb=>(tmpFB_0__LcdDB7_net_0),
		analog=>(open),
		io=>(tmpIO_0__LcdDB7_net_0),
		siovref=>(tmpSIOVREF__LcdDB7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LcdDB7_net_0);
LcdV0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"143096c1-7591-44e3-84a8-097afd5e6493",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>Net_45,
		fb=>(tmpFB_0__LcdV0_net_0),
		analog=>(open),
		io=>(tmpIO_0__LcdV0_net_0),
		siovref=>(tmpSIOVREF__LcdV0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LcdV0_net_0);
ClockLcdBacklight:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"015fbb1c-ba1f-41f3-9ca7-f78852a6340e",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_45,
		dig_domain_out=>open);
\Camera:XCLK\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b56670a-1645-45e3-a366-bc7dcc7c7f84/e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>Net_52,
		fb=>(\Camera:tmpFB_0__XCLK_net_0\),
		analog=>(open),
		io=>(\Camera:tmpIO_0__XCLK_net_0\),
		siovref=>(\Camera:tmpSIOVREF__XCLK_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__XCLK_net_0\);
\Camera:HREF\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b56670a-1645-45e3-a366-bc7dcc7c7f84/f9410921-f803-4c46-9fc1-4e41ab0c16fa",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>(zero),
		fb=>\Camera:Net_37\,
		analog=>(open),
		io=>(\Camera:tmpIO_0__HREF_net_0\),
		siovref=>(\Camera:tmpSIOVREF__HREF_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__HREF_net_0\);
\Camera:D\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b56670a-1645-45e3-a366-bc7dcc7c7f84/888ac260-9557-43cf-a551-70bf391fe3c2",
		drive_mode=>"001001001001001001001001",
		ibuf_enabled=>"11111111",
		init_dr_st=>"00000000",
		input_sync=>"00000000",
		input_clk_en=>'0',
		input_sync_mode=>"00000000",
		intr_mode=>"0000000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,,",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"00000000",
		output_sync=>"00000000",
		output_clk_en=>'0',
		output_mode=>"00000000",
		output_reset=>'0',
		output_clock_mode=>"00000000",
		oe_sync=>"00000000",
		oe_conn=>"00000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,,",
		pin_mode=>"IIIIIIII",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"11111111",
		sio_ibuf=>"00000000",
		sio_info=>"0000000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"00000000",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"0101010100000000",
		width=>8,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00000000",
		ovt_slew_control=>"0000000000000000",
		ovt_hyst_trim=>"00000000",
		input_buffer_sel=>"0000000000000000")
	PORT MAP(oe=>(tmpOE__LedRed_net_0, tmpOE__LedRed_net_0, tmpOE__LedRed_net_0, tmpOE__LedRed_net_0,
			tmpOE__LedRed_net_0, tmpOE__LedRed_net_0, tmpOE__LedRed_net_0, tmpOE__LedRed_net_0),
		y=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		fb=>(\Camera:Net_38_7\, \Camera:Net_38_6\, \Camera:Net_38_5\, \Camera:Net_38_4\,
			\Camera:Net_38_3\, \Camera:Net_38_2\, \Camera:Net_38_1\, \Camera:Net_38_0\),
		analog=>(open, open, open, open,
			open, open, open, open),
		io=>(\Camera:tmpIO_7__D_net_7\, \Camera:tmpIO_7__D_net_6\, \Camera:tmpIO_7__D_net_5\, \Camera:tmpIO_7__D_net_4\,
			\Camera:tmpIO_7__D_net_3\, \Camera:tmpIO_7__D_net_2\, \Camera:tmpIO_7__D_net_1\, \Camera:tmpIO_7__D_net_0\),
		siovref=>(\Camera:tmpSIOVREF__D_net_0\),
		annotation=>(open, open, open, open,
			open, open, open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__D_net_0\);
\Camera:DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"01",
		num_tds=>0)
	PORT MAP(drq=>\Camera:Net_39\,
		trq=>zero,
		nrq=>\Camera:Net_41\);
\Camera:FIFO:dp\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Camera:Net_410\,
		cs_addr=>(zero, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Camera:Net_37\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Camera:Net_39\,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(\Camera:Net_38_7\, \Camera:Net_38_6\, \Camera:Net_38_5\, \Camera:Net_38_4\,
			\Camera:Net_38_3\, \Camera:Net_38_2\, \Camera:Net_38_1\, \Camera:Net_38_0\),
		po=>open);
\Camera:PCLK\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b56670a-1645-45e3-a366-bc7dcc7c7f84/33896740-279f-4a1b-8025-79e415fb7b96",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>(zero),
		fb=>\Camera:Net_42\,
		analog=>(open),
		io=>(\Camera:tmpIO_0__PCLK_net_0\),
		siovref=>(\Camera:tmpSIOVREF__PCLK_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__PCLK_net_0\);
\Camera:Async:udbclkenable\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>\Camera:Net_42\,
		enable=>tmpOE__LedRed_net_0,
		clock_out=>\Camera:Net_410\);
\Camera:VSYNC\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b56670a-1645-45e3-a366-bc7dcc7c7f84/8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>(zero),
		fb=>Net_56,
		analog=>(open),
		io=>(\Camera:tmpIO_0__VSYNC_net_0\),
		siovref=>(\Camera:tmpSIOVREF__VSYNC_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__VSYNC_net_0\);
\Camera:SIOD\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b56670a-1645-45e3-a366-bc7dcc7c7f84/264be2d3-9481-494b-8d9c-c1905a45e9cc",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>(zero),
		fb=>(\Camera:tmpFB_0__SIOD_net_0\),
		analog=>(open),
		io=>\Camera:Net_44\,
		siovref=>(\Camera:tmpSIOVREF__SIOD_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__SIOD_net_0\);
\Camera:SIOC\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b56670a-1645-45e3-a366-bc7dcc7c7f84/6659edfb-2c0d-40f3-99c0-6e8a005227ac",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>(zero),
		fb=>(\Camera:tmpFB_0__SIOC_net_0\),
		analog=>(open),
		io=>\Camera:Net_45\,
		siovref=>(\Camera:tmpSIOVREF__SIOC_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__SIOC_net_0\);
\Camera:I2C:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\Camera:I2C:Net_697\);
\Camera:I2C:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\Camera:I2C:bus_clk\,
		scl_in=>\Camera:I2C:Net_1109_0\,
		sda_in=>\Camera:I2C:Net_1109_1\,
		scl_out=>\Camera:I2C:Net_643_0\,
		sda_out=>\Camera:I2C:sda_x_wire\,
		interrupt=>\Camera:I2C:Net_697\);
\Camera:I2C:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2b56670a-1645-45e3-a366-bc7dcc7c7f84/6f2d57bd-b6d0-4115-93da-ded3485bf4ed/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\Camera:I2C:bus_clk\,
		dig_domain_out=>open);
\Camera:I2C:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\Camera:I2C:Net_643_0\,
		oe=>tmpOE__LedRed_net_0,
		y=>\Camera:Net_45\,
		yfb=>\Camera:I2C:Net_1109_0\);
\Camera:I2C:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\Camera:I2C:sda_x_wire\,
		oe=>tmpOE__LedRed_net_0,
		y=>\Camera:Net_44\,
		yfb=>\Camera:I2C:Net_1109_1\);
ClockCamera:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f035c795-30d4-4362-bb56-21f80d993b38",
		source_clock_id=>"",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_52,
		dig_domain_out=>open);
RESET:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e42dd4a7-2f7b-45df-8534-610251e1f3f0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RESET_net_0),
		analog=>(open),
		io=>(tmpIO_0__RESET_net_0),
		siovref=>(tmpSIOVREF__RESET_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RESET_net_0);
PWDN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"26889502-bae3-4daf-86e2-e5e160db5a1c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PWDN_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWDN_net_0),
		siovref=>(tmpSIOVREF__PWDN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWDN_net_0);
UsEcho:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>(zero),
		fb=>Net_126,
		analog=>(open),
		io=>(tmpIO_0__UsEcho_net_0),
		siovref=>(tmpSIOVREF__UsEcho_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__UsEcho_net_0);
IsrUsTimer:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_138);
UsTrig:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"71759e4d-8b9e-4a86-889f-5e0f535e3a01",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>Net_657,
		fb=>(tmpFB_0__UsTrig_net_0),
		analog=>(open),
		io=>(tmpIO_0__UsTrig_net_0),
		siovref=>(tmpSIOVREF__UsTrig_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__UsTrig_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5c5f057f-2e32-4760-930f-c64b3048fb5f",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\UsTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>tmpOE__LedRed_net_0,
		clock_out=>\UsTimer:TimerUDB:ClockOutFromEnBlock\);
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>tmpOE__LedRed_net_0,
		clock_out=>\UsTimer:TimerUDB:Clk_Ctl_i\);
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\UsTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\UsTimer:TimerUDB:control_7\, \UsTimer:TimerUDB:control_6\, \UsTimer:TimerUDB:control_5\, \UsTimer:TimerUDB:control_4\,
			\UsTimer:TimerUDB:control_3\, \UsTimer:TimerUDB:control_2\, \UsTimer:TimerUDB:control_1\, \UsTimer:TimerUDB:control_0\));
\UsTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\UsTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \UsTimer:TimerUDB:status_3\,
			\UsTimer:TimerUDB:status_2\, \UsTimer:TimerUDB:capt_int_temp\, \UsTimer:TimerUDB:status_tc\),
		interrupt=>Net_138);
\UsTimer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\UsTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \UsTimer:TimerUDB:trig_reg\, \UsTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\UsTimer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\UsTimer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\UsTimer:TimerUDB:nc3\,
		f0_blk_stat=>\UsTimer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\UsTimer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\UsTimer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\UsTimer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\UsTimer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\UsTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \UsTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\UsTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \UsTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\UsTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \UsTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\UsTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \UsTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\UsTimer:TimerUDB:sT16:timerdp:cap_1\, \UsTimer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\UsTimer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UsTimer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\UsTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \UsTimer:TimerUDB:trig_reg\, \UsTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\UsTimer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\UsTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\UsTimer:TimerUDB:status_3\,
		f0_blk_stat=>\UsTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\UsTimer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\UsTimer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\UsTimer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\UsTimer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\UsTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \UsTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\UsTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \UsTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\UsTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \UsTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\UsTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \UsTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\UsTimer:TimerUDB:sT16:timerdp:cap_1\, \UsTimer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\UsTimer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UsPWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_217,
		enable=>tmpOE__LedRed_net_0,
		clock_out=>\UsPWM:PWMUDB:ClockOutFromEnBlock\);
\UsPWM:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\UsPWM:PWMUDB:ClockOutFromEnBlock\,
		control=>(\UsPWM:PWMUDB:control_7\, \UsPWM:PWMUDB:control_6\, \UsPWM:PWMUDB:control_5\, \UsPWM:PWMUDB:control_4\,
			\UsPWM:PWMUDB:control_3\, \UsPWM:PWMUDB:control_2\, \UsPWM:PWMUDB:control_1\, \UsPWM:PWMUDB:control_0\));
\UsPWM:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\UsPWM:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \UsPWM:PWMUDB:status_5\, zero, \UsPWM:PWMUDB:status_3\,
			\UsPWM:PWMUDB:status_2\, \UsPWM:PWMUDB:status_1\, \UsPWM:PWMUDB:status_0\),
		interrupt=>\UsPWM:Net_55\);
\UsPWM:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\UsPWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\UsPWM:PWMUDB:tc_i\, \UsPWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UsPWM:PWMUDB:nc2\,
		cl0=>\UsPWM:PWMUDB:nc3\,
		z0=>\UsPWM:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\UsPWM:PWMUDB:nc4\,
		cl1=>\UsPWM:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\UsPWM:PWMUDB:nc6\,
		f1_blk_stat=>\UsPWM:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\UsPWM:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\UsPWM:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\UsPWM:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\UsPWM:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\UsPWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \UsPWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\UsPWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \UsPWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\UsPWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \UsPWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\UsPWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \UsPWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\UsPWM:PWMUDB:sP16:pwmdp:cap_1\, \UsPWM:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\UsPWM:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UsPWM:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\UsPWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\UsPWM:PWMUDB:tc_i\, \UsPWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UsPWM:PWMUDB:cmp1_eq\,
		cl0=>\UsPWM:PWMUDB:cmp1_less\,
		z0=>\UsPWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\UsPWM:PWMUDB:cmp2_eq\,
		cl1=>\UsPWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\UsPWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\UsPWM:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\UsPWM:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\UsPWM:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\UsPWM:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\UsPWM:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\UsPWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \UsPWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\UsPWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \UsPWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\UsPWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \UsPWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\UsPWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \UsPWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\UsPWM:PWMUDB:sP16:pwmdp:cap_1\, \UsPWM:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\UsPWM:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\UsPWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
UsTC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"86ed110a-406f-443f-8e75-75be76345bdf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>Net_146,
		fb=>(tmpFB_0__UsTC_net_0),
		analog=>(open),
		io=>(tmpIO_0__UsTC_net_0),
		siovref=>(tmpSIOVREF__UsTC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__UsTC_net_0);
UsOutput:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"94135075-0ada-4aee-97b3-0bff381c8d90",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LedRed_net_0),
		y=>Net_140,
		fb=>(tmpFB_0__UsOutput_net_0),
		analog=>(open),
		io=>(tmpIO_0__UsOutput_net_0),
		siovref=>(tmpSIOVREF__UsOutput_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LedRed_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LedRed_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__UsOutput_net_0);
ClockUsPWM:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3cf48a33-d259-445f-b3ac-7376837dc8f0",
		source_clock_id=>"",
		divisor=>0,
		period=>"166666666.666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_217,
		dig_domain_out=>open);
\CsBtns:cydff_1_1\:cy_dff
	PORT MAP(d=>\CsBtns:Net_76_1\,
		clk=>\CsBtns:Net_226\,
		q=>Net_23);
\CsBtns:cydff_1_0\:cy_dff
	PORT MAP(d=>\CsBtns:Net_76_0\,
		clk=>\CsBtns:Net_226\,
		q=>Net_22);
\UsTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_126,
		clk=>\UsTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\UsTimer:TimerUDB:capture_last\);
\UsTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\UsTimer:TimerUDB:status_tc\,
		clk=>\UsTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_146);
\UsTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\UsTimer:TimerUDB:control_7\,
		clk=>\UsTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\UsTimer:TimerUDB:hwEnable_reg\);
\UsTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\UsTimer:TimerUDB:capt_fifo_load\,
		clk=>\UsTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_140);
\UsTimer:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\UsTimer:TimerUDB:int_capt_count_1\\D\,
		clk=>\UsTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\UsTimer:TimerUDB:int_capt_count_1\);
\UsTimer:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\UsTimer:TimerUDB:int_capt_count_0\\D\,
		clk=>\UsTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\UsTimer:TimerUDB:int_capt_count_0\);
\UsTimer:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\UsTimer:TimerUDB:capt_int_temp\\D\,
		clk=>\UsTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\UsTimer:TimerUDB:capt_int_temp\);
\UsTimer:TimerUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_126,
		clk=>\UsTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\UsTimer:TimerUDB:trig_last\);
\UsTimer:TimerUDB:trig_rise_detected\:cy_dff
	PORT MAP(d=>\UsTimer:TimerUDB:trig_rise_detected\\D\,
		clk=>\UsTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\UsTimer:TimerUDB:trig_rise_detected\);
\UsTimer:TimerUDB:trig_fall_detected\:cy_dff
	PORT MAP(d=>\UsTimer:TimerUDB:trig_fall_detected\\D\,
		clk=>\UsTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\UsTimer:TimerUDB:trig_fall_detected\);
\UsPWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__LedRed_net_0,
		s=>zero,
		r=>zero,
		clk=>\UsPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\UsPWM:PWMUDB:min_kill_reg\);
\UsPWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UsPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\UsPWM:PWMUDB:prevCapture\);
\UsPWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UsPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\UsPWM:PWMUDB:trig_last\);
\UsPWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\UsPWM:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\UsPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\UsPWM:PWMUDB:runmode_enable\);
\UsPWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\UsPWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\UsPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\UsPWM:PWMUDB:sc_kill_tmp\);
\UsPWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__LedRed_net_0,
		s=>zero,
		r=>zero,
		clk=>\UsPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\UsPWM:PWMUDB:ltch_kill_reg\);
\UsPWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\UsPWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\UsPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\UsPWM:PWMUDB:dith_count_1\);
\UsPWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\UsPWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\UsPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\UsPWM:PWMUDB:dith_count_0\);
\UsPWM:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\UsPWM:PWMUDB:cmp1_less\,
		clk=>\UsPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\UsPWM:PWMUDB:prevCompare1\);
\UsPWM:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\UsPWM:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\UsPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\UsPWM:PWMUDB:status_0\);
\UsPWM:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\UsPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\UsPWM:PWMUDB:status_1\);
\UsPWM:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\UsPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\UsPWM:PWMUDB:status_5\);
\UsPWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\UsPWM:PWMUDB:pwm_i\,
		clk=>\UsPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_657);
\UsPWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UsPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\UsPWM:PWMUDB:pwm1_i_reg\);
\UsPWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UsPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\UsPWM:PWMUDB:pwm2_i_reg\);
\UsPWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\UsPWM:PWMUDB:status_2\,
		clk=>\UsPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\UsPWM:PWMUDB:tc_i_reg\);

END R_T_L;
