\doxysection{srsran\+::ssb\+\_\+processor\+::pdu\+\_\+t Struct Reference}
\hypertarget{structsrsran_1_1ssb__processor_1_1pdu__t}{}\label{structsrsran_1_1ssb__processor_1_1pdu__t}\index{srsran::ssb\_processor::pdu\_t@{srsran::ssb\_processor::pdu\_t}}


Describes the SS/\+PBCH Block PDU.  




{\ttfamily \#include $<$ssb\+\_\+processor.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structsrsran_1_1ssb__processor_1_1pdu__t_a6a5cf3340deeb056edfcfd6200eb81cf}\label{structsrsran_1_1ssb__processor_1_1pdu__t_a6a5cf3340deeb056edfcfd6200eb81cf} 
\mbox{\hyperlink{classsrsran_1_1slot__point}{slot\+\_\+point}} {\bfseries slot}
\begin{DoxyCompactList}\small\item\em Current slot context. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1ssb__processor_1_1pdu__t_a0dc6c5eefa023c32646438a1935e59cb}\label{structsrsran_1_1ssb__processor_1_1pdu__t_a0dc6c5eefa023c32646438a1935e59cb} 
\mbox{\hyperlink{namespacesrsran_ae2a7787d776e7d6ee8959beb6b368286}{pci\+\_\+t}} {\bfseries phys\+\_\+cell\+\_\+id}
\begin{DoxyCompactList}\small\item\em Physical Cell identifier. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1ssb__processor_1_1pdu__t_afb2b55a3ed66732a7179525503bf713c}\label{structsrsran_1_1ssb__processor_1_1pdu__t_afb2b55a3ed66732a7179525503bf713c} 
float {\bfseries beta\+\_\+pss}
\begin{DoxyCompactList}\small\item\em PSS power level allocation in dB, relative to SSS. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1ssb__processor_1_1pdu__t_a9d74f4f35e8e1c03559226af63841fa2}\label{structsrsran_1_1ssb__processor_1_1pdu__t_a9d74f4f35e8e1c03559226af63841fa2} 
unsigned {\bfseries ssb\+\_\+idx}
\begin{DoxyCompactList}\small\item\em SSB opportunity index in a burst. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1ssb__processor_1_1pdu__t_a2ad23e326bf9cfffdb48bf1c502ea8f3}\label{structsrsran_1_1ssb__processor_1_1pdu__t_a2ad23e326bf9cfffdb48bf1c502ea8f3} 
unsigned {\bfseries L\+\_\+max}
\begin{DoxyCompactList}\small\item\em Maximum number of SS/\+PBCH block candidates in a 5ms burst, described in TS38.\+213 Section 4.\+1. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1ssb__processor_1_1pdu__t_a73e39bc77c78411d31420a2568c1faf4}\label{structsrsran_1_1ssb__processor_1_1pdu__t_a73e39bc77c78411d31420a2568c1faf4} 
\mbox{\hyperlink{namespacesrsran_aca64228c7486db8ce1f0a3118e8cedc8}{subcarrier\+\_\+spacing}} {\bfseries common\+\_\+scs}
\begin{DoxyCompactList}\small\item\em Higher layer parameter {\itshape sub\+Carrier\+Spacing\+Common} as per TS38.\+331 Section 6.\+2.\+2 -\/ MIB. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classsrsran_1_1ssb__subcarrier__offset}{ssb\+\_\+subcarrier\+\_\+offset}} \mbox{\hyperlink{structsrsran_1_1ssb__processor_1_1pdu__t_a20ba61924ec8a3eadfd350f4d3a8e3ba}{subcarrier\+\_\+offset}}
\begin{DoxyCompactList}\small\item\em Alignment offset between the resource grid and the SS/\+PBCH block. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classsrsran_1_1ssb__offset__to__pointA}{ssb\+\_\+offset\+\_\+to\+\_\+pointA}} \mbox{\hyperlink{structsrsran_1_1ssb__processor_1_1pdu__t_afc09e01e987472251695b159335dd7a1}{offset\+\_\+to\+\_\+pointA}}
\begin{DoxyCompactList}\small\item\em Start of the SS/\+PBCH block relative to Point A in PRB. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1ssb__processor_1_1pdu__t_a3f02df7b67df4d4061de22533b9fa2a2}\label{structsrsran_1_1ssb__processor_1_1pdu__t_a3f02df7b67df4d4061de22533b9fa2a2} 
\mbox{\hyperlink{namespacesrsran_a4b8eb97251264b1aee7123a8765e1d3e}{ssb\+\_\+pattern\+\_\+case}} {\bfseries pattern\+\_\+case}
\begin{DoxyCompactList}\small\item\em SS/\+PBCH pattern case. \end{DoxyCompactList}\item 
std\+::array$<$ uint8\+\_\+t, \mbox{\hyperlink{classsrsran_1_1ssb__processor_ab47171822db895d7a4508074813f9dcf}{BCH\+\_\+\+PAYLOAD\+\_\+\+SIZE}} $>$ \mbox{\hyperlink{structsrsran_1_1ssb__processor_1_1pdu__t_a28815fd263ca84df484438b2db6073aa}{bch\+\_\+payload}}
\begin{DoxyCompactList}\small\item\em PBCH payload. The first 24 bits correspond to the packed MIB, while the last 8 bits are\+: \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1ssb__processor_1_1pdu__t_aecc5cb0ed14be15ea33a1b724774e4e4}\label{structsrsran_1_1ssb__processor_1_1pdu__t_aecc5cb0ed14be15ea33a1b724774e4e4} 
\mbox{\hyperlink{classsrsran_1_1static__vector}{static\+\_\+vector}}$<$ uint8\+\_\+t, MAX\+\_\+\+PORTS $>$ {\bfseries ports}
\begin{DoxyCompactList}\small\item\em Port indexes to map the SS/\+PBCH transmission. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Describes the SS/\+PBCH Block PDU. 

\doxysubsection{Member Data Documentation}
\Hypertarget{structsrsran_1_1ssb__processor_1_1pdu__t_a28815fd263ca84df484438b2db6073aa}\label{structsrsran_1_1ssb__processor_1_1pdu__t_a28815fd263ca84df484438b2db6073aa} 
\index{srsran::ssb\_processor::pdu\_t@{srsran::ssb\_processor::pdu\_t}!bch\_payload@{bch\_payload}}
\index{bch\_payload@{bch\_payload}!srsran::ssb\_processor::pdu\_t@{srsran::ssb\_processor::pdu\_t}}
\doxysubsubsection{\texorpdfstring{bch\_payload}{bch\_payload}}
{\footnotesize\ttfamily std\+::array$<$uint8\+\_\+t, \mbox{\hyperlink{classsrsran_1_1ssb__processor_ab47171822db895d7a4508074813f9dcf}{BCH\+\_\+\+PAYLOAD\+\_\+\+SIZE}}$>$ srsran\+::ssb\+\_\+processor\+::pdu\+\_\+t\+::bch\+\_\+payload}



PBCH payload. The first 24 bits correspond to the packed MIB, while the last 8 bits are\+: 


\begin{DoxyItemize}
\item SFN (4 bit),
\item half-\/radio frame (1 bit), and
\item SS/\+PBCH block index (3 bit) for L\+\_\+max=64, otherwise
\item SS/\+PBCH subcarrier offset (1 bit) and 2 padding bits. \begin{DoxyRemark}{Remarks}
Bit order is specified in 3GPP TS38.\+212 Section 7.\+1.\+1. 
\end{DoxyRemark}

\end{DoxyItemize}\Hypertarget{structsrsran_1_1ssb__processor_1_1pdu__t_afc09e01e987472251695b159335dd7a1}\label{structsrsran_1_1ssb__processor_1_1pdu__t_afc09e01e987472251695b159335dd7a1} 
\index{srsran::ssb\_processor::pdu\_t@{srsran::ssb\_processor::pdu\_t}!offset\_to\_pointA@{offset\_to\_pointA}}
\index{offset\_to\_pointA@{offset\_to\_pointA}!srsran::ssb\_processor::pdu\_t@{srsran::ssb\_processor::pdu\_t}}
\doxysubsubsection{\texorpdfstring{offset\_to\_pointA}{offset\_to\_pointA}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsrsran_1_1ssb__offset__to__pointA}{ssb\+\_\+offset\+\_\+to\+\_\+pointA}} srsran\+::ssb\+\_\+processor\+::pdu\+\_\+t\+::offset\+\_\+to\+\_\+pointA}



Start of the SS/\+PBCH block relative to Point A in PRB. 

\begin{DoxySeeAlso}{See also}
\doxylink{classsrsran_1_1ssb__offset__to__pointA}{ssb\+\_\+offset\+\_\+to\+\_\+pointA} for more details. 
\end{DoxySeeAlso}
\Hypertarget{structsrsran_1_1ssb__processor_1_1pdu__t_a20ba61924ec8a3eadfd350f4d3a8e3ba}\label{structsrsran_1_1ssb__processor_1_1pdu__t_a20ba61924ec8a3eadfd350f4d3a8e3ba} 
\index{srsran::ssb\_processor::pdu\_t@{srsran::ssb\_processor::pdu\_t}!subcarrier\_offset@{subcarrier\_offset}}
\index{subcarrier\_offset@{subcarrier\_offset}!srsran::ssb\_processor::pdu\_t@{srsran::ssb\_processor::pdu\_t}}
\doxysubsubsection{\texorpdfstring{subcarrier\_offset}{subcarrier\_offset}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsrsran_1_1ssb__subcarrier__offset}{ssb\+\_\+subcarrier\+\_\+offset}} srsran\+::ssb\+\_\+processor\+::pdu\+\_\+t\+::subcarrier\+\_\+offset}



Alignment offset between the resource grid and the SS/\+PBCH block. 

\begin{DoxySeeAlso}{See also}
\doxylink{classsrsran_1_1ssb__subcarrier__offset}{ssb\+\_\+subcarrier\+\_\+offset} for more details. 
\end{DoxySeeAlso}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/phy/upper/channel\+\_\+processors/ssb\+\_\+processor.\+h\end{DoxyCompactItemize}
