// Seed: 2563949001
module module_0 (
    input tri0 id_0,
    input tri  id_1,
    input wor  id_2,
    input tri  id_3
);
  logic [7:0] id_5;
  always id_5[1'b0] = id_1;
  assign id_5 = -id_0;
  wire id_6;
  wire id_7, id_8, id_9;
  wire id_10;
  supply1 id_11 = 1;
  assign id_11 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    output supply1 id_2,
    input wand id_3,
    input supply0 id_4,
    output tri0 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input tri0 id_8,
    output supply1 id_9,
    output wor id_10,
    input tri id_11
);
  generate
    wire id_13, id_14;
  endgenerate
  module_0(
      id_8, id_4, id_0, id_7
  );
endmodule
