// Seed: 695252688
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input wand id_2,
    input tri0 id_3,
    input wor id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri id_7,
    input tri1 id_8,
    input uwire id_9,
    output wor id_10,
    output tri0 id_11,
    output wor id_12,
    output uwire id_13,
    output uwire id_14,
    output wire id_15,
    output uwire id_16,
    input tri0 id_17
);
  wire id_19 = ~id_0;
  tri0 id_20 = id_2 & id_9;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri1 id_1,
    output wor  id_2,
    output tri  id_3,
    input  wor  id_4
);
  tri id_6 = id_0;
  module_0(
      id_1,
      id_6,
      id_0,
      id_1,
      id_0,
      id_1,
      id_4,
      id_6,
      id_1,
      id_6,
      id_6,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_6,
      id_4
  );
endmodule
