-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    weights_l3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weights_l3_ce0 : OUT STD_LOGIC;
    weights_l3_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    mux_case_773259_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_773259_out_ap_vld : OUT STD_LOGIC;
    mux_case_672256_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_672256_out_ap_vld : OUT STD_LOGIC;
    mux_case_571253_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_571253_out_ap_vld : OUT STD_LOGIC;
    mux_case_470250_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_470250_out_ap_vld : OUT STD_LOGIC;
    mux_case_369247_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_369247_out_ap_vld : OUT STD_LOGIC;
    mux_case_268244_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_268244_out_ap_vld : OUT STD_LOGIC;
    mux_case_167241_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_167241_out_ap_vld : OUT STD_LOGIC;
    mux_case_066238_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_066238_out_ap_vld : OUT STD_LOGIC;
    mux_case_765235_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_765235_out_ap_vld : OUT STD_LOGIC;
    mux_case_664232_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_664232_out_ap_vld : OUT STD_LOGIC;
    mux_case_563229_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_563229_out_ap_vld : OUT STD_LOGIC;
    mux_case_462226_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_462226_out_ap_vld : OUT STD_LOGIC;
    mux_case_361223_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_361223_out_ap_vld : OUT STD_LOGIC;
    mux_case_260220_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_260220_out_ap_vld : OUT STD_LOGIC;
    mux_case_159217_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_159217_out_ap_vld : OUT STD_LOGIC;
    mux_case_058214_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_058214_out_ap_vld : OUT STD_LOGIC;
    mux_case_757211_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_757211_out_ap_vld : OUT STD_LOGIC;
    mux_case_656208_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_656208_out_ap_vld : OUT STD_LOGIC;
    mux_case_555205_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_555205_out_ap_vld : OUT STD_LOGIC;
    mux_case_454202_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_454202_out_ap_vld : OUT STD_LOGIC;
    mux_case_353199_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_353199_out_ap_vld : OUT STD_LOGIC;
    mux_case_252196_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_252196_out_ap_vld : OUT STD_LOGIC;
    mux_case_151193_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_151193_out_ap_vld : OUT STD_LOGIC;
    mux_case_050190_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_050190_out_ap_vld : OUT STD_LOGIC;
    mux_case_749187_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_749187_out_ap_vld : OUT STD_LOGIC;
    mux_case_648184_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_648184_out_ap_vld : OUT STD_LOGIC;
    mux_case_547181_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_547181_out_ap_vld : OUT STD_LOGIC;
    mux_case_446178_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_446178_out_ap_vld : OUT STD_LOGIC;
    mux_case_345175_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_345175_out_ap_vld : OUT STD_LOGIC;
    mux_case_244172_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_244172_out_ap_vld : OUT STD_LOGIC;
    mux_case_143169_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_143169_out_ap_vld : OUT STD_LOGIC;
    mux_case_042166_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_042166_out_ap_vld : OUT STD_LOGIC;
    mux_case_741163_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_741163_out_ap_vld : OUT STD_LOGIC;
    mux_case_640160_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_640160_out_ap_vld : OUT STD_LOGIC;
    mux_case_539157_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_539157_out_ap_vld : OUT STD_LOGIC;
    mux_case_438154_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_438154_out_ap_vld : OUT STD_LOGIC;
    mux_case_337151_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_337151_out_ap_vld : OUT STD_LOGIC;
    mux_case_236148_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_236148_out_ap_vld : OUT STD_LOGIC;
    mux_case_135145_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_135145_out_ap_vld : OUT STD_LOGIC;
    mux_case_034142_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_034142_out_ap_vld : OUT STD_LOGIC;
    mux_case_733139_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_733139_out_ap_vld : OUT STD_LOGIC;
    mux_case_632136_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_632136_out_ap_vld : OUT STD_LOGIC;
    mux_case_531133_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_531133_out_ap_vld : OUT STD_LOGIC;
    mux_case_430130_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_430130_out_ap_vld : OUT STD_LOGIC;
    mux_case_329127_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_329127_out_ap_vld : OUT STD_LOGIC;
    mux_case_228124_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_228124_out_ap_vld : OUT STD_LOGIC;
    mux_case_127121_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_127121_out_ap_vld : OUT STD_LOGIC;
    mux_case_026118_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_026118_out_ap_vld : OUT STD_LOGIC;
    mux_case_725115_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_725115_out_ap_vld : OUT STD_LOGIC;
    mux_case_624112_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_624112_out_ap_vld : OUT STD_LOGIC;
    mux_case_523109_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_523109_out_ap_vld : OUT STD_LOGIC;
    mux_case_422106_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_422106_out_ap_vld : OUT STD_LOGIC;
    mux_case_321103_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_321103_out_ap_vld : OUT STD_LOGIC;
    mux_case_220100_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_220100_out_ap_vld : OUT STD_LOGIC;
    mux_case_11997_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_11997_out_ap_vld : OUT STD_LOGIC;
    mux_case_01894_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_01894_out_ap_vld : OUT STD_LOGIC;
    mux_case_71791_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_71791_out_ap_vld : OUT STD_LOGIC;
    mux_case_61688_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_61688_out_ap_vld : OUT STD_LOGIC;
    mux_case_51585_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_51585_out_ap_vld : OUT STD_LOGIC;
    mux_case_41482_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_41482_out_ap_vld : OUT STD_LOGIC;
    mux_case_31379_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_31379_out_ap_vld : OUT STD_LOGIC;
    mux_case_21276_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_21276_out_ap_vld : OUT STD_LOGIC;
    mux_case_11173_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_11173_out_ap_vld : OUT STD_LOGIC;
    mux_case_01070_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_01070_out_ap_vld : OUT STD_LOGIC;
    mux_case_7967_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_7967_out_ap_vld : OUT STD_LOGIC;
    mux_case_6864_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_6864_out_ap_vld : OUT STD_LOGIC;
    mux_case_5761_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_5761_out_ap_vld : OUT STD_LOGIC;
    mux_case_4658_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_4658_out_ap_vld : OUT STD_LOGIC;
    mux_case_3555_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_3555_out_ap_vld : OUT STD_LOGIC;
    mux_case_2452_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_2452_out_ap_vld : OUT STD_LOGIC;
    mux_case_1349_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_1349_out_ap_vld : OUT STD_LOGIC;
    mux_case_0246_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_0246_out_ap_vld : OUT STD_LOGIC;
    mux_case_743_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_743_out_ap_vld : OUT STD_LOGIC;
    mux_case_639_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_639_out_ap_vld : OUT STD_LOGIC;
    mux_case_536_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_536_out_ap_vld : OUT STD_LOGIC;
    mux_case_433_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_433_out_ap_vld : OUT STD_LOGIC;
    mux_case_330_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_330_out_ap_vld : OUT STD_LOGIC;
    mux_case_226_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_226_out_ap_vld : OUT STD_LOGIC;
    mux_case_122_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_122_out_ap_vld : OUT STD_LOGIC;
    mux_case_019_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    mux_case_019_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln40_fu_1143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal i_22_reg_2478 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln40_fu_1155_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_fu_238 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal i_23_fu_1149_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_22 : STD_LOGIC_VECTOR (3 downto 0);
    signal mux_case_019_fu_242 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal w_l_plus1_T_fu_1169_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mux_case_122_fu_246 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal w_l_plus1_T_50_fu_1183_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mux_case_226_fu_250 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal w_l_plus1_T_51_fu_1197_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mux_case_330_fu_254 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal w_l_plus1_T_52_fu_1211_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mux_case_433_fu_258 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal w_l_plus1_T_53_fu_1225_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mux_case_536_fu_262 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal w_l_plus1_T_54_fu_1239_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mux_case_639_fu_266 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal w_l_plus1_T_55_fu_1253_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mux_case_743_fu_270 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal w_l_plus1_T_56_fu_1267_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mux_case_0246_fu_274 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_1349_fu_278 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_2452_fu_282 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_3555_fu_286 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_4658_fu_290 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_5761_fu_294 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_6864_fu_298 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_7967_fu_302 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_01070_fu_306 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_11173_fu_310 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_21276_fu_314 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_31379_fu_318 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_41482_fu_322 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_51585_fu_326 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_61688_fu_330 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_71791_fu_334 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_01894_fu_338 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_11997_fu_342 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_220100_fu_346 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_321103_fu_350 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_422106_fu_354 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_523109_fu_358 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_624112_fu_362 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_725115_fu_366 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_026118_fu_370 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_127121_fu_374 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_228124_fu_378 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_329127_fu_382 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_430130_fu_386 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_531133_fu_390 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_632136_fu_394 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_733139_fu_398 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_034142_fu_402 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_135145_fu_406 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_236148_fu_410 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_337151_fu_414 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_438154_fu_418 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_539157_fu_422 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_640160_fu_426 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_741163_fu_430 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_042166_fu_434 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_143169_fu_438 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_244172_fu_442 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_345175_fu_446 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_446178_fu_450 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_547181_fu_454 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_648184_fu_458 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_749187_fu_462 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_050190_fu_466 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_151193_fu_470 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_252196_fu_474 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_353199_fu_478 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_454202_fu_482 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_555205_fu_486 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_656208_fu_490 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_757211_fu_494 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_058214_fu_498 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_159217_fu_502 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_260220_fu_506 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_361223_fu_510 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_462226_fu_514 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_563229_fu_518 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_664232_fu_522 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_765235_fu_526 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_066238_fu_530 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_167241_fu_534 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_268244_fu_538 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_369247_fu_542 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_470250_fu_546 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_571253_fu_550 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_672256_fu_554 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal mux_case_773259_fu_558 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal weights_l3_ce0_local : STD_LOGIC;
    signal trunc_ln42_fu_1165_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln42_1_fu_1173_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln42_2_fu_1187_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln42_3_fu_1201_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln42_4_fu_1215_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln42_5_fu_1229_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln42_6_fu_1243_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln42_7_fu_1257_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    i_fu_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln40_fu_1143_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_238 <= i_23_fu_1149_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_238 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_22_reg_2478 <= ap_sig_allocacmp_i_22;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (i_22_reg_2478 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mux_case_01070_fu_306 <= w_l_plus1_T_fu_1169_p1;
                mux_case_11173_fu_310 <= w_l_plus1_T_50_fu_1183_p1;
                mux_case_21276_fu_314 <= w_l_plus1_T_51_fu_1197_p1;
                mux_case_31379_fu_318 <= w_l_plus1_T_52_fu_1211_p1;
                mux_case_41482_fu_322 <= w_l_plus1_T_53_fu_1225_p1;
                mux_case_51585_fu_326 <= w_l_plus1_T_54_fu_1239_p1;
                mux_case_61688_fu_330 <= w_l_plus1_T_55_fu_1253_p1;
                mux_case_71791_fu_334 <= w_l_plus1_T_56_fu_1267_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (i_22_reg_2478 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mux_case_01894_fu_338 <= w_l_plus1_T_fu_1169_p1;
                mux_case_11997_fu_342 <= w_l_plus1_T_50_fu_1183_p1;
                mux_case_220100_fu_346 <= w_l_plus1_T_51_fu_1197_p1;
                mux_case_321103_fu_350 <= w_l_plus1_T_52_fu_1211_p1;
                mux_case_422106_fu_354 <= w_l_plus1_T_53_fu_1225_p1;
                mux_case_523109_fu_358 <= w_l_plus1_T_54_fu_1239_p1;
                mux_case_624112_fu_362 <= w_l_plus1_T_55_fu_1253_p1;
                mux_case_725115_fu_366 <= w_l_plus1_T_56_fu_1267_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (i_22_reg_2478 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mux_case_019_fu_242 <= w_l_plus1_T_fu_1169_p1;
                mux_case_122_fu_246 <= w_l_plus1_T_50_fu_1183_p1;
                mux_case_226_fu_250 <= w_l_plus1_T_51_fu_1197_p1;
                mux_case_330_fu_254 <= w_l_plus1_T_52_fu_1211_p1;
                mux_case_433_fu_258 <= w_l_plus1_T_53_fu_1225_p1;
                mux_case_536_fu_262 <= w_l_plus1_T_54_fu_1239_p1;
                mux_case_639_fu_266 <= w_l_plus1_T_55_fu_1253_p1;
                mux_case_743_fu_270 <= w_l_plus1_T_56_fu_1267_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (i_22_reg_2478 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mux_case_0246_fu_274 <= w_l_plus1_T_fu_1169_p1;
                mux_case_1349_fu_278 <= w_l_plus1_T_50_fu_1183_p1;
                mux_case_2452_fu_282 <= w_l_plus1_T_51_fu_1197_p1;
                mux_case_3555_fu_286 <= w_l_plus1_T_52_fu_1211_p1;
                mux_case_4658_fu_290 <= w_l_plus1_T_53_fu_1225_p1;
                mux_case_5761_fu_294 <= w_l_plus1_T_54_fu_1239_p1;
                mux_case_6864_fu_298 <= w_l_plus1_T_55_fu_1253_p1;
                mux_case_7967_fu_302 <= w_l_plus1_T_56_fu_1267_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (i_22_reg_2478 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mux_case_026118_fu_370 <= w_l_plus1_T_fu_1169_p1;
                mux_case_127121_fu_374 <= w_l_plus1_T_50_fu_1183_p1;
                mux_case_228124_fu_378 <= w_l_plus1_T_51_fu_1197_p1;
                mux_case_329127_fu_382 <= w_l_plus1_T_52_fu_1211_p1;
                mux_case_430130_fu_386 <= w_l_plus1_T_53_fu_1225_p1;
                mux_case_531133_fu_390 <= w_l_plus1_T_54_fu_1239_p1;
                mux_case_632136_fu_394 <= w_l_plus1_T_55_fu_1253_p1;
                mux_case_733139_fu_398 <= w_l_plus1_T_56_fu_1267_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (i_22_reg_2478 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mux_case_034142_fu_402 <= w_l_plus1_T_fu_1169_p1;
                mux_case_135145_fu_406 <= w_l_plus1_T_50_fu_1183_p1;
                mux_case_236148_fu_410 <= w_l_plus1_T_51_fu_1197_p1;
                mux_case_337151_fu_414 <= w_l_plus1_T_52_fu_1211_p1;
                mux_case_438154_fu_418 <= w_l_plus1_T_53_fu_1225_p1;
                mux_case_539157_fu_422 <= w_l_plus1_T_54_fu_1239_p1;
                mux_case_640160_fu_426 <= w_l_plus1_T_55_fu_1253_p1;
                mux_case_741163_fu_430 <= w_l_plus1_T_56_fu_1267_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (i_22_reg_2478 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mux_case_042166_fu_434 <= w_l_plus1_T_fu_1169_p1;
                mux_case_143169_fu_438 <= w_l_plus1_T_50_fu_1183_p1;
                mux_case_244172_fu_442 <= w_l_plus1_T_51_fu_1197_p1;
                mux_case_345175_fu_446 <= w_l_plus1_T_52_fu_1211_p1;
                mux_case_446178_fu_450 <= w_l_plus1_T_53_fu_1225_p1;
                mux_case_547181_fu_454 <= w_l_plus1_T_54_fu_1239_p1;
                mux_case_648184_fu_458 <= w_l_plus1_T_55_fu_1253_p1;
                mux_case_749187_fu_462 <= w_l_plus1_T_56_fu_1267_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (i_22_reg_2478 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mux_case_050190_fu_466 <= w_l_plus1_T_fu_1169_p1;
                mux_case_151193_fu_470 <= w_l_plus1_T_50_fu_1183_p1;
                mux_case_252196_fu_474 <= w_l_plus1_T_51_fu_1197_p1;
                mux_case_353199_fu_478 <= w_l_plus1_T_52_fu_1211_p1;
                mux_case_454202_fu_482 <= w_l_plus1_T_53_fu_1225_p1;
                mux_case_555205_fu_486 <= w_l_plus1_T_54_fu_1239_p1;
                mux_case_656208_fu_490 <= w_l_plus1_T_55_fu_1253_p1;
                mux_case_757211_fu_494 <= w_l_plus1_T_56_fu_1267_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (i_22_reg_2478 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mux_case_058214_fu_498 <= w_l_plus1_T_fu_1169_p1;
                mux_case_159217_fu_502 <= w_l_plus1_T_50_fu_1183_p1;
                mux_case_260220_fu_506 <= w_l_plus1_T_51_fu_1197_p1;
                mux_case_361223_fu_510 <= w_l_plus1_T_52_fu_1211_p1;
                mux_case_462226_fu_514 <= w_l_plus1_T_53_fu_1225_p1;
                mux_case_563229_fu_518 <= w_l_plus1_T_54_fu_1239_p1;
                mux_case_664232_fu_522 <= w_l_plus1_T_55_fu_1253_p1;
                mux_case_765235_fu_526 <= w_l_plus1_T_56_fu_1267_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((i_22_reg_2478 = ap_const_lv4_8)) and not((i_22_reg_2478 = ap_const_lv4_7)) and not((i_22_reg_2478 = ap_const_lv4_6)) and not((i_22_reg_2478 = ap_const_lv4_5)) and not((i_22_reg_2478 = ap_const_lv4_4)) and not((i_22_reg_2478 = ap_const_lv4_3)) and not((i_22_reg_2478 = ap_const_lv4_2)) and not((i_22_reg_2478 = ap_const_lv4_1)) and not((i_22_reg_2478 = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mux_case_066238_fu_530 <= w_l_plus1_T_fu_1169_p1;
                mux_case_167241_fu_534 <= w_l_plus1_T_50_fu_1183_p1;
                mux_case_268244_fu_538 <= w_l_plus1_T_51_fu_1197_p1;
                mux_case_369247_fu_542 <= w_l_plus1_T_52_fu_1211_p1;
                mux_case_470250_fu_546 <= w_l_plus1_T_53_fu_1225_p1;
                mux_case_571253_fu_550 <= w_l_plus1_T_54_fu_1239_p1;
                mux_case_672256_fu_554 <= w_l_plus1_T_55_fu_1253_p1;
                mux_case_773259_fu_558 <= w_l_plus1_T_56_fu_1267_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln40_fu_1143_p2)
    begin
        if (((icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_22_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_238, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_22 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i_22 <= i_fu_238;
        end if; 
    end process;

    i_23_fu_1149_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_22) + unsigned(ap_const_lv4_1));
    icmp_ln40_fu_1143_p2 <= "1" when (ap_sig_allocacmp_i_22 = ap_const_lv4_A) else "0";
    mux_case_01070_out <= mux_case_01070_fu_306;

    mux_case_01070_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_01070_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_01070_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_01894_out <= mux_case_01894_fu_338;

    mux_case_01894_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_01894_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_01894_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_019_out <= mux_case_019_fu_242;

    mux_case_019_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_019_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_019_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_0246_out <= mux_case_0246_fu_274;

    mux_case_0246_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_0246_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_0246_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_026118_out <= mux_case_026118_fu_370;

    mux_case_026118_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_026118_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_026118_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_034142_out <= mux_case_034142_fu_402;

    mux_case_034142_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_034142_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_034142_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_042166_out <= mux_case_042166_fu_434;

    mux_case_042166_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_042166_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_042166_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_050190_out <= mux_case_050190_fu_466;

    mux_case_050190_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_050190_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_050190_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_058214_out <= mux_case_058214_fu_498;

    mux_case_058214_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_058214_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_058214_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_066238_out <= mux_case_066238_fu_530;

    mux_case_066238_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_066238_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_066238_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_11173_out <= mux_case_11173_fu_310;

    mux_case_11173_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_11173_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_11173_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_11997_out <= mux_case_11997_fu_342;

    mux_case_11997_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_11997_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_11997_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_122_out <= mux_case_122_fu_246;

    mux_case_122_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_122_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_122_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_127121_out <= mux_case_127121_fu_374;

    mux_case_127121_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_127121_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_127121_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_1349_out <= mux_case_1349_fu_278;

    mux_case_1349_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_1349_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_1349_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_135145_out <= mux_case_135145_fu_406;

    mux_case_135145_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_135145_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_135145_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_143169_out <= mux_case_143169_fu_438;

    mux_case_143169_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_143169_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_143169_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_151193_out <= mux_case_151193_fu_470;

    mux_case_151193_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_151193_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_151193_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_159217_out <= mux_case_159217_fu_502;

    mux_case_159217_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_159217_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_159217_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_167241_out <= mux_case_167241_fu_534;

    mux_case_167241_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_167241_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_167241_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_21276_out <= mux_case_21276_fu_314;

    mux_case_21276_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_21276_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_21276_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_220100_out <= mux_case_220100_fu_346;

    mux_case_220100_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_220100_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_220100_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_226_out <= mux_case_226_fu_250;

    mux_case_226_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_226_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_226_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_228124_out <= mux_case_228124_fu_378;

    mux_case_228124_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_228124_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_228124_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_236148_out <= mux_case_236148_fu_410;

    mux_case_236148_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_236148_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_236148_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_244172_out <= mux_case_244172_fu_442;

    mux_case_244172_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_244172_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_244172_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_2452_out <= mux_case_2452_fu_282;

    mux_case_2452_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_2452_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_2452_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_252196_out <= mux_case_252196_fu_474;

    mux_case_252196_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_252196_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_252196_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_260220_out <= mux_case_260220_fu_506;

    mux_case_260220_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_260220_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_260220_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_268244_out <= mux_case_268244_fu_538;

    mux_case_268244_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_268244_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_268244_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_31379_out <= mux_case_31379_fu_318;

    mux_case_31379_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_31379_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_31379_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_321103_out <= mux_case_321103_fu_350;

    mux_case_321103_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_321103_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_321103_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_329127_out <= mux_case_329127_fu_382;

    mux_case_329127_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_329127_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_329127_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_330_out <= mux_case_330_fu_254;

    mux_case_330_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_330_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_330_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_337151_out <= mux_case_337151_fu_414;

    mux_case_337151_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_337151_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_337151_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_345175_out <= mux_case_345175_fu_446;

    mux_case_345175_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_345175_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_345175_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_353199_out <= mux_case_353199_fu_478;

    mux_case_353199_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_353199_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_353199_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_3555_out <= mux_case_3555_fu_286;

    mux_case_3555_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_3555_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_3555_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_361223_out <= mux_case_361223_fu_510;

    mux_case_361223_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_361223_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_361223_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_369247_out <= mux_case_369247_fu_542;

    mux_case_369247_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_369247_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_369247_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_41482_out <= mux_case_41482_fu_322;

    mux_case_41482_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_41482_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_41482_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_422106_out <= mux_case_422106_fu_354;

    mux_case_422106_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_422106_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_422106_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_430130_out <= mux_case_430130_fu_386;

    mux_case_430130_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_430130_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_430130_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_433_out <= mux_case_433_fu_258;

    mux_case_433_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_433_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_433_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_438154_out <= mux_case_438154_fu_418;

    mux_case_438154_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_438154_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_438154_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_446178_out <= mux_case_446178_fu_450;

    mux_case_446178_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_446178_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_446178_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_454202_out <= mux_case_454202_fu_482;

    mux_case_454202_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_454202_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_454202_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_462226_out <= mux_case_462226_fu_514;

    mux_case_462226_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_462226_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_462226_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_4658_out <= mux_case_4658_fu_290;

    mux_case_4658_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_4658_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_4658_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_470250_out <= mux_case_470250_fu_546;

    mux_case_470250_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_470250_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_470250_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_51585_out <= mux_case_51585_fu_326;

    mux_case_51585_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_51585_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_51585_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_523109_out <= mux_case_523109_fu_358;

    mux_case_523109_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_523109_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_523109_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_531133_out <= mux_case_531133_fu_390;

    mux_case_531133_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_531133_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_531133_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_536_out <= mux_case_536_fu_262;

    mux_case_536_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_536_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_536_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_539157_out <= mux_case_539157_fu_422;

    mux_case_539157_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_539157_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_539157_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_547181_out <= mux_case_547181_fu_454;

    mux_case_547181_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_547181_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_547181_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_555205_out <= mux_case_555205_fu_486;

    mux_case_555205_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_555205_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_555205_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_563229_out <= mux_case_563229_fu_518;

    mux_case_563229_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_563229_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_563229_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_571253_out <= mux_case_571253_fu_550;

    mux_case_571253_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_571253_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_571253_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_5761_out <= mux_case_5761_fu_294;

    mux_case_5761_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_5761_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_5761_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_61688_out <= mux_case_61688_fu_330;

    mux_case_61688_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_61688_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_61688_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_624112_out <= mux_case_624112_fu_362;

    mux_case_624112_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_624112_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_624112_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_632136_out <= mux_case_632136_fu_394;

    mux_case_632136_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_632136_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_632136_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_639_out <= mux_case_639_fu_266;

    mux_case_639_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_639_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_639_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_640160_out <= mux_case_640160_fu_426;

    mux_case_640160_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_640160_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_640160_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_648184_out <= mux_case_648184_fu_458;

    mux_case_648184_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_648184_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_648184_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_656208_out <= mux_case_656208_fu_490;

    mux_case_656208_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_656208_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_656208_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_664232_out <= mux_case_664232_fu_522;

    mux_case_664232_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_664232_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_664232_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_672256_out <= mux_case_672256_fu_554;

    mux_case_672256_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_672256_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_672256_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_6864_out <= mux_case_6864_fu_298;

    mux_case_6864_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_6864_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_6864_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_71791_out <= mux_case_71791_fu_334;

    mux_case_71791_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_71791_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_71791_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_725115_out <= mux_case_725115_fu_366;

    mux_case_725115_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_725115_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_725115_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_733139_out <= mux_case_733139_fu_398;

    mux_case_733139_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_733139_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_733139_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_741163_out <= mux_case_741163_fu_430;

    mux_case_741163_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_741163_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_741163_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_743_out <= mux_case_743_fu_270;

    mux_case_743_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_743_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_743_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_749187_out <= mux_case_749187_fu_462;

    mux_case_749187_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_749187_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_749187_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_757211_out <= mux_case_757211_fu_494;

    mux_case_757211_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_757211_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_757211_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_765235_out <= mux_case_765235_fu_526;

    mux_case_765235_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_765235_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_765235_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_773259_out <= mux_case_773259_fu_558;

    mux_case_773259_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_773259_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_773259_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_7967_out <= mux_case_7967_fu_302;

    mux_case_7967_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln40_fu_1143_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln40_fu_1143_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_7967_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_7967_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln42_1_fu_1173_p4 <= weights_l3_q0(127 downto 64);
    trunc_ln42_2_fu_1187_p4 <= weights_l3_q0(191 downto 128);
    trunc_ln42_3_fu_1201_p4 <= weights_l3_q0(255 downto 192);
    trunc_ln42_4_fu_1215_p4 <= weights_l3_q0(319 downto 256);
    trunc_ln42_5_fu_1229_p4 <= weights_l3_q0(383 downto 320);
    trunc_ln42_6_fu_1243_p4 <= weights_l3_q0(447 downto 384);
    trunc_ln42_7_fu_1257_p4 <= weights_l3_q0(511 downto 448);
    trunc_ln42_fu_1165_p1 <= weights_l3_q0(64 - 1 downto 0);
    w_l_plus1_T_50_fu_1183_p1 <= trunc_ln42_1_fu_1173_p4;
    w_l_plus1_T_51_fu_1197_p1 <= trunc_ln42_2_fu_1187_p4;
    w_l_plus1_T_52_fu_1211_p1 <= trunc_ln42_3_fu_1201_p4;
    w_l_plus1_T_53_fu_1225_p1 <= trunc_ln42_4_fu_1215_p4;
    w_l_plus1_T_54_fu_1239_p1 <= trunc_ln42_5_fu_1229_p4;
    w_l_plus1_T_55_fu_1253_p1 <= trunc_ln42_6_fu_1243_p4;
    w_l_plus1_T_56_fu_1267_p1 <= trunc_ln42_7_fu_1257_p4;
    w_l_plus1_T_fu_1169_p1 <= trunc_ln42_fu_1165_p1;
    weights_l3_address0 <= zext_ln40_fu_1155_p1(4 - 1 downto 0);
    weights_l3_ce0 <= weights_l3_ce0_local;

    weights_l3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            weights_l3_ce0_local <= ap_const_logic_1;
        else 
            weights_l3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln40_fu_1155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_22),64));
end behav;
