0.7
2020.2
Nov  8 2024
22:36:57
C:/FPGA_Verilog_work/Project/Example_1/Example_1.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/FPGA_Verilog_work/Project/bit_invert.v,1743080598,verilog,,C:/FPGA_Verilog_work/Project/tb_Example_1.v,,bit_invert,,,,,,,,
C:/FPGA_Verilog_work/Project/tb_Example_1.v,1743080686,verilog,,,,tb_Example_1,,,,,,,,
