module counterControlSystem(UncondBr,BrTaken,instruction,clk,reset);
	output logic UncondBr, BrTaken;
	input logic reset, clk;
	input logic [31:0] instruction;
	always_ff @(posedge clk)
		if (reset == 0) begin
			UncondBr <= 0;
			BrTaken <= 0;
			end
		else begin
			if (instruction[31:26] == 6'b000101) //B opecode
				BrTaken <= 1;
		end
endmodule 