Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Apr 20 00:49:44 2022
| Host         : DESKTOP-IOM2HT6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file clawgame_proc_timing_summary_routed.rpt -pb clawgame_proc_timing_summary_routed.pb -rpx clawgame_proc_timing_summary_routed.rpx -warn_on_violation
| Design       : clawgame_proc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.158      -29.744                     37                  708        0.212        0.000                      0                  708        4.500        0.000                       0                   474  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.158      -29.744                     37                  708        0.212        0.000                      0                  708        4.500        0.000                       0                   474  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           37  Failing Endpoints,  Worst Slack       -1.158ns,  Total Violation      -29.744ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.158ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        11.167ns  (logic 2.071ns (18.545%)  route 9.096ns (81.455%))
  Logic Levels:           13  (LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 20.105 - 15.000 ) 
    Source Clock Delay      (SCD):    5.414ns = ( 10.414 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         1.811    10.414    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_14
    SLICE_X16Y33         FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.459    10.873 r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/Q
                         net (fo=18, routed)          0.881    11.754    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_0
    SLICE_X16Y33         LUT4 (Prop_lut4_I0_O)        0.124    11.878 r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_i_16__2/O
                         net (fo=2, routed)           0.753    12.631    WRAPPER/CPU/XM_IR_reg/loop1[24].dff/bypass_A_XM0
    SLICE_X14Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.755 r  WRAPPER/CPU/XM_IR_reg/loop1[24].dff/q_i_8__15/O
                         net (fo=34, routed)          0.805    13.560    WRAPPER/CPU/MW_IR_reg/loop1[24].dff/bypass_A_XM
    SLICE_X16Y34         LUT5 (Prop_lut5_I4_O)        0.124    13.684 f  WRAPPER/CPU/MW_IR_reg/loop1[24].dff/q_i_5__29/O
                         net (fo=4, routed)           0.840    14.524    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/bypassed_A[7]
    SLICE_X12Y34         LUT5 (Prop_lut5_I0_O)        0.124    14.648 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_11__1/O
                         net (fo=1, routed)           0.941    15.590    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_11__1_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I5_O)        0.124    15.714 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_6__3/O
                         net (fo=1, routed)           0.658    16.371    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_6__3_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124    16.495 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__25/O
                         net (fo=5, routed)           0.837    17.332    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__25_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I2_O)        0.124    17.456 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__11/O
                         net (fo=3, routed)           0.316    17.772    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__11_n_0
    SLICE_X15Y33         LUT5 (Prop_lut5_I2_O)        0.124    17.896 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_16/O
                         net (fo=5, routed)           0.592    18.488    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_reg_47
    SLICE_X13Y32         LUT6 (Prop_lut6_I1_O)        0.124    18.612 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_41/O
                         net (fo=4, routed)           0.599    19.211    WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_i_12_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I2_O)        0.124    19.335 f  WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_i_25__0/O
                         net (fo=4, routed)           0.600    19.935    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/bypass_jr_DX0
    SLICE_X11Y33         LUT6 (Prop_lut6_I3_O)        0.124    20.059 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_10__3/O
                         net (fo=30, routed)          0.780    20.840    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_87
    SLICE_X10Y31         LUT4 (Prop_lut4_I3_O)        0.124    20.964 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_2__17/O
                         net (fo=1, routed)           0.493    21.457    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_2__17_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.581 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_1__23/O
                         net (fo=1, routed)           0.000    21.581    WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg_3
    SLICE_X10Y31         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         1.683    20.105    WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg_4
    SLICE_X10Y31         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.373    
                         clock uncertainty           -0.035    20.337    
    SLICE_X10Y31         FDCE (Setup_fdce_C_D)        0.086    20.423    WRAPPER/CPU/PC_reg/loop1[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.423    
                         arrival time                         -21.581    
  -------------------------------------------------------------------
                         slack                                 -1.158    

Slack (VIOLATED) :        -1.031ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[23].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.987ns  (logic 2.071ns (18.849%)  route 8.916ns (81.151%))
  Logic Levels:           13  (LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 20.104 - 15.000 ) 
    Source Clock Delay      (SCD):    5.414ns = ( 10.414 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         1.811    10.414    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_14
    SLICE_X16Y33         FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.459    10.873 r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/Q
                         net (fo=18, routed)          0.881    11.754    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_0
    SLICE_X16Y33         LUT4 (Prop_lut4_I0_O)        0.124    11.878 r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_i_16__2/O
                         net (fo=2, routed)           0.753    12.631    WRAPPER/CPU/XM_IR_reg/loop1[24].dff/bypass_A_XM0
    SLICE_X14Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.755 r  WRAPPER/CPU/XM_IR_reg/loop1[24].dff/q_i_8__15/O
                         net (fo=34, routed)          0.805    13.560    WRAPPER/CPU/MW_IR_reg/loop1[24].dff/bypass_A_XM
    SLICE_X16Y34         LUT5 (Prop_lut5_I4_O)        0.124    13.684 f  WRAPPER/CPU/MW_IR_reg/loop1[24].dff/q_i_5__29/O
                         net (fo=4, routed)           0.840    14.524    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/bypassed_A[7]
    SLICE_X12Y34         LUT5 (Prop_lut5_I0_O)        0.124    14.648 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_11__1/O
                         net (fo=1, routed)           0.941    15.590    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_11__1_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I5_O)        0.124    15.714 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_6__3/O
                         net (fo=1, routed)           0.658    16.371    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_6__3_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124    16.495 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__25/O
                         net (fo=5, routed)           0.837    17.332    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__25_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I2_O)        0.124    17.456 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__11/O
                         net (fo=3, routed)           0.316    17.772    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__11_n_0
    SLICE_X15Y33         LUT5 (Prop_lut5_I2_O)        0.124    17.896 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_16/O
                         net (fo=5, routed)           0.592    18.488    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_reg_47
    SLICE_X13Y32         LUT6 (Prop_lut6_I1_O)        0.124    18.612 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_41/O
                         net (fo=4, routed)           0.599    19.211    WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_i_12_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I2_O)        0.124    19.335 f  WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_i_25__0/O
                         net (fo=4, routed)           0.600    19.935    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/bypass_jr_DX0
    SLICE_X11Y33         LUT6 (Prop_lut6_I3_O)        0.124    20.059 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_10__3/O
                         net (fo=30, routed)          0.802    20.861    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_87
    SLICE_X12Y30         LUT4 (Prop_lut4_I3_O)        0.124    20.985 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_2__32/O
                         net (fo=1, routed)           0.292    21.277    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_2__32_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.401 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_1__8/O
                         net (fo=1, routed)           0.000    21.401    WRAPPER/CPU/PC_reg/loop1[23].dff/q_reg_2
    SLICE_X13Y31         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         1.682    20.104    WRAPPER/CPU/PC_reg/loop1[23].dff/q_reg_3
    SLICE_X13Y31         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.372    
                         clock uncertainty           -0.035    20.336    
    SLICE_X13Y31         FDCE (Setup_fdce_C_D)        0.034    20.370    WRAPPER/CPU/PC_reg/loop1[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.370    
                         arrival time                         -21.401    
  -------------------------------------------------------------------
                         slack                                 -1.031    

Slack (VIOLATED) :        -1.018ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[21].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.975ns  (logic 2.071ns (18.871%)  route 8.904ns (81.129%))
  Logic Levels:           13  (LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 20.106 - 15.000 ) 
    Source Clock Delay      (SCD):    5.414ns = ( 10.414 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         1.811    10.414    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_14
    SLICE_X16Y33         FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.459    10.873 r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/Q
                         net (fo=18, routed)          0.881    11.754    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_0
    SLICE_X16Y33         LUT4 (Prop_lut4_I0_O)        0.124    11.878 r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_i_16__2/O
                         net (fo=2, routed)           0.753    12.631    WRAPPER/CPU/XM_IR_reg/loop1[24].dff/bypass_A_XM0
    SLICE_X14Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.755 r  WRAPPER/CPU/XM_IR_reg/loop1[24].dff/q_i_8__15/O
                         net (fo=34, routed)          0.805    13.560    WRAPPER/CPU/MW_IR_reg/loop1[24].dff/bypass_A_XM
    SLICE_X16Y34         LUT5 (Prop_lut5_I4_O)        0.124    13.684 f  WRAPPER/CPU/MW_IR_reg/loop1[24].dff/q_i_5__29/O
                         net (fo=4, routed)           0.840    14.524    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/bypassed_A[7]
    SLICE_X12Y34         LUT5 (Prop_lut5_I0_O)        0.124    14.648 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_11__1/O
                         net (fo=1, routed)           0.941    15.590    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_11__1_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I5_O)        0.124    15.714 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_6__3/O
                         net (fo=1, routed)           0.658    16.371    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_6__3_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124    16.495 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__25/O
                         net (fo=5, routed)           0.837    17.332    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__25_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I2_O)        0.124    17.456 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__11/O
                         net (fo=3, routed)           0.316    17.772    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__11_n_0
    SLICE_X15Y33         LUT5 (Prop_lut5_I2_O)        0.124    17.896 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_16/O
                         net (fo=5, routed)           0.592    18.488    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_reg_47
    SLICE_X13Y32         LUT6 (Prop_lut6_I1_O)        0.124    18.612 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_41/O
                         net (fo=4, routed)           0.599    19.211    WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_i_12_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I2_O)        0.124    19.335 f  WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_i_25__0/O
                         net (fo=4, routed)           0.600    19.935    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/bypass_jr_DX0
    SLICE_X11Y33         LUT6 (Prop_lut6_I3_O)        0.124    20.059 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_10__3/O
                         net (fo=30, routed)          0.588    20.647    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_87
    SLICE_X12Y32         LUT4 (Prop_lut4_I3_O)        0.124    20.771 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_2__30/O
                         net (fo=1, routed)           0.493    21.264    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_2__30_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I4_O)        0.124    21.388 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_1__10/O
                         net (fo=1, routed)           0.000    21.388    WRAPPER/CPU/PC_reg/loop1[21].dff/q_reg_1
    SLICE_X13Y32         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[21].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         1.684    20.106    WRAPPER/CPU/PC_reg/loop1[21].dff/q_reg_2
    SLICE_X13Y32         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[21].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.374    
                         clock uncertainty           -0.035    20.338    
    SLICE_X13Y32         FDCE (Setup_fdce_C_D)        0.032    20.370    WRAPPER/CPU/PC_reg/loop1[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.370    
                         arrival time                         -21.388    
  -------------------------------------------------------------------
                         slack                                 -1.018    

Slack (VIOLATED) :        -1.015ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[2].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        11.023ns  (logic 2.071ns (18.788%)  route 8.952ns (81.212%))
  Logic Levels:           13  (LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 20.107 - 15.000 ) 
    Source Clock Delay      (SCD):    5.414ns = ( 10.414 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         1.811    10.414    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_14
    SLICE_X16Y33         FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.459    10.873 r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/Q
                         net (fo=18, routed)          0.881    11.754    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_0
    SLICE_X16Y33         LUT4 (Prop_lut4_I0_O)        0.124    11.878 r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_i_16__2/O
                         net (fo=2, routed)           0.753    12.631    WRAPPER/CPU/XM_IR_reg/loop1[24].dff/bypass_A_XM0
    SLICE_X14Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.755 r  WRAPPER/CPU/XM_IR_reg/loop1[24].dff/q_i_8__15/O
                         net (fo=34, routed)          0.805    13.560    WRAPPER/CPU/MW_IR_reg/loop1[24].dff/bypass_A_XM
    SLICE_X16Y34         LUT5 (Prop_lut5_I4_O)        0.124    13.684 f  WRAPPER/CPU/MW_IR_reg/loop1[24].dff/q_i_5__29/O
                         net (fo=4, routed)           0.840    14.524    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/bypassed_A[7]
    SLICE_X12Y34         LUT5 (Prop_lut5_I0_O)        0.124    14.648 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_11__1/O
                         net (fo=1, routed)           0.941    15.590    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_11__1_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I5_O)        0.124    15.714 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_6__3/O
                         net (fo=1, routed)           0.658    16.371    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_6__3_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124    16.495 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__25/O
                         net (fo=5, routed)           0.837    17.332    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__25_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I2_O)        0.124    17.456 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__11/O
                         net (fo=3, routed)           0.316    17.772    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__11_n_0
    SLICE_X15Y33         LUT5 (Prop_lut5_I2_O)        0.124    17.896 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_16/O
                         net (fo=5, routed)           0.592    18.488    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_reg_47
    SLICE_X13Y32         LUT6 (Prop_lut6_I1_O)        0.124    18.612 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_41/O
                         net (fo=4, routed)           0.599    19.211    WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_i_12_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I2_O)        0.124    19.335 f  WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_i_25__0/O
                         net (fo=4, routed)           0.600    19.935    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/bypass_jr_DX0
    SLICE_X11Y33         LUT6 (Prop_lut6_I3_O)        0.124    20.059 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_10__3/O
                         net (fo=30, routed)          0.665    20.725    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_87
    SLICE_X9Y32          LUT4 (Prop_lut4_I3_O)        0.124    20.849 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_4__50/O
                         net (fo=1, routed)           0.464    21.313    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_94
    SLICE_X8Y33          LUT6 (Prop_lut6_I3_O)        0.124    21.437 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__29/O
                         net (fo=1, routed)           0.000    21.437    WRAPPER/CPU/PC_reg/loop1[2].dff/q_reg_2
    SLICE_X8Y33          FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[2].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         1.685    20.107    WRAPPER/CPU/PC_reg/loop1[2].dff/q_reg_3
    SLICE_X8Y33          FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[2].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.375    
                         clock uncertainty           -0.035    20.339    
    SLICE_X8Y33          FDCE (Setup_fdce_C_D)        0.082    20.421    WRAPPER/CPU/PC_reg/loop1[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.421    
                         arrival time                         -21.437    
  -------------------------------------------------------------------
                         slack                                 -1.015    

Slack (VIOLATED) :        -1.014ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[19].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.968ns  (logic 2.071ns (18.882%)  route 8.897ns (81.118%))
  Logic Levels:           13  (LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 20.104 - 15.000 ) 
    Source Clock Delay      (SCD):    5.414ns = ( 10.414 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         1.811    10.414    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_14
    SLICE_X16Y33         FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.459    10.873 r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/Q
                         net (fo=18, routed)          0.881    11.754    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_0
    SLICE_X16Y33         LUT4 (Prop_lut4_I0_O)        0.124    11.878 r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_i_16__2/O
                         net (fo=2, routed)           0.753    12.631    WRAPPER/CPU/XM_IR_reg/loop1[24].dff/bypass_A_XM0
    SLICE_X14Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.755 r  WRAPPER/CPU/XM_IR_reg/loop1[24].dff/q_i_8__15/O
                         net (fo=34, routed)          0.805    13.560    WRAPPER/CPU/MW_IR_reg/loop1[24].dff/bypass_A_XM
    SLICE_X16Y34         LUT5 (Prop_lut5_I4_O)        0.124    13.684 f  WRAPPER/CPU/MW_IR_reg/loop1[24].dff/q_i_5__29/O
                         net (fo=4, routed)           0.840    14.524    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/bypassed_A[7]
    SLICE_X12Y34         LUT5 (Prop_lut5_I0_O)        0.124    14.648 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_11__1/O
                         net (fo=1, routed)           0.941    15.590    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_11__1_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I5_O)        0.124    15.714 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_6__3/O
                         net (fo=1, routed)           0.658    16.371    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_6__3_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124    16.495 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__25/O
                         net (fo=5, routed)           0.837    17.332    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__25_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I2_O)        0.124    17.456 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__11/O
                         net (fo=3, routed)           0.316    17.772    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__11_n_0
    SLICE_X15Y33         LUT5 (Prop_lut5_I2_O)        0.124    17.896 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_16/O
                         net (fo=5, routed)           0.592    18.488    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_reg_47
    SLICE_X13Y32         LUT6 (Prop_lut6_I1_O)        0.124    18.612 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_41/O
                         net (fo=4, routed)           0.599    19.211    WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_i_12_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I2_O)        0.124    19.335 f  WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_i_25__0/O
                         net (fo=4, routed)           0.600    19.935    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/bypass_jr_DX0
    SLICE_X11Y33         LUT6 (Prop_lut6_I3_O)        0.124    20.059 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_10__3/O
                         net (fo=30, routed)          0.756    20.815    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_87
    SLICE_X9Y29          LUT4 (Prop_lut4_I3_O)        0.124    20.939 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_2__28/O
                         net (fo=1, routed)           0.319    21.258    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_2__28_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I4_O)        0.124    21.382 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_1__12/O
                         net (fo=1, routed)           0.000    21.382    WRAPPER/CPU/PC_reg/loop1[19].dff/q_reg_3
    SLICE_X11Y30         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[19].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         1.682    20.104    WRAPPER/CPU/PC_reg/loop1[19].dff/q_reg_4
    SLICE_X11Y30         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[19].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.372    
                         clock uncertainty           -0.035    20.336    
    SLICE_X11Y30         FDCE (Setup_fdce_C_D)        0.032    20.368    WRAPPER/CPU/PC_reg/loop1[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.368    
                         arrival time                         -21.382    
  -------------------------------------------------------------------
                         slack                                 -1.014    

Slack (VIOLATED) :        -1.000ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        11.001ns  (logic 2.071ns (18.826%)  route 8.930ns (81.174%))
  Logic Levels:           13  (LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 20.100 - 15.000 ) 
    Source Clock Delay      (SCD):    5.414ns = ( 10.414 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         1.811    10.414    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_14
    SLICE_X16Y33         FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.459    10.873 r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/Q
                         net (fo=18, routed)          0.881    11.754    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_0
    SLICE_X16Y33         LUT4 (Prop_lut4_I0_O)        0.124    11.878 r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_i_16__2/O
                         net (fo=2, routed)           0.753    12.631    WRAPPER/CPU/XM_IR_reg/loop1[24].dff/bypass_A_XM0
    SLICE_X14Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.755 r  WRAPPER/CPU/XM_IR_reg/loop1[24].dff/q_i_8__15/O
                         net (fo=34, routed)          0.805    13.560    WRAPPER/CPU/MW_IR_reg/loop1[24].dff/bypass_A_XM
    SLICE_X16Y34         LUT5 (Prop_lut5_I4_O)        0.124    13.684 f  WRAPPER/CPU/MW_IR_reg/loop1[24].dff/q_i_5__29/O
                         net (fo=4, routed)           0.840    14.524    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/bypassed_A[7]
    SLICE_X12Y34         LUT5 (Prop_lut5_I0_O)        0.124    14.648 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_11__1/O
                         net (fo=1, routed)           0.941    15.590    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_11__1_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I5_O)        0.124    15.714 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_6__3/O
                         net (fo=1, routed)           0.658    16.371    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_6__3_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124    16.495 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__25/O
                         net (fo=5, routed)           0.837    17.332    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__25_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I2_O)        0.124    17.456 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__11/O
                         net (fo=3, routed)           0.316    17.772    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__11_n_0
    SLICE_X15Y33         LUT5 (Prop_lut5_I2_O)        0.124    17.896 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_16/O
                         net (fo=5, routed)           0.592    18.488    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_reg_47
    SLICE_X13Y32         LUT6 (Prop_lut6_I1_O)        0.124    18.612 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_41/O
                         net (fo=4, routed)           0.599    19.211    WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_i_12_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I2_O)        0.124    19.335 f  WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_i_25__0/O
                         net (fo=4, routed)           0.600    19.935    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/bypass_jr_DX0
    SLICE_X11Y33         LUT6 (Prop_lut6_I3_O)        0.124    20.059 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_10__3/O
                         net (fo=30, routed)          0.809    20.869    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_87
    SLICE_X14Y27         LUT4 (Prop_lut4_I3_O)        0.124    20.993 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_2__29/O
                         net (fo=1, routed)           0.298    21.291    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_2__29_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I4_O)        0.124    21.415 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_1__11/O
                         net (fo=1, routed)           0.000    21.415    WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg_2
    SLICE_X12Y27         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         1.678    20.100    WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg_3
    SLICE_X12Y27         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.368    
                         clock uncertainty           -0.035    20.332    
    SLICE_X12Y27         FDCE (Setup_fdce_C_D)        0.082    20.414    WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.414    
                         arrival time                         -21.415    
  -------------------------------------------------------------------
                         slack                                 -1.000    

Slack (VIOLATED) :        -0.989ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[9].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.951ns  (logic 2.071ns (18.911%)  route 8.880ns (81.089%))
  Logic Levels:           13  (LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 20.109 - 15.000 ) 
    Source Clock Delay      (SCD):    5.414ns = ( 10.414 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         1.811    10.414    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_14
    SLICE_X16Y33         FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.459    10.873 r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/Q
                         net (fo=18, routed)          0.881    11.754    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_0
    SLICE_X16Y33         LUT4 (Prop_lut4_I0_O)        0.124    11.878 r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_i_16__2/O
                         net (fo=2, routed)           0.753    12.631    WRAPPER/CPU/XM_IR_reg/loop1[24].dff/bypass_A_XM0
    SLICE_X14Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.755 r  WRAPPER/CPU/XM_IR_reg/loop1[24].dff/q_i_8__15/O
                         net (fo=34, routed)          0.805    13.560    WRAPPER/CPU/MW_IR_reg/loop1[24].dff/bypass_A_XM
    SLICE_X16Y34         LUT5 (Prop_lut5_I4_O)        0.124    13.684 f  WRAPPER/CPU/MW_IR_reg/loop1[24].dff/q_i_5__29/O
                         net (fo=4, routed)           0.840    14.524    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/bypassed_A[7]
    SLICE_X12Y34         LUT5 (Prop_lut5_I0_O)        0.124    14.648 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_11__1/O
                         net (fo=1, routed)           0.941    15.590    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_11__1_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I5_O)        0.124    15.714 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_6__3/O
                         net (fo=1, routed)           0.658    16.371    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_6__3_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124    16.495 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__25/O
                         net (fo=5, routed)           0.837    17.332    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__25_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I2_O)        0.124    17.456 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__11/O
                         net (fo=3, routed)           0.316    17.772    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__11_n_0
    SLICE_X15Y33         LUT5 (Prop_lut5_I2_O)        0.124    17.896 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_16/O
                         net (fo=5, routed)           0.592    18.488    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_reg_47
    SLICE_X13Y32         LUT6 (Prop_lut6_I1_O)        0.124    18.612 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_41/O
                         net (fo=4, routed)           0.599    19.211    WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_i_12_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I2_O)        0.124    19.335 f  WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_i_25__0/O
                         net (fo=4, routed)           0.600    19.935    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/bypass_jr_DX0
    SLICE_X11Y33         LUT6 (Prop_lut6_I3_O)        0.124    20.059 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_10__3/O
                         net (fo=30, routed)          0.760    20.819    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_87
    SLICE_X15Y37         LUT4 (Prop_lut4_I3_O)        0.124    20.943 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_2__18/O
                         net (fo=1, routed)           0.298    21.241    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_2__18_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I4_O)        0.124    21.365 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_1__22/O
                         net (fo=1, routed)           0.000    21.365    WRAPPER/CPU/PC_reg/loop1[9].dff/q_reg_2
    SLICE_X15Y35         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[9].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         1.687    20.109    WRAPPER/CPU/PC_reg/loop1[9].dff/q_reg_3
    SLICE_X15Y35         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[9].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X15Y35         FDCE (Setup_fdce_C_D)        0.035    20.376    WRAPPER/CPU/PC_reg/loop1[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.376    
                         arrival time                         -21.365    
  -------------------------------------------------------------------
                         slack                                 -0.989    

Slack (VIOLATED) :        -0.980ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.986ns  (logic 2.071ns (18.851%)  route 8.915ns (81.149%))
  Logic Levels:           13  (LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 20.105 - 15.000 ) 
    Source Clock Delay      (SCD):    5.414ns = ( 10.414 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         1.811    10.414    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_14
    SLICE_X16Y33         FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.459    10.873 r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/Q
                         net (fo=18, routed)          0.881    11.754    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_0
    SLICE_X16Y33         LUT4 (Prop_lut4_I0_O)        0.124    11.878 r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_i_16__2/O
                         net (fo=2, routed)           0.753    12.631    WRAPPER/CPU/XM_IR_reg/loop1[24].dff/bypass_A_XM0
    SLICE_X14Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.755 r  WRAPPER/CPU/XM_IR_reg/loop1[24].dff/q_i_8__15/O
                         net (fo=34, routed)          0.805    13.560    WRAPPER/CPU/MW_IR_reg/loop1[24].dff/bypass_A_XM
    SLICE_X16Y34         LUT5 (Prop_lut5_I4_O)        0.124    13.684 f  WRAPPER/CPU/MW_IR_reg/loop1[24].dff/q_i_5__29/O
                         net (fo=4, routed)           0.840    14.524    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/bypassed_A[7]
    SLICE_X12Y34         LUT5 (Prop_lut5_I0_O)        0.124    14.648 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_11__1/O
                         net (fo=1, routed)           0.941    15.590    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_11__1_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I5_O)        0.124    15.714 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_6__3/O
                         net (fo=1, routed)           0.658    16.371    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_6__3_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124    16.495 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__25/O
                         net (fo=5, routed)           0.837    17.332    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__25_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I2_O)        0.124    17.456 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__11/O
                         net (fo=3, routed)           0.316    17.772    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__11_n_0
    SLICE_X15Y33         LUT5 (Prop_lut5_I2_O)        0.124    17.896 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_16/O
                         net (fo=5, routed)           0.592    18.488    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_reg_47
    SLICE_X13Y32         LUT6 (Prop_lut6_I1_O)        0.124    18.612 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_41/O
                         net (fo=4, routed)           0.599    19.211    WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_i_12_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I2_O)        0.124    19.335 f  WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_i_25__0/O
                         net (fo=4, routed)           0.600    19.935    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/bypass_jr_DX0
    SLICE_X11Y33         LUT6 (Prop_lut6_I3_O)        0.124    20.059 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_10__3/O
                         net (fo=30, routed)          0.637    20.696    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_87
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.124    20.820 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_2__24/O
                         net (fo=1, routed)           0.456    21.276    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_2__24_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.400 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_1__16/O
                         net (fo=1, routed)           0.000    21.400    WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg_2
    SLICE_X10Y31         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         1.683    20.105    WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg_3
    SLICE_X10Y31         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.373    
                         clock uncertainty           -0.035    20.337    
    SLICE_X10Y31         FDCE (Setup_fdce_C_D)        0.082    20.419    WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.419    
                         arrival time                         -21.400    
  -------------------------------------------------------------------
                         slack                                 -0.980    

Slack (VIOLATED) :        -0.975ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[17].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.931ns  (logic 2.071ns (18.946%)  route 8.860ns (81.054%))
  Logic Levels:           13  (LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 20.104 - 15.000 ) 
    Source Clock Delay      (SCD):    5.414ns = ( 10.414 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         1.811    10.414    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_14
    SLICE_X16Y33         FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.459    10.873 r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/Q
                         net (fo=18, routed)          0.881    11.754    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_0
    SLICE_X16Y33         LUT4 (Prop_lut4_I0_O)        0.124    11.878 r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_i_16__2/O
                         net (fo=2, routed)           0.753    12.631    WRAPPER/CPU/XM_IR_reg/loop1[24].dff/bypass_A_XM0
    SLICE_X14Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.755 r  WRAPPER/CPU/XM_IR_reg/loop1[24].dff/q_i_8__15/O
                         net (fo=34, routed)          0.805    13.560    WRAPPER/CPU/MW_IR_reg/loop1[24].dff/bypass_A_XM
    SLICE_X16Y34         LUT5 (Prop_lut5_I4_O)        0.124    13.684 f  WRAPPER/CPU/MW_IR_reg/loop1[24].dff/q_i_5__29/O
                         net (fo=4, routed)           0.840    14.524    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/bypassed_A[7]
    SLICE_X12Y34         LUT5 (Prop_lut5_I0_O)        0.124    14.648 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_11__1/O
                         net (fo=1, routed)           0.941    15.590    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_11__1_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I5_O)        0.124    15.714 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_6__3/O
                         net (fo=1, routed)           0.658    16.371    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_6__3_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124    16.495 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__25/O
                         net (fo=5, routed)           0.837    17.332    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__25_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I2_O)        0.124    17.456 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__11/O
                         net (fo=3, routed)           0.316    17.772    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__11_n_0
    SLICE_X15Y33         LUT5 (Prop_lut5_I2_O)        0.124    17.896 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_16/O
                         net (fo=5, routed)           0.592    18.488    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_reg_47
    SLICE_X13Y32         LUT6 (Prop_lut6_I1_O)        0.124    18.612 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_41/O
                         net (fo=4, routed)           0.599    19.211    WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_i_12_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I2_O)        0.124    19.335 f  WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_i_25__0/O
                         net (fo=4, routed)           0.600    19.935    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/bypass_jr_DX0
    SLICE_X11Y33         LUT6 (Prop_lut6_I3_O)        0.124    20.059 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_10__3/O
                         net (fo=30, routed)          0.631    20.690    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_87
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.124    20.814 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_2__26/O
                         net (fo=1, routed)           0.407    21.221    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_2__26_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I4_O)        0.124    21.345 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_1__14/O
                         net (fo=1, routed)           0.000    21.345    WRAPPER/CPU/PC_reg/loop1[17].dff/q_reg_2
    SLICE_X11Y30         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[17].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         1.682    20.104    WRAPPER/CPU/PC_reg/loop1[17].dff/q_reg_3
    SLICE_X11Y30         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[17].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.372    
                         clock uncertainty           -0.035    20.336    
    SLICE_X11Y30         FDCE (Setup_fdce_C_D)        0.034    20.370    WRAPPER/CPU/PC_reg/loop1[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.370    
                         arrival time                         -21.345    
  -------------------------------------------------------------------
                         slack                                 -0.975    

Slack (VIOLATED) :        -0.972ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[7].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        10.976ns  (logic 2.071ns (18.869%)  route 8.905ns (81.131%))
  Logic Levels:           13  (LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 20.103 - 15.000 ) 
    Source Clock Delay      (SCD):    5.414ns = ( 10.414 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         1.811    10.414    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_14
    SLICE_X16Y33         FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.459    10.873 r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/Q
                         net (fo=18, routed)          0.881    11.754    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_0
    SLICE_X16Y33         LUT4 (Prop_lut4_I0_O)        0.124    11.878 r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_i_16__2/O
                         net (fo=2, routed)           0.753    12.631    WRAPPER/CPU/XM_IR_reg/loop1[24].dff/bypass_A_XM0
    SLICE_X14Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.755 r  WRAPPER/CPU/XM_IR_reg/loop1[24].dff/q_i_8__15/O
                         net (fo=34, routed)          0.805    13.560    WRAPPER/CPU/MW_IR_reg/loop1[24].dff/bypass_A_XM
    SLICE_X16Y34         LUT5 (Prop_lut5_I4_O)        0.124    13.684 f  WRAPPER/CPU/MW_IR_reg/loop1[24].dff/q_i_5__29/O
                         net (fo=4, routed)           0.840    14.524    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/bypassed_A[7]
    SLICE_X12Y34         LUT5 (Prop_lut5_I0_O)        0.124    14.648 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_11__1/O
                         net (fo=1, routed)           0.941    15.590    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_11__1_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I5_O)        0.124    15.714 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_6__3/O
                         net (fo=1, routed)           0.658    16.371    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_6__3_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124    16.495 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__25/O
                         net (fo=5, routed)           0.837    17.332    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__25_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I2_O)        0.124    17.456 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__11/O
                         net (fo=3, routed)           0.316    17.772    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_3__11_n_0
    SLICE_X15Y33         LUT5 (Prop_lut5_I2_O)        0.124    17.896 f  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_16/O
                         net (fo=5, routed)           0.592    18.488    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_reg_47
    SLICE_X13Y32         LUT6 (Prop_lut6_I1_O)        0.124    18.612 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_41/O
                         net (fo=4, routed)           0.599    19.211    WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_i_12_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I2_O)        0.124    19.335 f  WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_i_25__0/O
                         net (fo=4, routed)           0.600    19.935    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/bypass_jr_DX0
    SLICE_X11Y33         LUT6 (Prop_lut6_I3_O)        0.124    20.059 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_10__3/O
                         net (fo=30, routed)          0.642    20.701    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_reg_87
    SLICE_X10Y30         LUT4 (Prop_lut4_I3_O)        0.124    20.825 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_2__16/O
                         net (fo=1, routed)           0.440    21.265    WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_2__16_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.124    21.389 r  WRAPPER/CPU/DX_IR_reg/loop1[27].dff/q_i_1__24/O
                         net (fo=1, routed)           0.000    21.389    WRAPPER/CPU/PC_reg/loop1[7].dff/q_reg_7
    SLICE_X12Y30         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[7].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         1.681    20.103    WRAPPER/CPU/PC_reg/loop1[7].dff/q_reg_8
    SLICE_X12Y30         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[7].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.371    
                         clock uncertainty           -0.035    20.335    
    SLICE_X12Y30         FDCE (Setup_fdce_C_D)        0.082    20.417    WRAPPER/CPU/PC_reg/loop1[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.417    
                         arrival time                         -21.389    
  -------------------------------------------------------------------
                         slack                                 -0.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_O_reg/loop1[21].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_O_reg/loop1[21].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.304ns  (logic 0.146ns (48.047%)  route 0.158ns (51.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 7.073 - 5.000 ) 
    Source Clock Delay      (SCD):    1.554ns = ( 6.554 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         0.634     6.554    WRAPPER/CPU/XM_O_reg/loop1[21].dff/q_reg_1
    SLICE_X21Y32         FDCE                                         r  WRAPPER/CPU/XM_O_reg/loop1[21].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.146     6.700 r  WRAPPER/CPU/XM_O_reg/loop1[21].dff/q_reg/Q
                         net (fo=5, routed)           0.158     6.858    WRAPPER/CPU/MW_O_reg/loop1[21].dff/q_reg_1
    SLICE_X20Y32         FDCE                                         r  WRAPPER/CPU/MW_O_reg/loop1[21].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         0.908     7.073    WRAPPER/CPU/MW_O_reg/loop1[21].dff/q_reg_2
    SLICE_X20Y32         FDCE                                         r  WRAPPER/CPU/MW_O_reg/loop1[21].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.506     6.567    
    SLICE_X20Y32         FDCE (Hold_fdce_C_D)         0.079     6.646    WRAPPER/CPU/MW_O_reg/loop1[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.646    
                         arrival time                           6.858    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.313ns  (logic 0.146ns (46.716%)  route 0.167ns (53.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 7.074 - 5.000 ) 
    Source Clock Delay      (SCD):    1.554ns = ( 6.554 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         0.634     6.554    WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_reg_4
    SLICE_X17Y32         FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDCE (Prop_fdce_C_Q)         0.146     6.700 r  WRAPPER/CPU/DX_IR_reg/loop1[23].dff/q_reg/Q
                         net (fo=9, routed)           0.167     6.866    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/DX_IR[0]
    SLICE_X16Y33         FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         0.909     7.074    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg_14
    SLICE_X16Y33         FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.569    
    SLICE_X16Y33         FDCE (Hold_fdce_C_D)         0.077     6.646    WRAPPER/CPU/XM_IR_reg/loop1[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.646    
                         arrival time                           6.866    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 LEDCONTROLLER/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDCONTROLLER/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         0.668     1.588    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.141     1.729 r  LEDCONTROLLER/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.837    LEDCONTROLLER/refresh_counter_reg_n_0_[11]
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.945 r  LEDCONTROLLER/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    LEDCONTROLLER/refresh_counter_reg[8]_i_1_n_4
    SLICE_X7Y41          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         0.945     2.110    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[11]/C
                         clock pessimism             -0.522     1.588    
    SLICE_X7Y41          FDCE (Hold_fdce_C_D)         0.105     1.693    LEDCONTROLLER/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 LEDCONTROLLER/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDCONTROLLER/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         0.668     1.588    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.141     1.729 r  LEDCONTROLLER/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.837    LEDCONTROLLER/refresh_counter_reg_n_0_[15]
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.945 r  LEDCONTROLLER/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    LEDCONTROLLER/refresh_counter_reg[12]_i_1_n_4
    SLICE_X7Y42          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         0.945     2.110    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[15]/C
                         clock pessimism             -0.522     1.588    
    SLICE_X7Y42          FDCE (Hold_fdce_C_D)         0.105     1.693    LEDCONTROLLER/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 LEDCONTROLLER/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDCONTROLLER/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         0.667     1.587    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X7Y39          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.141     1.728 r  LEDCONTROLLER/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.836    LEDCONTROLLER/refresh_counter_reg_n_0_[3]
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.944 r  LEDCONTROLLER/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.944    LEDCONTROLLER/refresh_counter_reg[0]_i_1_n_4
    SLICE_X7Y39          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         0.944     2.109    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X7Y39          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[3]/C
                         clock pessimism             -0.522     1.587    
    SLICE_X7Y39          FDCE (Hold_fdce_C_D)         0.105     1.692    LEDCONTROLLER/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 LEDCONTROLLER/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDCONTROLLER/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         0.668     1.588    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X7Y40          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.141     1.729 r  LEDCONTROLLER/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.837    LEDCONTROLLER/refresh_counter_reg_n_0_[7]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.945 r  LEDCONTROLLER/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    LEDCONTROLLER/refresh_counter_reg[4]_i_1_n_4
    SLICE_X7Y40          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         0.945     2.110    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X7Y40          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[7]/C
                         clock pessimism             -0.522     1.588    
    SLICE_X7Y40          FDCE (Hold_fdce_C_D)         0.105     1.693    LEDCONTROLLER/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 LEDCONTROLLER/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDCONTROLLER/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         0.668     1.588    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.141     1.729 r  LEDCONTROLLER/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.834    LEDCONTROLLER/refresh_counter_reg_n_0_[12]
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.949 r  LEDCONTROLLER/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    LEDCONTROLLER/refresh_counter_reg[12]_i_1_n_7
    SLICE_X7Y42          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         0.945     2.110    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[12]/C
                         clock pessimism             -0.522     1.588    
    SLICE_X7Y42          FDCE (Hold_fdce_C_D)         0.105     1.693    LEDCONTROLLER/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 LEDCONTROLLER/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDCONTROLLER/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         0.669     1.589    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X7Y43          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.141     1.730 r  LEDCONTROLLER/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.835    LEDCONTROLLER/refresh_counter_reg_n_0_[16]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.950 r  LEDCONTROLLER/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    LEDCONTROLLER/refresh_counter_reg[16]_i_1_n_7
    SLICE_X7Y43          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         0.946     2.111    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X7Y43          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[16]/C
                         clock pessimism             -0.522     1.589    
    SLICE_X7Y43          FDCE (Hold_fdce_C_D)         0.105     1.694    LEDCONTROLLER/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 LEDCONTROLLER/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDCONTROLLER/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         0.668     1.588    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X7Y40          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.141     1.729 r  LEDCONTROLLER/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.834    LEDCONTROLLER/refresh_counter_reg_n_0_[4]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.949 r  LEDCONTROLLER/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    LEDCONTROLLER/refresh_counter_reg[4]_i_1_n_7
    SLICE_X7Y40          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         0.945     2.110    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X7Y40          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[4]/C
                         clock pessimism             -0.522     1.588    
    SLICE_X7Y40          FDCE (Hold_fdce_C_D)         0.105     1.693    LEDCONTROLLER/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 LEDCONTROLLER/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDCONTROLLER/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         0.668     1.588    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.141     1.729 r  LEDCONTROLLER/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.834    LEDCONTROLLER/refresh_counter_reg_n_0_[8]
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.949 r  LEDCONTROLLER/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    LEDCONTROLLER/refresh_counter_reg[8]_i_1_n_7
    SLICE_X7Y41          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=473, routed)         0.945     2.110    LEDCONTROLLER/clock_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  LEDCONTROLLER/refresh_counter_reg[8]/C
                         clock pessimism             -0.522     1.588    
    SLICE_X7Y41          FDCE (Hold_fdce_C_D)         0.105     1.693    LEDCONTROLLER/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     WRAPPER/InstMem/dataOut_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X25Y32    WRAPPER/CPU/DX_A_reg/loop1[12].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y41    WRAPPER/CPU/DX_A_reg/loop1[13].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y41    WRAPPER/CPU/DX_A_reg/loop1[14].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X24Y42    WRAPPER/CPU/DX_A_reg/loop1[15].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X23Y33    WRAPPER/CPU/DX_A_reg/loop1[16].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X35Y38    WRAPPER/CPU/DX_A_reg/loop1[17].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y39    WRAPPER/CPU/DX_A_reg/loop1[18].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X29Y39    WRAPPER/CPU/DX_A_reg/loop1[19].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y32    WRAPPER/CPU/DX_A_reg/loop1[12].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y32    WRAPPER/CPU/MW_O_reg/loop1[19].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y32    WRAPPER/CPU/MW_O_reg/loop1[21].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y32    WRAPPER/CPU/MW_O_reg/loop1[23].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y31     WRAPPER/CPU/PC_reg/loop1[0].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y32    WRAPPER/CPU/DX_B_reg/loop1[22].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y32    WRAPPER/CPU/DX_B_reg/loop1[23].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y31    WRAPPER/CPU/PC_reg/loop1[15].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y32    WRAPPER/CPU/DX_B_reg/loop1[30].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X16Y31    WRAPPER/CPU/DX_B_reg/loop1[8].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y44    WRAPPER/RegisterFile/register24/loop1[0].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y44    WRAPPER/RegisterFile/register24/loop1[10].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y44    WRAPPER/RegisterFile/register24/loop1[12].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y48    WRAPPER/RegisterFile/register24/loop1[15].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y48    WRAPPER/RegisterFile/register31/loop1[2].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y48    WRAPPER/RegisterFile/register31/loop1[5].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y48    WRAPPER/RegisterFile/register31/loop1[6].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y48    WRAPPER/RegisterFile/register31/loop1[7].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y46    WRAPPER/RegisterFile/register31/loop1[9].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y45    WRAPPER/RegisterFile/register4/loop1[9].dff/q_reg/C



