11:40:37 INFO  : Registering command handlers for SDK TCF services
11:40:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ihicajo\Documents\Xilinx\LogicGates_AXI\LogicGates_AXI.sdk\temp_xsdb_launch_script.tcl
11:40:41 INFO  : XSCT server has started successfully.
11:40:41 INFO  : Successfully done setting XSCT server connection channel  
11:40:42 INFO  : Successfully done setting SDK workspace  
11:40:42 INFO  : Processing command line option -hwspec C:/Users/ihicajo/Documents/Xilinx/LogicGates_AXI/LogicGates_AXI.sdk/design_1_wrapper.hdf.
12:58:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
12:58:20 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/LogicGates_AXI/LogicGates_AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:58:25 INFO  : Processor reset is completed for ps7_cortexa9_0
12:58:25 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download ELF file


    Cannot access DDR: the controller is held in reset

	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:686)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:637)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
12:58:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
12:58:44 INFO  : 'fpga -state' command is executed.
12:58:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:44 INFO  : Jtag cable 'Digilent Zed 210248585378' is selected.
12:58:45 INFO  : 'jtag frequency' command is executed.
12:58:45 INFO  : Sourcing of 'C:/Users/ihicajo/Documents/Xilinx/LogicGates_AXI/LogicGates_AXI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:58:45 INFO  : Context for 'APU' is selected.
12:58:46 INFO  : 'stop' command is executed.
12:59:00 INFO  : 'ps7_init' command is executed.
12:59:00 INFO  : 'ps7_post_config' command is executed.
12:59:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:02 INFO  : The application 'C:/Users/ihicajo/Documents/Xilinx/LogicGates_AXI/LogicGates_AXI.sdk/Tester/Debug/Tester.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ihicajo/Documents/Xilinx/LogicGates_AXI/LogicGates_AXI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248585378"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248585378"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248585378"} -index 0
dow C:/Users/ihicajo/Documents/Xilinx/LogicGates_AXI/LogicGates_AXI.sdk/Tester/Debug/Tester.elf
----------------End of Script----------------

12:59:03 INFO  : Memory regions updated for context APU
12:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:03 INFO  : 'con' command is executed.
12:59:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248585378"} -index 0
con
----------------End of Script----------------

12:59:03 INFO  : Launch script is exported to file 'C:\Users\ihicajo\Documents\Xilinx\LogicGates_AXI\LogicGates_AXI.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_tester.elf_on_local.tcl'
13:00:56 INFO  : ps7_init is completed.
13:00:56 INFO  : ps7_post_config is completed.
13:00:57 INFO  : Processor reset is completed for ps7_cortexa9_0
13:00:59 ERROR : Port COM4 is already in use.
13:01:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
13:01:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/LogicGates_AXI/LogicGates_AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:01:44 INFO  : ps7_init is completed.
13:01:44 INFO  : ps7_post_config is completed.
13:01:44 INFO  : Processor reset is completed for ps7_cortexa9_0
13:01:46 ERROR : Port COM4 is already in use.
13:02:07 INFO  : Disconnected from the channel tcfchan#1.
13:02:10 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:03:16 INFO  : Registering command handlers for SDK TCF services
13:03:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ihicajo\Documents\Xilinx\LogicGates_AXI\LogicGates_AXI.sdk\temp_xsdb_launch_script.tcl
13:03:18 INFO  : XSCT server has started successfully.
13:03:19 INFO  : Successfully done setting XSCT server connection channel  
13:03:19 INFO  : Successfully done setting SDK workspace  
13:03:19 INFO  : Processing command line option -hwspec C:/Users/ihicajo/Documents/Xilinx/LogicGates_AXI/LogicGates_AXI.sdk/design_1_wrapper.hdf.
13:03:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:03:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
13:03:32 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/LogicGates_AXI/LogicGates_AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:03:43 INFO  : ps7_init is completed.
13:03:43 INFO  : ps7_post_config is completed.
13:03:43 INFO  : Processor reset is completed for ps7_cortexa9_0
13:04:16 INFO  : System reset is completed.
13:04:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/LogicGates_AXI/LogicGates_AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:04:21 INFO  : ps7_init is completed.
13:04:21 INFO  : ps7_post_config is completed.
13:04:44 INFO  : System reset is completed.
13:04:47 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/LogicGates_AXI/LogicGates_AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:04:50 INFO  : ps7_init is completed.
13:04:50 INFO  : ps7_post_config is completed.
13:04:50 ERROR : Port COM4 is already in use.
13:05:32 INFO  : System reset is completed.
13:05:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/LogicGates_AXI/LogicGates_AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:05:40 INFO  : ps7_init is completed.
13:05:40 INFO  : ps7_post_config is completed.
13:06:07 INFO  : System reset is completed.
13:06:11 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/LogicGates_AXI/LogicGates_AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:06:14 INFO  : ps7_init is completed.
13:06:15 INFO  : ps7_post_config is completed.
13:06:46 INFO  : System reset is completed.
13:06:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/LogicGates_AXI/LogicGates_AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:06:52 INFO  : ps7_init is completed.
13:06:52 INFO  : ps7_post_config is completed.
13:15:04 INFO  : Processor reset is completed for ps7_cortexa9_0
13:15:36 INFO  : Processor reset is completed for ps7_cortexa9_0
13:30:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1501068580901,  Project:1501061994090
13:30:06 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/ihicajo/Documents/Xilinx/LogicGates_AXI/LogicGates_AXI.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:30:10 INFO  : Copied contents of C:/Users/ihicajo/Documents/Xilinx/LogicGates_AXI/LogicGates_AXI.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:30:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:30:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Access is denied: "C:/Users/ihicajo/AppData/Local/Temp\msdtadmin"

13:30:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::status: Access is denied: "C:/Users/ihicajo/AppData/Local/Temp\notif117625-9608-1iidna0.apuv7vi"

13:30:17 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

13:30:17 ERROR : Error updating BSP project MSS files.
13:30:18 INFO  : Updating hardware inferred compiler options for Tester.
13:30:18 INFO  : Clearing existing target manager status.
13:30:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248585378" && level==0} -index 1' command is executed.
13:30:55 INFO  : FPGA configured successfully with bitstream "C:/Users/ihicajo/Documents/Xilinx/LogicGates_AXI/LogicGates_AXI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:31:04 INFO  : Processor reset is completed for ps7_cortexa9_0
13:31:54 INFO  : Processor reset is completed for ps7_cortexa9_0
13:33:42 INFO  : Processor reset is completed for ps7_cortexa9_0
13:44:03 INFO  : Processor reset is completed for ps7_cortexa9_0
15:44:02 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
