<stg><name>Linear_layer_ds2</name>


<trans_list>

<trans id="165" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="4" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="19" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="28" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %v175_0 = phi i4 [ 0, %0 ], [ %v175, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="v175_0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:1  %icmp_ln311 = icmp eq i4 %v175_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln311"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %v175 = add i4 %v175_0, 1

]]></Node>
<StgValue><ssdm name="v175"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln311, label %.preheader1.preheader, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
.preheader2.preheader:0  %tmp_34 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %v175_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="15" op_0_bw="14">
<![CDATA[
.preheader2.preheader:1  %zext_ln313 = zext i14 %tmp_34 to i15

]]></Node>
<StgValue><ssdm name="zext_ln313"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
.preheader2.preheader:2  %tmp_35 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %v175_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="12">
<![CDATA[
.preheader2.preheader:3  %zext_ln313_1 = zext i12 %tmp_35 to i15

]]></Node>
<StgValue><ssdm name="zext_ln313_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader2.preheader:4  %sub_ln313 = sub i15 %zext_ln313, %zext_ln313_1

]]></Node>
<StgValue><ssdm name="sub_ln313"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:5  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader2:0  %v176_0 = phi i10 [ %v176, %1 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="v176_0"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader2:1  %icmp_ln312 = icmp eq i10 %v176_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln312"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_356 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader2:3  %v176 = add i10 %v176_0, 1

]]></Node>
<StgValue><ssdm name="v176"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln312, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="15" op_0_bw="10">
<![CDATA[
:0  %zext_ln313_2 = zext i10 %v176_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln313_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln313 = add i15 %sub_ln313, %zext_ln313_2

]]></Node>
<StgValue><ssdm name="add_ln313"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="15">
<![CDATA[
:2  %sext_ln313 = sext i15 %add_ln313 to i64

]]></Node>
<StgValue><ssdm name="sext_ln313"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %v174_addr = getelementptr [9216 x float]* %v174, i64 0, i64 %sext_ln313

]]></Node>
<StgValue><ssdm name="v174_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:4  store float 0.000000e+00, float* %v174_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln313"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader1:0  %i16_0 = phi i4 [ %i16, %l_gemm_i16_end ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i16_0"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:1  %icmp_ln316 = icmp eq i4 %i16_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln316"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_357 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:3  %i16 = add i4 %i16_0, 1

]]></Node>
<StgValue><ssdm name="i16"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln316, label %.preheader.preheader, label %l_gemm_i16_begin

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_gemm_i16_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str36) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln316"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_gemm_i16_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str36)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
l_gemm_i16_begin:2  %tmp_36 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %i16_0, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="16">
<![CDATA[
l_gemm_i16_begin:3  %zext_ln319 = zext i16 %tmp_36 to i17

]]></Node>
<StgValue><ssdm name="zext_ln319"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_gemm_i16_begin:4  %tmp_37 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i16_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="14">
<![CDATA[
l_gemm_i16_begin:5  %zext_ln319_1 = zext i14 %tmp_37 to i15

]]></Node>
<StgValue><ssdm name="zext_ln319_1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="17" op_0_bw="14">
<![CDATA[
l_gemm_i16_begin:6  %zext_ln319_2 = zext i14 %tmp_37 to i17

]]></Node>
<StgValue><ssdm name="zext_ln319_2"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
l_gemm_i16_begin:7  %sub_ln319 = sub i17 %zext_ln319, %zext_ln319_2

]]></Node>
<StgValue><ssdm name="sub_ln319"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_gemm_i16_begin:8  %tmp_38 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i16_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="12">
<![CDATA[
l_gemm_i16_begin:9  %zext_ln322 = zext i12 %tmp_38 to i15

]]></Node>
<StgValue><ssdm name="zext_ln322"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_gemm_i16_begin:10  %sub_ln322 = sub i15 %zext_ln319_1, %zext_ln322

]]></Node>
<StgValue><ssdm name="sub_ln322"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
l_gemm_i16_begin:11  br label %2

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %j15_0 = phi i10 [ 0, %l_gemm_i16_begin ], [ %j15, %l_j15_end ]

]]></Node>
<StgValue><ssdm name="j15_0"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln317 = icmp eq i10 %j15_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln317"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_358 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %j15 = add i10 %j15_0, 1

]]></Node>
<StgValue><ssdm name="j15"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln317, label %l_gemm_i16_end, label %l_j15_begin

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j15_begin:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str37) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln317"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j15_begin:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str37)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="10">
<![CDATA[
l_j15_begin:2  %zext_ln320 = zext i10 %j15_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln320"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
l_j15_begin:3  %tmp_41 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %j15_0, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="23" op_0_bw="22">
<![CDATA[
l_j15_begin:4  %zext_ln320_1 = zext i22 %tmp_41 to i23

]]></Node>
<StgValue><ssdm name="zext_ln320_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_j15_begin:5  %tmp_42 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j15_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="23" op_0_bw="20">
<![CDATA[
l_j15_begin:6  %zext_ln320_2 = zext i20 %tmp_42 to i23

]]></Node>
<StgValue><ssdm name="zext_ln320_2"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j15_begin:7  %sub_ln320 = sub i23 %zext_ln320_1, %zext_ln320_2

]]></Node>
<StgValue><ssdm name="sub_ln320"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_j15_begin:8  %add_ln322 = add i15 %sub_ln322, %zext_ln320

]]></Node>
<StgValue><ssdm name="add_ln322"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="15">
<![CDATA[
l_j15_begin:9  %sext_ln322 = sext i15 %add_ln322 to i64

]]></Node>
<StgValue><ssdm name="sext_ln322"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j15_begin:10  %v174_addr_1 = getelementptr [9216 x float]* %v174, i64 0, i64 %sext_ln322

]]></Node>
<StgValue><ssdm name="v174_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
l_j15_begin:11  br label %3

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_gemm_i16_end:0  %empty_361 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str36, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
l_gemm_i16_end:1  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %k4_0 = phi i12 [ 0, %l_j15_begin ], [ %k4, %4 ]

]]></Node>
<StgValue><ssdm name="k4_0"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln318 = icmp eq i12 %k4_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln318"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_359 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)

]]></Node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %k4 = add i12 %k4_0, 1

]]></Node>
<StgValue><ssdm name="k4"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln318, label %l_j15_end, label %4

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="23" op_0_bw="12">
<![CDATA[
:1  %zext_ln319_3 = zext i12 %k4_0 to i23

]]></Node>
<StgValue><ssdm name="zext_ln319_3"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="12">
<![CDATA[
:2  %zext_ln319_4 = zext i12 %k4_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln319_4"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %add_ln319 = add i17 %sub_ln319, %zext_ln319_4

]]></Node>
<StgValue><ssdm name="add_ln319"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:6  %add_ln320 = add i23 %sub_ln320, %zext_ln319_3

]]></Node>
<StgValue><ssdm name="add_ln320"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="23">
<![CDATA[
:7  %sext_ln320 = sext i23 %add_ln320 to i64

]]></Node>
<StgValue><ssdm name="sext_ln320"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %v172_addr = getelementptr [2359296 x float]* %v172, i64 0, i64 %sext_ln320

]]></Node>
<StgValue><ssdm name="v172_addr"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="22">
<![CDATA[
:10  %v181 = load float* %v172_addr, align 4

]]></Node>
<StgValue><ssdm name="v181"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j15_end:0  %empty_360 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str37, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
l_j15_end:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="105" st_id="7" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="22">
<![CDATA[
:10  %v181 = load float* %v172_addr, align 4

]]></Node>
<StgValue><ssdm name="v181"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="17">
<![CDATA[
:4  %sext_ln319 = sext i17 %add_ln319 to i64

]]></Node>
<StgValue><ssdm name="sext_ln319"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %v171_addr = getelementptr [36864 x float]* %v171, i64 0, i64 %sext_ln319

]]></Node>
<StgValue><ssdm name="v171_addr"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="16">
<![CDATA[
:9  %v180 = load float* %v171_addr, align 4

]]></Node>
<StgValue><ssdm name="v180"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="22">
<![CDATA[
:10  %v181 = load float* %v172_addr, align 4

]]></Node>
<StgValue><ssdm name="v181"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="110" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="16">
<![CDATA[
:9  %v180 = load float* %v171_addr, align 4

]]></Node>
<StgValue><ssdm name="v180"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="22">
<![CDATA[
:10  %v181 = load float* %v172_addr, align 4

]]></Node>
<StgValue><ssdm name="v181"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="112" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %v182 = fmul float %v180, %v181

]]></Node>
<StgValue><ssdm name="v182"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="113" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %v182 = fmul float %v180, %v181

]]></Node>
<StgValue><ssdm name="v182"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="114" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %v182 = fmul float %v180, %v181

]]></Node>
<StgValue><ssdm name="v182"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="14">
<![CDATA[
:12  %v183 = load float* %v174_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v183"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="116" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %v182 = fmul float %v180, %v181

]]></Node>
<StgValue><ssdm name="v182"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="14">
<![CDATA[
:12  %v183 = load float* %v174_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v183"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="118" st_id="14" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v184 = fadd float %v183, %v182

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="119" st_id="15" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v184 = fadd float %v183, %v182

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="120" st_id="16" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v184 = fadd float %v183, %v182

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="121" st_id="17" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v184 = fadd float %v183, %v182

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="122" st_id="18" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v184 = fadd float %v183, %v182

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="123" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str38) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln318"/></StgValue>
</operation>

<operation id="124" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
:14  store float %v184, float* %v174_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="125" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %3

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="126" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %i17_0 = phi i4 [ %i17, %l_bias_i17_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i17_0"/></StgValue>
</operation>

<operation id="127" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln328 = icmp eq i4 %i17_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln328"/></StgValue>
</operation>

<operation id="128" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_362 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="129" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i17 = add i4 %i17_0, 1

]]></Node>
<StgValue><ssdm name="i17"/></StgValue>
</operation>

<operation id="130" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln328, label %7, label %l_bias_i17_begin

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="131" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_bias_i17_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str39) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln328"/></StgValue>
</operation>

<operation id="132" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_bias_i17_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str39)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="133" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_bias_i17_begin:2  %tmp_39 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i17_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="134" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="15" op_0_bw="14">
<![CDATA[
l_bias_i17_begin:3  %zext_ln331 = zext i14 %tmp_39 to i15

]]></Node>
<StgValue><ssdm name="zext_ln331"/></StgValue>
</operation>

<operation id="135" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_bias_i17_begin:4  %tmp_40 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i17_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="136" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="15" op_0_bw="12">
<![CDATA[
l_bias_i17_begin:5  %zext_ln331_1 = zext i12 %tmp_40 to i15

]]></Node>
<StgValue><ssdm name="zext_ln331_1"/></StgValue>
</operation>

<operation id="137" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_bias_i17_begin:6  %sub_ln331 = sub i15 %zext_ln331, %zext_ln331_1

]]></Node>
<StgValue><ssdm name="sub_ln331"/></StgValue>
</operation>

<operation id="138" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
l_bias_i17_begin:7  br label %5

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln336"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="140" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %j16_0 = phi i10 [ 0, %l_bias_i17_begin ], [ %j16, %6 ]

]]></Node>
<StgValue><ssdm name="j16_0"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln329 = icmp eq i10 %j16_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln329"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_363 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %j16 = add i10 %j16_0, 1

]]></Node>
<StgValue><ssdm name="j16"/></StgValue>
</operation>

<operation id="144" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln329, label %l_bias_i17_end, label %6

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="10">
<![CDATA[
:1  %zext_ln330 = zext i10 %j16_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln330"/></StgValue>
</operation>

<operation id="146" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="15" op_0_bw="10">
<![CDATA[
:2  %zext_ln331_2 = zext i10 %j16_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln331_2"/></StgValue>
</operation>

<operation id="147" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %add_ln331 = add i15 %sub_ln331, %zext_ln331_2

]]></Node>
<StgValue><ssdm name="add_ln331"/></StgValue>
</operation>

<operation id="148" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="15">
<![CDATA[
:4  %sext_ln331 = sext i15 %add_ln331 to i64

]]></Node>
<StgValue><ssdm name="sext_ln331"/></StgValue>
</operation>

<operation id="149" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %v174_addr_2 = getelementptr [9216 x float]* %v174, i64 0, i64 %sext_ln331

]]></Node>
<StgValue><ssdm name="v174_addr_2"/></StgValue>
</operation>

<operation id="150" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %v173_addr = getelementptr [768 x float]* %v173, i64 0, i64 %zext_ln330

]]></Node>
<StgValue><ssdm name="v173_addr"/></StgValue>
</operation>

<operation id="151" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="10">
<![CDATA[
:7  %v187 = load float* %v173_addr, align 4

]]></Node>
<StgValue><ssdm name="v187"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="14">
<![CDATA[
:8  %v188 = load float* %v174_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v188"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_bias_i17_end:0  %empty_364 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str39, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="154" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
l_bias_i17_end:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="155" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="10">
<![CDATA[
:7  %v187 = load float* %v173_addr, align 4

]]></Node>
<StgValue><ssdm name="v187"/></StgValue>
</operation>

<operation id="156" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="14">
<![CDATA[
:8  %v188 = load float* %v174_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v188"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="157" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v189 = fadd float %v188, %v187

]]></Node>
<StgValue><ssdm name="v189"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="158" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v189 = fadd float %v188, %v187

]]></Node>
<StgValue><ssdm name="v189"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="159" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v189 = fadd float %v188, %v187

]]></Node>
<StgValue><ssdm name="v189"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="160" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v189 = fadd float %v188, %v187

]]></Node>
<StgValue><ssdm name="v189"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="161" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v189 = fadd float %v188, %v187

]]></Node>
<StgValue><ssdm name="v189"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="162" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str40) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln329"/></StgValue>
</operation>

<operation id="163" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
:10  store float %v189, float* %v174_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="164" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %5

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
