<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>libmsr: include/msr_core.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libmsr
   &#160;<span id="projectnumber">0.3.0</span>
   </div>
   <div id="projectbrief">A friendlier interface to accessing MSRs on Intel platforms</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">msr_core.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;linux/types.h&gt;</code><br/>
<code>#include &lt;stdint.h&gt;</code><br/>
<code>#include &lt;sys/types.h&gt;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for msr_core.h:</div>
<div class="dyncontent">
<div class="center"><img src="msr__core_8h__incl.png" border="0" usemap="#include_2msr__core_8h" alt=""/></div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="msr__core_8h__dep__incl.png" border="0" usemap="#include_2msr__core_8hdep" alt=""/></div>
<map name="include_2msr__core_8hdep" id="include_2msr__core_8hdep">
<area shape="rect" id="node3" href="csr__imc_8c.html" title="src/csr_imc.c" alt="" coords="5,83,107,112"/><area shape="rect" id="node5" href="msr__clocks_8c.html" title="src/msr_clocks.c" alt="" coords="131,83,253,112"/><area shape="rect" id="node7" href="msr__core_8c.html" title="src/msr_core.c" alt="" coords="241,160,351,189"/><area shape="rect" id="node9" href="msr__counters_8c.html" title="src/msr_counters.c" alt="" coords="385,160,519,189"/><area shape="rect" id="node11" href="msr__misc_8c.html" title="src/msr_misc.c" alt="" coords="696,83,808,112"/><area shape="rect" id="node13" href="msr__rapl_8c.html" title="src/msr_rapl.c" alt="" coords="832,83,936,112"/><area shape="rect" id="node15" href="msr__thermal_8c.html" title="src/msr_thermal.c" alt="" coords="960,83,1085,112"/><area shape="rect" id="node17" href="msr__turbo_8c.html" title="src/msr_turbo.c" alt="" coords="1109,83,1221,112"/><area shape="rect" id="node19" href="msr__counters_8h.html" title="include/msr_counters.h" alt="" coords="379,83,536,112"/><area shape="rect" id="node25" href="profile_8h.html" title="include/profile.h" alt="" coords="560,83,672,112"/><area shape="rect" id="node28" href="signal_combined_8h.html" title="include/signalCombined.h" alt="" coords="1245,83,1416,112"/><area shape="rect" id="node23" href="profile_8c.html" title="src/profile.c" alt="" coords="564,160,655,189"/><area shape="rect" id="node30" href="signal_combined_8c.html" title="src/signalCombined.c" alt="" coords="1257,160,1404,189"/></map>
</div>
</div>
<p><a href="msr__core_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmsr__batch__op.html">msr_batch_op</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure holding information for a single read/write operation to an MSR.  <a href="structmsr__batch__op.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmsr__batch__array.html">msr_batch_array</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure holding multiple read/write operations to various MSRs.  <a href="structmsr__batch__array.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:abd50a5bdbcb2e9cd762babfc96349a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#abd50a5bdbcb2e9cd762babfc96349a29">NUM_DEVS</a>&#160;&#160;&#160;(sockets * coresPerSocket * threadsPerCore)</td></tr>
<tr class="separator:abd50a5bdbcb2e9cd762babfc96349a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ce491cc352ba20417574aaa20d52701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#a8ce491cc352ba20417574aaa20d52701">X86_IOC_MSR_BATCH</a>&#160;&#160;&#160;_IOWR('c', 0xA2, struct msr_batch_array)</td></tr>
<tr class="separator:a8ce491cc352ba20417574aaa20d52701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8604073cb1d4840bbc4f2b67f7cfe844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#a8604073cb1d4840bbc4f2b67f7cfe844">MSR_BATCH_DIR</a>&#160;&#160;&#160;&quot;/dev/cpu/msr_batch&quot;</td></tr>
<tr class="separator:a8604073cb1d4840bbc4f2b67f7cfe844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03bc2a42c1399400ae0d103f5ada724c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#a03bc2a42c1399400ae0d103f5ada724c">FILENAME_SIZE</a>&#160;&#160;&#160;1024</td></tr>
<tr class="separator:a03bc2a42c1399400ae0d103f5ada724c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ae792115c60949d626f139203873beb1b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1b">libmsr_data_type_e</a> { <br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1ba1f13432d03f55a9dcf04fdea2f7aab1a">RAPL_DATA</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1ba9b2446315e455a12e4ece9310101ece4">RAPL_UNIT</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1ba8a9c98dc2e3bb8bf48647a71994fc9dc">FIXED_COUNTERS_DATA</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1ba6ee9eeced6001abdd0c1c2910fb2edc0">FIXED_COUNTERS_CTR_DATA</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1ba03df8aa1a85dd83554eec894e789aad7">COUNTERS_DATA</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1baa4ccad9d00c2607e70aa39f510b863bd">COUNTERS_CTRL</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1ba618d6e72df66dda5b35d978c7ce08125">CLOCKS_DATA</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1ba96c4532234b11c142db64b45f8c952a5">PERF_DATA</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1badcfe2116aba57cf2fcf4d02546fca1ab">THERM_STAT</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1ba1af21cc300e566903b6dd7e41d88fa29">THERM_INTERR</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1baaecd29090758c73d6e2f1b36def4f653">PKG_THERM_STAT</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1ba5adc5bf6d952dea433514504c030043a">PKG_THERM_INTERR</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1ba7f21ad5fb8ca927df4641f48149d51fd">TEMP_TARGET</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1ba01157f6e5a195cc4fb249df0321f56cf">PERF_CTL</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1ba44374f5d48fd17f0c322db539383ca14">PKG_CRES</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1bad7251cb1fa97de4cda1d7ce387b0f392">CORE_CRES</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1ba5ced8d4f4e29d3f70a48b4adff7babec">UNCORE_EVTSEL</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1ba863b2d5333c9ee0bf0716ee967041b68">UNCORE_COUNT</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1ba630102af6250fef08f404d29ec0f1356">USR_BATCH0</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1ba315ec2fbdafc5144f2a28f2646bd1a3d">USR_BATCH1</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1ba93e0be9143c92235e7337cc6d3abb88f">USR_BATCH2</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1ba187cdb21ca77f85c92efed2cdc469591">USR_BATCH3</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1bafa49e861a9d49458447a8c5f5586990b">USR_BATCH4</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1bab3bc88a998a748214558294229383f8e">USR_BATCH5</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1ba4373f0d33ec159455c819c6124a8b281">USR_BATCH6</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1bae0f9eed8bf25a747acbdca869c0f41a8">USR_BATCH7</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1bae5282ed67d0cca55ec0ad740ce3c3d91">USR_BATCH8</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1baac72705fb6a45f2281c29f930a72a2fd">USR_BATCH9</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1ba6f509228430528e15518a09923f58a9f">USR_BATCH10</a>
<br/>
 }</td></tr>
<tr class="memdesc:ae792115c60949d626f139203873beb1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum encompassing type of data being read to/written from MSRs.  <a href="msr__core_8h.html#ae792115c60949d626f139203873beb1b">More...</a><br/></td></tr>
<tr class="separator:ae792115c60949d626f139203873beb1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7549f00b8fe17ea50ecc46bfee39c598"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#a7549f00b8fe17ea50ecc46bfee39c598">libmsr_batch_op_type_e</a> { <br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#a7549f00b8fe17ea50ecc46bfee39c598ac7f289eb47c5808d3a346c8e5d22854b">BATCH_LOAD</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#a7549f00b8fe17ea50ecc46bfee39c598a3243971e0e55a4a59baf6290cabbdafb">BATCH_WRITE</a>, 
<br/>
&#160;&#160;<a class="el" href="msr__core_8h.html#a7549f00b8fe17ea50ecc46bfee39c598ae1fefb3d44d9247087b82e6967d0bf37">BATCH_READ</a>
<br/>
 }</td></tr>
<tr class="memdesc:a7549f00b8fe17ea50ecc46bfee39c598"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum encompassing batch operations.  <a href="msr__core_8h.html#a7549f00b8fe17ea50ecc46bfee39c598">More...</a><br/></td></tr>
<tr class="separator:a7549f00b8fe17ea50ecc46bfee39c598"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a8ffbcea3c9ac093cb1a8a752869d6780"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#a8ffbcea3c9ac093cb1a8a752869d6780">num_cores</a> (void)</td></tr>
<tr class="memdesc:a8ffbcea3c9ac093cb1a8a752869d6780"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve the number of cores existing on the platform.  <a href="#a8ffbcea3c9ac093cb1a8a752869d6780"></a><br/></td></tr>
<tr class="separator:a8ffbcea3c9ac093cb1a8a752869d6780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a566ee252aef31464996b53ece3727d85"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#a566ee252aef31464996b53ece3727d85">num_sockets</a> (void)</td></tr>
<tr class="memdesc:a566ee252aef31464996b53ece3727d85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve the number of sockets existing on the platform.  <a href="#a566ee252aef31464996b53ece3727d85"></a><br/></td></tr>
<tr class="separator:a566ee252aef31464996b53ece3727d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf1d166f4bb66a8b821e27bd229c399"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#aacf1d166f4bb66a8b821e27bd229c399">num_devs</a> (void)</td></tr>
<tr class="memdesc:aacf1d166f4bb66a8b821e27bd229c399"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve total number of logical processors existing on the platform.  <a href="#aacf1d166f4bb66a8b821e27bd229c399"></a><br/></td></tr>
<tr class="separator:aacf1d166f4bb66a8b821e27bd229c399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab973c9185a1ba06ac2aa7a3df551ea3e"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#ab973c9185a1ba06ac2aa7a3df551ea3e">cores_per_socket</a> (void)</td></tr>
<tr class="memdesc:ab973c9185a1ba06ac2aa7a3df551ea3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve number of cores per socket existing on the platform.  <a href="#ab973c9185a1ba06ac2aa7a3df551ea3e"></a><br/></td></tr>
<tr class="separator:ab973c9185a1ba06ac2aa7a3df551ea3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e2e2220595b520b408adf6139ae1a1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#a81e2e2220595b520b408adf6139ae1a1">allocate_batch</a> (int batchnum, size_t bsize)</td></tr>
<tr class="memdesc:a81e2e2220595b520b408adf6139ae1a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allocate space for new batch operation.  <a href="#a81e2e2220595b520b408adf6139ae1a1"></a><br/></td></tr>
<tr class="separator:a81e2e2220595b520b408adf6139ae1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99b5cbc666974a9e1bb5da55dfbae9df"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#a99b5cbc666974a9e1bb5da55dfbae9df">free_batch</a> (int batchnum)</td></tr>
<tr class="memdesc:a99b5cbc666974a9e1bb5da55dfbae9df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deallocate memory for specific set of batch operations.  <a href="#a99b5cbc666974a9e1bb5da55dfbae9df"></a><br/></td></tr>
<tr class="separator:a99b5cbc666974a9e1bb5da55dfbae9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc2fc071f8f8760000973b73320e04f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#a6dc2fc071f8f8760000973b73320e04f">create_batch_op</a> (off_t msr, uint64_t cpu, uint64_t **dest, const int batchnum)</td></tr>
<tr class="memdesc:a6dc2fc071f8f8760000973b73320e04f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create new batch operation.  <a href="#a6dc2fc071f8f8760000973b73320e04f"></a><br/></td></tr>
<tr class="separator:a6dc2fc071f8f8760000973b73320e04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a239433546fc53ad8b925863710c6d217"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#a239433546fc53ad8b925863710c6d217">core_config</a> (uint64_t *coresPerSocket, uint64_t *threadsPerCore, uint64_t *sockets, int *HTenabled)</td></tr>
<tr class="memdesc:a239433546fc53ad8b925863710c6d217"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect platform configuration.  <a href="#a239433546fc53ad8b925863710c6d217"></a><br/></td></tr>
<tr class="separator:a239433546fc53ad8b925863710c6d217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ba1633264d07d7908c27e4211ef884c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#a7ba1633264d07d7908c27e4211ef884c">sockets_assert</a> (const unsigned *socket, const int location, const char *file)</td></tr>
<tr class="memdesc:a7ba1633264d07d7908c27e4211ef884c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Validate specific socket exists in the platform configuration.  <a href="#a7ba1633264d07d7908c27e4211ef884c"></a><br/></td></tr>
<tr class="separator:a7ba1633264d07d7908c27e4211ef884c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9eddf0c1546c70530862781ac7945b0"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#ab9eddf0c1546c70530862781ac7945b0">threads_assert</a> (const unsigned *thread, const int location, const char *file)</td></tr>
<tr class="memdesc:ab9eddf0c1546c70530862781ac7945b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Validate specific thread exists in the platform configuration.  <a href="#ab9eddf0c1546c70530862781ac7945b0"></a><br/></td></tr>
<tr class="separator:ab9eddf0c1546c70530862781ac7945b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36a90c5faa1ad567fab4e4e66fa3838b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#a36a90c5faa1ad567fab4e4e66fa3838b">cores_assert</a> (const unsigned *core, const int location, const char *file)</td></tr>
<tr class="memdesc:a36a90c5faa1ad567fab4e4e66fa3838b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Validate specific core exists in the platform configuration.  <a href="#a36a90c5faa1ad567fab4e4e66fa3838b"></a><br/></td></tr>
<tr class="separator:a36a90c5faa1ad567fab4e4e66fa3838b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefd6d1ba710cb237ca71abb2c55342e4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#aefd6d1ba710cb237ca71abb2c55342e4">stat_module</a> (char *filename, int *kerneltype, int *dev_idx)</td></tr>
<tr class="memdesc:aefd6d1ba710cb237ca71abb2c55342e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check status of a file.  <a href="#aefd6d1ba710cb237ca71abb2c55342e4"></a><br/></td></tr>
<tr class="separator:aefd6d1ba710cb237ca71abb2c55342e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73245e8d775260ad540d5ec0657e7ad9"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#a73245e8d775260ad540d5ec0657e7ad9">init_msr</a> (void)</td></tr>
<tr class="memdesc:a73245e8d775260ad540d5ec0657e7ad9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Open the MSR module file descriptors exposed in the /dev filesystem.  <a href="#a73245e8d775260ad540d5ec0657e7ad9"></a><br/></td></tr>
<tr class="separator:a73245e8d775260ad540d5ec0657e7ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae79e01a626379c091872c0719934e6e6"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#ae79e01a626379c091872c0719934e6e6">finalize_msr</a> (void)</td></tr>
<tr class="memdesc:ae79e01a626379c091872c0719934e6e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Close the MSR module file descriptors exposed in the /dev filesystem.  <a href="#ae79e01a626379c091872c0719934e6e6"></a><br/></td></tr>
<tr class="separator:ae79e01a626379c091872c0719934e6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a388c52438fb32f817a62b6ab719909f9"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#a388c52438fb32f817a62b6ab719909f9">write_msr_by_coord</a> (unsigned socket, unsigned core, unsigned thread, off_t msr, uint64_t val)</td></tr>
<tr class="memdesc:a388c52438fb32f817a62b6ab719909f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a new value to an MSR based on the coordinates of a core or thread.  <a href="#a388c52438fb32f817a62b6ab719909f9"></a><br/></td></tr>
<tr class="separator:a388c52438fb32f817a62b6ab719909f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b9c1ca6642535de8957ac1b3c16e6dc"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#a5b9c1ca6642535de8957ac1b3c16e6dc">read_msr_by_coord</a> (unsigned socket, unsigned core, unsigned thread, off_t msr, uint64_t *val)</td></tr>
<tr class="memdesc:a5b9c1ca6642535de8957ac1b3c16e6dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read current value of an MSR based on the coordinates of a core or thread.  <a href="#a5b9c1ca6642535de8957ac1b3c16e6dc"></a><br/></td></tr>
<tr class="separator:a5b9c1ca6642535de8957ac1b3c16e6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac051cc4d3150cd272b1c293d5cec843c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#ac051cc4d3150cd272b1c293d5cec843c">read_msr_by_coord_batch</a> (unsigned socket, unsigned core, unsigned thread, off_t msr, uint64_t **val, int batchnum)</td></tr>
<tr class="memdesc:ac051cc4d3150cd272b1c293d5cec843c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform batch read of multiple MSR based on the coordinates of a core or thread.  <a href="#ac051cc4d3150cd272b1c293d5cec843c"></a><br/></td></tr>
<tr class="separator:ac051cc4d3150cd272b1c293d5cec843c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af45fbe99be8e66b8da636cf700c4c79f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#af45fbe99be8e66b8da636cf700c4c79f">read_batch</a> (const int batchnum)</td></tr>
<tr class="memdesc:af45fbe99be8e66b8da636cf700c4c79f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do batch read operation.  <a href="#af45fbe99be8e66b8da636cf700c4c79f"></a><br/></td></tr>
<tr class="separator:af45fbe99be8e66b8da636cf700c4c79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b5c56e4473d09daff89254705bedadc"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#a8b5c56e4473d09daff89254705bedadc">write_batch</a> (const int batchnum)</td></tr>
<tr class="memdesc:a8b5c56e4473d09daff89254705bedadc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do batch write operation.  <a href="#a8b5c56e4473d09daff89254705bedadc"></a><br/></td></tr>
<tr class="separator:a8b5c56e4473d09daff89254705bedadc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2f27cde69b0e2703a982a8b6087e66"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#aad2f27cde69b0e2703a982a8b6087e66">load_socket_batch</a> (off_t msr, uint64_t **val, const int batchnum)</td></tr>
<tr class="memdesc:aad2f27cde69b0e2703a982a8b6087e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load batch operations for a socket.  <a href="#aad2f27cde69b0e2703a982a8b6087e66"></a><br/></td></tr>
<tr class="separator:aad2f27cde69b0e2703a982a8b6087e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc113bf4f679dbf56102960b8b8e975"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#a3fc113bf4f679dbf56102960b8b8e975">load_core_batch</a> (off_t msr, uint64_t **val, const int batchnum)</td></tr>
<tr class="memdesc:a3fc113bf4f679dbf56102960b8b8e975"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load batch operations for a core.  <a href="#a3fc113bf4f679dbf56102960b8b8e975"></a><br/></td></tr>
<tr class="separator:a3fc113bf4f679dbf56102960b8b8e975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09e08f57bc69aa75ea23f4c74e862614"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#a09e08f57bc69aa75ea23f4c74e862614">load_thread_batch</a> (off_t msr, uint64_t **val, const int batchnum)</td></tr>
<tr class="memdesc:a09e08f57bc69aa75ea23f4c74e862614"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load batch operations for a thread.  <a href="#a09e08f57bc69aa75ea23f4c74e862614"></a><br/></td></tr>
<tr class="separator:a09e08f57bc69aa75ea23f4c74e862614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab6cc869d0bc39469dfb3721b56f0c9"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#a8ab6cc869d0bc39469dfb3721b56f0c9">read_msr_by_idx</a> (int dev_idx, off_t msr, uint64_t *val)</td></tr>
<tr class="memdesc:a8ab6cc869d0bc39469dfb3721b56f0c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read current value of an MSR based on the index of a core or thread.  <a href="#a8ab6cc869d0bc39469dfb3721b56f0c9"></a><br/></td></tr>
<tr class="separator:a8ab6cc869d0bc39469dfb3721b56f0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbeb33c134d894bf13b41dd01980069a"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#abbeb33c134d894bf13b41dd01980069a">write_msr_by_idx</a> (int dev_idx, off_t msr, uint64_t val)</td></tr>
<tr class="memdesc:abbeb33c134d894bf13b41dd01980069a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write new value to an MSR based on the index of a core or thread.  <a href="#abbeb33c134d894bf13b41dd01980069a"></a><br/></td></tr>
<tr class="separator:abbeb33c134d894bf13b41dd01980069a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24220d3f4cfddc6e56c98b2fff08f039"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__core_8h.html#a24220d3f4cfddc6e56c98b2fff08f039">write_msr_by_idx_and_verify</a> (int dev_idx, off_t msr, uint64_t val)</td></tr>
<tr class="memdesc:a24220d3f4cfddc6e56c98b2fff08f039"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify successful MSR write by following operation immediately with a read.  <a href="#a24220d3f4cfddc6e56c98b2fff08f039"></a><br/></td></tr>
<tr class="separator:a24220d3f4cfddc6e56c98b2fff08f039"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a03bc2a42c1399400ae0d103f5ada724c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FILENAME_SIZE&#160;&#160;&#160;1024</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8604073cb1d4840bbc4f2b67f7cfe844"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_BATCH_DIR&#160;&#160;&#160;&quot;/dev/cpu/msr_batch&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd50a5bdbcb2e9cd762babfc96349a29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_DEVS&#160;&#160;&#160;(sockets * coresPerSocket * threadsPerCore)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ce491cc352ba20417574aaa20d52701"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define X86_IOC_MSR_BATCH&#160;&#160;&#160;_IOWR('c', 0xA2, struct msr_batch_array)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="a7549f00b8fe17ea50ecc46bfee39c598"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="msr__core_8h.html#a7549f00b8fe17ea50ecc46bfee39c598">libmsr_batch_op_type_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enum encompassing batch operations. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a7549f00b8fe17ea50ecc46bfee39c598ac7f289eb47c5808d3a346c8e5d22854b"></a>BATCH_LOAD</em>&nbsp;</td><td>
<p>Load batch operation. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a7549f00b8fe17ea50ecc46bfee39c598a3243971e0e55a4a59baf6290cabbdafb"></a>BATCH_WRITE</em>&nbsp;</td><td>
<p>Write batch operation. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a7549f00b8fe17ea50ecc46bfee39c598ae1fefb3d44d9247087b82e6967d0bf37"></a>BATCH_READ</em>&nbsp;</td><td>
<p>Read batch operation. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ae792115c60949d626f139203873beb1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="msr__core_8h.html#ae792115c60949d626f139203873beb1b">libmsr_data_type_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enum encompassing type of data being read to/written from MSRs. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1ba1f13432d03f55a9dcf04fdea2f7aab1a"></a>RAPL_DATA</em>&nbsp;</td><td>
<p>Energy, time, and power measurements of various RAPL power domains. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1ba9b2446315e455a12e4ece9310101ece4"></a>RAPL_UNIT</em>&nbsp;</td><td>
<p>Units for energy, time, and power across all RAPL power domains. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1ba8a9c98dc2e3bb8bf48647a71994fc9dc"></a>FIXED_COUNTERS_DATA</em>&nbsp;</td><td>
<p>Fixed-function counter measurements (i.e., instructions retired, reference clock cycles, CPU cycles). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1ba6ee9eeced6001abdd0c1c2910fb2edc0"></a>FIXED_COUNTERS_CTR_DATA</em>&nbsp;</td><td>
<p>Controls for fixed-function counters (i.e., instructions retired, reference clock cycles, CPU cycles). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1ba03df8aa1a85dd83554eec894e789aad7"></a>COUNTERS_DATA</em>&nbsp;</td><td>
<p>General-purpose performance counter measurements. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1baa4ccad9d00c2607e70aa39f510b863bd"></a>COUNTERS_CTRL</em>&nbsp;</td><td>
<p>Controls for general-purpose performance counters and performance event select counter measurements. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1ba618d6e72df66dda5b35d978c7ce08125"></a>CLOCKS_DATA</em>&nbsp;</td><td>
<p>Clock cycle measurements based on fixed frequency and actual frequency of the processor. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1ba96c4532234b11c142db64b45f8c952a5"></a>PERF_DATA</em>&nbsp;</td><td>
<p>Instantaneous operating frequency of the core or socket. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1badcfe2116aba57cf2fcf4d02546fca1ab"></a>THERM_STAT</em>&nbsp;</td><td>
<p>Thermal status of core. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1ba1af21cc300e566903b6dd7e41d88fa29"></a>THERM_INTERR</em>&nbsp;</td><td>
<p>Interrupts by thermal monitor when thermal sensor on a core is tripped. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1baaecd29090758c73d6e2f1b36def4f653"></a>PKG_THERM_STAT</em>&nbsp;</td><td>
<p>Thermal status of package. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1ba5adc5bf6d952dea433514504c030043a"></a>PKG_THERM_INTERR</em>&nbsp;</td><td>
<p>Interrupts by thermal monitor when thermal sensor on the package is tripped. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1ba7f21ad5fb8ca927df4641f48149d51fd"></a>TEMP_TARGET</em>&nbsp;</td><td>
<p>Current temperature of the package. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1ba01157f6e5a195cc4fb249df0321f56cf"></a>PERF_CTL</em>&nbsp;</td><td>
<p>Software desired operating frequency of the core or socket. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1ba44374f5d48fd17f0c322db539383ca14"></a>PKG_CRES</em>&nbsp;</td><td>
<p>Measured time spent in C-states by the package. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1bad7251cb1fa97de4cda1d7ce387b0f392"></a>CORE_CRES</em>&nbsp;</td><td>
<p>Measured time spent in C-states by the core. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1ba5ced8d4f4e29d3f70a48b4adff7babec"></a>UNCORE_EVTSEL</em>&nbsp;</td><td>
<p>Uncore performance event select counter measurements. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1ba863b2d5333c9ee0bf0716ee967041b68"></a>UNCORE_COUNT</em>&nbsp;</td><td>
<p>Uncore general-performance counter measurements. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1ba630102af6250fef08f404d29ec0f1356"></a>USR_BATCH0</em>&nbsp;</td><td>
<p>User-defined batch MSR data. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1ba315ec2fbdafc5144f2a28f2646bd1a3d"></a>USR_BATCH1</em>&nbsp;</td><td>
<p>User-defined batch MSR data. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1ba93e0be9143c92235e7337cc6d3abb88f"></a>USR_BATCH2</em>&nbsp;</td><td>
<p>User-defined batch MSR data. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1ba187cdb21ca77f85c92efed2cdc469591"></a>USR_BATCH3</em>&nbsp;</td><td>
<p>User-defined batch MSR data. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1bafa49e861a9d49458447a8c5f5586990b"></a>USR_BATCH4</em>&nbsp;</td><td>
<p>User-defined batch MSR data. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1bab3bc88a998a748214558294229383f8e"></a>USR_BATCH5</em>&nbsp;</td><td>
<p>User-defined batch MSR data. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1ba4373f0d33ec159455c819c6124a8b281"></a>USR_BATCH6</em>&nbsp;</td><td>
<p>User-defined batch MSR data. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1bae0f9eed8bf25a747acbdca869c0f41a8"></a>USR_BATCH7</em>&nbsp;</td><td>
<p>User-defined batch MSR data. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1bae5282ed67d0cca55ec0ad740ce3c3d91"></a>USR_BATCH8</em>&nbsp;</td><td>
<p>User-defined batch MSR data. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1baac72705fb6a45f2281c29f930a72a2fd"></a>USR_BATCH9</em>&nbsp;</td><td>
<p>User-defined batch MSR data. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae792115c60949d626f139203873beb1ba6f509228430528e15518a09923f58a9f"></a>USR_BATCH10</em>&nbsp;</td><td>
<p>User-defined batch MSR data. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a81e2e2220595b520b408adf6139ae1a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int allocate_batch </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>batchnum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>bsize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Allocate space for new batch operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">batchnum</td><td>libmsr_data_type_e data type of batch operation.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bsize</td><td>Size of batch operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 if allocation was a success, else -1 if batch_storage() fails. </dd></dl>

</div>
</div>
<a class="anchor" id="a239433546fc53ad8b925863710c6d217"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void core_config </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>coresPerSocket</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>threadsPerCore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>sockets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>HTenabled</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Detect platform configuration. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">coresPerSocket</td><td>Number of cores per socket.</td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">threadsPerCore</td><td>Number of threads per core.</td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">sockets</td><td>Number of sockets.</td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">HTenabled</td><td>Indicates if hyperthreading is enabled/disabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a36a90c5faa1ad567fab4e4e66fa3838b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cores_assert </td>
          <td>(</td>
          <td class="paramtype">const unsigned *&#160;</td>
          <td class="paramname"><em>core</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const int&#160;</td>
          <td class="paramname"><em>location</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const char *&#160;</td>
          <td class="paramname"><em>file</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Validate specific core exists in the platform configuration. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">core</td><td>Unique core identifier.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">location</td><td>Line number in source file where error occurred (use standard predefined macro <b>LINE</b>).</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">file</td><td>Name of source file where error occurred (use standard predefined macro <b>FILE</b>).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 if successful, else -1 if core requested is greater than number of cores per socket in the platform. </dd></dl>

</div>
</div>
<a class="anchor" id="ab973c9185a1ba06ac2aa7a3df551ea3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t cores_per_socket </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Retrieve number of cores per socket existing on the platform. </p>
<dl class="section return"><dt>Returns</dt><dd>Number of cores per socket. </dd></dl>

</div>
</div>
<a class="anchor" id="a6dc2fc071f8f8760000973b73320e04f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int create_batch_op </td>
          <td>(</td>
          <td class="paramtype">off_t&#160;</td>
          <td class="paramname"><em>msr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>cpu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t **&#160;</td>
          <td class="paramname"><em>dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const int&#160;</td>
          <td class="paramname"><em>batchnum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create new batch operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">msr</td><td>Address of MSR for which operation will take place.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cpu</td><td>CPU where batch operation will take place.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dest</td><td>Stores data resulting from rdmsr or necessary for wrmsr.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">batchnum</td><td>libmsr_data_type_e data type of batch operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 if creation was a success, else -1 if batch_storage() fails or if the number of batch operations exceeds the allocated size. </dd></dl>

</div>
</div>
<a class="anchor" id="ae79e01a626379c091872c0719934e6e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int finalize_msr </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Close the MSR module file descriptors exposed in the /dev filesystem. </p>
<dl class="section return"><dt>Returns</dt><dd>0 if finalization was a success, else -1 if could not close file descriptors. </dd></dl>

</div>
</div>
<a class="anchor" id="a99b5cbc666974a9e1bb5da55dfbae9df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int free_batch </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>batchnum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deallocate memory for specific set of batch operations. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">batchnum</td><td>libmsr_data_type_e data type of batch operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 if successful, else -1 if batch_storage() fails. </dd></dl>

</div>
</div>
<a class="anchor" id="a73245e8d775260ad540d5ec0657e7ad9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int init_msr </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Open the MSR module file descriptors exposed in the /dev filesystem. </p>
<dl class="section return"><dt>Returns</dt><dd>0 if initialization was a success, else -1 if could not stat file descriptors or open any msr module. </dd></dl>

</div>
</div>
<a class="anchor" id="a3fc113bf4f679dbf56102960b8b8e975"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int load_core_batch </td>
          <td>(</td>
          <td class="paramtype">off_t&#160;</td>
          <td class="paramname"><em>msr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t **&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const int&#160;</td>
          <td class="paramname"><em>batchnum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Load batch operations for a core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">msr</td><td>Address of register to load.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">val</td><td>Pointer to batch storage array.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">batchnum</td><td>libmsr_data_type_e data type of batch operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 if successful, else -1 if batch storage array is uninitialized. </dd></dl>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000003">Todo:</a></b></dt><dd>dev_idx++? </dd></dl>

</div>
</div>
<a class="anchor" id="aad2f27cde69b0e2703a982a8b6087e66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int load_socket_batch </td>
          <td>(</td>
          <td class="paramtype">off_t&#160;</td>
          <td class="paramname"><em>msr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t **&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const int&#160;</td>
          <td class="paramname"><em>batchnum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Load batch operations for a socket. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">msr</td><td>Address of register to load.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">val</td><td>Pointer to batch storage array.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">batchnum</td><td>libmsr_data_type_e data type of batch operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 if successful, else -1 if batch storage array is uninitialized. </dd></dl>

</div>
</div>
<a class="anchor" id="a09e08f57bc69aa75ea23f4c74e862614"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int load_thread_batch </td>
          <td>(</td>
          <td class="paramtype">off_t&#160;</td>
          <td class="paramname"><em>msr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t **&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const int&#160;</td>
          <td class="paramname"><em>batchnum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Load batch operations for a thread. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">msr</td><td>Address of register to load.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">val</td><td>Pointer to batch storage array.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">batchnum</td><td>libmsr_data_type_e data type of batch operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 if successful, else -1 if batch storage array is uninitialized. </dd></dl>

</div>
</div>
<a class="anchor" id="a8ffbcea3c9ac093cb1a8a752869d6780"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t num_cores </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Retrieve the number of cores existing on the platform. </p>
<dl class="section return"><dt>Returns</dt><dd>Number of cores. </dd></dl>

</div>
</div>
<a class="anchor" id="aacf1d166f4bb66a8b821e27bd229c399"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t num_devs </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Retrieve total number of logical processors existing on the platform. </p>
<dl class="section return"><dt>Returns</dt><dd>Total number of logical processors. </dd></dl>

</div>
</div>
<a class="anchor" id="a566ee252aef31464996b53ece3727d85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t num_sockets </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Retrieve the number of sockets existing on the platform. </p>
<dl class="section return"><dt>Returns</dt><dd>Number of sockets. </dd></dl>

</div>
</div>
<a class="anchor" id="af45fbe99be8e66b8da636cf700c4c79f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int read_batch </td>
          <td>(</td>
          <td class="paramtype">const int&#160;</td>
          <td class="paramname"><em>batchnum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Do batch read operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">batchnum</td><td>libmsr_data_type_e data type of batch operation. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a5b9c1ca6642535de8957ac1b3c16e6dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int read_msr_by_coord </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>socket</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>core</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>thread</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">off_t&#160;</td>
          <td class="paramname"><em>msr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read current value of an MSR based on the coordinates of a core or thread. </p>
<p>A user can request to read from core 4 on socket 1, instead of having to map this core to a continuous value based on the the number of cores on socket 0. For a dual socket system with 8 cores, socket 0 would have cores 0-7, core 0 on socket 1 would be mapped to index 8.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">socket</td><td>Unique socket/package identifier.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">core</td><td>Unique core identifier.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">thread</td><td>Unique thread identifier.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">msr</td><td>Address of register to read.</td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">val</td><td>Value read from MSR.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 if <a class="el" href="msr__core_8c.html#a8ab6cc869d0bc39469dfb3721b56f0c9" title="Read current value of an MSR based on the index of a core or thread.">read_msr_by_idx()</a> was a success, else -1 if the file descriptor was NULL or if the number of bytes read was not the size of uint64_t. </dd></dl>

</div>
</div>
<a class="anchor" id="ac051cc4d3150cd272b1c293d5cec843c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int read_msr_by_coord_batch </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>socket</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>core</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>thread</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">off_t&#160;</td>
          <td class="paramname"><em>msr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t **&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>batchnum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Perform batch read of multiple MSR based on the coordinates of a core or thread. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">socket</td><td>Unique socket/package identifier.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">core</td><td>Unique core identifier.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">thread</td><td>Unique thread identifier.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">msr</td><td>Address of register to read.</td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">val</td><td>Value read from MSR.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">batchnum</td><td>libmsr_data_type_e data type of batch operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 if <a class="el" href="msr__core_8c.html#a8ab6cc869d0bc39469dfb3721b56f0c9" title="Read current value of an MSR based on the index of a core or thread.">read_msr_by_idx()</a> was a success, else -1 if the file descriptor was NULL or if the number of bytes read was not the size of uint64_t. </dd></dl>

</div>
</div>
<a class="anchor" id="a8ab6cc869d0bc39469dfb3721b56f0c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int read_msr_by_idx </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>dev_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">off_t&#160;</td>
          <td class="paramname"><em>msr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read current value of an MSR based on the index of a core or thread. </p>
<p>A user can request to read from index 8, which is core 0 on socket 1 in a dual socket system with 8 cores per socket. This index is a continuous value based on the the number of cores on socket 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dev_idx</td><td>Unique device identifier.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">msr</td><td>Address of register to read.</td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">val</td><td>Value read from MSR.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 if successful, else -1 if file descriptor was NULL or if the number of bytes read was not the size of uint64_t. </dd></dl>

</div>
</div>
<a class="anchor" id="a7ba1633264d07d7908c27e4211ef884c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int sockets_assert </td>
          <td>(</td>
          <td class="paramtype">const unsigned *&#160;</td>
          <td class="paramname"><em>socket</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const int&#160;</td>
          <td class="paramname"><em>location</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const char *&#160;</td>
          <td class="paramname"><em>file</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Validate specific socket exists in the platform configuration. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">socket</td><td>Unique socket/package identifier.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">location</td><td>Line number in source file where error occurred (use standard predefined macro <b>LINE</b>).</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">file</td><td>Name of source file where error occurred (use standard predefined macro <b>FILE</b>).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 if successful, else -1 if socket requested is greater than number of sockets in the platform. </dd></dl>

</div>
</div>
<a class="anchor" id="aefd6d1ba710cb237ca71abb2c55342e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int stat_module </td>
          <td>(</td>
          <td class="paramtype">char *&#160;</td>
          <td class="paramname"><em>filename</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>kerneltype</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>dev_idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check status of a file. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">filename</td><td>File to check status of.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">kerneltype</td><td>OS privilege level (ring 0-ring 3).</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dev_idx</td><td>Unique logical processor index.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 if successful, else -1 if can't find any msr module with RW permissions. </dd></dl>

</div>
</div>
<a class="anchor" id="ab9eddf0c1546c70530862781ac7945b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int threads_assert </td>
          <td>(</td>
          <td class="paramtype">const unsigned *&#160;</td>
          <td class="paramname"><em>thread</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const int&#160;</td>
          <td class="paramname"><em>location</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const char *&#160;</td>
          <td class="paramname"><em>file</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Validate specific thread exists in the platform configuration. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">thread</td><td>Unique thread identifier.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">location</td><td>Line number in source file where error occurred (use standard predefined macro <b>LINE</b>).</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">file</td><td>Name of source file where error occurred (use standard predefined macro <b>FILE</b>).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 if successful, else -1 if thread requested is greater than number of threads per core in the platform. </dd></dl>

</div>
</div>
<a class="anchor" id="a8b5c56e4473d09daff89254705bedadc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int write_batch </td>
          <td>(</td>
          <td class="paramtype">const int&#160;</td>
          <td class="paramname"><em>batchnum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Do batch write operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">batchnum</td><td>libmsr_data_type_e data type of batch operation. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a388c52438fb32f817a62b6ab719909f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int write_msr_by_coord </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>socket</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>core</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>thread</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">off_t&#160;</td>
          <td class="paramname"><em>msr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write a new value to an MSR based on the coordinates of a core or thread. </p>
<p>A user can request to write to core 4 on socket 1, instead of having to map this core to a continuous value based on the the number of cores on socket 0. For a dual socket system with 8 cores, socket 0 would have cores 0-7, core 0 on socket 1 would be mapped to index 8.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">socket</td><td>Unique socket/package identifier.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">core</td><td>Unique core identifier.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">thread</td><td>Unique thread identifier.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">msr</td><td>Address of register to write.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">val</td><td>Value to write to MSR.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 if <a class="el" href="msr__core_8c.html#abbeb33c134d894bf13b41dd01980069a" title="Write new value to an MSR based on the index of a core or thread.">write_msr_by_idx()</a> was a success, else -1 if the file descriptor was NULL or if the number of bytes written was not the size of uint64_t. </dd></dl>

</div>
</div>
<a class="anchor" id="abbeb33c134d894bf13b41dd01980069a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int write_msr_by_idx </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>dev_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">off_t&#160;</td>
          <td class="paramname"><em>msr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write new value to an MSR based on the index of a core or thread. </p>
<p>A user can request to read from index 8, which is core 0 on socket 1 in a dual socket system with 8 cores per socket. This index is a continuous value based on the the number of cores on socket 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dev_idx</td><td>Unique device identifier.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">msr</td><td>Address of register to read.</td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">val</td><td>Value read from MSR.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 if successful, else -1 if file descriptor was NULL or if the number of bytes read was not the size of uint64_t. </dd></dl>

</div>
</div>
<a class="anchor" id="a24220d3f4cfddc6e56c98b2fff08f039"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int write_msr_by_idx_and_verify </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>dev_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">off_t&#160;</td>
          <td class="paramname"><em>msr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Verify successful MSR write by following operation immediately with a read. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dev_idx</td><td>Unique device identifier.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">msr</td><td>Address of register to read.</td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">val</td><td>Value read from MSR.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 if successful, else -1 if file descriptor was NULL, if the number of bytes written was not the size of uint64_t, if the read function failed, or if the value written does not match the read value. </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.2
</small></address>
</body>
</html>
