{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762185240268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762185240268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  3 22:54:00 2025 " "Processing started: Mon Nov  3 22:54:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762185240268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185240268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPU_top -c FPU_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPU_top -c FPU_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185240269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762185240433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762185240433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/SHF_right_28bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/SHF_right_28bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHF_right_28bit " "Found entity 1: SHF_right_28bit" {  } { { "../../02_rlt/SHF_right_28bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/SHF_right_28bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/SHF_left_28bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/SHF_left_28bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHF_left_28bit " "Found entity 1: SHF_left_28bit" {  } { { "../../02_rlt/SHF_left_28bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/SHF_left_28bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/ROUNDING_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/ROUNDING_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROUNDING_unit " "Found entity 1: ROUNDING_unit" {  } { { "../../02_rlt/ROUNDING_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/ROUNDING_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/NORMALIZATION_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/NORMALIZATION_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NORMALIZATION_unit " "Found entity 1: NORMALIZATION_unit" {  } { { "../../02_rlt/NORMALIZATION_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/NORMALIZATION_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/MAN_swap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/MAN_swap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAN_swap " "Found entity 1: MAN_swap" {  } { { "../../02_rlt/MAN_swap.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/MAN_swap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/MAN_ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/MAN_ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAN_ALU " "Found entity 1: MAN_ALU" {  } { { "../../02_rlt/MAN_ALU.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/MAN_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_8bit " "Found entity 1: LOPD_8bit" {  } { { "../../02_rlt/LOPD_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_4bit " "Found entity 1: LOPD_4bit" {  } { { "../../02_rlt/LOPD_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_24bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_24bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_24bit " "Found entity 1: LOPD_24bit" {  } { { "../../02_rlt/LOPD_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_24bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_16bit " "Found entity 1: LOPD_16bit" {  } { { "../../02_rlt/LOPD_16bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_unit " "Found entity 1: FPU_unit" {  } { { "../../02_rlt/FPU_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_swap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_swap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXP_swap " "Found entity 1: EXP_swap" {  } { { "../../02_rlt/EXP_swap.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_swap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXP_sub " "Found entity 1: EXP_sub" {  } { { "../../02_rlt/EXP_sub.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_adjust.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_adjust.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXP_adjust " "Found entity 1: EXP_adjust" {  } { { "../../02_rlt/EXP_adjust.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_adjust.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_8bit " "Found entity 1: COMP_8bit" {  } { { "../../02_rlt/COMP_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_4bit " "Found entity 1: COMP_4bit" {  } { { "../../02_rlt/COMP_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_2bit " "Found entity 1: COMP_2bit" {  } { { "../../02_rlt/COMP_2bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_28bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_28bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_28bit " "Found entity 1: COMP_28bit" {  } { { "../../02_rlt/COMP_28bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_28bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_8bit " "Found entity 1: CLA_8bit" {  } { { "../../02_rlt/CLA_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit " "Found entity 1: CLA_4bit" {  } { { "../../02_rlt/CLA_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_28bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_28bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_28bit " "Found entity 1: CLA_28bit" {  } { { "../../02_rlt/CLA_28bit.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_28bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPU_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPU_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_top " "Found entity 1: FPU_top" {  } { { "FPU_top.sv" "" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762185245537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185245537 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPU_top " "Elaborating entity \"FPU_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762185245563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_unit FPU_unit:FPU_UNIT " "Elaborating entity \"FPU_unit\" for hierarchy \"FPU_unit:FPU_UNIT\"" {  } { { "FPU_top.sv" "FPU_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/FPU_top.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXP_swap FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT " "Elaborating entity \"EXP_swap\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "EXP_SWAP_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_8bit FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT\|COMP_8bit:COMP_LESS_UNIT " "Elaborating entity \"COMP_8bit\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT\|COMP_8bit:COMP_LESS_UNIT\"" {  } { { "../../02_rlt/EXP_swap.sv" "COMP_LESS_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_swap.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_4bit FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT\|COMP_8bit:COMP_LESS_UNIT\|COMP_4bit:u_low " "Elaborating entity \"COMP_4bit\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT\|COMP_8bit:COMP_LESS_UNIT\|COMP_4bit:u_low\"" {  } { { "../../02_rlt/COMP_8bit.sv" "u_low" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_8bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_2bit FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT\|COMP_8bit:COMP_LESS_UNIT\|COMP_4bit:u_low\|COMP_2bit:u_low " "Elaborating entity \"COMP_2bit\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_swap:EXP_SWAP_UNIT\|COMP_8bit:COMP_LESS_UNIT\|COMP_4bit:u_low\|COMP_2bit:u_low\"" {  } { { "../../02_rlt/COMP_4bit.sv" "u_low" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_4bit.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXP_sub FPU_unit:FPU_UNIT\|EXP_sub:EXP_SUB_UNIT " "Elaborating entity \"EXP_sub\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_sub:EXP_SUB_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "EXP_SUB_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_8bit FPU_unit:FPU_UNIT\|EXP_sub:EXP_SUB_UNIT\|CLA_8bit:CLA_8BIT_UNIT " "Elaborating entity \"CLA_8bit\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_sub:EXP_SUB_UNIT\|CLA_8bit:CLA_8BIT_UNIT\"" {  } { { "../../02_rlt/EXP_sub.sv" "CLA_8BIT_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_sub.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4bit FPU_unit:FPU_UNIT\|EXP_sub:EXP_SUB_UNIT\|CLA_8bit:CLA_8BIT_UNIT\|CLA_4bit:CLA_4BIT_UNIT_0 " "Elaborating entity \"CLA_4bit\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_sub:EXP_SUB_UNIT\|CLA_8bit:CLA_8BIT_UNIT\|CLA_4bit:CLA_4BIT_UNIT_0\"" {  } { { "../../02_rlt/CLA_8bit.sv" "CLA_4BIT_UNIT_0" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_8bit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAN_swap FPU_unit:FPU_UNIT\|MAN_swap:MAN_PRE_SWAP_BY_EXPONENT_UNIT " "Elaborating entity \"MAN_swap\" for hierarchy \"FPU_unit:FPU_UNIT\|MAN_swap:MAN_PRE_SWAP_BY_EXPONENT_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "MAN_PRE_SWAP_BY_EXPONENT_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHF_right_28bit FPU_unit:FPU_UNIT\|SHF_right_28bit:SHF_RIGHT_28BIT_UNIT " "Elaborating entity \"SHF_right_28bit\" for hierarchy \"FPU_unit:FPU_UNIT\|SHF_right_28bit:SHF_RIGHT_28BIT_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "SHF_RIGHT_28BIT_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_28bit FPU_unit:FPU_UNIT\|COMP_28bit:MAN_COMP_28BIT_UNIT " "Elaborating entity \"COMP_28bit\" for hierarchy \"FPU_unit:FPU_UNIT\|COMP_28bit:MAN_COMP_28BIT_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "MAN_COMP_28BIT_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAN_swap FPU_unit:FPU_UNIT\|MAN_swap:MAN_PRE_SWAP_BY_MAN_UNIT " "Elaborating entity \"MAN_swap\" for hierarchy \"FPU_unit:FPU_UNIT\|MAN_swap:MAN_PRE_SWAP_BY_MAN_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "MAN_PRE_SWAP_BY_MAN_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAN_ALU FPU_unit:FPU_UNIT\|MAN_ALU:MAN_ALU_UNIT " "Elaborating entity \"MAN_ALU\" for hierarchy \"FPU_unit:FPU_UNIT\|MAN_ALU:MAN_ALU_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "MAN_ALU_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_28bit FPU_unit:FPU_UNIT\|MAN_ALU:MAN_ALU_UNIT\|CLA_28bit:ALU_SUB_UNIT " "Elaborating entity \"CLA_28bit\" for hierarchy \"FPU_unit:FPU_UNIT\|MAN_ALU:MAN_ALU_UNIT\|CLA_28bit:ALU_SUB_UNIT\"" {  } { { "../../02_rlt/MAN_ALU.sv" "ALU_SUB_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/MAN_ALU.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_24bit FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT " "Elaborating entity \"LOPD_24bit\" for hierarchy \"FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "LOPD_24BIT_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_16bit FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB " "Elaborating entity \"LOPD_16bit\" for hierarchy \"FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\"" {  } { { "../../02_rlt/LOPD_24bit.sv" "LOPD_16bit_UNIT_MSB" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_24bit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_8bit FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\|LOPD_8bit:LOPD_8bit_unit_0 " "Elaborating entity \"LOPD_8bit\" for hierarchy \"FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\|LOPD_8bit:LOPD_8bit_unit_0\"" {  } { { "../../02_rlt/LOPD_16bit.sv" "LOPD_8bit_unit_0" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_16bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_4bit FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\|LOPD_8bit:LOPD_8bit_unit_0\|LOPD_4bit:LOPD_4bit_unit_0 " "Elaborating entity \"LOPD_4bit\" for hierarchy \"FPU_unit:FPU_UNIT\|LOPD_24bit:LOPD_24BIT_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\|LOPD_8bit:LOPD_8bit_unit_0\|LOPD_4bit:LOPD_4bit_unit_0\"" {  } { { "../../02_rlt/LOPD_8bit.sv" "LOPD_4bit_unit_0" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_8bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXP_adjust FPU_unit:FPU_UNIT\|EXP_adjust:EXP_ADJUST_UNIT " "Elaborating entity \"EXP_adjust\" for hierarchy \"FPU_unit:FPU_UNIT\|EXP_adjust:EXP_ADJUST_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NORMALIZATION_unit FPU_unit:FPU_UNIT\|NORMALIZATION_unit:NORMALIZATION_UNIT " "Elaborating entity \"NORMALIZATION_unit\" for hierarchy \"FPU_unit:FPU_UNIT\|NORMALIZATION_unit:NORMALIZATION_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "NORMALIZATION_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHF_left_28bit FPU_unit:FPU_UNIT\|NORMALIZATION_unit:NORMALIZATION_UNIT\|SHF_left_28bit:SHF_left_28bit_unit " "Elaborating entity \"SHF_left_28bit\" for hierarchy \"FPU_unit:FPU_UNIT\|NORMALIZATION_unit:NORMALIZATION_UNIT\|SHF_left_28bit:SHF_left_28bit_unit\"" {  } { { "../../02_rlt/NORMALIZATION_unit.sv" "SHF_left_28bit_unit" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/NORMALIZATION_unit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROUNDING_unit FPU_unit:FPU_UNIT\|ROUNDING_unit:ROUNDING_UNIT " "Elaborating entity \"ROUNDING_unit\" for hierarchy \"FPU_unit:FPU_UNIT\|ROUNDING_unit:ROUNDING_UNIT\"" {  } { { "../../02_rlt/FPU_unit.sv" "ROUNDING_UNIT" { Text "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185245593 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1762185246523 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762185247379 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762185249641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762185249641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "618 " "Implemented 618 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762185249683 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762185249683 ""} { "Info" "ICUT_CUT_TM_LCELLS" "517 " "Implemented 517 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762185249683 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762185249683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762185249691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  3 22:54:09 2025 " "Processing ended: Mon Nov  3 22:54:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762185249691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762185249691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762185249691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762185249691 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1762185250803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762185250803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  3 22:54:10 2025 " "Processing started: Mon Nov  3 22:54:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762185250803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1762185250803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPU_top -c FPU_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPU_top -c FPU_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1762185250803 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1762185250879 ""}
{ "Info" "0" "" "Project  = FPU_top" {  } {  } 0 0 "Project  = FPU_top" 0 0 "Fitter" 0 0 1762185250879 ""}
{ "Info" "0" "" "Revision = FPU_top" {  } {  } 0 0 "Revision = FPU_top" 0 0 "Fitter" 0 0 1762185250880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1762185250982 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1762185250983 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPU_top 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"FPU_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1762185250987 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762185251026 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762185251026 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1762185251326 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1762185251345 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1762185251402 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1762185251601 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1762185259438 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "i_clk~inputCLKENA0 99 global CLKCTRL_G15 " "i_clk~inputCLKENA0 with 99 fanout uses global clock CLKCTRL_G15" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1762185259717 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1762185259717 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1762185259717 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_ROUTED_THROUGH_CORE_ROUTING_WARNING_WITH_NAME_LOC" "global clock driver i_clk~inputCLKENA0 CLKCTRL_G15 " "Source REFCLK I/O cannot be routed using dedicated clock routing for global clock driver i_clk~inputCLKENA0, placed at CLKCTRL_G15" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad i_clk PIN_AA26 " "Refclk input I/O pad i_clk is placed onto PIN_AA26" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1762185259717 ""}  } {  } 0 16469 "Source REFCLK I/O cannot be routed using dedicated clock routing for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1762185259717 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1762185259717 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762185259717 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1762185259724 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762185259724 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762185259725 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1762185259726 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1762185259726 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1762185259726 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPU_top.sdc " "Synopsys Design Constraints File file not found: 'FPU_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1762185260208 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1762185260208 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1762185260212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1762185260212 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1762185260213 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1762185260239 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1762185260240 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1762185260240 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762185260278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1762185264160 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1762185264335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762185267595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1762185269386 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1762185271622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762185271623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1762185272388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1762185276236 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1762185276236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1762185283823 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1762185283823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762185283825 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.51 " "Total time spent on timing analysis during the Fitter is 0.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1762185285842 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762185285893 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762185286397 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762185286397 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762185286881 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762185289481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/output_files/FPU_top.fit.smsg " "Generated suppressed messages file /home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/output_files/FPU_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1762185289753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1829 " "Peak virtual memory: 1829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762185290125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  3 22:54:50 2025 " "Processing ended: Mon Nov  3 22:54:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762185290125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762185290125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762185290125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1762185290125 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1762185291455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762185291456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  3 22:54:51 2025 " "Processing started: Mon Nov  3 22:54:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762185291456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1762185291456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPU_top -c FPU_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPU_top -c FPU_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1762185291456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1762185291881 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1762185296009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762185296158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  3 22:54:56 2025 " "Processing ended: Mon Nov  3 22:54:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762185296158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762185296158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762185296158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1762185296158 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1762185296846 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1762185297326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762185297326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  3 22:54:57 2025 " "Processing started: Mon Nov  3 22:54:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762185297326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1762185297326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPU_top -c FPU_top " "Command: quartus_sta FPU_top -c FPU_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1762185297326 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1762185297357 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1762185297695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1762185297695 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762185297731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762185297731 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPU_top.sdc " "Synopsys Design Constraints File file not found: 'FPU_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1762185298192 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1762185298192 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk i_clk " "create_clock -period 1.000 -name i_clk i_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762185298194 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762185298194 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1762185298195 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762185298195 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1762185298196 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1762185298200 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762185298222 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762185298222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.574 " "Worst-case setup slack is -17.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185298223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185298223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.574            -529.694 i_clk  " "  -17.574            -529.694 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185298223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762185298223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.063 " "Worst-case hold slack is 1.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185298224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185298224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.063               0.000 i_clk  " "    1.063               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185298224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762185298224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762185298225 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762185298225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185298225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185298225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -51.965 i_clk  " "   -0.394             -51.965 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185298225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762185298225 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762185298235 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1762185298260 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1762185299079 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762185299137 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762185299141 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762185299141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.317 " "Worst-case setup slack is -17.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185299141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185299141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.317            -522.854 i_clk  " "  -17.317            -522.854 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185299141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762185299141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.035 " "Worst-case hold slack is 1.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185299143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185299143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.035               0.000 i_clk  " "    1.035               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185299143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762185299143 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762185299143 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762185299144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185299144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185299144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -56.808 i_clk  " "   -0.394             -56.808 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185299144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762185299144 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1762185299153 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1762185299266 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1762185300026 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762185300078 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762185300080 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762185300080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.654 " "Worst-case setup slack is -9.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185300080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185300080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.654            -289.267 i_clk  " "   -9.654            -289.267 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185300080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762185300080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.615 " "Worst-case hold slack is 0.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185300082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185300082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.615               0.000 i_clk  " "    0.615               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185300082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762185300082 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762185300082 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762185300083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.088 " "Worst-case minimum pulse width slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185300083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185300083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -8.500 i_clk  " "   -0.088              -8.500 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185300083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762185300083 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762185300093 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762185300215 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762185300218 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762185300218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.687 " "Worst-case setup slack is -8.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185300218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185300218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.687            -260.106 i_clk  " "   -8.687            -260.106 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185300218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762185300218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.571 " "Worst-case hold slack is 0.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185300221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185300221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571               0.000 i_clk  " "    0.571               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185300221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762185300221 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762185300222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762185300222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.087 " "Worst-case minimum pulse width slack is -0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185300223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185300223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -8.399 i_clk  " "   -0.087              -8.399 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762185300223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762185300223 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762185301302 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762185301303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "858 " "Peak virtual memory: 858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762185301328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  3 22:55:01 2025 " "Processing ended: Mon Nov  3 22:55:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762185301328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762185301328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762185301328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1762185301328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1762185302516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762185302516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  3 22:55:02 2025 " "Processing started: Mon Nov  3 22:55:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762185302516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1762185302516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPU_top -c FPU_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPU_top -c FPU_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1762185302516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1762185303037 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPU_top.vo /home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/simulation/questa/ simulation " "Generated file FPU_top.vo in folder \"/home/noname/Documents/project_tiny/Floating_point/Verision1/04_imple/Quartus/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1762185303167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762185303207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  3 22:55:03 2025 " "Processing ended: Mon Nov  3 22:55:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762185303207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762185303207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762185303207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1762185303207 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1762185303933 ""}
