{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724642993608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724642993612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 25 21:29:53 2024 " "Processing started: Sun Aug 25 21:29:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724642993612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724642993612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tarea1_CPU -c Tarea1_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tarea1_CPU -c Tarea1_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724642993612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724642994551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724642994551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/tarea1_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/tarea1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU " "Found entity 1: Tarea1_CPU" {  } { { "Tarea1_CPU/synthesis/Tarea1_CPU.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/Tarea1_CPU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643000997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643000997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Tarea1_CPU/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Tarea1_CPU/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_irq_mapper " "Found entity 1: Tarea1_CPU_irq_mapper" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_irq_mapper.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_mm_interconnect_0 " "Found entity 1: Tarea1_CPU_mm_interconnect_0" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Tarea1_CPU_mm_interconnect_0_avalon_st_adapter" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Tarea1_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Tarea1_CPU_mm_interconnect_0_rsp_mux_001" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file tarea1_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Tarea1_CPU/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001035 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Tarea1_CPU/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_mm_interconnect_0_rsp_mux " "Found entity 1: Tarea1_CPU_mm_interconnect_0_rsp_mux" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Tarea1_CPU_mm_interconnect_0_rsp_demux_001" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_mm_interconnect_0_rsp_demux " "Found entity 1: Tarea1_CPU_mm_interconnect_0_rsp_demux" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Tarea1_CPU_mm_interconnect_0_cmd_mux_001" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_mm_interconnect_0_cmd_mux " "Found entity 1: Tarea1_CPU_mm_interconnect_0_cmd_mux" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Tarea1_CPU_mm_interconnect_0_cmd_demux_001" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_mm_interconnect_0_cmd_demux " "Found entity 1: Tarea1_CPU_mm_interconnect_0_cmd_demux" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Tarea1_CPU/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file tarea1_cpu/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Tarea1_CPU/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001070 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Tarea1_CPU/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Tarea1_CPU/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Tarea1_CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Tarea1_CPU_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Tarea1_CPU_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_003.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724643001081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Tarea1_CPU_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Tarea1_CPU_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_003.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724643001081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_mm_interconnect_0_router_003_default_decode " "Found entity 1: Tarea1_CPU_mm_interconnect_0_router_003_default_decode" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_003.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001083 ""} { "Info" "ISGN_ENTITY_NAME" "2 Tarea1_CPU_mm_interconnect_0_router_003 " "Found entity 2: Tarea1_CPU_mm_interconnect_0_router_003" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_003.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Tarea1_CPU_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Tarea1_CPU_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_002.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724643001085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Tarea1_CPU_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Tarea1_CPU_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_002.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724643001086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_mm_interconnect_0_router_002_default_decode " "Found entity 1: Tarea1_CPU_mm_interconnect_0_router_002_default_decode" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_002.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001088 ""} { "Info" "ISGN_ENTITY_NAME" "2 Tarea1_CPU_mm_interconnect_0_router_002 " "Found entity 2: Tarea1_CPU_mm_interconnect_0_router_002" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_002.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Tarea1_CPU_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Tarea1_CPU_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_001.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724643001090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Tarea1_CPU_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Tarea1_CPU_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_001.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724643001091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_mm_interconnect_0_router_001_default_decode " "Found entity 1: Tarea1_CPU_mm_interconnect_0_router_001_default_decode" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_001.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001092 ""} { "Info" "ISGN_ENTITY_NAME" "2 Tarea1_CPU_mm_interconnect_0_router_001 " "Found entity 2: Tarea1_CPU_mm_interconnect_0_router_001" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_001.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Tarea1_CPU_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Tarea1_CPU_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724643001096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Tarea1_CPU_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Tarea1_CPU_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724643001096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_mm_interconnect_0_router_default_decode " "Found entity 1: Tarea1_CPU_mm_interconnect_0_router_default_decode" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001098 ""} { "Info" "ISGN_ENTITY_NAME" "2 Tarea1_CPU_mm_interconnect_0_router " "Found entity 2: Tarea1_CPU_mm_interconnect_0_router" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Tarea1_CPU/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Tarea1_CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Tarea1_CPU/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Tarea1_CPU/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Tarea1_CPU/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_TIMER " "Found entity 1: Tarea1_CPU_TIMER" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_TIMER.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_TIMER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_SWITCHES " "Found entity 1: Tarea1_CPU_SWITCHES" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_SWITCHES.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_SWITCHES.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_SRAM " "Found entity 1: Tarea1_CPU_SRAM" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_SRAM.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_seg_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_seg_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_SEG_0 " "Found entity 1: Tarea1_CPU_SEG_0" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_SEG_0.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_SEG_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_niosintr.v 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_niosintr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_NiosIntr " "Found entity 1: Tarea1_CPU_NiosIntr" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_niosintr_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_niosintr_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_NiosIntr_cpu_ic_data_module " "Found entity 1: Tarea1_CPU_NiosIntr_cpu_ic_data_module" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "2 Tarea1_CPU_NiosIntr_cpu_ic_tag_module " "Found entity 2: Tarea1_CPU_NiosIntr_cpu_ic_tag_module" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "3 Tarea1_CPU_NiosIntr_cpu_bht_module " "Found entity 3: Tarea1_CPU_NiosIntr_cpu_bht_module" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "4 Tarea1_CPU_NiosIntr_cpu_register_bank_a_module " "Found entity 4: Tarea1_CPU_NiosIntr_cpu_register_bank_a_module" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "5 Tarea1_CPU_NiosIntr_cpu_register_bank_b_module " "Found entity 5: Tarea1_CPU_NiosIntr_cpu_register_bank_b_module" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "6 Tarea1_CPU_NiosIntr_cpu_dc_tag_module " "Found entity 6: Tarea1_CPU_NiosIntr_cpu_dc_tag_module" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "7 Tarea1_CPU_NiosIntr_cpu_dc_data_module " "Found entity 7: Tarea1_CPU_NiosIntr_cpu_dc_data_module" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "8 Tarea1_CPU_NiosIntr_cpu_dc_victim_module " "Found entity 8: Tarea1_CPU_NiosIntr_cpu_dc_victim_module" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "9 Tarea1_CPU_NiosIntr_cpu_nios2_oci_debug " "Found entity 9: Tarea1_CPU_NiosIntr_cpu_nios2_oci_debug" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "10 Tarea1_CPU_NiosIntr_cpu_nios2_oci_break " "Found entity 10: Tarea1_CPU_NiosIntr_cpu_nios2_oci_break" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "11 Tarea1_CPU_NiosIntr_cpu_nios2_oci_xbrk " "Found entity 11: Tarea1_CPU_NiosIntr_cpu_nios2_oci_xbrk" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "12 Tarea1_CPU_NiosIntr_cpu_nios2_oci_dbrk " "Found entity 12: Tarea1_CPU_NiosIntr_cpu_nios2_oci_dbrk" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "13 Tarea1_CPU_NiosIntr_cpu_nios2_oci_itrace " "Found entity 13: Tarea1_CPU_NiosIntr_cpu_nios2_oci_itrace" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "14 Tarea1_CPU_NiosIntr_cpu_nios2_oci_td_mode " "Found entity 14: Tarea1_CPU_NiosIntr_cpu_nios2_oci_td_mode" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "15 Tarea1_CPU_NiosIntr_cpu_nios2_oci_dtrace " "Found entity 15: Tarea1_CPU_NiosIntr_cpu_nios2_oci_dtrace" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "16 Tarea1_CPU_NiosIntr_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: Tarea1_CPU_NiosIntr_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "17 Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "18 Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "19 Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo " "Found entity 19: Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "20 Tarea1_CPU_NiosIntr_cpu_nios2_oci_pib " "Found entity 20: Tarea1_CPU_NiosIntr_cpu_nios2_oci_pib" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "21 Tarea1_CPU_NiosIntr_cpu_nios2_oci_im " "Found entity 21: Tarea1_CPU_NiosIntr_cpu_nios2_oci_im" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "22 Tarea1_CPU_NiosIntr_cpu_nios2_performance_monitors " "Found entity 22: Tarea1_CPU_NiosIntr_cpu_nios2_performance_monitors" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "23 Tarea1_CPU_NiosIntr_cpu_nios2_avalon_reg " "Found entity 23: Tarea1_CPU_NiosIntr_cpu_nios2_avalon_reg" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "24 Tarea1_CPU_NiosIntr_cpu_ociram_sp_ram_module " "Found entity 24: Tarea1_CPU_NiosIntr_cpu_ociram_sp_ram_module" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "25 Tarea1_CPU_NiosIntr_cpu_nios2_ocimem " "Found entity 25: Tarea1_CPU_NiosIntr_cpu_nios2_ocimem" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "26 Tarea1_CPU_NiosIntr_cpu_nios2_oci " "Found entity 26: Tarea1_CPU_NiosIntr_cpu_nios2_oci" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""} { "Info" "ISGN_ENTITY_NAME" "27 Tarea1_CPU_NiosIntr_cpu " "Found entity 27: Tarea1_CPU_NiosIntr_cpu" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_niosintr_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_niosintr_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_NiosIntr_cpu_debug_slave_sysclk " "Found entity 1: Tarea1_CPU_NiosIntr_cpu_debug_slave_sysclk" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu_debug_slave_sysclk.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_niosintr_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_niosintr_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_NiosIntr_cpu_debug_slave_tck " "Found entity 1: Tarea1_CPU_NiosIntr_cpu_debug_slave_tck" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu_debug_slave_tck.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_niosintr_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_niosintr_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper " "Found entity 1: Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_niosintr_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_niosintr_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_NiosIntr_cpu_mult_cell " "Found entity 1: Tarea1_CPU_NiosIntr_cpu_mult_cell" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu_mult_cell.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_niosintr_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_niosintr_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_NiosIntr_cpu_test_bench " "Found entity 1: Tarea1_CPU_NiosIntr_cpu_test_bench" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu_test_bench.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_LEDS " "Found entity 1: Tarea1_CPU_LEDS" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_LEDS.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_debug.v 5 5 " "Found 5 design units, including 5 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_DEBUG_sim_scfifo_w " "Found entity 1: Tarea1_CPU_DEBUG_sim_scfifo_w" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001745 ""} { "Info" "ISGN_ENTITY_NAME" "2 Tarea1_CPU_DEBUG_scfifo_w " "Found entity 2: Tarea1_CPU_DEBUG_scfifo_w" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001745 ""} { "Info" "ISGN_ENTITY_NAME" "3 Tarea1_CPU_DEBUG_sim_scfifo_r " "Found entity 3: Tarea1_CPU_DEBUG_sim_scfifo_r" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001745 ""} { "Info" "ISGN_ENTITY_NAME" "4 Tarea1_CPU_DEBUG_scfifo_r " "Found entity 4: Tarea1_CPU_DEBUG_scfifo_r" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001745 ""} { "Info" "ISGN_ENTITY_NAME" "5 Tarea1_CPU_DEBUG " "Found entity 5: Tarea1_CPU_DEBUG" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_BUZZER " "Found entity 1: Tarea1_CPU_BUZZER" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_BUZZER.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_BUZZER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea1_cpu/synthesis/submodules/tarea1_cpu_btn.v 1 1 " "Found 1 design units, including 1 entities, in source file tarea1_cpu/synthesis/submodules/tarea1_cpu_btn.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1_CPU_BTN " "Found entity 1: Tarea1_CPU_BTN" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_BTN.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_BTN.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643001756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643001756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tarea1_CPU " "Elaborating entity \"Tarea1_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724643001867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_BTN Tarea1_CPU_BTN:btn " "Elaborating entity \"Tarea1_CPU_BTN\" for hierarchy \"Tarea1_CPU_BTN:btn\"" {  } { { "Tarea1_CPU/synthesis/Tarea1_CPU.v" "btn" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/Tarea1_CPU.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643001909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_BUZZER Tarea1_CPU_BUZZER:buzzer " "Elaborating entity \"Tarea1_CPU_BUZZER\" for hierarchy \"Tarea1_CPU_BUZZER:buzzer\"" {  } { { "Tarea1_CPU/synthesis/Tarea1_CPU.v" "buzzer" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/Tarea1_CPU.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643001924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_DEBUG Tarea1_CPU_DEBUG:debug " "Elaborating entity \"Tarea1_CPU_DEBUG\" for hierarchy \"Tarea1_CPU_DEBUG:debug\"" {  } { { "Tarea1_CPU/synthesis/Tarea1_CPU.v" "debug" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/Tarea1_CPU.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643001935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_DEBUG_scfifo_w Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_w:the_Tarea1_CPU_DEBUG_scfifo_w " "Elaborating entity \"Tarea1_CPU_DEBUG_scfifo_w\" for hierarchy \"Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_w:the_Tarea1_CPU_DEBUG_scfifo_w\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" "the_Tarea1_CPU_DEBUG_scfifo_w" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643001948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_w:the_Tarea1_CPU_DEBUG_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_w:the_Tarea1_CPU_DEBUG_scfifo_w\|scfifo:wfifo\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" "wfifo" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643002116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_w:the_Tarea1_CPU_DEBUG_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_w:the_Tarea1_CPU_DEBUG_scfifo_w\|scfifo:wfifo\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643002122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_w:the_Tarea1_CPU_DEBUG_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_w:the_Tarea1_CPU_DEBUG_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643002123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643002123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643002123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643002123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643002123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643002123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643002123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643002123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643002123 ""}  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724643002123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Operativos/Tarea1_CPU/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643002169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643002169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_w:the_Tarea1_CPU_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_w:the_Tarea1_CPU_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643002173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Operativos/Tarea1_CPU/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643002195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643002195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_w:the_Tarea1_CPU_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_w:the_Tarea1_CPU_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Operativos/Tarea1_CPU/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643002199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Operativos/Tarea1_CPU/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643002221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643002221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_w:the_Tarea1_CPU_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_w:the_Tarea1_CPU_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Operativos/Tarea1_CPU/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643002227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Operativos/Tarea1_CPU/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643002274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643002274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_w:the_Tarea1_CPU_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_w:the_Tarea1_CPU_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Operativos/Tarea1_CPU/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643002281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Operativos/Tarea1_CPU/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643002336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643002336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_w:the_Tarea1_CPU_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_w:the_Tarea1_CPU_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Operativos/Tarea1_CPU/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643002341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Operativos/Tarea1_CPU/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643002387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643002387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_w:the_Tarea1_CPU_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_w:the_Tarea1_CPU_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Operativos/Tarea1_CPU/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643002392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_DEBUG_scfifo_r Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_r:the_Tarea1_CPU_DEBUG_scfifo_r " "Elaborating entity \"Tarea1_CPU_DEBUG_scfifo_r\" for hierarchy \"Tarea1_CPU_DEBUG:debug\|Tarea1_CPU_DEBUG_scfifo_r:the_Tarea1_CPU_DEBUG_scfifo_r\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" "the_Tarea1_CPU_DEBUG_scfifo_r" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643002419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Tarea1_CPU_DEBUG:debug\|alt_jtag_atlantic:Tarea1_CPU_DEBUG_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Tarea1_CPU_DEBUG:debug\|alt_jtag_atlantic:Tarea1_CPU_DEBUG_alt_jtag_atlantic\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" "Tarea1_CPU_DEBUG_alt_jtag_atlantic" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643002673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Tarea1_CPU_DEBUG:debug\|alt_jtag_atlantic:Tarea1_CPU_DEBUG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Tarea1_CPU_DEBUG:debug\|alt_jtag_atlantic:Tarea1_CPU_DEBUG_alt_jtag_atlantic\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643002698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Tarea1_CPU_DEBUG:debug\|alt_jtag_atlantic:Tarea1_CPU_DEBUG_alt_jtag_atlantic " "Instantiated megafunction \"Tarea1_CPU_DEBUG:debug\|alt_jtag_atlantic:Tarea1_CPU_DEBUG_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643002698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643002698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643002698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643002698 ""}  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_DEBUG.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724643002698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Tarea1_CPU_DEBUG:debug\|alt_jtag_atlantic:Tarea1_CPU_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Tarea1_CPU_DEBUG:debug\|alt_jtag_atlantic:Tarea1_CPU_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643003123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Tarea1_CPU_DEBUG:debug\|alt_jtag_atlantic:Tarea1_CPU_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Tarea1_CPU_DEBUG:debug\|alt_jtag_atlantic:Tarea1_CPU_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643003247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_LEDS Tarea1_CPU_LEDS:leds " "Elaborating entity \"Tarea1_CPU_LEDS\" for hierarchy \"Tarea1_CPU_LEDS:leds\"" {  } { { "Tarea1_CPU/synthesis/Tarea1_CPU.v" "leds" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/Tarea1_CPU.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643003288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr Tarea1_CPU_NiosIntr:niosintr " "Elaborating entity \"Tarea1_CPU_NiosIntr\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\"" {  } { { "Tarea1_CPU/synthesis/Tarea1_CPU.v" "niosintr" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/Tarea1_CPU.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643003300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr.v" "cpu" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643003334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_test_bench Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_test_bench:the_Tarea1_CPU_NiosIntr_cpu_test_bench " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_test_bench\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_test_bench:the_Tarea1_CPU_NiosIntr_cpu_test_bench\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_Tarea1_CPU_NiosIntr_cpu_test_bench" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643003632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_ic_data_module Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_ic_data_module:Tarea1_CPU_NiosIntr_cpu_ic_data " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_ic_data_module\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_ic_data_module:Tarea1_CPU_NiosIntr_cpu_ic_data\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "Tarea1_CPU_NiosIntr_cpu_ic_data" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643003670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_ic_data_module:Tarea1_CPU_NiosIntr_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_ic_data_module:Tarea1_CPU_NiosIntr_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_altsyncram" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643003754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Operativos/Tarea1_CPU/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643003826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643003826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_ic_data_module:Tarea1_CPU_NiosIntr_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_ic_data_module:Tarea1_CPU_NiosIntr_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643003830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_ic_tag_module Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_ic_tag_module:Tarea1_CPU_NiosIntr_cpu_ic_tag " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_ic_tag_module\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_ic_tag_module:Tarea1_CPU_NiosIntr_cpu_ic_tag\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "Tarea1_CPU_NiosIntr_cpu_ic_tag" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643003879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_ic_tag_module:Tarea1_CPU_NiosIntr_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_ic_tag_module:Tarea1_CPU_NiosIntr_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_altsyncram" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643003897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgj1 " "Found entity 1: altsyncram_pgj1" {  } { { "db/altsyncram_pgj1.tdf" "" { Text "C:/Operativos/Tarea1_CPU/db/altsyncram_pgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643003960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643003960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgj1 Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_ic_tag_module:Tarea1_CPU_NiosIntr_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated " "Elaborating entity \"altsyncram_pgj1\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_ic_tag_module:Tarea1_CPU_NiosIntr_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643003964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_bht_module Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_bht_module:Tarea1_CPU_NiosIntr_cpu_bht " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_bht_module\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_bht_module:Tarea1_CPU_NiosIntr_cpu_bht\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "Tarea1_CPU_NiosIntr_cpu_bht" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643004007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_bht_module:Tarea1_CPU_NiosIntr_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_bht_module:Tarea1_CPU_NiosIntr_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_altsyncram" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643004023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Operativos/Tarea1_CPU/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643004085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643004085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_bht_module:Tarea1_CPU_NiosIntr_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_bht_module:Tarea1_CPU_NiosIntr_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643004088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_register_bank_a_module Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_register_bank_a_module:Tarea1_CPU_NiosIntr_cpu_register_bank_a " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_register_bank_a_module\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_register_bank_a_module:Tarea1_CPU_NiosIntr_cpu_register_bank_a\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "Tarea1_CPU_NiosIntr_cpu_register_bank_a" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643004131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_register_bank_a_module:Tarea1_CPU_NiosIntr_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_register_bank_a_module:Tarea1_CPU_NiosIntr_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_altsyncram" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643004150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Operativos/Tarea1_CPU/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643004227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643004227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_register_bank_a_module:Tarea1_CPU_NiosIntr_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_register_bank_a_module:Tarea1_CPU_NiosIntr_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643004232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_register_bank_b_module Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_register_bank_b_module:Tarea1_CPU_NiosIntr_cpu_register_bank_b " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_register_bank_b_module\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_register_bank_b_module:Tarea1_CPU_NiosIntr_cpu_register_bank_b\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "Tarea1_CPU_NiosIntr_cpu_register_bank_b" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643004279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_mult_cell Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_mult_cell\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_Tarea1_CPU_NiosIntr_cpu_mult_cell" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643004328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643004367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Operativos/Tarea1_CPU/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643004427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643004427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643004438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Operativos/Tarea1_CPU/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643004535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643004585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643004617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643004639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643004698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643004862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643004887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643004952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643005008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643005031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643005054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643005114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643005540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643005667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643005689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643005735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643005759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643005813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_mult_cell:the_Tarea1_CPU_NiosIntr_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643005870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_dc_tag_module Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_dc_tag_module:Tarea1_CPU_NiosIntr_cpu_dc_tag " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_dc_tag_module\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_dc_tag_module:Tarea1_CPU_NiosIntr_cpu_dc_tag\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "Tarea1_CPU_NiosIntr_cpu_dc_tag" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643008194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_dc_tag_module:Tarea1_CPU_NiosIntr_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_dc_tag_module:Tarea1_CPU_NiosIntr_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_altsyncram" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643008226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jmi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jmi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jmi1 " "Found entity 1: altsyncram_jmi1" {  } { { "db/altsyncram_jmi1.tdf" "" { Text "C:/Operativos/Tarea1_CPU/db/altsyncram_jmi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643008297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643008297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jmi1 Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_dc_tag_module:Tarea1_CPU_NiosIntr_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jmi1:auto_generated " "Elaborating entity \"altsyncram_jmi1\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_dc_tag_module:Tarea1_CPU_NiosIntr_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jmi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643008301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_dc_data_module Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_dc_data_module:Tarea1_CPU_NiosIntr_cpu_dc_data " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_dc_data_module\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_dc_data_module:Tarea1_CPU_NiosIntr_cpu_dc_data\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "Tarea1_CPU_NiosIntr_cpu_dc_data" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643008342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_dc_data_module:Tarea1_CPU_NiosIntr_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_dc_data_module:Tarea1_CPU_NiosIntr_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_altsyncram" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643008362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Operativos/Tarea1_CPU/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643008432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643008432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_dc_data_module:Tarea1_CPU_NiosIntr_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_dc_data_module:Tarea1_CPU_NiosIntr_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643008436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_dc_victim_module Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_dc_victim_module:Tarea1_CPU_NiosIntr_cpu_dc_victim " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_dc_victim_module\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_dc_victim_module:Tarea1_CPU_NiosIntr_cpu_dc_victim\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "Tarea1_CPU_NiosIntr_cpu_dc_victim" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643008485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_dc_victim_module:Tarea1_CPU_NiosIntr_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_dc_victim_module:Tarea1_CPU_NiosIntr_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_altsyncram" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643008504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Operativos/Tarea1_CPU/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643008573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643008573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_dc_victim_module:Tarea1_CPU_NiosIntr_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_dc_victim_module:Tarea1_CPU_NiosIntr_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643008577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_nios2_oci Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_nios2_oci\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_Tarea1_CPU_NiosIntr_cpu_nios2_oci" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643008631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_nios2_oci_debug Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_debug:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_debug " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_nios2_oci_debug\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_debug:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_debug\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_debug" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643008682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_debug:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_debug:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_altera_std_synchronizer" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643008728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_nios2_oci_break Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_break:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_break " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_nios2_oci_break\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_break:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_break\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_break" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643008760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_nios2_oci_xbrk Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_xbrk:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_xbrk " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_nios2_oci_xbrk\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_xbrk:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_xbrk\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_xbrk" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643008815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_nios2_oci_dbrk Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_dbrk:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_dbrk " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_nios2_oci_dbrk\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_dbrk:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_dbrk\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_dbrk" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643008844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_nios2_oci_itrace Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_itrace:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_itrace " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_nios2_oci_itrace\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_itrace:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_itrace\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_itrace" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643008874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_nios2_oci_dtrace Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_dtrace:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_dtrace " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_nios2_oci_dtrace\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_dtrace:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_dtrace\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_dtrace" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643008903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_nios2_oci_td_mode Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_dtrace:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_dtrace\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_td_mode:Tarea1_CPU_NiosIntr_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_nios2_oci_td_mode\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_dtrace:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_dtrace\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_td_mode:Tarea1_CPU_NiosIntr_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "Tarea1_CPU_NiosIntr_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643008965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_nios2_oci_compute_input_tm_cnt Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_compute_input_tm_cnt:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_compute_input_tm_cnt:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo_wrptr_inc Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo_wrptr_inc:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo_wrptr_inc:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo_cnt_inc Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo_cnt_inc:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo_cnt_inc:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_nios2_oci_pib Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_pib:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_pib " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_nios2_oci_pib\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_pib:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_pib\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_pib" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_nios2_oci_im Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_im:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_im " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_nios2_oci_im\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_oci_im:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_im\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_im" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_nios2_avalon_reg Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_avalon_reg:the_Tarea1_CPU_NiosIntr_cpu_nios2_avalon_reg " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_nios2_avalon_reg\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_avalon_reg:the_Tarea1_CPU_NiosIntr_cpu_nios2_avalon_reg\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_Tarea1_CPU_NiosIntr_cpu_nios2_avalon_reg" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_nios2_ocimem Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_ocimem:the_Tarea1_CPU_NiosIntr_cpu_nios2_ocimem " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_nios2_ocimem\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_ocimem:the_Tarea1_CPU_NiosIntr_cpu_nios2_ocimem\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_Tarea1_CPU_NiosIntr_cpu_nios2_ocimem" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_ociram_sp_ram_module Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_ocimem:the_Tarea1_CPU_NiosIntr_cpu_nios2_ocimem\|Tarea1_CPU_NiosIntr_cpu_ociram_sp_ram_module:Tarea1_CPU_NiosIntr_cpu_ociram_sp_ram " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_ociram_sp_ram_module\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_ocimem:the_Tarea1_CPU_NiosIntr_cpu_nios2_ocimem\|Tarea1_CPU_NiosIntr_cpu_ociram_sp_ram_module:Tarea1_CPU_NiosIntr_cpu_ociram_sp_ram\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "Tarea1_CPU_NiosIntr_cpu_ociram_sp_ram" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_ocimem:the_Tarea1_CPU_NiosIntr_cpu_nios2_ocimem\|Tarea1_CPU_NiosIntr_cpu_ociram_sp_ram_module:Tarea1_CPU_NiosIntr_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_ocimem:the_Tarea1_CPU_NiosIntr_cpu_nios2_ocimem\|Tarea1_CPU_NiosIntr_cpu_ociram_sp_ram_module:Tarea1_CPU_NiosIntr_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_altsyncram" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Operativos/Tarea1_CPU/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643009375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643009375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_ocimem:the_Tarea1_CPU_NiosIntr_cpu_nios2_ocimem\|Tarea1_CPU_NiosIntr_cpu_ociram_sp_ram_module:Tarea1_CPU_NiosIntr_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_nios2_ocimem:the_Tarea1_CPU_NiosIntr_cpu_nios2_ocimem\|Tarea1_CPU_NiosIntr_cpu_ociram_sp_ram_module:Tarea1_CPU_NiosIntr_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper:the_Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper:the_Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_debug_slave_tck Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper:the_Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper\|Tarea1_CPU_NiosIntr_cpu_debug_slave_tck:the_Tarea1_CPU_NiosIntr_cpu_debug_slave_tck " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_debug_slave_tck\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper:the_Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper\|Tarea1_CPU_NiosIntr_cpu_debug_slave_tck:the_Tarea1_CPU_NiosIntr_cpu_debug_slave_tck\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper.v" "the_Tarea1_CPU_NiosIntr_cpu_debug_slave_tck" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_NiosIntr_cpu_debug_slave_sysclk Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper:the_Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper\|Tarea1_CPU_NiosIntr_cpu_debug_slave_sysclk:the_Tarea1_CPU_NiosIntr_cpu_debug_slave_sysclk " "Elaborating entity \"Tarea1_CPU_NiosIntr_cpu_debug_slave_sysclk\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper:the_Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper\|Tarea1_CPU_NiosIntr_cpu_debug_slave_sysclk:the_Tarea1_CPU_NiosIntr_cpu_debug_slave_sysclk\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper.v" "the_Tarea1_CPU_NiosIntr_cpu_debug_slave_sysclk" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper:the_Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tarea1_CPU_NiosIntr_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper:the_Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tarea1_CPU_NiosIntr_cpu_debug_slave_phy\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper.v" "Tarea1_CPU_NiosIntr_cpu_debug_slave_phy" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper:the_Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tarea1_CPU_NiosIntr_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper:the_Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tarea1_CPU_NiosIntr_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper:the_Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tarea1_CPU_NiosIntr_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper:the_Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tarea1_CPU_NiosIntr_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper:the_Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tarea1_CPU_NiosIntr_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Tarea1_CPU_NiosIntr:niosintr\|Tarea1_CPU_NiosIntr_cpu:cpu\|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci\|Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper:the_Tarea1_CPU_NiosIntr_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Tarea1_CPU_NiosIntr_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_SEG_0 Tarea1_CPU_SEG_0:seg_0 " "Elaborating entity \"Tarea1_CPU_SEG_0\" for hierarchy \"Tarea1_CPU_SEG_0:seg_0\"" {  } { { "Tarea1_CPU/synthesis/Tarea1_CPU.v" "seg_0" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/Tarea1_CPU.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_SRAM Tarea1_CPU_SRAM:sram " "Elaborating entity \"Tarea1_CPU_SRAM\" for hierarchy \"Tarea1_CPU_SRAM:sram\"" {  } { { "Tarea1_CPU/synthesis/Tarea1_CPU.v" "sram" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/Tarea1_CPU.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Tarea1_CPU_SRAM:sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Tarea1_CPU_SRAM:sram\|altsyncram:the_altsyncram\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_SRAM.v" "the_altsyncram" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_SRAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Tarea1_CPU_SRAM:sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Tarea1_CPU_SRAM:sram\|altsyncram:the_altsyncram\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_SRAM.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_SRAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Tarea1_CPU_SRAM:sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Tarea1_CPU_SRAM:sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643009676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Tarea1_CPU_SRAM.hex " "Parameter \"init_file\" = \"Tarea1_CPU_SRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643009676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643009676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643009676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643009676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643009676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643009676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643009676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643009676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643009676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643009676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643009676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724643009676 ""}  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_SRAM.v" "" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_SRAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724643009676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ohm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ohm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ohm1 " "Found entity 1: altsyncram_ohm1" {  } { { "db/altsyncram_ohm1.tdf" "" { Text "C:/Operativos/Tarea1_CPU/db/altsyncram_ohm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643009731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643009731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ohm1 Tarea1_CPU_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_ohm1:auto_generated " "Elaborating entity \"altsyncram_ohm1\" for hierarchy \"Tarea1_CPU_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_ohm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643009735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Operativos/Tarea1_CPU/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643010114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643010114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la Tarea1_CPU_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_ohm1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"Tarea1_CPU_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_ohm1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_ohm1.tdf" "decode3" { Text "C:/Operativos/Tarea1_CPU/db/altsyncram_ohm1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643010118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Operativos/Tarea1_CPU/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643010180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643010180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb Tarea1_CPU_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_ohm1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"Tarea1_CPU_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_ohm1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_ohm1.tdf" "mux2" { Text "C:/Operativos/Tarea1_CPU/db/altsyncram_ohm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643010185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_SWITCHES Tarea1_CPU_SWITCHES:switches " "Elaborating entity \"Tarea1_CPU_SWITCHES\" for hierarchy \"Tarea1_CPU_SWITCHES:switches\"" {  } { { "Tarea1_CPU/synthesis/Tarea1_CPU.v" "switches" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/Tarea1_CPU.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643010423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_TIMER Tarea1_CPU_TIMER:timer " "Elaborating entity \"Tarea1_CPU_TIMER\" for hierarchy \"Tarea1_CPU_TIMER:timer\"" {  } { { "Tarea1_CPU/synthesis/Tarea1_CPU.v" "timer" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/Tarea1_CPU.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643010437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_mm_interconnect_0 Tarea1_CPU_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Tarea1_CPU_mm_interconnect_0\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Tarea1_CPU/synthesis/Tarea1_CPU.v" "mm_interconnect_0" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/Tarea1_CPU.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643010457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosintr_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosintr_data_master_translator\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "niosintr_data_master_translator" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643010723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosintr_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosintr_instruction_master_translator\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "niosintr_instruction_master_translator" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643010737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "debug_avalon_jtag_slave_translator" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643010752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosintr_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosintr_debug_mem_slave_translator\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "niosintr_debug_mem_slave_translator" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643010768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "sram_s1_translator" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 1194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643010784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643010799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:seg_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:seg_0_s1_translator\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "seg_0_s1_translator" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643010813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosintr_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosintr_data_master_agent\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "niosintr_data_master_agent" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 1851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643010856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosintr_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosintr_instruction_master_agent\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "niosintr_instruction_master_agent" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 1932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643010870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 2016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643010883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Tarea1_CPU/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643010900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643010915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_mm_interconnect_0_router Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_router:router " "Elaborating entity \"Tarea1_CPU_mm_interconnect_0_router\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_router:router\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "router" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 3448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_mm_interconnect_0_router_default_decode Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_router:router\|Tarea1_CPU_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Tarea1_CPU_mm_interconnect_0_router_default_decode\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_router:router\|Tarea1_CPU_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_mm_interconnect_0_router_001 Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Tarea1_CPU_mm_interconnect_0_router_001\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_router_001:router_001\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "router_001" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_mm_interconnect_0_router_001_default_decode Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_router_001:router_001\|Tarea1_CPU_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Tarea1_CPU_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_router_001:router_001\|Tarea1_CPU_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_mm_interconnect_0_router_002 Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Tarea1_CPU_mm_interconnect_0_router_002\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_router_002:router_002\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "router_002" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 3480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_mm_interconnect_0_router_002_default_decode Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_router_002:router_002\|Tarea1_CPU_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Tarea1_CPU_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_router_002:router_002\|Tarea1_CPU_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_mm_interconnect_0_router_003 Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Tarea1_CPU_mm_interconnect_0_router_003\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_router_003:router_003\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "router_003" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 3496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_mm_interconnect_0_router_003_default_decode Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_router_003:router_003\|Tarea1_CPU_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Tarea1_CPU_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_router_003:router_003\|Tarea1_CPU_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:niosintr_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:niosintr_data_master_limiter\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "niosintr_data_master_limiter" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 3706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_mm_interconnect_0_cmd_demux Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Tarea1_CPU_mm_interconnect_0_cmd_demux\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "cmd_demux" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 3839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_mm_interconnect_0_cmd_demux_001 Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Tarea1_CPU_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 3862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_mm_interconnect_0_cmd_mux Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Tarea1_CPU_mm_interconnect_0_cmd_mux\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "cmd_mux" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 3879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_mm_interconnect_0_cmd_mux_001 Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Tarea1_CPU_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 3902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Tarea1_CPU/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_mm_interconnect_0_rsp_demux Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Tarea1_CPU_mm_interconnect_0_rsp_demux\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "rsp_demux" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 4095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_mm_interconnect_0_rsp_demux_001 Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Tarea1_CPU_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 4118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_mm_interconnect_0_rsp_mux Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Tarea1_CPU_mm_interconnect_0_rsp_mux\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "rsp_mux" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 4377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Tarea1_CPU/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_mm_interconnect_0_rsp_mux_001 Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Tarea1_CPU_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 4400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_mm_interconnect_0_avalon_st_adapter Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Tarea1_CPU_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0.v" 4429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Tarea1_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Tarea1_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Tarea1_CPU_mm_interconnect_0:mm_interconnect_0\|Tarea1_CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Tarea1_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tarea1_CPU_irq_mapper Tarea1_CPU_irq_mapper:irq_mapper " "Elaborating entity \"Tarea1_CPU_irq_mapper\" for hierarchy \"Tarea1_CPU_irq_mapper:irq_mapper\"" {  } { { "Tarea1_CPU/synthesis/Tarea1_CPU.v" "irq_mapper" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/Tarea1_CPU.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "Tarea1_CPU/synthesis/Tarea1_CPU.v" "rst_controller" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/Tarea1_CPU.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Tarea1_CPU/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Tarea1_CPU/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643011637 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" "the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_itrace" { Text "C:/Operativos/Tarea1_CPU/Tarea1_CPU/synthesis/submodules/Tarea1_CPU_NiosIntr_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1724643012597 "|Tarea1_CPU|Tarea1_CPU_NiosIntr:niosintr|Tarea1_CPU_NiosIntr_cpu:cpu|Tarea1_CPU_NiosIntr_cpu_nios2_oci:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci|Tarea1_CPU_NiosIntr_cpu_nios2_oci_itrace:the_Tarea1_CPU_NiosIntr_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1724643013231 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.08.25.21:30:16 Progress: Loading sld497c6c27/alt_sld_fab_wrapper_hw.tcl " "2024.08.25.21:30:16 Progress: Loading sld497c6c27/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643016179 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643017948 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643018075 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643019664 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643019748 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643019872 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643019968 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643019971 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643019972 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1724643020664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld497c6c27/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld497c6c27/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld497c6c27/alt_sld_fab.v" "" { Text "C:/Operativos/Tarea1_CPU/db/ip/sld497c6c27/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643020863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643020863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Operativos/Tarea1_CPU/db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643020952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643020952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Operativos/Tarea1_CPU/db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643020964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643020964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Operativos/Tarea1_CPU/db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643021018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643021018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Operativos/Tarea1_CPU/db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643021096 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Operativos/Tarea1_CPU/db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643021096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643021096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Operativos/Tarea1_CPU/db/ip/sld497c6c27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724643021161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643021161 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1724643024513 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1724643024513 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1724643024548 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1724643024548 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1724643024548 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1724643024548 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1724643024548 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1724643024562 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643026302 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "134 " "134 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1724643027744 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643027929 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Operativos/Tarea1_CPU/output_files/Tarea1_CPU.map.smsg " "Generated suppressed messages file C:/Operativos/Tarea1_CPU/output_files/Tarea1_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643028648 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724643031386 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724643031386 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3923 " "Implemented 3923 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724643031746 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724643031746 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3577 " "Implemented 3577 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724643031746 ""} { "Info" "ICUT_CUT_TM_RAMS" "297 " "Implemented 297 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1724643031746 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1724643031746 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724643031746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5088 " "Peak virtual memory: 5088 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724643031795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 25 21:30:31 2024 " "Processing ended: Sun Aug 25 21:30:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724643031795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724643031795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724643031795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724643031795 ""}
