vendor_name = ModelSim
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab1/register8.vhd
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.qip
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.mif
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab2/fulladder.vhd
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab2/addsub.vhd
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab3/register_file/register_file.vhd
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab4/imm_gen.vhd
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.qip
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.mif
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab4/control_unit/control_unit.vhd
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab4/ALU_control/ALU_control.vhd
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab5/Waveform.vwf
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab5/datapath.vhd
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab5/datapath_test.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_79s3.tdf
source_file = 1, inst_mem.mif
source_file = 1, C:/Users/Correy/Desktop/directedStudies/lab5/db/altsyncram_ess3.tdf
source_file = 1, data_mem.mif
design_name = hard_block
design_name = datapath
instance = comp, \load~input\, load~input, datapath, 1
instance = comp, \clear~input\, clear~input, datapath, 1
instance = comp, \clock~input\, clock~input, datapath, 1
