Item(by='dfox', descendants=None, kids=[25206302], score=None, time=1606272762, title=None, item_type='comment', url=None, parent=25204786, text='Due to how DRAM works the array itself cannot have more than one port and almost certainly even the DRAM chip as a whole is still some variation of single ported SDRAM (long time ago there were various pseudo-dual-ported DRAM chips, but these were only really useful for framebuffer-like applications). But given that there are multiple levels of cache in the SoC it is somewhat moot point.')