<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4882" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4882{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4882{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4882{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4882{left:189px;bottom:979px;letter-spacing:-0.12px;}
#t5_4882{left:521px;bottom:979px;letter-spacing:-0.12px;}
#t6_4882{left:189px;bottom:955px;letter-spacing:-0.12px;}
#t7_4882{left:521px;bottom:955px;letter-spacing:-0.13px;}
#t8_4882{left:189px;bottom:930px;letter-spacing:-0.15px;}
#t9_4882{left:521px;bottom:930px;letter-spacing:-0.12px;}
#ta_4882{left:189px;bottom:906px;letter-spacing:-0.16px;}
#tb_4882{left:521px;bottom:906px;letter-spacing:-0.11px;}
#tc_4882{left:189px;bottom:881px;letter-spacing:-0.15px;}
#td_4882{left:521px;bottom:881px;letter-spacing:-0.12px;}
#te_4882{left:189px;bottom:857px;letter-spacing:-0.15px;}
#tf_4882{left:521px;bottom:857px;letter-spacing:-0.12px;}
#tg_4882{left:189px;bottom:833px;letter-spacing:-0.17px;}
#th_4882{left:521px;bottom:833px;letter-spacing:-0.11px;}
#ti_4882{left:189px;bottom:808px;letter-spacing:-0.15px;}
#tj_4882{left:521px;bottom:808px;letter-spacing:-0.12px;}
#tk_4882{left:189px;bottom:784px;letter-spacing:-0.13px;}
#tl_4882{left:521px;bottom:784px;letter-spacing:-0.12px;}
#tm_4882{left:189px;bottom:759px;letter-spacing:-0.15px;}
#tn_4882{left:521px;bottom:759px;letter-spacing:-0.12px;}
#to_4882{left:81px;bottom:735px;letter-spacing:-0.15px;}
#tp_4882{left:142px;bottom:735px;letter-spacing:-0.18px;}
#tq_4882{left:189px;bottom:735px;letter-spacing:-0.16px;}
#tr_4882{left:428px;bottom:735px;letter-spacing:-0.13px;}
#ts_4882{left:521px;bottom:735px;letter-spacing:-0.12px;}
#tt_4882{left:189px;bottom:710px;letter-spacing:-0.14px;}
#tu_4882{left:521px;bottom:710px;letter-spacing:-0.12px;}
#tv_4882{left:189px;bottom:686px;letter-spacing:-0.15px;}
#tw_4882{left:521px;bottom:686px;letter-spacing:-0.12px;}
#tx_4882{left:189px;bottom:661px;letter-spacing:-0.14px;}
#ty_4882{left:521px;bottom:661px;letter-spacing:-0.11px;}
#tz_4882{left:189px;bottom:637px;letter-spacing:-0.15px;}
#t10_4882{left:521px;bottom:637px;letter-spacing:-0.12px;}
#t11_4882{left:81px;bottom:613px;letter-spacing:-0.14px;}
#t12_4882{left:142px;bottom:613px;letter-spacing:-0.18px;}
#t13_4882{left:189px;bottom:613px;letter-spacing:-0.15px;}
#t14_4882{left:521px;bottom:613px;letter-spacing:-0.12px;}
#t15_4882{left:189px;bottom:588px;}
#t16_4882{left:428px;bottom:588px;letter-spacing:-0.11px;}
#t17_4882{left:521px;bottom:588px;letter-spacing:-0.12px;}
#t18_4882{left:521px;bottom:567px;letter-spacing:-0.11px;}
#t19_4882{left:189px;bottom:542px;}
#t1a_4882{left:428px;bottom:542px;letter-spacing:-0.11px;}
#t1b_4882{left:521px;bottom:542px;letter-spacing:-0.12px;}
#t1c_4882{left:521px;bottom:521px;letter-spacing:-0.11px;}
#t1d_4882{left:189px;bottom:496px;letter-spacing:-0.14px;}
#t1e_4882{left:521px;bottom:496px;letter-spacing:-0.12px;}
#t1f_4882{left:81px;bottom:472px;letter-spacing:-0.15px;}
#t1g_4882{left:142px;bottom:472px;letter-spacing:-0.18px;}
#t1h_4882{left:189px;bottom:472px;letter-spacing:-0.16px;}
#t1i_4882{left:428px;bottom:472px;letter-spacing:-0.13px;}
#t1j_4882{left:521px;bottom:472px;letter-spacing:-0.12px;}
#t1k_4882{left:81px;bottom:448px;letter-spacing:-0.15px;}
#t1l_4882{left:142px;bottom:448px;letter-spacing:-0.18px;}
#t1m_4882{left:189px;bottom:448px;letter-spacing:-0.16px;}
#t1n_4882{left:428px;bottom:448px;letter-spacing:-0.13px;}
#t1o_4882{left:521px;bottom:448px;letter-spacing:-0.12px;}
#t1p_4882{left:80px;bottom:423px;letter-spacing:-0.15px;}
#t1q_4882{left:142px;bottom:423px;letter-spacing:-0.18px;}
#t1r_4882{left:189px;bottom:423px;letter-spacing:-0.14px;}
#t1s_4882{left:428px;bottom:423px;letter-spacing:-0.12px;}
#t1t_4882{left:521px;bottom:423px;letter-spacing:-0.11px;word-spacing:-0.6px;}
#t1u_4882{left:521px;bottom:406px;letter-spacing:-0.11px;}
#t1v_4882{left:189px;bottom:382px;}
#t1w_4882{left:521px;bottom:382px;letter-spacing:-0.13px;}
#t1x_4882{left:189px;bottom:357px;letter-spacing:-0.11px;}
#t1y_4882{left:428px;bottom:357px;letter-spacing:-0.14px;}
#t1z_4882{left:521px;bottom:357px;letter-spacing:-0.12px;}
#t20_4882{left:521px;bottom:336px;letter-spacing:-0.12px;}
#t21_4882{left:521px;bottom:319px;letter-spacing:-0.11px;}
#t22_4882{left:189px;bottom:295px;letter-spacing:-0.13px;}
#t23_4882{left:428px;bottom:295px;letter-spacing:-0.12px;}
#t24_4882{left:521px;bottom:295px;letter-spacing:-0.12px;}
#t25_4882{left:521px;bottom:273px;letter-spacing:-0.11px;}
#t26_4882{left:521px;bottom:257px;letter-spacing:-0.12px;}
#t27_4882{left:521px;bottom:240px;letter-spacing:-0.09px;}
#t28_4882{left:189px;bottom:215px;letter-spacing:-0.14px;}
#t29_4882{left:428px;bottom:215px;letter-spacing:-0.13px;}
#t2a_4882{left:521px;bottom:215px;letter-spacing:-0.12px;}
#t2b_4882{left:521px;bottom:194px;letter-spacing:-0.11px;}
#t2c_4882{left:521px;bottom:177px;letter-spacing:-0.11px;}
#t2d_4882{left:521px;bottom:160px;letter-spacing:-0.11px;}
#t2e_4882{left:521px;bottom:144px;letter-spacing:-0.1px;}
#t2f_4882{left:141px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2g_4882{left:227px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2h_4882{left:232px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2i_4882{left:634px;bottom:1068px;letter-spacing:0.11px;}
#t2j_4882{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t2k_4882{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t2l_4882{left:222px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2m_4882{left:241px;bottom:1011px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2n_4882{left:450px;bottom:1028px;letter-spacing:-0.13px;}
#t2o_4882{left:638px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2p_4882{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2q_4882{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4882{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4882{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4882{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4882{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4882{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4882" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4882Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4882" style="-webkit-user-select: none;"><object width="935" height="1210" data="4882/4882.svg" type="image/svg+xml" id="pdf4882" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4882" class="t s1_4882">2-360 </span><span id="t2_4882" class="t s1_4882">Vol. 4 </span>
<span id="t3_4882" class="t s2_4882">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4882" class="t s3_4882">16 </span><span id="t5_4882" class="t s3_4882">Enhanced Intel SpeedStep Technology Enable (R/W) </span>
<span id="t6_4882" class="t s3_4882">18 </span><span id="t7_4882" class="t s3_4882">ENABLE MONITOR FSM (R/W) </span>
<span id="t8_4882" class="t s3_4882">21:19 </span><span id="t9_4882" class="t s3_4882">Reserved </span>
<span id="ta_4882" class="t s3_4882">22 </span><span id="tb_4882" class="t s3_4882">Limit CPUID Maxval (R/W) </span>
<span id="tc_4882" class="t s3_4882">23 </span><span id="td_4882" class="t s3_4882">xTPR Message Disable (R/W) </span>
<span id="te_4882" class="t s3_4882">33:24 </span><span id="tf_4882" class="t s3_4882">Reserved </span>
<span id="tg_4882" class="t s3_4882">34 </span><span id="th_4882" class="t s3_4882">XD Bit Disable (R/W) </span>
<span id="ti_4882" class="t s3_4882">37:35 </span><span id="tj_4882" class="t s3_4882">Reserved </span>
<span id="tk_4882" class="t s3_4882">38 </span><span id="tl_4882" class="t s3_4882">Turbo Mode Disable (R/W) </span>
<span id="tm_4882" class="t s3_4882">63:39 </span><span id="tn_4882" class="t s3_4882">Reserved </span>
<span id="to_4882" class="t s3_4882">1A2H </span><span id="tp_4882" class="t s3_4882">418 </span><span id="tq_4882" class="t s3_4882">MSR_TEMPERATURE_TARGET </span><span id="tr_4882" class="t s3_4882">Package </span><span id="ts_4882" class="t s3_4882">Temperature Target </span>
<span id="tt_4882" class="t s3_4882">15:0 </span><span id="tu_4882" class="t s3_4882">Reserved </span>
<span id="tv_4882" class="t s3_4882">23:16 </span><span id="tw_4882" class="t s3_4882">Temperature Target (R) </span>
<span id="tx_4882" class="t s3_4882">29:24 </span><span id="ty_4882" class="t s3_4882">Target Offset (R/W) </span>
<span id="tz_4882" class="t s3_4882">63:30 </span><span id="t10_4882" class="t s3_4882">Reserved </span>
<span id="t11_4882" class="t s3_4882">1A4H </span><span id="t12_4882" class="t s3_4882">420 </span><span id="t13_4882" class="t s3_4882">MSR_MISC_FEATURE_CONTROL </span><span id="t14_4882" class="t s3_4882">Miscellaneous Feature Control (R/W) </span>
<span id="t15_4882" class="t s3_4882">0 </span><span id="t16_4882" class="t s3_4882">Core </span><span id="t17_4882" class="t s3_4882">DCU Hardware Prefetcher Disable (R/W) </span>
<span id="t18_4882" class="t s3_4882">If 1, disables the L1 data cache prefetcher. </span>
<span id="t19_4882" class="t s3_4882">1 </span><span id="t1a_4882" class="t s3_4882">Core </span><span id="t1b_4882" class="t s3_4882">L2 Hardware Prefetcher Disable (R/W) </span>
<span id="t1c_4882" class="t s3_4882">If 1, disables the L2 hardware prefetcher. </span>
<span id="t1d_4882" class="t s3_4882">63:2 </span><span id="t1e_4882" class="t s3_4882">Reserved </span>
<span id="t1f_4882" class="t s3_4882">1A6H </span><span id="t1g_4882" class="t s3_4882">422 </span><span id="t1h_4882" class="t s3_4882">MSR_OFFCORE_RSP_0 </span><span id="t1i_4882" class="t s3_4882">Shared </span><span id="t1j_4882" class="t s3_4882">Offcore Response Event Select Register (R/W) </span>
<span id="t1k_4882" class="t s3_4882">1A7H </span><span id="t1l_4882" class="t s3_4882">423 </span><span id="t1m_4882" class="t s3_4882">MSR_OFFCORE_RSP_1 </span><span id="t1n_4882" class="t s3_4882">Shared </span><span id="t1o_4882" class="t s3_4882">Offcore Response Event Select Register (R/W) </span>
<span id="t1p_4882" class="t s3_4882">1ADH </span><span id="t1q_4882" class="t s3_4882">429 </span><span id="t1r_4882" class="t s3_4882">MSR_TURBO_RATIO_LIMIT </span><span id="t1s_4882" class="t s3_4882">Package </span><span id="t1t_4882" class="t s3_4882">Maximum Ratio Limit of Turbo Mode for Groups of Cores </span>
<span id="t1u_4882" class="t s3_4882">(R/W) </span>
<span id="t1v_4882" class="t s3_4882">0 </span><span id="t1w_4882" class="t s3_4882">Reserved </span>
<span id="t1x_4882" class="t s3_4882">7:1 </span><span id="t1y_4882" class="t s3_4882">Package </span><span id="t1z_4882" class="t s3_4882">Maximum Number of Cores in Group 0 </span>
<span id="t20_4882" class="t s3_4882">Number active processor cores which operates under </span>
<span id="t21_4882" class="t s3_4882">the maximum ratio limit for group 0. </span>
<span id="t22_4882" class="t s3_4882">15:8 </span><span id="t23_4882" class="t s3_4882">Package </span><span id="t24_4882" class="t s3_4882">Maximum Ratio Limit for Group 0 </span>
<span id="t25_4882" class="t s3_4882">Maximum turbo ratio limit when the number of active </span>
<span id="t26_4882" class="t s3_4882">cores are not more than the group 0 maximum core </span>
<span id="t27_4882" class="t s3_4882">count. </span>
<span id="t28_4882" class="t s3_4882">20:16 </span><span id="t29_4882" class="t s3_4882">Package </span><span id="t2a_4882" class="t s3_4882">Number of Incremental Cores Added to Group 1 </span>
<span id="t2b_4882" class="t s3_4882">Group 1, which includes the specified number of </span>
<span id="t2c_4882" class="t s3_4882">additional cores plus the cores in group 0, operates </span>
<span id="t2d_4882" class="t s3_4882">under the group 1 turbo max ratio limit = “group 0 Max </span>
<span id="t2e_4882" class="t s3_4882">ratio limit” - “group ratio delta for group 1”. </span>
<span id="t2f_4882" class="t s4_4882">Table 2-53. </span><span id="t2g_4882" class="t s4_4882">Selected MSRs Supported by Intel® Xeon Phi™ Processors with a CPUID Signature </span>
<span id="t2h_4882" class="t s4_4882">DisplayFamily_DisplayModel Value of 06_57H or 06_85H </span><span id="t2i_4882" class="t s4_4882">(Contd.) </span>
<span id="t2j_4882" class="t s5_4882">Register </span>
<span id="t2k_4882" class="t s5_4882">Address </span><span id="t2l_4882" class="t s5_4882">Register Name / Bit Fields </span>
<span id="t2m_4882" class="t s5_4882">(Former MSR Name) </span>
<span id="t2n_4882" class="t s5_4882">Scope </span><span id="t2o_4882" class="t s5_4882">Bit Description </span>
<span id="t2p_4882" class="t s5_4882">Hex </span><span id="t2q_4882" class="t s5_4882">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
