`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:45:43 CST (Jun  9 2025 08:45:43 UTC)

module dut_GreaterThanEQ_1U_227_4(in1, out1);
  input [7:0] in1;
  output out1;
  wire [7:0] in1;
  wire out1;
  wire gte_15_26_n_0, gte_15_26_n_1, gte_15_26_n_2, gte_15_26_n_3;
  OAI2BB1X1 gte_15_26_g100(.A0N (gte_15_26_n_1), .A1N (gte_15_26_n_3),
       .B0 (gte_15_26_n_2), .Y (out1));
  OAI21X1 gte_15_26_g101(.A0 (in1[2]), .A1 (gte_15_26_n_0), .B0
       (in1[3]), .Y (gte_15_26_n_3));
  OAI2BB1X1 gte_15_26_g102(.A0N (in1[5]), .A1N (in1[4]), .B0
       (gte_15_26_n_1), .Y (gte_15_26_n_2));
  NOR2X1 gte_15_26_g103(.A (in1[7]), .B (in1[6]), .Y (gte_15_26_n_1));
  AND2XL gte_15_26_g104(.A (in1[1]), .B (in1[0]), .Y (gte_15_26_n_0));
endmodule


