{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415817511672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415817511676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 12 13:38:31 2014 " "Processing started: Wed Nov 12 13:38:31 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415817511676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415817511676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off master_example -c master_example " "Command: quartus_map --read_settings_files=on --write_settings_files=off master_example -c master_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415817511677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1415817512410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys/synthesis/amm_master_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/amm_master_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys " "Found entity 1: amm_master_qsys" {  } { { "amm_master_qsys/synthesis/amm_master_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/amm_master_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys/synthesis/submodules/amm_master_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/amm_master_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_rsp_xbar_demux " "Found entity 1: amm_master_qsys_rsp_xbar_demux" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_rsp_xbar_demux.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "amm_master_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513068 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "amm_master_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys/synthesis/submodules/amm_master_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/amm_master_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_cmd_xbar_mux " "Found entity 1: amm_master_qsys_cmd_xbar_mux" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_cmd_xbar_mux.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys/synthesis/submodules/amm_master_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/amm_master_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_cmd_xbar_demux " "Found entity 1: amm_master_qsys_cmd_xbar_demux" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_cmd_xbar_demux.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "amm_master_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "amm_master_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_id_router.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_id_router.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415817513107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_id_router.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_id_router.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415817513107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys/synthesis/submodules/amm_master_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys/synthesis/submodules/amm_master_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_id_router_default_decode " "Found entity 1: amm_master_qsys_id_router_default_decode" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_id_router.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513108 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_id_router " "Found entity 2: amm_master_qsys_id_router" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_id_router.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_addr_router.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_addr_router.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415817513115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_addr_router.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_addr_router.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415817513115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys/synthesis/submodules/amm_master_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys/synthesis/submodules/amm_master_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_addr_router_default_decode " "Found entity 1: amm_master_qsys_addr_router_default_decode" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_addr_router.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513116 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_addr_router " "Found entity 2: amm_master_qsys_addr_router" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_addr_router.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "amm_master_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "amm_master_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "amm_master_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "amm_master_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "amm_master_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "amm_master_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys/synthesis/submodules/custom_master.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/custom_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_master " "Found entity 1: custom_master" {  } { { "amm_master_qsys/synthesis/submodules/custom_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/custom_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys/synthesis/submodules/burst_write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/burst_write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_write_master " "Found entity 1: burst_write_master" {  } { { "amm_master_qsys/synthesis/submodules/burst_write_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/burst_write_master.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys/synthesis/submodules/burst_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/burst_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_read_master " "Found entity 1: burst_read_master" {  } { { "amm_master_qsys/synthesis/submodules/burst_read_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/burst_read_master.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "amm_master_qsys/synthesis/submodules/write_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/write_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys/synthesis/submodules/latency_aware_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys/synthesis/submodules/latency_aware_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 latency_aware_read_master " "Found entity 1: latency_aware_read_master" {  } { { "amm_master_qsys/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/latency_aware_read_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_new_sdram_controller_0_input_efifo_module " "Found entity 1: amm_master_qsys_new_sdram_controller_0_input_efifo_module" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513221 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_new_sdram_controller_0 " "Found entity 2: amm_master_qsys_new_sdram_controller_0" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_ver_qsys/synthesis/onchip_ver_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/onchip_ver_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 onchip_ver_qsys " "Found entity 1: onchip_ver_qsys" {  } { { "onchip_ver_qsys/synthesis/onchip_ver_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/onchip_ver_qsys/synthesis/onchip_ver_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_ver_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "onchip_ver_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/onchip_ver_qsys/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_ver_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "onchip_ver_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/onchip_ver_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_ver_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "onchip_ver_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/onchip_ver_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_ver_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "onchip_ver_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/onchip_ver_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_ver_qsys/synthesis/submodules/onchip_ver_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/submodules/onchip_ver_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 onchip_ver_qsys_onchip_memory2_0 " "Found entity 1: onchip_ver_qsys_onchip_memory2_0" {  } { { "onchip_ver_qsys/synthesis/submodules/onchip_ver_qsys_onchip_memory2_0.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/onchip_ver_qsys/synthesis/submodules/onchip_ver_qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_ver_qsys/synthesis/submodules/custom_master.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/submodules/custom_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_master " "Found entity 1: custom_master" {  } { { "onchip_ver_qsys/synthesis/submodules/custom_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/onchip_ver_qsys/synthesis/submodules/custom_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_ver_qsys/synthesis/submodules/burst_write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/submodules/burst_write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_write_master " "Found entity 1: burst_write_master" {  } { { "onchip_ver_qsys/synthesis/submodules/burst_write_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/onchip_ver_qsys/synthesis/submodules/burst_write_master.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_ver_qsys/synthesis/submodules/burst_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/submodules/burst_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_read_master " "Found entity 1: burst_read_master" {  } { { "onchip_ver_qsys/synthesis/submodules/burst_read_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/onchip_ver_qsys/synthesis/submodules/burst_read_master.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_ver_qsys/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "onchip_ver_qsys/synthesis/submodules/write_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/onchip_ver_qsys/synthesis/submodules/write_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_ver_qsys/synthesis/submodules/latency_aware_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_ver_qsys/synthesis/submodules/latency_aware_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 latency_aware_read_master " "Found entity 1: latency_aware_read_master" {  } { { "onchip_ver_qsys/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/onchip_ver_qsys/synthesis/submodules/latency_aware_read_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read_data READ_DATA user_logic.sv(48) " "Verilog HDL Declaration information at user_logic.sv(48): object \"read_data\" differs only in case from object \"READ_DATA\" in the same scope" {  } { { "user_logic.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/user_logic.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415817513330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file user_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 user_logic " "Found entity 1: user_logic" {  } { { "user_logic.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/user_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 master_example.sv(12) " "Verilog HDL Declaration information at master_example.sv(12): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415817513338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 master_example.sv(13) " "Verilog HDL Declaration information at master_example.sv(13): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415817513338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 master_example.sv(14) " "Verilog HDL Declaration information at master_example.sv(14): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415817513338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 master_example.sv(15) " "Verilog HDL Declaration information at master_example.sv(15): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415817513338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 master_example.sv(16) " "Verilog HDL Declaration information at master_example.sv(16): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415817513338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 master_example.sv(17) " "Verilog HDL Declaration information at master_example.sv(17): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415817513338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 master_example.sv(18) " "Verilog HDL Declaration information at master_example.sv(18): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415817513338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 master_example.sv(19) " "Verilog HDL Declaration information at master_example.sv(19): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415817513338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_example " "Found entity 1: master_example" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817513339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817513339 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "amm_master_qsys_new_sdram_controller_0.v(316) " "Verilog HDL or VHDL warning at amm_master_qsys_new_sdram_controller_0.v(316): conditional expression evaluates to a constant" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415817513341 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "amm_master_qsys_new_sdram_controller_0.v(326) " "Verilog HDL or VHDL warning at amm_master_qsys_new_sdram_controller_0.v(326): conditional expression evaluates to a constant" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415817513342 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "amm_master_qsys_new_sdram_controller_0.v(336) " "Verilog HDL or VHDL warning at amm_master_qsys_new_sdram_controller_0.v(336): conditional expression evaluates to a constant" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415817513342 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "amm_master_qsys_new_sdram_controller_0.v(680) " "Verilog HDL or VHDL warning at amm_master_qsys_new_sdram_controller_0.v(680): conditional expression evaluates to a constant" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415817513345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master_example " "Elaborating entity \"master_example\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1415817513769 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR master_example.sv(11) " "Output port \"LEDR\" at master_example.sv(11) has no driver" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415817513773 "|master_example"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys amm_master_qsys:amm_master_inst " "Elaborating entity \"amm_master_qsys\" for hierarchy \"amm_master_qsys:amm_master_inst\"" {  } { { "master_example.sv" "amm_master_inst" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817513782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_new_sdram_controller_0 amm_master_qsys:amm_master_inst\|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"amm_master_qsys_new_sdram_controller_0\" for hierarchy \"amm_master_qsys:amm_master_inst\|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "amm_master_qsys/synthesis/amm_master_qsys.v" "new_sdram_controller_0" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/amm_master_qsys.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817513798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_new_sdram_controller_0_input_efifo_module amm_master_qsys:amm_master_inst\|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0\|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"amm_master_qsys_new_sdram_controller_0_input_efifo_module\" for hierarchy \"amm_master_qsys:amm_master_inst\|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0\|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module\"" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" "the_amm_master_qsys_new_sdram_controller_0_input_efifo_module" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817513809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_master amm_master_qsys:amm_master_inst\|custom_master:write_master " "Elaborating entity \"custom_master\" for hierarchy \"amm_master_qsys:amm_master_inst\|custom_master:write_master\"" {  } { { "amm_master_qsys/synthesis/amm_master_qsys.v" "write_master" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/amm_master_qsys.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817513817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master " "Elaborating entity \"write_master\" for hierarchy \"amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\"" {  } { { "amm_master_qsys/synthesis/submodules/custom_master.v" "a_write_master" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/custom_master.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817513824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\"" {  } { { "amm_master_qsys/synthesis/submodules/write_master.v" "the_user_to_master_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/write_master.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Elaborated megafunction instantiation \"amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\"" {  } { { "amm_master_qsys/synthesis/submodules/write_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/write_master.v" 182 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817514020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Instantiated megafunction \"amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514020 ""}  } { { "amm_master_qsys/synthesis/submodules/write_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/write_master.v" 182 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415817514020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5801.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5801.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5801 " "Found entity 1: scfifo_5801" {  } { { "db/scfifo_5801.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_5801.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817514113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817514113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5801 amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated " "Elaborating entity \"scfifo_5801\" for hierarchy \"amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ce01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ce01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ce01 " "Found entity 1: a_dpfifo_ce01" {  } { { "db/a_dpfifo_ce01.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_ce01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817514144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817514144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ce01 amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\|a_dpfifo_ce01:dpfifo " "Elaborating entity \"a_dpfifo_ce01\" for hierarchy \"amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\|a_dpfifo_ce01:dpfifo\"" {  } { { "db/scfifo_5801.tdf" "dpfifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_5801.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ph81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ph81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ph81 " "Found entity 1: altsyncram_ph81" {  } { { "db/altsyncram_ph81.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_ph81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817514251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817514251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ph81 amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\|a_dpfifo_ce01:dpfifo\|altsyncram_ph81:FIFOram " "Elaborating entity \"altsyncram_ph81\" for hierarchy \"amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\|a_dpfifo_ce01:dpfifo\|altsyncram_ph81:FIFOram\"" {  } { { "db/a_dpfifo_ce01.tdf" "FIFOram" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_ce01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b09 " "Found entity 1: cmpr_b09" {  } { { "db/cmpr_b09.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cmpr_b09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817514345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817514345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\|a_dpfifo_ce01:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\|a_dpfifo_ce01:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_ce01.tdf" "almost_full_comparer" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_ce01.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\|a_dpfifo_ce01:dpfifo\|cmpr_b09:three_comparison " "Elaborating entity \"cmpr_b09\" for hierarchy \"amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\|a_dpfifo_ce01:dpfifo\|cmpr_b09:three_comparison\"" {  } { { "db/a_dpfifo_ce01.tdf" "three_comparison" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_ce01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_orb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_orb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_orb " "Found entity 1: cntr_orb" {  } { { "db/cntr_orb.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cntr_orb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817514444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817514444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_orb amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\|a_dpfifo_ce01:dpfifo\|cntr_orb:rd_ptr_msb " "Elaborating entity \"cntr_orb\" for hierarchy \"amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\|a_dpfifo_ce01:dpfifo\|cntr_orb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ce01.tdf" "rd_ptr_msb" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_ce01.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5s7 " "Found entity 1: cntr_5s7" {  } { { "db/cntr_5s7.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cntr_5s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817514538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817514538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5s7 amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\|a_dpfifo_ce01:dpfifo\|cntr_5s7:usedw_counter " "Elaborating entity \"cntr_5s7\" for hierarchy \"amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\|a_dpfifo_ce01:dpfifo\|cntr_5s7:usedw_counter\"" {  } { { "db/a_dpfifo_ce01.tdf" "usedw_counter" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_ce01.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_prb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_prb " "Found entity 1: cntr_prb" {  } { { "db/cntr_prb.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cntr_prb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817514631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817514631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_prb amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\|a_dpfifo_ce01:dpfifo\|cntr_prb:wr_ptr " "Elaborating entity \"cntr_prb\" for hierarchy \"amm_master_qsys:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\|a_dpfifo_ce01:dpfifo\|cntr_prb:wr_ptr\"" {  } { { "db/a_dpfifo_ce01.tdf" "wr_ptr" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_ce01.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_master amm_master_qsys:amm_master_inst\|custom_master:read_master " "Elaborating entity \"custom_master\" for hierarchy \"amm_master_qsys:amm_master_inst\|custom_master:read_master\"" {  } { { "amm_master_qsys/synthesis/amm_master_qsys.v" "read_master" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/amm_master_qsys.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latency_aware_read_master amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master " "Elaborating entity \"latency_aware_read_master\" for hierarchy \"amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\"" {  } { { "amm_master_qsys/synthesis/submodules/custom_master.v" "a_latency_aware_read_master" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/custom_master.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "amm_master_qsys/synthesis/submodules/latency_aware_read_master.v" "the_master_to_user_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "amm_master_qsys/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817514702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Instantiated megafunction \"amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514702 ""}  } { { "amm_master_qsys/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415817514702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pb01 " "Found entity 1: scfifo_pb01" {  } { { "db/scfifo_pb01.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_pb01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817514787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817514787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pb01 amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated " "Elaborating entity \"scfifo_pb01\" for hierarchy \"amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0i01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0i01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0i01 " "Found entity 1: a_dpfifo_0i01" {  } { { "db/a_dpfifo_0i01.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_0i01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817514818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817514818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0i01 amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated\|a_dpfifo_0i01:dpfifo " "Elaborating entity \"a_dpfifo_0i01\" for hierarchy \"amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated\|a_dpfifo_0i01:dpfifo\"" {  } { { "db/scfifo_pb01.tdf" "dpfifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_pb01.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nh81 " "Found entity 1: altsyncram_nh81" {  } { { "db/altsyncram_nh81.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_nh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817514922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817514922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nh81 amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated\|a_dpfifo_0i01:dpfifo\|altsyncram_nh81:FIFOram " "Elaborating entity \"altsyncram_nh81\" for hierarchy \"amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated\|a_dpfifo_0i01:dpfifo\|altsyncram_nh81:FIFOram\"" {  } { { "db/a_dpfifo_0i01.tdf" "FIFOram" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_0i01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817514925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c09 " "Found entity 1: cmpr_c09" {  } { { "db/cmpr_c09.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cmpr_c09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817515015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817515015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated\|a_dpfifo_0i01:dpfifo\|cmpr_c09:almost_full_comparer " "Elaborating entity \"cmpr_c09\" for hierarchy \"amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated\|a_dpfifo_0i01:dpfifo\|cmpr_c09:almost_full_comparer\"" {  } { { "db/a_dpfifo_0i01.tdf" "almost_full_comparer" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_0i01.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated\|a_dpfifo_0i01:dpfifo\|cmpr_c09:three_comparison " "Elaborating entity \"cmpr_c09\" for hierarchy \"amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated\|a_dpfifo_0i01:dpfifo\|cmpr_c09:three_comparison\"" {  } { { "db/a_dpfifo_0i01.tdf" "three_comparison" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_0i01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6s7 " "Found entity 1: cntr_6s7" {  } { { "db/cntr_6s7.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cntr_6s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817515116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817515116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6s7 amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated\|a_dpfifo_0i01:dpfifo\|cntr_6s7:usedw_counter " "Elaborating entity \"cntr_6s7\" for hierarchy \"amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated\|a_dpfifo_0i01:dpfifo\|cntr_6s7:usedw_counter\"" {  } { { "db/a_dpfifo_0i01.tdf" "usedw_counter" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_0i01.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qrb " "Found entity 1: cntr_qrb" {  } { { "db/cntr_qrb.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cntr_qrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817515209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415817515209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qrb amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated\|a_dpfifo_0i01:dpfifo\|cntr_qrb:wr_ptr " "Elaborating entity \"cntr_qrb\" for hierarchy \"amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated\|a_dpfifo_0i01:dpfifo\|cntr_qrb:wr_ptr\"" {  } { { "db/a_dpfifo_0i01.tdf" "wr_ptr" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_0i01.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator amm_master_qsys:amm_master_inst\|altera_merlin_master_translator:write_master_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"amm_master_qsys:amm_master_inst\|altera_merlin_master_translator:write_master_avalon_master_translator\"" {  } { { "amm_master_qsys/synthesis/amm_master_qsys.v" "write_master_avalon_master_translator" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/amm_master_qsys.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator amm_master_qsys:amm_master_inst\|altera_merlin_master_translator:read_master_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"amm_master_qsys:amm_master_inst\|altera_merlin_master_translator:read_master_avalon_master_translator\"" {  } { { "amm_master_qsys/synthesis/amm_master_qsys.v" "read_master_avalon_master_translator" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/amm_master_qsys.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator amm_master_qsys:amm_master_inst\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"amm_master_qsys:amm_master_inst\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "amm_master_qsys/synthesis/amm_master_qsys.v" "new_sdram_controller_0_s1_translator" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/amm_master_qsys.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys:amm_master_inst\|altera_merlin_master_agent:write_master_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys:amm_master_inst\|altera_merlin_master_agent:write_master_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "amm_master_qsys/synthesis/amm_master_qsys.v" "write_master_avalon_master_translator_avalon_universal_master_0_agent" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/amm_master_qsys.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys:amm_master_inst\|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys:amm_master_inst\|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "amm_master_qsys/synthesis/amm_master_qsys.v" "read_master_avalon_master_translator_avalon_universal_master_0_agent" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/amm_master_qsys.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent amm_master_qsys:amm_master_inst\|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"amm_master_qsys:amm_master_inst\|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "amm_master_qsys/synthesis/amm_master_qsys.v" "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/amm_master_qsys.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor amm_master_qsys:amm_master_inst\|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"amm_master_qsys:amm_master_inst\|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "amm_master_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo amm_master_qsys:amm_master_inst\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"amm_master_qsys:amm_master_inst\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "amm_master_qsys/synthesis/amm_master_qsys.v" "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/amm_master_qsys.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_addr_router amm_master_qsys:amm_master_inst\|amm_master_qsys_addr_router:addr_router " "Elaborating entity \"amm_master_qsys_addr_router\" for hierarchy \"amm_master_qsys:amm_master_inst\|amm_master_qsys_addr_router:addr_router\"" {  } { { "amm_master_qsys/synthesis/amm_master_qsys.v" "addr_router" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/amm_master_qsys.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_addr_router_default_decode amm_master_qsys:amm_master_inst\|amm_master_qsys_addr_router:addr_router\|amm_master_qsys_addr_router_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_addr_router_default_decode\" for hierarchy \"amm_master_qsys:amm_master_inst\|amm_master_qsys_addr_router:addr_router\|amm_master_qsys_addr_router_default_decode:the_default_decode\"" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_addr_router.sv" "the_default_decode" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_addr_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_id_router amm_master_qsys:amm_master_inst\|amm_master_qsys_id_router:id_router " "Elaborating entity \"amm_master_qsys_id_router\" for hierarchy \"amm_master_qsys:amm_master_inst\|amm_master_qsys_id_router:id_router\"" {  } { { "amm_master_qsys/synthesis/amm_master_qsys.v" "id_router" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/amm_master_qsys.v" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_id_router_default_decode amm_master_qsys:amm_master_inst\|amm_master_qsys_id_router:id_router\|amm_master_qsys_id_router_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_id_router_default_decode\" for hierarchy \"amm_master_qsys:amm_master_inst\|amm_master_qsys_id_router:id_router\|amm_master_qsys_id_router_default_decode:the_default_decode\"" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_id_router.sv" "the_default_decode" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller amm_master_qsys:amm_master_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"amm_master_qsys:amm_master_inst\|altera_reset_controller:rst_controller\"" {  } { { "amm_master_qsys/synthesis/amm_master_qsys.v" "rst_controller" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/amm_master_qsys.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer amm_master_qsys:amm_master_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"amm_master_qsys:amm_master_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "amm_master_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_cmd_xbar_demux amm_master_qsys:amm_master_inst\|amm_master_qsys_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"amm_master_qsys_cmd_xbar_demux\" for hierarchy \"amm_master_qsys:amm_master_inst\|amm_master_qsys_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "amm_master_qsys/synthesis/amm_master_qsys.v" "cmd_xbar_demux" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/amm_master_qsys.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_cmd_xbar_mux amm_master_qsys:amm_master_inst\|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"amm_master_qsys_cmd_xbar_mux\" for hierarchy \"amm_master_qsys:amm_master_inst\|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "amm_master_qsys/synthesis/amm_master_qsys.v" "cmd_xbar_mux" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/amm_master_qsys.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator amm_master_qsys:amm_master_inst\|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"amm_master_qsys:amm_master_inst\|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_cmd_xbar_mux.sv" "arb" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder amm_master_qsys:amm_master_inst\|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"amm_master_qsys:amm_master_inst\|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "amm_master_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_rsp_xbar_demux amm_master_qsys:amm_master_inst\|amm_master_qsys_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"amm_master_qsys_rsp_xbar_demux\" for hierarchy \"amm_master_qsys:amm_master_inst\|amm_master_qsys_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "amm_master_qsys/synthesis/amm_master_qsys.v" "rsp_xbar_demux" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/amm_master_qsys.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_logic user_logic:user_logic_inst " "Elaborating entity \"user_logic\" for hierarchy \"user_logic:user_logic_inst\"" {  } { { "master_example.sv" "user_logic_inst" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515317 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_data user_logic.sv(47) " "Verilog HDL or VHDL warning at user_logic.sv(47): object \"rd_data\" assigned a value but never read" {  } { { "user_logic.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/user_logic.sv" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415817515320 "|master_example|user_logic:user_logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 user_logic.sv(79) " "Verilog HDL assignment warning at user_logic.sv(79): truncated value with size 32 to match size of target (26)" {  } { { "user_logic.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/user_logic.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415817515323 "|master_example|user_logic:user_logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 user_logic.sv(83) " "Verilog HDL assignment warning at user_logic.sv(83): truncated value with size 32 to match size of target (26)" {  } { { "user_logic.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/user_logic.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415817515323 "|master_example|user_logic:user_logic_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "SEG_HEX.v 1 1 " "Using design file SEG_HEX.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_HEX " "Found entity 1: SEG_HEX" {  } { { "SEG_HEX.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/SEG_HEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415817515409 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1415817515409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_HEX SEG_HEX:hex0 " "Elaborating entity \"SEG_HEX\" for hierarchy \"SEG_HEX:hex0\"" {  } { { "master_example.sv" "hex0" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415817515412 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1415817518321 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" 440 -1 0 } } { "amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" 354 -1 0 } } { "amm_master_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "amm_master_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" 304 -1 0 } } { "amm_master_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1415817518399 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1415817518400 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415817518773 "|master_example|DRAM_DQM[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1415817518773 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1415817519065 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1415817519903 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "onchip_ver_qsys " "Ignored assignments for entity \"onchip_ver_qsys\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1415817519977 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1415817519977 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1415817519977 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME onchip_ver_qsys HAS_SOPCINFO 1 GENERATION_ID 1415225807\" -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME onchip_ver_qsys HAS_SOPCINFO 1 GENERATION_ID 1415225807\" -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1415817519977 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1415817519977 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "onchip_ver_qsys_onchip_memory2_0 " "Ignored assignments for entity \"onchip_ver_qsys_onchip_memory2_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity onchip_ver_qsys_onchip_memory2_0 -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity onchip_ver_qsys_onchip_memory2_0 -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1415817519977 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity onchip_ver_qsys_onchip_memory2_0 -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity onchip_ver_qsys_onchip_memory2_0 -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1415817519977 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity onchip_ver_qsys_onchip_memory2_0 -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity onchip_ver_qsys_onchip_memory2_0 -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1415817519977 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1415817519977 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1415817520563 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817520563 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817520901 "|master_example|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817520901 "|master_example|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817520901 "|master_example|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817520901 "|master_example|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817520901 "|master_example|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817520901 "|master_example|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817520901 "|master_example|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817520901 "|master_example|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817520901 "|master_example|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817520901 "|master_example|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817520901 "|master_example|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817520901 "|master_example|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817520901 "|master_example|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817520901 "|master_example|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817520901 "|master_example|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817520901 "|master_example|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817520901 "|master_example|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817520901 "|master_example|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415817520901 "|master_example|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1415817520901 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1269 " "Implemented 1269 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1415817520903 ""} { "Info" "ICUT_CUT_TM_OPINS" "107 " "Implemented 107 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1415817520903 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1415817520903 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1043 " "Implemented 1043 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1415817520903 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1415817520903 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1415817520903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "438 " "Peak virtual memory: 438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415817520967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 12 13:38:40 2014 " "Processing ended: Wed Nov 12 13:38:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415817520967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415817520967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415817520967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415817520967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415817523530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415817523532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 12 13:38:42 2014 " "Processing started: Wed Nov 12 13:38:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415817523532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1415817523532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off master_example -c master_example " "Command: quartus_fit --read_settings_files=off --write_settings_files=off master_example -c master_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1415817523533 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1415817524381 ""}
{ "Info" "0" "" "Project  = master_example" {  } {  } 0 0 "Project  = master_example" 0 0 "Fitter" 0 0 1415817524383 ""}
{ "Info" "0" "" "Revision = master_example" {  } {  } 0 0 "Revision = master_example" 0 0 "Fitter" 0 0 1415817524383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1415817524592 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "master_example EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"master_example\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1415817524668 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1415817524760 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1415817524761 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1415817525260 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415817526090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415817526090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415817526090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415817526090 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1415817526090 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 3806 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415817526103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 3808 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415817526103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 3810 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415817526103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 3812 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415817526103 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1415817526103 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1415817526111 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1415817526143 ""}
{ "Info" "ISTA_SDC_FOUND" "amm_master_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'amm_master_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1415817532751 ""}
{ "Info" "ISTA_SDC_FOUND" "onchip_ver_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'onchip_ver_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1415817532770 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1415817532772 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1415817532790 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1415817532791 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1415817532792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415817532920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DRAM_CLK~output " "Destination node DRAM_CLK~output" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 25 0 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_CLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 3688 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415817532920 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1415817532920 ""}  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 7 0 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 3800 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415817532920 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys:amm_master_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node amm_master_qsys:amm_master_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415817532920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|too_many_pending_reads_d1 " "Destination node amm_master_qsys:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|too_many_pending_reads_d1" {  } { { "amm_master_qsys/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/latency_aware_read_master.v" 101 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|too_many_pending_reads_d1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 1018 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415817532920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys:amm_master_inst\|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0\|active_rnw~4 " "Destination node amm_master_qsys:amm_master_inst\|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0\|active_rnw~4" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" 213 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_rnw~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 2269 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415817532920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys:amm_master_inst\|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~0 " "Destination node amm_master_qsys:amm_master_inst\|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~0" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" 210 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 2276 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415817532920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys:amm_master_inst\|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~1 " "Destination node amm_master_qsys:amm_master_inst\|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~1" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" 210 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 2277 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415817532920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys:amm_master_inst\|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[0\] " "Destination node amm_master_qsys:amm_master_inst\|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[0\]" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" 354 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 1444 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415817532920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys:amm_master_inst\|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[2\] " "Destination node amm_master_qsys:amm_master_inst\|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[2\]" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" 354 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 1442 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415817532920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys:amm_master_inst\|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[1\] " "Destination node amm_master_qsys:amm_master_inst\|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[1\]" {  } { { "amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/amm_master_qsys_new_sdram_controller_0.v" 354 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 1443 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415817532920 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1415817532920 ""}  } { { "amm_master_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 759 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415817532920 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1415817534049 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1415817534054 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1415817534055 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1415817534061 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1415817535126 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415817535127 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1415817535127 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1415817535130 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1415817535135 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1415817535135 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1415817535139 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1415817535142 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1415817535147 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "82 I/O Output Buffer " "Packed 82 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1415817535147 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1415817535147 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1415817535147 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_GTX_CLK " "Node \"ENET_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT_N " "Node \"ENET_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_LINK100 " "Node \"ENET_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDC " "Node \"ENET_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDIO " "Node \"ENET_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_CLK " "Node \"ENET_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_COL " "Node \"ENET_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_CRS " "Node \"ENET_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DATA\[0\] " "Node \"ENET_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DATA\[1\] " "Node \"ENET_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DATA\[2\] " "Node \"ENET_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DATA\[3\] " "Node \"ENET_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DV " "Node \"ENET_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_ER " "Node \"ENET_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_CLK " "Node \"ENET_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_DATA\[0\] " "Node \"ENET_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_DATA\[1\] " "Node \"ENET_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_DATA\[2\] " "Node \"ENET_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_DATA\[3\] " "Node \"ENET_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_EN " "Node \"ENET_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_ER " "Node \"ENET_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[10\] " "Node \"FS_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[11\] " "Node \"FS_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[12\] " "Node \"FS_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[13\] " "Node \"FS_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[14\] " "Node \"FS_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[15\] " "Node \"FS_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[16\] " "Node \"FS_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[17\] " "Node \"FS_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[18\] " "Node \"FS_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[19\] " "Node \"FS_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[1\] " "Node \"FS_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[20\] " "Node \"FS_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[21\] " "Node \"FS_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[22\] " "Node \"FS_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[23\] " "Node \"FS_ADDR\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[24\] " "Node \"FS_ADDR\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[25\] " "Node \"FS_ADDR\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[26\] " "Node \"FS_ADDR\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[2\] " "Node \"FS_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[3\] " "Node \"FS_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[4\] " "Node \"FS_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[5\] " "Node \"FS_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[6\] " "Node \"FS_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[7\] " "Node \"FS_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[8\] " "Node \"FS_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[9\] " "Node \"FS_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[0\] " "Node \"FS_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[10\] " "Node \"FS_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[11\] " "Node \"FS_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[12\] " "Node \"FS_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[13\] " "Node \"FS_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[14\] " "Node \"FS_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[15\] " "Node \"FS_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[16\] " "Node \"FS_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[17\] " "Node \"FS_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[18\] " "Node \"FS_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[19\] " "Node \"FS_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[1\] " "Node \"FS_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[20\] " "Node \"FS_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[21\] " "Node \"FS_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[22\] " "Node \"FS_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[23\] " "Node \"FS_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[24\] " "Node \"FS_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[25\] " "Node \"FS_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[26\] " "Node \"FS_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[27\] " "Node \"FS_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[28\] " "Node \"FS_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[29\] " "Node \"FS_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[2\] " "Node \"FS_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[30\] " "Node \"FS_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[31\] " "Node \"FS_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[3\] " "Node \"FS_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[4\] " "Node \"FS_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[5\] " "Node \"FS_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[6\] " "Node \"FS_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[7\] " "Node \"FS_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[8\] " "Node \"FS_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[9\] " "Node \"FS_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT1 " "Node \"G_SENSOR_INT1\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_SCLK " "Node \"G_SENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_SDAT " "Node \"G_SENSOR_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_I2C_SCLK " "Node \"HSMC_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_I2C_SDAT " "Node \"HSMC_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_PERST_N " "Node \"PCIE_PERST_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PCIE_PERST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_REFCLK_P " "Node \"PCIE_REFCLK_P\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_P\[0\] " "Node \"PCIE_RX_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_P\[1\] " "Node \"PCIE_RX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_P\[0\] " "Node \"PCIE_TX_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_P\[1\] " "Node \"PCIE_TX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_WAKE_N " "Node \"PCIE_WAKE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "PCIE_WAKE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM0_CE_N " "Node \"SSRAM0_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM0_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM1_CE_N " "Node \"SSRAM1_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM1_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_ADSC_N " "Node \"SSRAM_ADSC_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_ADSC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_ADSP_N " "Node \"SSRAM_ADSP_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_ADSP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_ADV_N " "Node \"SSRAM_ADV_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_ADV_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BE\[0\] " "Node \"SSRAM_BE\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_BE\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BE\[1\] " "Node \"SSRAM_BE\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_BE\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BE\[2\] " "Node \"SSRAM_BE\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_BE\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BE\[3\] " "Node \"SSRAM_BE\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_BE\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_CLK " "Node \"SSRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_GW_N " "Node \"SSRAM_GW_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_GW_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_OE_N " "Node \"SSRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_WE_N " "Node \"SSRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415817535481 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1415817535481 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415817535508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1415817541542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415817542461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1415817542501 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1415817550631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415817550631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1415817551945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X23_Y0 X34_Y10 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X23_Y0 to location X34_Y10" {  } { { "loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X23_Y0 to location X34_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X23_Y0 to location X34_Y10"} 23 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1415817558032 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1415817558032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415817564218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1415817564221 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1415817564221 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.11 " "Total time spent on timing analysis during the Fitter is 2.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1415817564324 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1415817564468 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1415817565609 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1415817565749 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1415817566846 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415817568026 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1415817572577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 309 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 309 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "873 " "Peak virtual memory: 873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415817574193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 12 13:39:34 2014 " "Processing ended: Wed Nov 12 13:39:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415817574193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415817574193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415817574193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1415817574193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1415817576762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415817576765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 12 13:39:36 2014 " "Processing started: Wed Nov 12 13:39:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415817576765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1415817576765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off master_example -c master_example " "Command: quartus_asm --read_settings_files=off --write_settings_files=off master_example -c master_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1415817576766 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1415817584663 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1415817584898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415817587648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 12 13:39:47 2014 " "Processing ended: Wed Nov 12 13:39:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415817587648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415817587648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415817587648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1415817587648 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1415817587807 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1415817589856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415817589859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 12 13:39:49 2014 " "Processing started: Wed Nov 12 13:39:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415817589859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415817589859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta master_example -c master_example " "Command: quartus_sta master_example -c master_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415817589859 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1415817590759 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "onchip_ver_qsys " "Ignored assignments for entity \"onchip_ver_qsys\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1415817591054 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1415817591054 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1415817591054 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME onchip_ver_qsys HAS_SOPCINFO 1 GENERATION_ID 1415225807\" -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME onchip_ver_qsys HAS_SOPCINFO 1 GENERATION_ID 1415225807\" -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1415817591054 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1415817591054 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "onchip_ver_qsys_onchip_memory2_0 " "Ignored assignments for entity \"onchip_ver_qsys_onchip_memory2_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity onchip_ver_qsys_onchip_memory2_0 -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity onchip_ver_qsys_onchip_memory2_0 -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1415817591055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity onchip_ver_qsys_onchip_memory2_0 -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity onchip_ver_qsys_onchip_memory2_0 -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1415817591055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity onchip_ver_qsys_onchip_memory2_0 -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity onchip_ver_qsys_onchip_memory2_0 -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1415817591055 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1415817591055 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1415817591177 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1415817591266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1415817591266 ""}
{ "Info" "ISTA_SDC_FOUND" "amm_master_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'amm_master_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415817592119 ""}
{ "Info" "ISTA_SDC_FOUND" "onchip_ver_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'onchip_ver_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415817592142 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1415817592151 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1415817592153 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1415817592153 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1415817592791 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1415817592792 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1415817592794 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1415817592829 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1415817592968 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1415817592968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.983 " "Worst-case setup slack is -5.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817592975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817592975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.983     -2375.176 CLOCK_50  " "   -5.983     -2375.176 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817592975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415817592975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.373 " "Worst-case hold slack is 0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817592990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817592990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373         0.000 CLOCK_50  " "    0.373         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817592990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415817592990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.360 " "Worst-case recovery slack is -3.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817592999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817592999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.360     -1072.381 CLOCK_50  " "   -3.360     -1072.381 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817592999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415817592999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.705 " "Worst-case removal slack is 2.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817593008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817593008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705         0.000 CLOCK_50  " "    2.705         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817593008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415817593008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817593015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817593015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -984.544 CLOCK_50  " "   -3.000      -984.544 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817593015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415817593015 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1415817593221 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1415817593278 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1415817594644 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1415817594821 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1415817594849 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1415817594849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.430 " "Worst-case setup slack is -5.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817594859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817594859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.430     -2122.004 CLOCK_50  " "   -5.430     -2122.004 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817594859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415817594859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.326 " "Worst-case hold slack is 0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817594875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817594875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326         0.000 CLOCK_50  " "    0.326         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817594875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415817594875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.967 " "Worst-case recovery slack is -2.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817594888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817594888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.967      -932.938 CLOCK_50  " "   -2.967      -932.938 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817594888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415817594888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.405 " "Worst-case removal slack is 2.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817594900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817594900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.405         0.000 CLOCK_50  " "    2.405         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817594900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415817594900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817594910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817594910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -984.192 CLOCK_50  " "   -3.000      -984.192 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817594910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415817594910 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1415817595129 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1415817595634 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1415817595641 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1415817595641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.466 " "Worst-case setup slack is -2.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817595655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817595655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.466      -859.369 CLOCK_50  " "   -2.466      -859.369 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817595655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415817595655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.165 " "Worst-case hold slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817595676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817595676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165         0.000 CLOCK_50  " "    0.165         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817595676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415817595676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.293 " "Worst-case recovery slack is -1.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817595695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817595695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.293      -385.206 CLOCK_50  " "   -1.293      -385.206 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817595695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415817595695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.504 " "Worst-case removal slack is 1.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817595712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817595712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.504         0.000 CLOCK_50  " "    1.504         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817595712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415817595712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817595727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817595727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -666.734 CLOCK_50  " "   -3.000      -666.734 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415817595727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415817595727 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1415817597106 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1415817597108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415817597386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 12 13:39:57 2014 " "Processing ended: Wed Nov 12 13:39:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415817597386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415817597386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415817597386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415817597386 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 388 s " "Quartus II Full Compilation was successful. 0 errors, 388 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415817597816 ""}
