/home/da999/vOld32/rtl/core/alu/arithmetic_circuits/sub.sv {1 {vlog -work work -sv -stats=none /home/da999/vOld32/rtl/core/alu/arithmetic_circuits/sub.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sub

Top level modules:
	sub

} {} {}} /home/da999/vOld32/rtl/core/alu/arithmetic_circuits/CPA.sv {1 {vlog -work work -sv -stats=none /home/da999/vOld32/rtl/core/alu/arithmetic_circuits/CPA.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module CPA_adder

Top level modules:
	CPA_adder

} {} {}} /home/da999/vOld32/rtl/core/alu/logic_circuits/left_shift.sv {1 {vlog -work work -sv -stats=none /home/da999/vOld32/rtl/core/alu/logic_circuits/left_shift.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module left_shift

Top level modules:
	left_shift

} {} {}} /home/da999/vOld32/rtl/core/alu/mux_2_1.sv {1 {vlog -work work -sv -stats=none /home/da999/vOld32/rtl/core/alu/mux_2_1.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_2_1

Top level modules:
	mux_2_1

} {} {}} /home/da999/vOld32/rtl/core/alu/mux_20_1.sv {1 {vlog -work work -sv -stats=none /home/da999/vOld32/rtl/core/alu/mux_20_1.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_20_1

Top level modules:
	mux_20_1

} {} {}} /home/da999/vOld32/rtl/core/alu/logic_circuits/xor.sv {1 {vlog -work work -sv -stats=none /home/da999/vOld32/rtl/core/alu/logic_circuits/xor.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module xor_gate

Top level modules:
	xor_gate

} {} {}} /home/da999/vOld32/rtl/core/alu/logic_circuits/or.sv {1 {vlog -work work -sv -stats=none /home/da999/vOld32/rtl/core/alu/logic_circuits/or.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module or_gate

Top level modules:
	or_gate

} {} {}} /home/da999/vOld32/rtl/core/alu/logic_circuits/left_rotate.sv {1 {vlog -work work -sv -stats=none /home/da999/vOld32/rtl/core/alu/logic_circuits/left_rotate.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module left_rotate

Top level modules:
	left_rotate

} {} {}} /home/da999/vOld32/rtl/core/alu/logic_circuits/and.sv {1 {vlog -work work -sv -stats=none /home/da999/vOld32/rtl/core/alu/logic_circuits/and.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module and_gate

Top level modules:
	and_gate

} {} {}} /home/da999/vOld32/rtl/core/alu/logic_circuits/right_rotate.sv {1 {vlog -work work -sv -stats=none /home/da999/vOld32/rtl/core/alu/logic_circuits/right_rotate.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module right_rotate

Top level modules:
	right_rotate

} {} {}} /home/da999/vOld32/rtl/core/alu/mux_6_1.sv {1 {vlog -work work -sv -stats=none /home/da999/vOld32/rtl/core/alu/mux_6_1.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_6_1

Top level modules:
	mux_6_1

} {} {}} /home/da999/vOld32/rtl/core/alu/logic_circuits/xnor.sv {1 {vlog -work work -sv -stats=none /home/da999/vOld32/rtl/core/alu/logic_circuits/xnor.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module xnor_gate

Top level modules:
	xnor_gate

} {} {}} /home/da999/vOld32/rtl/core/alu/logic_circuits/nor.sv {1 {vlog -work work -sv -stats=none /home/da999/vOld32/rtl/core/alu/logic_circuits/nor.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module nor_gate

Top level modules:
	nor_gate

} {} {}} /home/da999/vOld32/rtl/core/alu/logic_circuits/comp.sv {1 {vlog -work work -sv -stats=none /home/da999/vOld32/rtl/core/alu/logic_circuits/comp.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module comparator

Top level modules:
	comparator

} {} {}} /home/da999/vOld32/rtl/core/alu/logic_circuits/nand.sv {1 {vlog -work work -sv -stats=none /home/da999/vOld32/rtl/core/alu/logic_circuits/nand.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module nand_gate

Top level modules:
	nand_gate

} {} {}} /home/da999/vOld32/rtl/core/alu/logic_circuits/right_shift.sv {1 {vlog -work work -sv -stats=none /home/da999/vOld32/rtl/core/alu/logic_circuits/right_shift.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module right_shift

Top level modules:
	right_shift

} {} {}}
