vendor_name = ModelSim
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/TOP_TX_tb.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/TOP_Rx.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/tb_TOP_Rx.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/sub_byte_tb.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/sub_byte.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/SIPO_tb.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/SIPO.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/inv_sub_byte.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/inv_single_round.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/inv_shiftrows.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/inv_sbox.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/inv_mix_column.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/inv_last_round.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/shift_rows_tb.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/shift_rows.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/sbox_m.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/PISO_tb.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/Mix_column.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/last_round.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher_tb.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/decipher_tb.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/decipher.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/CRC_valadation.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/crc_padding.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/CRC_MODULE.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/key_tb.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/PISO.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/controller.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/UDR.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/UART_Tx.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/BaudRateGenerator.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/TOP_TX.v
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/UartStates.vh
source_file = 1, /home/muslim/HDD/AES_over_UART/AES_in_UART/db/AES_in_UART.cbx.xml
design_name = TOP_TX
instance = comp, \tx_out~output , tx_out~output, TOP_TX, 1
instance = comp, \clk~input , clk~input, TOP_TX, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, TOP_TX, 1
instance = comp, \BRG|Add1~41 , BRG|Add1~41, TOP_TX, 1
instance = comp, \BRG|txCounter[8]~DUPLICATE , BRG|txCounter[8]~DUPLICATE, TOP_TX, 1
instance = comp, \BRG|Add1~1 , BRG|Add1~1, TOP_TX, 1
instance = comp, \BRG|Add1~25 , BRG|Add1~25, TOP_TX, 1
instance = comp, \BRG|txCounter[8] , BRG|txCounter[8], TOP_TX, 1
instance = comp, \BRG|Add1~21 , BRG|Add1~21, TOP_TX, 1
instance = comp, \BRG|txCounter[9] , BRG|txCounter[9], TOP_TX, 1
instance = comp, \BRG|Add1~17 , BRG|Add1~17, TOP_TX, 1
instance = comp, \BRG|txCounter[10] , BRG|txCounter[10], TOP_TX, 1
instance = comp, \BRG|Add1~13 , BRG|Add1~13, TOP_TX, 1
instance = comp, \BRG|txCounter[11] , BRG|txCounter[11], TOP_TX, 1
instance = comp, \BRG|txCounter[9]~DUPLICATE , BRG|txCounter[9]~DUPLICATE, TOP_TX, 1
instance = comp, \BRG|txCounter[3]~DUPLICATE , BRG|txCounter[3]~DUPLICATE, TOP_TX, 1
instance = comp, \BRG|Equal1~0 , BRG|Equal1~0, TOP_TX, 1
instance = comp, \BRG|txCounter[5] , BRG|txCounter[5], TOP_TX, 1
instance = comp, \BRG|txCounter[1] , BRG|txCounter[1], TOP_TX, 1
instance = comp, \BRG|Equal1~1 , BRG|Equal1~1, TOP_TX, 1
instance = comp, \BRG|Equal1~2 , BRG|Equal1~2, TOP_TX, 1
instance = comp, \BRG|txCounter[0] , BRG|txCounter[0], TOP_TX, 1
instance = comp, \BRG|Add1~45 , BRG|Add1~45, TOP_TX, 1
instance = comp, \BRG|txCounter[1]~DUPLICATE , BRG|txCounter[1]~DUPLICATE, TOP_TX, 1
instance = comp, \BRG|Add1~5 , BRG|Add1~5, TOP_TX, 1
instance = comp, \BRG|txCounter[2] , BRG|txCounter[2], TOP_TX, 1
instance = comp, \BRG|Add1~9 , BRG|Add1~9, TOP_TX, 1
instance = comp, \BRG|txCounter[3] , BRG|txCounter[3], TOP_TX, 1
instance = comp, \BRG|Add1~37 , BRG|Add1~37, TOP_TX, 1
instance = comp, \BRG|txCounter[4] , BRG|txCounter[4], TOP_TX, 1
instance = comp, \BRG|Add1~33 , BRG|Add1~33, TOP_TX, 1
instance = comp, \BRG|txCounter[5]~DUPLICATE , BRG|txCounter[5]~DUPLICATE, TOP_TX, 1
instance = comp, \BRG|Add1~29 , BRG|Add1~29, TOP_TX, 1
instance = comp, \BRG|txCounter[6] , BRG|txCounter[6], TOP_TX, 1
instance = comp, \BRG|txCounter[7] , BRG|txCounter[7], TOP_TX, 1
instance = comp, \BRG|txClk~0 , BRG|txClk~0, TOP_TX, 1
instance = comp, \BRG|txClk , BRG|txClk, TOP_TX, 1
instance = comp, \UTx|out , UTx|out, TOP_TX, 1
instance = comp, \UTx|state.001~feeder , UTx|state.001~feeder, TOP_TX, 1
instance = comp, \UTx|state.001 , UTx|state.001, TOP_TX, 1
instance = comp, \start~input , start~input, TOP_TX, 1
instance = comp, \controller_inst|state.RESET~feeder , controller_inst|state.RESET~feeder, TOP_TX, 1
instance = comp, \controller_inst|state.RESET , controller_inst|state.RESET, TOP_TX, 1
instance = comp, \controller_inst|state.LoadByteToUDR~feeder , controller_inst|state.LoadByteToUDR~feeder, TOP_TX, 1
instance = comp, \controller_inst|state.LoadByteToUDR , controller_inst|state.LoadByteToUDR, TOP_TX, 1
instance = comp, \UTx|done , UTx|done, TOP_TX, 1
instance = comp, \UTx|state.101~DUPLICATE , UTx|state.101~DUPLICATE, TOP_TX, 1
instance = comp, \UTx|Selector1~0 , UTx|Selector1~0, TOP_TX, 1
instance = comp, \UTx|done~DUPLICATE , UTx|done~DUPLICATE, TOP_TX, 1
instance = comp, \controller_inst|Selector5~0 , controller_inst|Selector5~0, TOP_TX, 1
instance = comp, \controller_inst|state.START_UART_Tx , controller_inst|state.START_UART_Tx, TOP_TX, 1
instance = comp, \controller_inst|state~11 , controller_inst|state~11, TOP_TX, 1
instance = comp, \controller_inst|state.CHECK_EMPTY , controller_inst|state.CHECK_EMPTY, TOP_TX, 1
instance = comp, \controller_inst|Selector6~0 , controller_inst|Selector6~0, TOP_TX, 1
instance = comp, \controller_inst|state.IDEL , controller_inst|state.IDEL, TOP_TX, 1
instance = comp, \controller_inst|Selector3~0 , controller_inst|Selector3~0, TOP_TX, 1
instance = comp, \controller_inst|state.LOAD , controller_inst|state.LOAD, TOP_TX, 1
instance = comp, \controller_inst|state.LoadByteToUDR~DUPLICATE , controller_inst|state.LoadByteToUDR~DUPLICATE, TOP_TX, 1
instance = comp, \controller_inst|Selector2~0 , controller_inst|Selector2~0, TOP_TX, 1
instance = comp, \controller_inst|tx_start , controller_inst|tx_start, TOP_TX, 1
instance = comp, \controller_inst|Selector1~0 , controller_inst|Selector1~0, TOP_TX, 1
instance = comp, \controller_inst|EnTx , controller_inst|EnTx, TOP_TX, 1
instance = comp, \UTx|Selector15~0 , UTx|Selector15~0, TOP_TX, 1
instance = comp, \UTx|state.010 , UTx|state.010, TOP_TX, 1
instance = comp, \UTx|Selector16~0 , UTx|Selector16~0, TOP_TX, 1
instance = comp, \UTx|state.011 , UTx|state.011, TOP_TX, 1
instance = comp, \UTx|state.100~DUPLICATE , UTx|state.100~DUPLICATE, TOP_TX, 1
instance = comp, \UTx|Selector5~0 , UTx|Selector5~0, TOP_TX, 1
instance = comp, \UTx|bitIdx[0]~DUPLICATE , UTx|bitIdx[0]~DUPLICATE, TOP_TX, 1
instance = comp, \UTx|Selector17~0 , UTx|Selector17~0, TOP_TX, 1
instance = comp, \UTx|state.001~DUPLICATE , UTx|state.001~DUPLICATE, TOP_TX, 1
instance = comp, \UTx|Selector17~1 , UTx|Selector17~1, TOP_TX, 1
instance = comp, \UTx|state.100 , UTx|state.100, TOP_TX, 1
instance = comp, \UTx|Selector4~0 , UTx|Selector4~0, TOP_TX, 1
instance = comp, \UTx|bitIdx[1] , UTx|bitIdx[1], TOP_TX, 1
instance = comp, \UTx|Selector3~0 , UTx|Selector3~0, TOP_TX, 1
instance = comp, \UTx|bitIdx[2]~feeder , UTx|bitIdx[2]~feeder, TOP_TX, 1
instance = comp, \UTx|bitIdx[2] , UTx|bitIdx[2], TOP_TX, 1
instance = comp, \UTx|bitIdx[0] , UTx|bitIdx[0], TOP_TX, 1
instance = comp, \UTx|Selector18~0 , UTx|Selector18~0, TOP_TX, 1
instance = comp, \UTx|state.101 , UTx|state.101, TOP_TX, 1
instance = comp, \UTx|Selector0~0 , UTx|Selector0~0, TOP_TX, 1
instance = comp, \UTx|out~DUPLICATE , UTx|out~DUPLICATE, TOP_TX, 1
instance = comp, \reset~input , reset~input, TOP_TX, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, TOP_TX, 1
