# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do cla_gen_tb_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1 {C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:45 on Feb 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1" C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_tb.v 
# -- Compiling module cla_gen_tb
# 
# Top level modules:
# 	cla_gen_tb
# End time: 15:08:45 on Feb 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1 {C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:45 on Feb 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1" C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen.v 
# -- Compiling module cla_gen
# 
# Top level modules:
# 	cla_gen
# End time: 15:08:45 on Feb 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1 {C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:45 on Feb 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1" C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 15:08:45 on Feb 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_test/.. {C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_test/../cla_gen_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:45 on Feb 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_test/.." C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_test/../cla_gen_tb.v 
# -- Compiling module cla_gen_tb
# 
# Top level modules:
# 	cla_gen_tb
# End time: 15:08:45 on Feb 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cla_gen_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cla_gen_tb 
# Start time: 15:08:46 on Feb 13,2024
# Loading work.cla_gen_tb
# Loading work.cla_gen
# Loading work.full_adder
# ** Warning: (vsim-3015) C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_test/../cla_gen_tb.v(12): [PCDPC] - Port size (33) does not match connection size (1) for port 'Cout'. The port definition is at: C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_gen_tb/DUT File: C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
add wave -position end sim:/cla_gen_tb/DUT/*
restart
# ** Warning: (vsim-3015) C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_test/../cla_gen_tb.v(12): [PCDPC] - Port size (33) does not match connection size (1) for port 'Cout'. The port definition is at: C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_gen_tb/DUT File: C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen.v
run 500 ns
do cla_gen_tb_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1 {C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:52 on Feb 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1" C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_tb.v 
# -- Compiling module cla_gen_tb
# 
# Top level modules:
# 	cla_gen_tb
# End time: 15:12:52 on Feb 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1 {C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:52 on Feb 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1" C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen.v 
# -- Compiling module cla_gen
# 
# Top level modules:
# 	cla_gen
# End time: 15:12:52 on Feb 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1 {C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:52 on Feb 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1" C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 15:12:52 on Feb 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_test/.. {C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_test/../cla_gen_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:52 on Feb 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_test/.." C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_test/../cla_gen_tb.v 
# -- Compiling module cla_gen_tb
# 
# Top level modules:
# 	cla_gen_tb
# End time: 15:12:53 on Feb 13,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cla_gen_tb
# End time: 15:12:53 on Feb 13,2024, Elapsed time: 0:04:07
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cla_gen_tb 
# Start time: 15:12:53 on Feb 13,2024
# Loading work.cla_gen_tb
# Loading work.cla_gen
# Loading work.full_adder
# ** Warning: (vsim-3015) C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_test/../cla_gen_tb.v(12): [PCDPC] - Port size (33) does not match connection size (1) for port 'Cout'. The port definition is at: C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_gen_tb/DUT File: C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
add wave -position end sim:/cla_gen_tb/DUT/*
restart
# ** Warning: (vsim-3015) C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_test/../cla_gen_tb.v(12): [PCDPC] - Port size (33) does not match connection size (1) for port 'Cout'. The port definition is at: C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_gen_tb/DUT File: C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen.v
run 500 ns
do cla_gen_tb_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1 {C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:04 on Feb 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1" C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_tb.v 
# -- Compiling module cla_gen_tb
# 
# Top level modules:
# 	cla_gen_tb
# End time: 15:18:04 on Feb 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1 {C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:04 on Feb 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1" C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen.v 
# -- Compiling module cla_gen
# 
# Top level modules:
# 	cla_gen
# End time: 15:18:04 on Feb 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1 {C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:04 on Feb 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1" C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 15:18:04 on Feb 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_test/.. {C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_test/../cla_gen_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:04 on Feb 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_test/.." C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_test/../cla_gen_tb.v 
# -- Compiling module cla_gen_tb
# 
# Top level modules:
# 	cla_gen_tb
# End time: 15:18:05 on Feb 13,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cla_gen_tb
# End time: 15:18:06 on Feb 13,2024, Elapsed time: 0:05:13
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cla_gen_tb 
# Start time: 15:18:06 on Feb 13,2024
# Loading work.cla_gen_tb
# Loading work.cla_gen
# Loading work.full_adder
# ** Warning: (vsim-3015) C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_test/../cla_gen_tb.v(12): [PCDPC] - Port size (33) does not match connection size (1) for port 'Cout'. The port definition is at: C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_gen_tb/DUT File: C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
add wave -position end sim:/cla_gen_tb/DUT/*
restart
# ** Warning: (vsim-3015) C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen_test/../cla_gen_tb.v(12): [PCDPC] - Port size (33) does not match connection size (1) for port 'Cout'. The port definition is at: C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_gen_tb/DUT File: C:/Users/sheng/Documents/ELEC374/ELEC374/laboratory_project_phase1/cla_gen.v
run 500 ns
# End time: 15:19:34 on Feb 13,2024, Elapsed time: 0:01:28
# Errors: 0, Warnings: 2
