inst_rom.v,verilog,xil_defaultlib,../../../../pipeline_CPU.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
