

Implementation tool: Xilinx Vivado v.2018.3
Project:             Assignment
Solution:            solution1
Device target:       xa7z030fbv484-1i
Report date:         Thu Feb 28 11:58:55 +0100 2019

#=== Post-Implementation Resource usage ===
SLICE:           46
LUT:            133
FF:              81
DSP:              5
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.440
CP achieved post-implementation:    6.040
Timing met
