
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: ./designs/mythcore/src/mythcore.v
Parsing SystemVerilog input from `./designs/mythcore/src/mythcore.v' to AST representation.
Generating RTLIL representation for module `\clk_gate'.
Generating RTLIL representation for module `\mythcore'.
Warning: Replacing memory \CPU_Xreg_value_a5 with list of registers. See ./designs/mythcore/src/mythcore_test_gen.v:694
Warning: Replacing memory \CPU_Xreg_value_a4 with list of registers. See ./designs/mythcore/src/mythcore_test_gen.v:693
Warning: Replacing memory \CPU_Dmem_value_a5 with list of registers. See ./designs/mythcore/src/mythcore_test_gen.v:684
Successfully finished Verilog frontend.

2. Generating Graphviz representation of design.
Writing dot description to `/openLANE_flow/designs/mythcore/runs/30-07_05-42/tmp/synthesis/hierarchy.dot'.
Dumping module mythcore to page 1.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \mythcore
Used module:     \clk_gate

3.2. Analyzing design hierarchy..
Top module:  \mythcore
Used module:     \clk_gate
Removed 0 unused modules.
Mapping positional arguments of cell mythcore.gen_clkP_CPU_rs2_valid_a2 (clk_gate).
Mapping positional arguments of cell mythcore.gen_clkP_CPU_rs1_valid_a2 (clk_gate).
Mapping positional arguments of cell mythcore.gen_clkP_CPU_rd_valid_a5 (clk_gate).
Mapping positional arguments of cell mythcore.gen_clkP_CPU_rd_valid_a4 (clk_gate).
Mapping positional arguments of cell mythcore.gen_clkP_CPU_rd_valid_a3 (clk_gate).
Mapping positional arguments of cell mythcore.gen_clkP_CPU_rd_valid_a2 (clk_gate).
Mapping positional arguments of cell mythcore.gen_clkP_CPU_dmem_rd_en_a5 (clk_gate).

4. Executing TRIBUF pass.

5. Executing SYNTH pass.

5.1. Executing HIERARCHY pass (managing design hierarchy).

5.1.1. Analyzing design hierarchy..
Top module:  \mythcore
Used module:     \clk_gate

5.1.2. Analyzing design hierarchy..
Top module:  \mythcore
Used module:     \clk_gate
Removed 0 unused modules.

5.2. Executing PROC pass (convert processes to netlists).

5.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$./designs/mythcore/src/mythcore_test_gen.v:0$965 in module mythcore.
Marked 1 switch rules as full_case in process $proc$./designs/mythcore/src/mythcore_test_gen.v:0$965 in module mythcore.
Removed 1 dead cases from process $proc$./designs/mythcore/src/mythcore_test_gen.v:0$962 in module mythcore.
Marked 1 switch rules as full_case in process $proc$./designs/mythcore/src/mythcore_test_gen.v:0$962 in module mythcore.
Removed 1 dead cases from process $proc$./designs/mythcore/src/mythcore_test_gen.v:0$959 in module mythcore.
Marked 1 switch rules as full_case in process $proc$./designs/mythcore/src/mythcore_test_gen.v:0$959 in module mythcore.
Marked 1 switch rules as full_case in process $proc$./designs/mythcore/src/mythcore_test_gen.v:0$956 in module mythcore.
Removed a total of 3 dead cases.

5.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 412 assignments to connections.

5.2.4. Executing PROC_INIT pass (extract init attributes).

5.2.5. Executing PROC_ARST pass (detect async resets in processes).

5.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$965'.
     1/1: $1$mem2reg_rd$\CPU_Dmem_value_a5$./designs/mythcore/src/mythcore.v:311$132_DATA[31:0]$967
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$962'.
     1/1: $1$mem2reg_rd$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:293$131_DATA[31:0]$964
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$959'.
     1/1: $1$mem2reg_rd$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:291$130_DATA[31:0]$961
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$956'.
     1/1: $1$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$958
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$857'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$853'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$849'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$845'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$841'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$837'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$833'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$829'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$825'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$821'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$817'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$813'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$809'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$805'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$801'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$797'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$793'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$787'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$781'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$775'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$769'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$763'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$757'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$751'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$745'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$739'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$733'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$727'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$721'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$715'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$709'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$703'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$697'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$691'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$685'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$679'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$673'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$667'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$661'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$655'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$649'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$643'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$637'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$631'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$625'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$619'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$613'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$607'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$601'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$599'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$597'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$595'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$593'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$591'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$589'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$587'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$585'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$583'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$581'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$579'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$577'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$575'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$573'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$571'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$569'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$567'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$565'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$563'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$561'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$559'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$557'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$555'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$553'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$551'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$549'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$547'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$545'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$543'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$541'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$539'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$537'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$535'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$533'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$531'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$529'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$527'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$525'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$523'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$521'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$519'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$517'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$515'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$513'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$511'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$509'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$507'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$505'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$503'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$501'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$499'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$497'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$495'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$493'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$491'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$489'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$487'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$485'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$483'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$481'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$479'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$477'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$475'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$473'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$471'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$469'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$467'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$465'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$463'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$461'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$459'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$457'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$455'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$453'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$451'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$449'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$447'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$445'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$443'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:239$440'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:676$259'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:675$258'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:672$257'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:671$256'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:668$255'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:667$254'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:664$253'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:661$252'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:660$251'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:657$250'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:654$249'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:651$248'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:648$247'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:645$246'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:642$245'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:639$244'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:638$243'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:637$242'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:636$241'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:633$240'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:632$239'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:631$238'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:628$237'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:627$236'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:626$235'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:625$234'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:622$233'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:621$232'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:620$231'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:617$230'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:614$229'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:613$228'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:610$227'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:609$226'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:606$225'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:605$224'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:604$223'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:603$222'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:600$221'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:599$220'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:596$219'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:595$218'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:592$217'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:591$216'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:588$215'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:587$214'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:584$213'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:583$212'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:580$211'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:579$210'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:576$209'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:575$208'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:572$207'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:571$206'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:568$205'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:567$204'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:564$203'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:563$202'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:560$201'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:559$200'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:556$199'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:555$198'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:554$197'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:553$196'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:550$195'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:549$194'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:548$193'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:547$192'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:544$191'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:543$190'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:542$189'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:539$188'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:538$187'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:535$186'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:534$185'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:531$184'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:530$183'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:527$182'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:526$181'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:523$180'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:522$179'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:519$178'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:518$177'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:515$176'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:514$175'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:511$174'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:510$173'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:509$172'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:508$171'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:505$170'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:504$169'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:503$168'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:502$167'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:499$166'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:498$165'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:497$164'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:496$163'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:493$162'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:492$161'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:491$160'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:490$159'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:487$158'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:486$157'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:485$156'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:484$155'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:481$154'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:480$153'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:479$152'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:478$151'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:475$150'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:474$149'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:471$148'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:470$147'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:467$146'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:466$145'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:463$144'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:462$143'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:459$142'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:458$141'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:455$140'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:454$139'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:451$138'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:450$137'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:447$136'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:444$135'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:441$134'.
Creating decoders for process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:438$133'.

5.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\mythcore.$mem2reg_rd$\CPU_Dmem_value_a5$./designs/mythcore/src/mythcore.v:311$132_DATA' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$965'.
No latch inferred for signal `\mythcore.$mem2reg_rd$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:293$131_DATA' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$962'.
No latch inferred for signal `\mythcore.$mem2reg_rd$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:291$130_DATA' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$959'.
No latch inferred for signal `\mythcore.$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$956'.
No latch inferred for signal `\mythcore.\CPU_Dmem_value_a4[0]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Dmem_value_a4[1]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Dmem_value_a4[2]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Dmem_value_a4[3]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Dmem_value_a4[4]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Dmem_value_a4[5]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Dmem_value_a4[6]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Dmem_value_a4[7]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Dmem_value_a4[8]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Dmem_value_a4[9]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Dmem_value_a4[10]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Dmem_value_a4[11]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Dmem_value_a4[12]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Dmem_value_a4[13]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Dmem_value_a4[14]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Dmem_value_a4[15]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Imem_instr_a1[0]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Imem_instr_a1[1]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Imem_instr_a1[2]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Imem_instr_a1[3]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Imem_instr_a1[4]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Imem_instr_a1[5]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Imem_instr_a1[6]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Imem_instr_a1[7]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Imem_instr_a1[8]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Imem_instr_a1[9]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Imem_instr_a1[10]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Imem_instr_a1[11]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[0]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[1]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[2]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[3]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[4]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[5]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[6]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[7]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[8]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[9]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[10]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[11]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[12]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[13]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[14]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[15]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[16]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[17]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[18]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[19]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[20]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[21]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[22]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[23]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[24]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[25]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[26]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[27]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[28]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[29]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[30]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\CPU_Xreg_value_a3[31]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\instrs[0]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\instrs[1]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\instrs[2]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\instrs[3]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\instrs[4]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\instrs[5]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\instrs[6]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\instrs[7]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\instrs[8]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\instrs[9]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\instrs[10]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.\instrs[11]' from process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a5$./designs/mythcore/src/mythcore.v:307$128' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$857'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a5$./designs/mythcore/src/mythcore.v:307$127' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$853'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a5$./designs/mythcore/src/mythcore.v:307$126' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$849'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a5$./designs/mythcore/src/mythcore.v:307$125' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$845'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a5$./designs/mythcore/src/mythcore.v:307$124' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$841'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a5$./designs/mythcore/src/mythcore.v:307$123' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$837'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a5$./designs/mythcore/src/mythcore.v:307$122' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$833'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a5$./designs/mythcore/src/mythcore.v:307$121' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$829'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a5$./designs/mythcore/src/mythcore.v:307$120' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$825'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a5$./designs/mythcore/src/mythcore.v:307$119' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$821'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a5$./designs/mythcore/src/mythcore.v:307$118' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$817'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a5$./designs/mythcore/src/mythcore.v:307$117' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$813'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a5$./designs/mythcore/src/mythcore.v:307$116' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$809'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a5$./designs/mythcore/src/mythcore.v:307$115' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$805'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a5$./designs/mythcore/src/mythcore.v:307$114' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$801'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a5$./designs/mythcore/src/mythcore.v:307$113' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$797'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$112' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$793'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$111' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$787'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$110' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$781'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$109' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$775'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$108' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$769'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$107' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$763'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$106' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$757'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$105' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$751'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$104' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$745'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$103' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$739'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$102' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$733'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$101' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$727'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$100' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$721'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$99' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$715'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$98' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$709'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$97' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$703'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$96' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$697'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$95' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$691'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$94' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$685'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$93' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$679'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$92' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$673'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$91' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$667'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$90' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$661'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$89' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$655'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$88' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$649'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$87' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$643'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$86' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$637'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$85' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$631'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$84' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$625'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$83' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$619'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$82' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$613'.
No latch inferred for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore.v:287$81' from process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:0$607'.

5.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$80' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$601'.
  created $dff cell `$procdff$1065' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[31]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$601'.
  created $dff cell `$procdff$1066' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$79' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$599'.
  created $dff cell `$procdff$1067' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[31]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$599'.
  created $dff cell `$procdff$1068' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$78' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$597'.
  created $dff cell `$procdff$1069' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[30]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$597'.
  created $dff cell `$procdff$1070' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$77' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$595'.
  created $dff cell `$procdff$1071' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[30]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$595'.
  created $dff cell `$procdff$1072' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$76' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$593'.
  created $dff cell `$procdff$1073' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[29]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$593'.
  created $dff cell `$procdff$1074' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$75' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$591'.
  created $dff cell `$procdff$1075' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[29]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$591'.
  created $dff cell `$procdff$1076' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$74' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$589'.
  created $dff cell `$procdff$1077' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[28]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$589'.
  created $dff cell `$procdff$1078' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$73' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$587'.
  created $dff cell `$procdff$1079' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[28]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$587'.
  created $dff cell `$procdff$1080' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$72' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$585'.
  created $dff cell `$procdff$1081' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[27]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$585'.
  created $dff cell `$procdff$1082' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$71' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$583'.
  created $dff cell `$procdff$1083' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[27]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$583'.
  created $dff cell `$procdff$1084' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$70' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$581'.
  created $dff cell `$procdff$1085' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[26]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$581'.
  created $dff cell `$procdff$1086' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$69' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$579'.
  created $dff cell `$procdff$1087' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[26]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$579'.
  created $dff cell `$procdff$1088' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$68' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$577'.
  created $dff cell `$procdff$1089' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[25]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$577'.
  created $dff cell `$procdff$1090' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$67' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$575'.
  created $dff cell `$procdff$1091' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[25]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$575'.
  created $dff cell `$procdff$1092' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$66' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$573'.
  created $dff cell `$procdff$1093' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[24]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$573'.
  created $dff cell `$procdff$1094' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$65' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$571'.
  created $dff cell `$procdff$1095' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[24]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$571'.
  created $dff cell `$procdff$1096' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$64' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$569'.
  created $dff cell `$procdff$1097' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[23]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$569'.
  created $dff cell `$procdff$1098' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$63' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$567'.
  created $dff cell `$procdff$1099' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[23]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$567'.
  created $dff cell `$procdff$1100' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$62' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$565'.
  created $dff cell `$procdff$1101' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[22]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$565'.
  created $dff cell `$procdff$1102' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$61' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$563'.
  created $dff cell `$procdff$1103' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[22]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$563'.
  created $dff cell `$procdff$1104' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$60' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$561'.
  created $dff cell `$procdff$1105' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[21]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$561'.
  created $dff cell `$procdff$1106' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$59' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$559'.
  created $dff cell `$procdff$1107' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[21]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$559'.
  created $dff cell `$procdff$1108' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$58' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$557'.
  created $dff cell `$procdff$1109' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[20]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$557'.
  created $dff cell `$procdff$1110' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$57' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$555'.
  created $dff cell `$procdff$1111' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[20]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$555'.
  created $dff cell `$procdff$1112' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$56' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$553'.
  created $dff cell `$procdff$1113' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[19]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$553'.
  created $dff cell `$procdff$1114' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$55' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$551'.
  created $dff cell `$procdff$1115' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[19]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$551'.
  created $dff cell `$procdff$1116' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$54' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$549'.
  created $dff cell `$procdff$1117' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[18]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$549'.
  created $dff cell `$procdff$1118' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$53' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$547'.
  created $dff cell `$procdff$1119' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[18]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$547'.
  created $dff cell `$procdff$1120' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$52' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$545'.
  created $dff cell `$procdff$1121' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[17]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$545'.
  created $dff cell `$procdff$1122' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$51' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$543'.
  created $dff cell `$procdff$1123' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[17]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$543'.
  created $dff cell `$procdff$1124' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$50' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$541'.
  created $dff cell `$procdff$1125' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[16]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$541'.
  created $dff cell `$procdff$1126' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$49' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$539'.
  created $dff cell `$procdff$1127' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[16]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$539'.
  created $dff cell `$procdff$1128' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$48' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$537'.
  created $dff cell `$procdff$1129' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[15]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$537'.
  created $dff cell `$procdff$1130' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$47' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$535'.
  created $dff cell `$procdff$1131' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[15]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$535'.
  created $dff cell `$procdff$1132' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$46' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$533'.
  created $dff cell `$procdff$1133' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[14]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$533'.
  created $dff cell `$procdff$1134' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$45' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$531'.
  created $dff cell `$procdff$1135' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[14]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$531'.
  created $dff cell `$procdff$1136' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$44' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$529'.
  created $dff cell `$procdff$1137' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[13]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$529'.
  created $dff cell `$procdff$1138' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$43' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$527'.
  created $dff cell `$procdff$1139' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[13]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$527'.
  created $dff cell `$procdff$1140' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$42' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$525'.
  created $dff cell `$procdff$1141' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[12]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$525'.
  created $dff cell `$procdff$1142' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$41' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$523'.
  created $dff cell `$procdff$1143' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[12]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$523'.
  created $dff cell `$procdff$1144' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$40' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$521'.
  created $dff cell `$procdff$1145' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[11]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$521'.
  created $dff cell `$procdff$1146' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$39' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$519'.
  created $dff cell `$procdff$1147' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[11]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$519'.
  created $dff cell `$procdff$1148' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$38' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$517'.
  created $dff cell `$procdff$1149' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[10]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$517'.
  created $dff cell `$procdff$1150' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$37' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$515'.
  created $dff cell `$procdff$1151' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[10]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$515'.
  created $dff cell `$procdff$1152' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$36' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$513'.
  created $dff cell `$procdff$1153' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[9]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$513'.
  created $dff cell `$procdff$1154' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$35' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$511'.
  created $dff cell `$procdff$1155' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[9]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$511'.
  created $dff cell `$procdff$1156' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$34' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$509'.
  created $dff cell `$procdff$1157' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[8]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$509'.
  created $dff cell `$procdff$1158' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$33' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$507'.
  created $dff cell `$procdff$1159' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[8]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$507'.
  created $dff cell `$procdff$1160' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$32' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$505'.
  created $dff cell `$procdff$1161' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[7]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$505'.
  created $dff cell `$procdff$1162' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$31' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$503'.
  created $dff cell `$procdff$1163' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[7]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$503'.
  created $dff cell `$procdff$1164' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$30' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$501'.
  created $dff cell `$procdff$1165' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[6]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$501'.
  created $dff cell `$procdff$1166' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$29' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$499'.
  created $dff cell `$procdff$1167' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[6]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$499'.
  created $dff cell `$procdff$1168' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$28' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$497'.
  created $dff cell `$procdff$1169' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[5]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$497'.
  created $dff cell `$procdff$1170' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$27' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$495'.
  created $dff cell `$procdff$1171' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[5]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$495'.
  created $dff cell `$procdff$1172' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$26' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$493'.
  created $dff cell `$procdff$1173' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[4]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$493'.
  created $dff cell `$procdff$1174' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$25' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$491'.
  created $dff cell `$procdff$1175' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[4]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$491'.
  created $dff cell `$procdff$1176' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$24' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$489'.
  created $dff cell `$procdff$1177' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[3]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$489'.
  created $dff cell `$procdff$1178' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$23' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$487'.
  created $dff cell `$procdff$1179' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[3]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$487'.
  created $dff cell `$procdff$1180' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$22' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$485'.
  created $dff cell `$procdff$1181' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[2]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$485'.
  created $dff cell `$procdff$1182' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$21' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$483'.
  created $dff cell `$procdff$1183' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[2]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$483'.
  created $dff cell `$procdff$1184' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$20' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$481'.
  created $dff cell `$procdff$1185' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[1]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$481'.
  created $dff cell `$procdff$1186' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$19' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$479'.
  created $dff cell `$procdff$1187' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[1]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$479'.
  created $dff cell `$procdff$1188' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a4$./designs/mythcore/src/mythcore_test_gen.v:694$18' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$477'.
  created $dff cell `$procdff$1189' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a5[0]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$477'.
  created $dff cell `$procdff$1190' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Xreg_value_a3$./designs/mythcore/src/mythcore_test_gen.v:693$17' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$475'.
  created $dff cell `$procdff$1191' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Xreg_value_a4[0]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$475'.
  created $dff cell `$procdff$1192' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a4$./designs/mythcore/src/mythcore_test_gen.v:684$16' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$473'.
  created $dff cell `$procdff$1193' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Dmem_value_a5[15]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$473'.
  created $dff cell `$procdff$1194' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a4$./designs/mythcore/src/mythcore_test_gen.v:684$15' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$471'.
  created $dff cell `$procdff$1195' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Dmem_value_a5[14]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$471'.
  created $dff cell `$procdff$1196' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a4$./designs/mythcore/src/mythcore_test_gen.v:684$14' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$469'.
  created $dff cell `$procdff$1197' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Dmem_value_a5[13]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$469'.
  created $dff cell `$procdff$1198' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a4$./designs/mythcore/src/mythcore_test_gen.v:684$13' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$467'.
  created $dff cell `$procdff$1199' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Dmem_value_a5[12]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$467'.
  created $dff cell `$procdff$1200' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a4$./designs/mythcore/src/mythcore_test_gen.v:684$12' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$465'.
  created $dff cell `$procdff$1201' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Dmem_value_a5[11]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$465'.
  created $dff cell `$procdff$1202' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a4$./designs/mythcore/src/mythcore_test_gen.v:684$11' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$463'.
  created $dff cell `$procdff$1203' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Dmem_value_a5[10]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$463'.
  created $dff cell `$procdff$1204' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a4$./designs/mythcore/src/mythcore_test_gen.v:684$10' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$461'.
  created $dff cell `$procdff$1205' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Dmem_value_a5[9]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$461'.
  created $dff cell `$procdff$1206' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a4$./designs/mythcore/src/mythcore_test_gen.v:684$9' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$459'.
  created $dff cell `$procdff$1207' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Dmem_value_a5[8]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$459'.
  created $dff cell `$procdff$1208' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a4$./designs/mythcore/src/mythcore_test_gen.v:684$8' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$457'.
  created $dff cell `$procdff$1209' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Dmem_value_a5[7]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$457'.
  created $dff cell `$procdff$1210' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a4$./designs/mythcore/src/mythcore_test_gen.v:684$7' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$455'.
  created $dff cell `$procdff$1211' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Dmem_value_a5[6]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$455'.
  created $dff cell `$procdff$1212' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a4$./designs/mythcore/src/mythcore_test_gen.v:684$6' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$453'.
  created $dff cell `$procdff$1213' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Dmem_value_a5[5]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$453'.
  created $dff cell `$procdff$1214' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a4$./designs/mythcore/src/mythcore_test_gen.v:684$5' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$451'.
  created $dff cell `$procdff$1215' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Dmem_value_a5[4]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$451'.
  created $dff cell `$procdff$1216' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a4$./designs/mythcore/src/mythcore_test_gen.v:684$4' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$449'.
  created $dff cell `$procdff$1217' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Dmem_value_a5[3]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$449'.
  created $dff cell `$procdff$1218' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a4$./designs/mythcore/src/mythcore_test_gen.v:684$3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$447'.
  created $dff cell `$procdff$1219' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Dmem_value_a5[2]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$447'.
  created $dff cell `$procdff$1220' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a4$./designs/mythcore/src/mythcore_test_gen.v:684$2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$445'.
  created $dff cell `$procdff$1221' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Dmem_value_a5[1]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$445'.
  created $dff cell `$procdff$1222' with positive edge clock.
Creating register for signal `\mythcore.$mem2bits$\CPU_Dmem_value_a4$./designs/mythcore/src/mythcore_test_gen.v:684$1' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$443'.
  created $dff cell `$procdff$1223' with positive edge clock.
Creating register for signal `\mythcore.\CPU_Dmem_value_a5[0]' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$443'.
  created $dff cell `$procdff$1224' with positive edge clock.
Creating register for signal `\mythcore.\out' using process `\mythcore.$proc$./designs/mythcore/src/mythcore.v:239$440'.
  created $dff cell `$procdff$1225' with positive edge clock.
Creating register for signal `\mythcore.\CPU_valid_taken_br_a5' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:676$259'.
  created $dff cell `$procdff$1226' with positive edge clock.
Creating register for signal `\mythcore.\CPU_valid_taken_br_a4' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:675$258'.
  created $dff cell `$procdff$1227' with positive edge clock.
Creating register for signal `\mythcore.\CPU_valid_load_a5' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:672$257'.
  created $dff cell `$procdff$1228' with positive edge clock.
Creating register for signal `\mythcore.\CPU_valid_load_a4' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:671$256'.
  created $dff cell `$procdff$1229' with positive edge clock.
Creating register for signal `\mythcore.\CPU_valid_jump_a5' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:668$255'.
  created $dff cell `$procdff$1230' with positive edge clock.
Creating register for signal `\mythcore.\CPU_valid_jump_a4' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:667$254'.
  created $dff cell `$procdff$1231' with positive edge clock.
Creating register for signal `\mythcore.\CPU_valid_a4' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:664$253'.
  created $dff cell `$procdff$1232' with positive edge clock.
Creating register for signal `\mythcore.\CPU_src2_value_a4' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:661$252'.
  created $dff cell `$procdff$1233' with positive edge clock.
Creating register for signal `\mythcore.\CPU_src2_value_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:660$251'.
  created $dff cell `$procdff$1234' with positive edge clock.
Creating register for signal `\mythcore.\CPU_src1_value_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:657$250'.
  created $dff cell `$procdff$1235' with positive edge clock.
Creating register for signal `\mythcore.\CPU_rs2_valid_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:654$249'.
  created $dff cell `$procdff$1236' with positive edge clock.
Creating register for signal `\mythcore.\CPU_rs2_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:651$248'.
  created $dff cell `$procdff$1237' with positive edge clock.
Creating register for signal `\mythcore.\CPU_rs1_valid_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:648$247'.
  created $dff cell `$procdff$1238' with positive edge clock.
Creating register for signal `\mythcore.\CPU_rs1_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:645$246'.
  created $dff cell `$procdff$1239' with positive edge clock.
Creating register for signal `\mythcore.\CPU_result_a4' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:642$245'.
  created $dff cell `$procdff$1240' with positive edge clock.
Creating register for signal `\mythcore.\CPU_reset_a4' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:639$244'.
  created $dff cell `$procdff$1241' with positive edge clock.
Creating register for signal `\mythcore.\CPU_reset_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:638$243'.
  created $dff cell `$procdff$1242' with positive edge clock.
Creating register for signal `\mythcore.\CPU_reset_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:637$242'.
  created $dff cell `$procdff$1243' with positive edge clock.
Creating register for signal `\mythcore.\CPU_reset_a1' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:636$241'.
  created $dff cell `$procdff$1244' with positive edge clock.
Creating register for signal `\mythcore.\CPU_rd_valid_a4' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:633$240'.
  created $dff cell `$procdff$1245' with positive edge clock.
Creating register for signal `\mythcore.\CPU_rd_valid_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:632$239'.
  created $dff cell `$procdff$1246' with positive edge clock.
Creating register for signal `\mythcore.\CPU_rd_valid_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:631$238'.
  created $dff cell `$procdff$1247' with positive edge clock.
Creating register for signal `\mythcore.\CPU_rd_a5' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:628$237'.
  created $dff cell `$procdff$1248' with positive edge clock.
Creating register for signal `\mythcore.\CPU_rd_a4' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:627$236'.
  created $dff cell `$procdff$1249' with positive edge clock.
Creating register for signal `\mythcore.\CPU_rd_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:626$235'.
  created $dff cell `$procdff$1250' with positive edge clock.
Creating register for signal `\mythcore.\CPU_rd_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:625$234'.
  created $dff cell `$procdff$1251' with positive edge clock.
Creating register for signal `\mythcore.\CPU_pc_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:622$233'.
  created $dff cell `$procdff$1252' with positive edge clock.
Creating register for signal `\mythcore.\CPU_pc_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:621$232'.
  created $dff cell `$procdff$1253' with positive edge clock.
Creating register for signal `\mythcore.\CPU_pc_a1' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:620$231'.
  created $dff cell `$procdff$1254' with positive edge clock.
Creating register for signal `\mythcore.\CPU_jalr_tgt_pc_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:617$230'.
  created $dff cell `$procdff$1255' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_xori_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:614$229'.
  created $dff cell `$procdff$1256' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_xori_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:613$228'.
  created $dff cell `$procdff$1257' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_xor_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:610$227'.
  created $dff cell `$procdff$1258' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_xor_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:609$226'.
  created $dff cell `$procdff$1259' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sw_a5' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:606$225'.
  created $dff cell `$procdff$1260' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sw_a4' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:605$224'.
  created $dff cell `$procdff$1261' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sw_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:604$223'.
  created $dff cell `$procdff$1262' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sw_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:603$222'.
  created $dff cell `$procdff$1263' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sub_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:600$221'.
  created $dff cell `$procdff$1264' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sub_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:599$220'.
  created $dff cell `$procdff$1265' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_srli_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:596$219'.
  created $dff cell `$procdff$1266' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_srli_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:595$218'.
  created $dff cell `$procdff$1267' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_srl_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:592$217'.
  created $dff cell `$procdff$1268' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_srl_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:591$216'.
  created $dff cell `$procdff$1269' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_srai_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:588$215'.
  created $dff cell `$procdff$1270' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_srai_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:587$214'.
  created $dff cell `$procdff$1271' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sra_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:584$213'.
  created $dff cell `$procdff$1272' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sra_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:583$212'.
  created $dff cell `$procdff$1273' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sltu_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:580$211'.
  created $dff cell `$procdff$1274' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sltu_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:579$210'.
  created $dff cell `$procdff$1275' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sltiu_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:576$209'.
  created $dff cell `$procdff$1276' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sltiu_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:575$208'.
  created $dff cell `$procdff$1277' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_slti_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:572$207'.
  created $dff cell `$procdff$1278' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_slti_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:571$206'.
  created $dff cell `$procdff$1279' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_slt_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:568$205'.
  created $dff cell `$procdff$1280' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_slt_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:567$204'.
  created $dff cell `$procdff$1281' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_slli_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:564$203'.
  created $dff cell `$procdff$1282' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_slli_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:563$202'.
  created $dff cell `$procdff$1283' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sll_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:560$201'.
  created $dff cell `$procdff$1284' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sll_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:559$200'.
  created $dff cell `$procdff$1285' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sh_a5' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:556$199'.
  created $dff cell `$procdff$1286' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sh_a4' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:555$198'.
  created $dff cell `$procdff$1287' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sh_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:554$197'.
  created $dff cell `$procdff$1288' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sh_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:553$196'.
  created $dff cell `$procdff$1289' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sb_a5' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:550$195'.
  created $dff cell `$procdff$1290' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sb_a4' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:549$194'.
  created $dff cell `$procdff$1291' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sb_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:548$193'.
  created $dff cell `$procdff$1292' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_sb_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:547$192'.
  created $dff cell `$procdff$1293' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_s_instr_a4' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:544$191'.
  created $dff cell `$procdff$1294' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_s_instr_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:543$190'.
  created $dff cell `$procdff$1295' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_s_instr_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:542$189'.
  created $dff cell `$procdff$1296' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_ori_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:539$188'.
  created $dff cell `$procdff$1297' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_ori_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:538$187'.
  created $dff cell `$procdff$1298' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_or_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:535$186'.
  created $dff cell `$procdff$1299' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_or_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:534$185'.
  created $dff cell `$procdff$1300' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_lui_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:531$184'.
  created $dff cell `$procdff$1301' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_lui_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:530$183'.
  created $dff cell `$procdff$1302' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_load_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:527$182'.
  created $dff cell `$procdff$1303' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_load_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:526$181'.
  created $dff cell `$procdff$1304' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_jump_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:523$180'.
  created $dff cell `$procdff$1305' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_jump_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:522$179'.
  created $dff cell `$procdff$1306' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_jalr_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:519$178'.
  created $dff cell `$procdff$1307' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_jalr_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:518$177'.
  created $dff cell `$procdff$1308' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_jal_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:515$176'.
  created $dff cell `$procdff$1309' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_jal_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:514$175'.
  created $dff cell `$procdff$1310' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_bne_a5' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:511$174'.
  created $dff cell `$procdff$1311' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_bne_a4' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:510$173'.
  created $dff cell `$procdff$1312' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_bne_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:509$172'.
  created $dff cell `$procdff$1313' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_bne_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:508$171'.
  created $dff cell `$procdff$1314' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_bltu_a5' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:505$170'.
  created $dff cell `$procdff$1315' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_bltu_a4' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:504$169'.
  created $dff cell `$procdff$1316' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_bltu_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:503$168'.
  created $dff cell `$procdff$1317' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_bltu_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:502$167'.
  created $dff cell `$procdff$1318' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_blt_a5' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:499$166'.
  created $dff cell `$procdff$1319' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_blt_a4' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:498$165'.
  created $dff cell `$procdff$1320' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_blt_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:497$164'.
  created $dff cell `$procdff$1321' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_blt_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:496$163'.
  created $dff cell `$procdff$1322' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_bgeu_a5' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:493$162'.
  created $dff cell `$procdff$1323' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_bgeu_a4' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:492$161'.
  created $dff cell `$procdff$1324' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_bgeu_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:491$160'.
  created $dff cell `$procdff$1325' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_bgeu_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:490$159'.
  created $dff cell `$procdff$1326' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_bge_a5' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:487$158'.
  created $dff cell `$procdff$1327' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_bge_a4' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:486$157'.
  created $dff cell `$procdff$1328' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_bge_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:485$156'.
  created $dff cell `$procdff$1329' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_bge_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:484$155'.
  created $dff cell `$procdff$1330' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_beq_a5' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:481$154'.
  created $dff cell `$procdff$1331' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_beq_a4' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:480$153'.
  created $dff cell `$procdff$1332' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_beq_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:479$152'.
  created $dff cell `$procdff$1333' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_beq_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:478$151'.
  created $dff cell `$procdff$1334' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_auipc_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:475$150'.
  created $dff cell `$procdff$1335' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_auipc_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:474$149'.
  created $dff cell `$procdff$1336' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_andi_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:471$148'.
  created $dff cell `$procdff$1337' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_andi_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:470$147'.
  created $dff cell `$procdff$1338' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_and_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:467$146'.
  created $dff cell `$procdff$1339' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_and_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:466$145'.
  created $dff cell `$procdff$1340' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_addi_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:463$144'.
  created $dff cell `$procdff$1341' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_addi_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:462$143'.
  created $dff cell `$procdff$1342' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_add_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:459$142'.
  created $dff cell `$procdff$1343' with positive edge clock.
Creating register for signal `\mythcore.\CPU_is_add_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:458$141'.
  created $dff cell `$procdff$1344' with positive edge clock.
Creating register for signal `\mythcore.\CPU_inc_pc_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:455$140'.
  created $dff cell `$procdff$1345' with positive edge clock.
Creating register for signal `\mythcore.\CPU_inc_pc_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:454$139'.
  created $dff cell `$procdff$1346' with positive edge clock.
Creating register for signal `\mythcore.\CPU_imm_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:451$138'.
  created $dff cell `$procdff$1347' with positive edge clock.
Creating register for signal `\mythcore.\CPU_imm_a2' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:450$137'.
  created $dff cell `$procdff$1348' with positive edge clock.
Creating register for signal `\mythcore.\CPU_imem_rd_en_a1' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:447$136'.
  created $dff cell `$procdff$1349' with positive edge clock.
Creating register for signal `\mythcore.\CPU_imem_rd_addr_a1' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:444$135'.
  created $dff cell `$procdff$1350' with positive edge clock.
Creating register for signal `\mythcore.\CPU_dmem_rd_data_a5' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:441$134'.
  created $dff cell `$procdff$1351' with positive edge clock.
Creating register for signal `\mythcore.\CPU_br_tgt_pc_a3' using process `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:438$133'.
  created $dff cell `$procdff$1352' with positive edge clock.

5.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$965'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$965'.
Found and cleaned up 1 empty switch in `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$962'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$962'.
Found and cleaned up 1 empty switch in `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$959'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$959'.
Found and cleaned up 1 empty switch in `\mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$956'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$956'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:0$859'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$857'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$853'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$849'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$845'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$841'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$837'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$833'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$829'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$825'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$821'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$817'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$813'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$809'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$805'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$801'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$797'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$793'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$787'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$781'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$775'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$769'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$763'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$757'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$751'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$745'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$739'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$733'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$727'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$721'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$715'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$709'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$703'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$697'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$691'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$685'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$679'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$673'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$667'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$661'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$655'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$649'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$643'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$637'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$631'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$625'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$619'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$613'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:0$607'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$601'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$599'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$597'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$595'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$593'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$591'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$589'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$587'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$585'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$583'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$581'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$579'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$577'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$575'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$573'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$571'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$569'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$567'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$565'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$563'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$561'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$559'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$557'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$555'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$553'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$551'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$549'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$547'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$545'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$543'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$541'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$539'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$537'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$535'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$533'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$531'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$529'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$527'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$525'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$523'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$521'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$519'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$517'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$515'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$513'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$511'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$509'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$507'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$505'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$503'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$501'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$499'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$497'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$495'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$493'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$491'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$489'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$487'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$485'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$483'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$481'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$479'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:694$477'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:693$475'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$473'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$471'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$469'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$467'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$465'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$463'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$461'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$459'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$457'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$455'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$453'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$451'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$449'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$447'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$445'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:684$443'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore.v:239$440'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:676$259'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:675$258'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:672$257'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:671$256'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:668$255'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:667$254'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:664$253'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:661$252'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:660$251'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:657$250'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:654$249'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:651$248'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:648$247'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:645$246'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:642$245'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:639$244'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:638$243'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:637$242'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:636$241'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:633$240'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:632$239'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:631$238'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:628$237'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:627$236'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:626$235'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:625$234'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:622$233'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:621$232'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:620$231'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:617$230'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:614$229'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:613$228'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:610$227'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:609$226'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:606$225'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:605$224'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:604$223'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:603$222'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:600$221'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:599$220'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:596$219'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:595$218'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:592$217'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:591$216'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:588$215'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:587$214'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:584$213'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:583$212'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:580$211'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:579$210'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:576$209'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:575$208'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:572$207'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:571$206'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:568$205'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:567$204'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:564$203'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:563$202'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:560$201'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:559$200'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:556$199'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:555$198'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:554$197'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:553$196'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:550$195'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:549$194'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:548$193'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:547$192'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:544$191'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:543$190'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:542$189'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:539$188'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:538$187'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:535$186'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:534$185'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:531$184'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:530$183'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:527$182'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:526$181'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:523$180'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:522$179'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:519$178'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:518$177'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:515$176'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:514$175'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:511$174'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:510$173'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:509$172'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:508$171'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:505$170'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:504$169'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:503$168'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:502$167'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:499$166'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:498$165'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:497$164'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:496$163'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:493$162'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:492$161'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:491$160'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:490$159'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:487$158'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:486$157'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:485$156'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:484$155'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:481$154'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:480$153'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:479$152'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:478$151'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:475$150'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:474$149'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:471$148'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:470$147'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:467$146'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:466$145'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:463$144'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:462$143'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:459$142'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:458$141'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:455$140'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:454$139'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:451$138'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:450$137'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:447$136'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:444$135'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:441$134'.
Removing empty process `mythcore.$proc$./designs/mythcore/src/mythcore_test_gen.v:438$133'.
Cleaned up 4 empty switches.

5.3. Executing FLATTEN pass (flatten design).
Deleting now unused module clk_gate.
<suppressed ~7 debug messages>

5.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.
<suppressed ~43 debug messages>

5.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..
Removed 151 unused cells and 794 unused wires.
<suppressed ~223 debug messages>

5.6. Executing CHECK pass (checking for obvious problems).
checking module mythcore..
found and reported 0 problems.

5.7. Executing OPT pass (performing simple optimizations).

5.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.

5.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
<suppressed ~255 debug messages>
Removed a total of 85 cells.

5.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mythcore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~58 debug messages>

5.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mythcore.
    New ctrl vector for $pmux cell $procmux$1052: { $procmux$1064_CMP $procmux$1063_CMP $procmux$1062_CMP $procmux$1061_CMP $procmux$1060_CMP $procmux$1059_CMP $procmux$1058_CMP $procmux$1057_CMP $procmux$1056_CMP $auto$opt_reduce.cc:134:opt_mux$1354 $procmux$1053_CMP }
  Optimizing cells in module \mythcore.
Performed a total of 1 changes.

5.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
Removed a total of 0 cells.

5.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 5 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 6 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 7 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 8 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 9 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 10 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 11 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 12 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 13 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 14 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 15 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 16 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 17 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 18 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 19 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 20 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 21 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 22 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 23 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 24 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 25 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 26 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 27 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 28 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 29 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 30 on $procdff$1350 ($dff) from module mythcore.
Setting constant 0-bit at position 31 on $procdff$1350 ($dff) from module mythcore.

5.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..
Removed 0 unused cells and 89 unused wires.
<suppressed ~5 debug messages>

5.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.

5.7.9. Rerunning OPT passes. (Maybe there is more to do..)

5.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mythcore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~58 debug messages>

5.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mythcore.
Performed a total of 0 changes.

5.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
Removed a total of 0 cells.

5.7.13. Executing OPT_DFF pass (perform DFF optimizations).

5.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..

5.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.

5.7.16. Finished OPT passes. (There is nothing left to do.)

5.8. Executing FSM pass (extract and optimize FSM).

5.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking mythcore.CPU_imm_a2 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking mythcore.CPU_rd_a2 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking mythcore.CPU_rs1_a2 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking mythcore.CPU_rs2_a2 as FSM state register:
    Users of register don't seem to benefit from recoding.

5.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..

5.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

5.9. Executing OPT pass (performing simple optimizations).

5.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.

5.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
Removed a total of 0 cells.

5.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mythcore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~58 debug messages>

5.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mythcore.
Performed a total of 0 changes.

5.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
Removed a total of 0 cells.

5.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1254 ($dff) from module mythcore (D = { $ternary$./designs/mythcore/src/mythcore.v:47$265_Y [31:6] $ternary$./designs/mythcore/src/mythcore.v:47$265_Y [1:0] }, Q = { \CPU_pc_a1 [31:6] \CPU_pc_a1 [1:0] }, rval = 28'0000000000000000000000000000).
Adding SRST signal on $procdff$1224 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:306$924_Y, Q = \CPU_Dmem_value_a5[0], rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$1356 ($sdff) from module mythcore (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[0]).
Adding SRST signal on $procdff$1222 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:306$926_Y, Q = \CPU_Dmem_value_a5[1], rval = 1).
Adding EN signal on $auto$opt_dff.cc:702:run$1358 ($sdff) from module mythcore (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[1]).
Adding SRST signal on $procdff$1220 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:306$928_Y, Q = \CPU_Dmem_value_a5[2], rval = 2).
Adding EN signal on $auto$opt_dff.cc:702:run$1360 ($sdff) from module mythcore (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[2]).
Adding SRST signal on $procdff$1218 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:306$930_Y, Q = \CPU_Dmem_value_a5[3], rval = 3).
Adding EN signal on $auto$opt_dff.cc:702:run$1362 ($sdff) from module mythcore (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[3]).
Adding SRST signal on $procdff$1216 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:306$932_Y, Q = \CPU_Dmem_value_a5[4], rval = 4).
Adding EN signal on $auto$opt_dff.cc:702:run$1364 ($sdff) from module mythcore (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[4]).
Adding SRST signal on $procdff$1214 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:306$934_Y, Q = \CPU_Dmem_value_a5[5], rval = 5).
Adding EN signal on $auto$opt_dff.cc:702:run$1366 ($sdff) from module mythcore (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[5]).
Adding SRST signal on $procdff$1212 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:306$936_Y, Q = \CPU_Dmem_value_a5[6], rval = 6).
Adding EN signal on $auto$opt_dff.cc:702:run$1368 ($sdff) from module mythcore (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[6]).
Adding SRST signal on $procdff$1210 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:306$938_Y, Q = \CPU_Dmem_value_a5[7], rval = 7).
Adding EN signal on $auto$opt_dff.cc:702:run$1370 ($sdff) from module mythcore (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[7]).
Adding SRST signal on $procdff$1208 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:306$940_Y, Q = \CPU_Dmem_value_a5[8], rval = 8).
Adding EN signal on $auto$opt_dff.cc:702:run$1372 ($sdff) from module mythcore (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[8]).
Adding SRST signal on $procdff$1206 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:306$942_Y, Q = \CPU_Dmem_value_a5[9], rval = 9).
Adding EN signal on $auto$opt_dff.cc:702:run$1374 ($sdff) from module mythcore (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[9]).
Adding SRST signal on $procdff$1204 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:306$944_Y, Q = \CPU_Dmem_value_a5[10], rval = 10).
Adding EN signal on $auto$opt_dff.cc:702:run$1376 ($sdff) from module mythcore (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[10]).
Adding SRST signal on $procdff$1202 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:306$946_Y, Q = \CPU_Dmem_value_a5[11], rval = 11).
Adding EN signal on $auto$opt_dff.cc:702:run$1378 ($sdff) from module mythcore (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[11]).
Adding SRST signal on $procdff$1200 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:306$948_Y, Q = \CPU_Dmem_value_a5[12], rval = 12).
Adding EN signal on $auto$opt_dff.cc:702:run$1380 ($sdff) from module mythcore (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[12]).
Adding SRST signal on $procdff$1198 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:306$950_Y, Q = \CPU_Dmem_value_a5[13], rval = 13).
Adding EN signal on $auto$opt_dff.cc:702:run$1382 ($sdff) from module mythcore (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[13]).
Adding SRST signal on $procdff$1196 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:306$952_Y, Q = \CPU_Dmem_value_a5[14], rval = 14).
Adding EN signal on $auto$opt_dff.cc:702:run$1384 ($sdff) from module mythcore (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[14]).
Adding SRST signal on $procdff$1194 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:306$954_Y, Q = \CPU_Dmem_value_a5[15], rval = 15).
Adding EN signal on $auto$opt_dff.cc:702:run$1386 ($sdff) from module mythcore (D = \CPU_src2_value_a4, Q = \CPU_Dmem_value_a5[15]).
Adding SRST signal on $procdff$1192 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$860_Y, Q = \CPU_Xreg_value_a4[0], rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$1388 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[0]).
Adding SRST signal on $procdff$1188 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$862_Y, Q = \CPU_Xreg_value_a4[1], rval = 1).
Adding EN signal on $auto$opt_dff.cc:702:run$1390 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[1]).
Adding SRST signal on $procdff$1184 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$864_Y, Q = \CPU_Xreg_value_a4[2], rval = 2).
Adding EN signal on $auto$opt_dff.cc:702:run$1392 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[2]).
Adding SRST signal on $procdff$1180 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$866_Y, Q = \CPU_Xreg_value_a4[3], rval = 3).
Adding EN signal on $auto$opt_dff.cc:702:run$1394 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[3]).
Adding SRST signal on $procdff$1176 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$868_Y, Q = \CPU_Xreg_value_a4[4], rval = 4).
Adding EN signal on $auto$opt_dff.cc:702:run$1396 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[4]).
Adding SRST signal on $procdff$1172 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$870_Y, Q = \CPU_Xreg_value_a4[5], rval = 5).
Adding EN signal on $auto$opt_dff.cc:702:run$1398 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[5]).
Adding SRST signal on $procdff$1168 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$872_Y, Q = \CPU_Xreg_value_a4[6], rval = 6).
Adding EN signal on $auto$opt_dff.cc:702:run$1400 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[6]).
Adding SRST signal on $procdff$1164 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$874_Y, Q = \CPU_Xreg_value_a4[7], rval = 7).
Adding EN signal on $auto$opt_dff.cc:702:run$1402 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[7]).
Adding SRST signal on $procdff$1160 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$876_Y, Q = \CPU_Xreg_value_a4[8], rval = 8).
Adding EN signal on $auto$opt_dff.cc:702:run$1404 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[8]).
Adding SRST signal on $procdff$1156 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$878_Y, Q = \CPU_Xreg_value_a4[9], rval = 9).
Adding EN signal on $auto$opt_dff.cc:702:run$1406 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[9]).
Adding SRST signal on $procdff$1152 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$880_Y, Q = \CPU_Xreg_value_a4[10], rval = 10).
Adding EN signal on $auto$opt_dff.cc:702:run$1408 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[10]).
Adding SRST signal on $procdff$1148 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$882_Y, Q = \CPU_Xreg_value_a4[11], rval = 11).
Adding EN signal on $auto$opt_dff.cc:702:run$1410 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[11]).
Adding SRST signal on $procdff$1144 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$884_Y, Q = \CPU_Xreg_value_a4[12], rval = 12).
Adding EN signal on $auto$opt_dff.cc:702:run$1412 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[12]).
Adding SRST signal on $procdff$1140 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$886_Y, Q = \CPU_Xreg_value_a4[13], rval = 13).
Adding EN signal on $auto$opt_dff.cc:702:run$1414 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[13]).
Adding SRST signal on $procdff$1136 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$888_Y, Q = \CPU_Xreg_value_a4[14], rval = 14).
Adding EN signal on $auto$opt_dff.cc:702:run$1416 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[14]).
Adding SRST signal on $procdff$1132 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$890_Y, Q = \CPU_Xreg_value_a4[15], rval = 15).
Adding EN signal on $auto$opt_dff.cc:702:run$1418 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[15]).
Adding SRST signal on $procdff$1128 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$892_Y, Q = \CPU_Xreg_value_a4[16], rval = 16).
Adding EN signal on $auto$opt_dff.cc:702:run$1420 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[16]).
Adding SRST signal on $procdff$1124 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$894_Y, Q = \CPU_Xreg_value_a4[17], rval = 17).
Adding EN signal on $auto$opt_dff.cc:702:run$1422 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[17]).
Adding SRST signal on $procdff$1120 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$896_Y, Q = \CPU_Xreg_value_a4[18], rval = 18).
Adding EN signal on $auto$opt_dff.cc:702:run$1424 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[18]).
Adding SRST signal on $procdff$1116 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$898_Y, Q = \CPU_Xreg_value_a4[19], rval = 19).
Adding EN signal on $auto$opt_dff.cc:702:run$1426 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[19]).
Adding SRST signal on $procdff$1112 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$900_Y, Q = \CPU_Xreg_value_a4[20], rval = 20).
Adding EN signal on $auto$opt_dff.cc:702:run$1428 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[20]).
Adding SRST signal on $procdff$1108 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$902_Y, Q = \CPU_Xreg_value_a4[21], rval = 21).
Adding EN signal on $auto$opt_dff.cc:702:run$1430 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[21]).
Adding SRST signal on $procdff$1104 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$904_Y, Q = \CPU_Xreg_value_a4[22], rval = 22).
Adding EN signal on $auto$opt_dff.cc:702:run$1432 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[22]).
Adding SRST signal on $procdff$1100 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$906_Y, Q = \CPU_Xreg_value_a4[23], rval = 23).
Adding EN signal on $auto$opt_dff.cc:702:run$1434 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[23]).
Adding SRST signal on $procdff$1096 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$908_Y, Q = \CPU_Xreg_value_a4[24], rval = 24).
Adding EN signal on $auto$opt_dff.cc:702:run$1436 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[24]).
Adding SRST signal on $procdff$1092 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$910_Y, Q = \CPU_Xreg_value_a4[25], rval = 25).
Adding EN signal on $auto$opt_dff.cc:702:run$1438 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[25]).
Adding SRST signal on $procdff$1088 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$912_Y, Q = \CPU_Xreg_value_a4[26], rval = 26).
Adding EN signal on $auto$opt_dff.cc:702:run$1440 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[26]).
Adding SRST signal on $procdff$1084 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$914_Y, Q = \CPU_Xreg_value_a4[27], rval = 27).
Adding EN signal on $auto$opt_dff.cc:702:run$1442 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[27]).
Adding SRST signal on $procdff$1080 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$916_Y, Q = \CPU_Xreg_value_a4[28], rval = 28).
Adding EN signal on $auto$opt_dff.cc:702:run$1444 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[28]).
Adding SRST signal on $procdff$1076 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$918_Y, Q = \CPU_Xreg_value_a4[29], rval = 29).
Adding EN signal on $auto$opt_dff.cc:702:run$1446 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[29]).
Adding SRST signal on $procdff$1072 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$920_Y, Q = \CPU_Xreg_value_a4[30], rval = 30).
Adding EN signal on $auto$opt_dff.cc:702:run$1448 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[30]).
Adding SRST signal on $procdff$1068 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:286$922_Y, Q = \CPU_Xreg_value_a4[31], rval = 31).
Adding EN signal on $auto$opt_dff.cc:702:run$1450 ($sdff) from module mythcore (D = \CPU_rf_wr_data_a3, Q = \CPU_Xreg_value_a4[31]).

5.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..
Removed 96 unused cells and 96 unused wires.
<suppressed ~145 debug messages>

5.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.

5.9.9. Rerunning OPT passes. (Maybe there is more to do..)

5.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mythcore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

5.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mythcore.
Performed a total of 0 changes.

5.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.9.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1254 ($dff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:47$265_Y [5:2], Q = \CPU_pc_a1 [5:2], rval = 4'0000).

5.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..
Removed 1 unused cells and 0 unused wires.
<suppressed ~1 debug messages>

5.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.

5.9.16. Rerunning OPT passes. (Maybe there is more to do..)

5.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mythcore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

5.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mythcore.
Performed a total of 0 changes.

5.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
Removed a total of 0 cells.

5.9.20. Executing OPT_DFF pass (perform DFF optimizations).

5.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..

5.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.

5.9.23. Finished OPT passes. (There is nothing left to do.)

5.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 29 bits (of 32) from port B of cell mythcore.$add$./designs/mythcore/src/mythcore.v:57$268 ($add).
Removed top 4 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:60$270 ($eq).
Removed top 2 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:61$272 ($eq).
Removed top 2 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:62$274 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:64$278 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:66$281 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:67$283 ($eq).
Removed top 2 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:69$286 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:71$289 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:72$290 ($eq).
Removed top 3 bits (of 10) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:103$309 ($eq).
Removed top 2 bits (of 10) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:104$310 ($eq).
Removed top 5 bits (of 11) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:111$315 ($eq).
Removed top 5 bits (of 10) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:112$316 ($eq).
Removed top 1 bits (of 11) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:113$317 ($eq).
Removed top 1 bits (of 11) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:115$319 ($eq).
Removed top 1 bits (of 11) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:117$321 ($eq).
Removed top 1 bits (of 10) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:120$324 ($eq).
Removed top 1 bits (of 10) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:121$325 ($eq).
Removed top 3 bits (of 11) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:122$326 ($eq).
Removed top 1 bits (of 11) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:123$327 ($eq).
Removed top 3 bits (of 11) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:125$329 ($eq).
Removed top 2 bits (of 11) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:126$330 ($eq).
Removed top 2 bits (of 11) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:127$331 ($eq).
Removed top 1 bits (of 11) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:128$332 ($eq).
Removed top 5 bits (of 7) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:132$334 ($eq).
Removed top 1 bits (of 7) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:140$338 ($eq).
Removed top 2 bits (of 7) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:141$339 ($eq).
Removed top 3 bits (of 10) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:143$341 ($eq).
Removed top 31 bits (of 64) from port Y of cell mythcore.$add$./designs/mythcore/src/mythcore.v:173$353 ($add).
Removed top 31 bits (of 64) from port Y of cell mythcore.$add$./designs/mythcore/src/mythcore.v:174$354 ($add).
Removed top 32 bits (of 64) from port Y of cell mythcore.$or$./designs/mythcore/src/mythcore.v:175$355 ($or).
Removed top 32 bits (of 64) from port Y of cell mythcore.$or$./designs/mythcore/src/mythcore.v:176$356 ($or).
Removed top 32 bits (of 64) from port Y of cell mythcore.$xor$./designs/mythcore/src/mythcore.v:177$357 ($xor).
Removed top 32 bits (of 64) from port Y of cell mythcore.$xor$./designs/mythcore/src/mythcore.v:178$358 ($xor).
Removed top 32 bits (of 64) from port Y of cell mythcore.$and$./designs/mythcore/src/mythcore.v:179$359 ($and).
Removed top 32 bits (of 64) from port Y of cell mythcore.$and$./designs/mythcore/src/mythcore.v:180$360 ($and).
Removed top 31 bits (of 64) from port Y of cell mythcore.$sub$./designs/mythcore/src/mythcore.v:181$361 ($sub).
Removed top 63 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:182$364 ($mux).
Removed top 63 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:188$371 ($mux).
Removed top 31 bits (of 64) from port Y of cell mythcore.$add$./designs/mythcore/src/mythcore.v:193$374 ($add).
Removed top 29 bits (of 32) from port B of cell mythcore.$add$./designs/mythcore/src/mythcore.v:194$375 ($add).
Removed top 31 bits (of 64) from port Y of cell mythcore.$add$./designs/mythcore/src/mythcore.v:194$375 ($add).
Removed top 31 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:196$380 ($mux).
Removed top 31 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:195$381 ($mux).
Removed top 31 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:194$382 ($mux).
Removed top 31 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:193$383 ($mux).
Removed top 31 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:192$384 ($mux).
Removed top 32 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:173$405 ($mux).
Removed top 28 bits (of 32) from port A of cell mythcore.$lt$./designs/mythcore/src/mythcore.v:273$441 ($lt).
Removed top 4 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:284$611 ($eq).
Removed top 3 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:284$617 ($eq).
Removed top 3 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:284$623 ($eq).
Removed top 2 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:284$629 ($eq).
Removed top 2 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:284$635 ($eq).
Removed top 2 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:284$641 ($eq).
Removed top 2 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:284$647 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:284$653 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:284$659 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:284$665 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:284$671 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:284$677 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:284$683 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:284$689 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:284$695 ($eq).
Removed top 3 bits (of 4) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:304$799 ($eq).
Removed top 2 bits (of 4) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:304$803 ($eq).
Removed top 2 bits (of 4) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:304$807 ($eq).
Removed top 1 bits (of 4) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:304$811 ($eq).
Removed top 1 bits (of 4) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:304$815 ($eq).
Removed top 1 bits (of 4) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:304$819 ($eq).
Removed top 1 bits (of 4) from port B of cell mythcore.$eq$./designs/mythcore/src/mythcore.v:304$823 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$procmux$1002_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$procmux$1003_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$procmux$1004_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$procmux$1005_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$procmux$1006_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$procmux$1007_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$procmux$1008_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$procmux$1009_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mythcore.$procmux$1010_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mythcore.$procmux$1011_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mythcore.$procmux$1012_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mythcore.$procmux$1013_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell mythcore.$procmux$1014_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell mythcore.$procmux$1015_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell mythcore.$procmux$1016_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$procmux$1035_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$procmux$1036_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$procmux$1037_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$procmux$1038_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$procmux$1039_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$procmux$1040_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$procmux$1041_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell mythcore.$procmux$1042_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mythcore.$procmux$1043_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mythcore.$procmux$1044_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mythcore.$procmux$1045_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell mythcore.$procmux$1046_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell mythcore.$procmux$1047_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell mythcore.$procmux$1048_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell mythcore.$procmux$1049_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mythcore.$procmux$1057_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mythcore.$procmux$1058_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mythcore.$procmux$1059_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mythcore.$procmux$1060_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell mythcore.$procmux$1061_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell mythcore.$procmux$1062_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell mythcore.$procmux$1063_CMP0 ($eq).
Removed top 22 bits (of 32) from FF cell mythcore.$procdff$1134 ($dff).
Removed top 32 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:174$404 ($mux).
Removed top 1 bits (of 33) from port Y of cell mythcore.$add$./designs/mythcore/src/mythcore.v:174$354 ($add).
Removed top 32 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:175$403 ($mux).
Removed top 32 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:176$402 ($mux).
Removed top 32 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:177$401 ($mux).
Removed top 32 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:178$400 ($mux).
Removed top 32 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:179$399 ($mux).
Removed top 32 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:180$398 ($mux).
Removed top 32 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:181$397 ($mux).
Removed top 1 bits (of 33) from port Y of cell mythcore.$sub$./designs/mythcore/src/mythcore.v:181$361 ($sub).
Removed top 32 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:182$396 ($mux).
Removed top 32 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:183$395 ($mux).
Removed top 32 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:184$393 ($mux).
Removed top 32 bits (of 64) from port Y of cell mythcore.$shl$./designs/mythcore/src/mythcore.v:184$365 ($shl).
Removed top 32 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:185$392 ($mux).
Removed top 32 bits (of 64) from port Y of cell mythcore.$shr$./designs/mythcore/src/mythcore.v:185$366 ($shr).
Removed top 32 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:186$391 ($mux).
Removed top 32 bits (of 64) from port Y of cell mythcore.$shr$./designs/mythcore/src/mythcore.v:186$367 ($shr).
Removed top 32 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:187$390 ($mux).
Removed top 32 bits (of 64) from port Y of cell mythcore.$shl$./designs/mythcore/src/mythcore.v:187$368 ($shl).
Removed top 32 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:188$389 ($mux).
Removed top 32 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:189$388 ($mux).
Removed top 32 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:190$386 ($mux).
Removed top 32 bits (of 64) from port Y of cell mythcore.$shr$./designs/mythcore/src/mythcore.v:190$372 ($shr).
Removed top 32 bits (of 64) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:191$385 ($mux).
Removed top 32 bits (of 64) from port Y of cell mythcore.$shr$./designs/mythcore/src/mythcore.v:191$373 ($shr).
Removed top 1 bits (of 33) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:192$384 ($mux).
Removed top 1 bits (of 33) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:193$383 ($mux).
Removed top 1 bits (of 33) from port Y of cell mythcore.$add$./designs/mythcore/src/mythcore.v:193$374 ($add).
Removed top 1 bits (of 33) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:194$382 ($mux).
Removed top 1 bits (of 33) from mux cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:195$381 ($mux).
Removed top 1 bits (of 33) from port Y of cell mythcore.$add$./designs/mythcore/src/mythcore.v:194$375 ($add).
Removed cell mythcore.$ternary$./designs/mythcore/src/mythcore.v:196$380 ($mux).
Removed top 31 bits (of 64) from wire mythcore.$add$./designs/mythcore/src/mythcore.v:173$353_Y.
Removed top 32 bits (of 64) from wire mythcore.$add$./designs/mythcore/src/mythcore.v:174$354_Y.
Removed top 32 bits (of 64) from wire mythcore.$add$./designs/mythcore/src/mythcore.v:193$374_Y.
Removed top 32 bits (of 64) from wire mythcore.$and$./designs/mythcore/src/mythcore.v:179$359_Y.
Removed top 32 bits (of 64) from wire mythcore.$and$./designs/mythcore/src/mythcore.v:180$360_Y.
Removed top 32 bits (of 64) from wire mythcore.$or$./designs/mythcore/src/mythcore.v:175$355_Y.
Removed top 32 bits (of 64) from wire mythcore.$or$./designs/mythcore/src/mythcore.v:176$356_Y.
Removed top 22 bits (of 32) from wire mythcore.CPU_Xreg_value_a5[14].
Removed top 28 bits (of 32) from wire mythcore.CPU_imem_rd_addr_a1.

5.11. Executing PEEPOPT pass (run peephole optimizers).

5.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..
Removed 1 unused cells and 12 unused wires.
<suppressed ~2 debug messages>

5.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mythcore:
  creating $macc model for $add$./designs/mythcore/src/mythcore.v:158$343 ($add).
  creating $macc model for $add$./designs/mythcore/src/mythcore.v:161$344 ($add).
  creating $macc model for $add$./designs/mythcore/src/mythcore.v:173$353 ($add).
  creating $macc model for $add$./designs/mythcore/src/mythcore.v:174$354 ($add).
  creating $macc model for $add$./designs/mythcore/src/mythcore.v:193$374 ($add).
  creating $macc model for $add$./designs/mythcore/src/mythcore.v:194$375 ($add).
  creating $macc model for $add$./designs/mythcore/src/mythcore.v:57$268 ($add).
  creating $macc model for $sub$./designs/mythcore/src/mythcore.v:181$361 ($sub).
  creating $alu model for $macc $sub$./designs/mythcore/src/mythcore.v:181$361.
  creating $alu model for $macc $add$./designs/mythcore/src/mythcore.v:57$268.
  creating $alu model for $macc $add$./designs/mythcore/src/mythcore.v:194$375.
  creating $alu model for $macc $add$./designs/mythcore/src/mythcore.v:193$374.
  creating $alu model for $macc $add$./designs/mythcore/src/mythcore.v:174$354.
  creating $alu model for $macc $add$./designs/mythcore/src/mythcore.v:173$353.
  creating $alu model for $macc $add$./designs/mythcore/src/mythcore.v:161$344.
  creating $alu model for $macc $add$./designs/mythcore/src/mythcore.v:158$343.
  creating $alu model for $ge$./designs/mythcore/src/mythcore.v:209$419 ($ge): merged with $sub$./designs/mythcore/src/mythcore.v:181$361.
  creating $alu model for $lt$./designs/mythcore/src/mythcore.v:170$351 ($lt): merged with $sub$./designs/mythcore/src/mythcore.v:181$361.
  creating $alu model for $lt$./designs/mythcore/src/mythcore.v:171$352 ($lt): new $alu
  creating $alu model for $lt$./designs/mythcore/src/mythcore.v:273$441 ($lt): new $alu
  creating $alu model for $eq$./designs/mythcore/src/mythcore.v:206$414 ($eq): merged with $sub$./designs/mythcore/src/mythcore.v:181$361.
  creating $alu model for $ne$./designs/mythcore/src/mythcore.v:207$415 ($ne): merged with $sub$./designs/mythcore/src/mythcore.v:181$361.
  creating $alu cell for $lt$./designs/mythcore/src/mythcore.v:273$441: $auto$alumacc.cc:485:replace_alu$1464
  creating $alu cell for $add$./designs/mythcore/src/mythcore.v:158$343: $auto$alumacc.cc:485:replace_alu$1469
  creating $alu cell for $add$./designs/mythcore/src/mythcore.v:161$344: $auto$alumacc.cc:485:replace_alu$1472
  creating $alu cell for $lt$./designs/mythcore/src/mythcore.v:171$352: $auto$alumacc.cc:485:replace_alu$1475
  creating $alu cell for $add$./designs/mythcore/src/mythcore.v:173$353: $auto$alumacc.cc:485:replace_alu$1486
  creating $alu cell for $add$./designs/mythcore/src/mythcore.v:193$374: $auto$alumacc.cc:485:replace_alu$1489
  creating $alu cell for $add$./designs/mythcore/src/mythcore.v:194$375: $auto$alumacc.cc:485:replace_alu$1492
  creating $alu cell for $add$./designs/mythcore/src/mythcore.v:57$268: $auto$alumacc.cc:485:replace_alu$1495
  creating $alu cell for $add$./designs/mythcore/src/mythcore.v:174$354: $auto$alumacc.cc:485:replace_alu$1498
  creating $alu cell for $sub$./designs/mythcore/src/mythcore.v:181$361, $ge$./designs/mythcore/src/mythcore.v:209$419, $lt$./designs/mythcore/src/mythcore.v:170$351, $eq$./designs/mythcore/src/mythcore.v:206$414, $ne$./designs/mythcore/src/mythcore.v:207$415: $auto$alumacc.cc:485:replace_alu$1501
  created 10 $alu and 0 $macc cells.

5.14. Executing SHARE pass (SAT-based resource sharing).
Found 6 cells in module mythcore that may be considered for resource sharing.
  Analyzing resource sharing options for $shr$./designs/mythcore/src/mythcore.v:191$373 ($shr):
    Found 1 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sra_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
    Found 3 candidates: $shr$./designs/mythcore/src/mythcore.v:190$372 $shr$./designs/mythcore/src/mythcore.v:186$367 $shr$./designs/mythcore/src/mythcore.v:185$366
    Analyzing resource sharing with $shr$./designs/mythcore/src/mythcore.v:190$372 ($shr):
      Found 1 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
      Activation pattern for cell $shr$./designs/mythcore/src/mythcore.v:191$373: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sra_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 19'0000001000000000000
      Activation pattern for cell $shr$./designs/mythcore/src/mythcore.v:190$372: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 18'000010000000000000
      Size of SAT problem: 0 cells, 100 variables, 291 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $shr$./designs/mythcore/src/mythcore.v:190$372: $auto$share.cc:976:make_cell_activation_logic$1516
      New cell: $auto$share.cc:666:make_supercell$1523 ($shr)
  Analyzing resource sharing options for $auto$share.cc:666:make_supercell$1523 ($shr):
    Found 2 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sra_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
    Found 2 candidates: $shr$./designs/mythcore/src/mythcore.v:186$367 $shr$./designs/mythcore/src/mythcore.v:185$366
    Analyzing resource sharing with $shr$./designs/mythcore/src/mythcore.v:186$367 ($shr):
      Found 1 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srai_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
      Activation pattern for cell $auto$share.cc:666:make_supercell$1523: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sra_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 19'0000001000000000000
      Activation pattern for cell $auto$share.cc:666:make_supercell$1523: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 18'000010000000000000
      Activation pattern for cell $shr$./designs/mythcore/src/mythcore.v:186$367: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srai_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 14'00001000000000
      Size of SAT problem: 0 cells, 103 variables, 328 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $shr$./designs/mythcore/src/mythcore.v:186$367: $auto$share.cc:976:make_cell_activation_logic$1526
      New cell: $auto$share.cc:666:make_supercell$1533 ($shr)
  Analyzing resource sharing options for $auto$share.cc:666:make_supercell$1533 ($shr):
    Found 3 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sra_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
    Found 1 candidates: $shr$./designs/mythcore/src/mythcore.v:185$366
    Analyzing resource sharing with $shr$./designs/mythcore/src/mythcore.v:185$366 ($shr):
      Found 1 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
      Activation pattern for cell $auto$share.cc:666:make_supercell$1533: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sra_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 19'0000001000000000000
      Activation pattern for cell $auto$share.cc:666:make_supercell$1533: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 18'000010000000000000
      Activation pattern for cell $auto$share.cc:666:make_supercell$1533: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srai_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 14'00001000000000
      Activation pattern for cell $shr$./designs/mythcore/src/mythcore.v:185$366: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 13'0001000000000
      Size of SAT problem: 0 cells, 95 variables, 329 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $shr$./designs/mythcore/src/mythcore.v:185$366: $auto$share.cc:976:make_cell_activation_logic$1536
      New cell: $auto$share.cc:666:make_supercell$1543 ($shr)
  Analyzing resource sharing options for $auto$share.cc:666:make_supercell$1543 ($shr):
    Found 4 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srl_a3 \CPU_is_srai_a3 \CPU_is_sra_a3 \CPU_is_sltu_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slt_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
    No candidates found.
  Analyzing resource sharing options for $shl$./designs/mythcore/src/mythcore.v:187$368 ($shl):
    Found 1 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srai_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
    Found 1 candidates: $shl$./designs/mythcore/src/mythcore.v:184$365
    Analyzing resource sharing with $shl$./designs/mythcore/src/mythcore.v:184$365 ($shl):
      Found 1 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
      Activation pattern for cell $shl$./designs/mythcore/src/mythcore.v:187$368: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srai_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 15'000000001000000
      Activation pattern for cell $shl$./designs/mythcore/src/mythcore.v:184$365: { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 } = 12'000001000000
      Size of SAT problem: 0 cells, 78 variables, 223 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $shl$./designs/mythcore/src/mythcore.v:184$365: $auto$share.cc:976:make_cell_activation_logic$1546
      New cell: $auto$share.cc:666:make_supercell$1553 ($shl)
  Analyzing resource sharing options for $auto$share.cc:666:make_supercell$1553 ($shl):
    Found 2 activation_patterns using ctrl signal { \CPU_is_xori_a3 \CPU_is_xor_a3 \CPU_is_sub_a3 \CPU_is_srli_a3 \CPU_is_srai_a3 \CPU_is_sltiu_a3 \CPU_is_slti_a3 \CPU_is_slli_a3 \CPU_is_sll_a3 \CPU_is_ori_a3 \CPU_is_or_a3 \CPU_is_andi_a3 \CPU_is_and_a3 \CPU_is_addi_a3 \CPU_is_add_a3 }.
    No candidates found.
Removing 8 cells in module mythcore:
  Removing cell $shl$./designs/mythcore/src/mythcore.v:184$365 ($shl).
  Removing cell $shl$./designs/mythcore/src/mythcore.v:187$368 ($shl).
  Removing cell $shr$./designs/mythcore/src/mythcore.v:185$366 ($shr).
  Removing cell $auto$share.cc:666:make_supercell$1533 ($shr).
  Removing cell $shr$./designs/mythcore/src/mythcore.v:186$367 ($shr).
  Removing cell $auto$share.cc:666:make_supercell$1523 ($shr).
  Removing cell $shr$./designs/mythcore/src/mythcore.v:190$372 ($shr).
  Removing cell $shr$./designs/mythcore/src/mythcore.v:191$373 ($shr).

5.15. Executing OPT pass (performing simple optimizations).

5.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.
<suppressed ~2 debug messages>

5.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

5.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mythcore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

5.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mythcore.
Performed a total of 0 changes.

5.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
Removed a total of 0 cells.

5.15.6. Executing OPT_DFF pass (perform DFF optimizations).

5.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..
Removed 1 unused cells and 16 unused wires.
<suppressed ~6 debug messages>

5.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.

5.15.9. Rerunning OPT passes. (Maybe there is more to do..)

5.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mythcore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

5.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mythcore.
Performed a total of 0 changes.

5.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
Removed a total of 0 cells.

5.15.13. Executing OPT_DFF pass (perform DFF optimizations).

5.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..

5.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.

5.15.16. Finished OPT passes. (There is nothing left to do.)

5.16. Executing MEMORY pass.

5.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.16.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

5.16.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..

5.16.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..

5.16.6. Executing MEMORY_COLLECT pass (generating $mem cells).

5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..

5.18. Executing OPT pass (performing simple optimizations).

5.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.
<suppressed ~37 debug messages>

5.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
Removed a total of 0 cells.

5.18.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$opt_dff.cc:702:run$1355 ($sdff) from module mythcore (D = $ternary$./designs/mythcore/src/mythcore.v:47$265_Y [1:0], Q = \CPU_pc_a1 [1:0]).

5.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..
Removed 5 unused cells and 5 unused wires.
<suppressed ~6 debug messages>

5.18.5. Rerunning OPT passes. (Removed registers in this run.)

5.18.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.
<suppressed ~1 debug messages>

5.18.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
Removed a total of 0 cells.

5.18.8. Executing OPT_DFF pass (perform DFF optimizations).

5.18.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..

5.18.10. Finished fast OPT passes.

5.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

5.20. Executing OPT pass (performing simple optimizations).

5.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.

5.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
Removed a total of 0 cells.

5.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mythcore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

5.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mythcore.
    Consolidated identical input bits for $mux cell $auto$share.cc:659:make_supercell$1520:
      Old ports: A={ \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 }, B={ 32'00000000000000000000000000000000 \CPU_src1_value_a3 }, Y=$auto$share.cc:656:make_supercell$1518
      New ports: A=\CPU_src1_value_a3 [31], B=1'0, Y=$auto$share.cc:656:make_supercell$1518 [32]
      New connections: { $auto$share.cc:656:make_supercell$1518 [63:33] $auto$share.cc:656:make_supercell$1518 [31:0] } = { $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] $auto$share.cc:656:make_supercell$1518 [32] \CPU_src1_value_a3 }
    Consolidated identical input bits for $mux cell $auto$share.cc:660:make_supercell$1521:
      Old ports: A={ 1'0 \CPU_src2_value_a3 [4:0] }, B=\CPU_src2_value_a3 [5:0], Y=$auto$share.cc:657:make_supercell$1519
      New ports: A=1'0, B=\CPU_src2_value_a3 [5], Y=$auto$share.cc:657:make_supercell$1519 [5]
      New connections: $auto$share.cc:657:make_supercell$1519 [4:0] = \CPU_src2_value_a3 [4:0]
    Consolidated identical input bits for $pmux cell $procmux$1052:
      Old ports: A=1843, B=320'00000010110000000000011000010011000000000000000000000110101100110000000011100110100001110011001100000000000101101000011010010011111111101100011011001100111000111111111111110110100001101001001101000000110101110000011100110011111111101101000001001100111000110000000000000000000000000011001111111100110000000100101011100011, Y=$0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957
      New ports: A=17'00000000001110011, B=170'00101000001100001000000000011010110000110101111001100000011011101001111010010110011101111111101110100110001011101110011111010100010011100000000000000001111001000000101110, Y={ $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [30] $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [26:24] $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [22:20] $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [17:15] $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [10:4] }
      New connections: { $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [31] $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [29:27] $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [23] $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [19:18] $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [14:11] $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [3:0] } = { $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [26] $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [26] $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [26] $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [26] $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [22] 1'0 $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [17] $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [6] 2'00 $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [6] 4'0011 }
    Consolidated identical input bits for $mux cell $ternary$./designs/mythcore/src/mythcore.v:79$293:
      Old ports: A=0, B={ \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [19:12] \CPU_instr_a1 [20] \CPU_instr_a1 [30:21] 1'0 }, Y=$ternary$./designs/mythcore/src/mythcore.v:79$293_Y
      New ports: A=20'00000000000000000000, B={ \CPU_instr_a1 [31] \CPU_instr_a1 [19:12] \CPU_instr_a1 [20] \CPU_instr_a1 [30:21] }, Y=$ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20:1]
      New connections: { $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [31:21] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [0] } = { $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] 1'0 }
  Optimizing cells in module \mythcore.
    Consolidated identical input bits for $mux cell $auto$share.cc:659:make_supercell$1530:
      Old ports: A=$auto$share.cc:656:make_supercell$1518, B={ \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 }, Y=$auto$share.cc:656:make_supercell$1528
      New ports: A=$auto$share.cc:656:make_supercell$1518 [32], B=\CPU_src1_value_a3 [31], Y=$auto$share.cc:656:make_supercell$1528 [32]
      New connections: { $auto$share.cc:656:make_supercell$1528 [63:33] $auto$share.cc:656:make_supercell$1528 [31:0] } = { $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] $auto$share.cc:656:make_supercell$1528 [32] \CPU_src1_value_a3 }
    Consolidated identical input bits for $mux cell $ternary$./designs/mythcore/src/mythcore.v:273$442:
      Old ports: A=$0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957, B=0, Y={ \CPU_instr_a1 [31:2] \CPU_imem_rd_data_a1 [1:0] }
      New ports: A={ $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [30] $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [26:24] $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [22:20] $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [17:15] $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [10:4] 1'1 }, B=18'000000000000000000, Y={ \CPU_instr_a1 [30] \CPU_instr_a1 [26:24] \CPU_instr_a1 [22:20] \CPU_instr_a1 [17:15] \CPU_instr_a1 [10:4] \CPU_imem_rd_data_a1 [0] }
      New connections: { \CPU_instr_a1 [31] \CPU_instr_a1 [29:27] \CPU_instr_a1 [23] \CPU_instr_a1 [19:18] \CPU_instr_a1 [14:11] \CPU_instr_a1 [3:2] \CPU_imem_rd_data_a1 [1] } = { \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [22] 1'0 \CPU_instr_a1 [17] \CPU_instr_a1 [6] 2'00 \CPU_instr_a1 [6] 2'00 \CPU_imem_rd_data_a1 [0] }
    Consolidated identical input bits for $mux cell $ternary$./designs/mythcore/src/mythcore.v:78$294:
      Old ports: A=$ternary$./designs/mythcore/src/mythcore.v:79$293_Y, B={ \CPU_instr_a1 [31:12] 12'000000000000 }, Y=$ternary$./designs/mythcore/src/mythcore.v:78$294_Y
      New ports: A={ $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20:1] }, B={ \CPU_instr_a1 [31:12] 11'00000000000 }, Y=$ternary$./designs/mythcore/src/mythcore.v:78$294_Y [31:1]
      New connections: $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [0] = 1'0
  Optimizing cells in module \mythcore.
    Consolidated identical input bits for $mux cell $auto$share.cc:659:make_supercell$1540:
      Old ports: A=$auto$share.cc:656:make_supercell$1528, B={ 32'00000000000000000000000000000000 \CPU_src1_value_a3 }, Y=$auto$share.cc:656:make_supercell$1538
      New ports: A=$auto$share.cc:656:make_supercell$1528 [32], B=1'0, Y=$auto$share.cc:656:make_supercell$1538 [32]
      New connections: { $auto$share.cc:656:make_supercell$1538 [63:33] $auto$share.cc:656:make_supercell$1538 [31:0] } = { $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] $auto$share.cc:656:make_supercell$1538 [32] \CPU_src1_value_a3 }
    Consolidated identical input bits for $mux cell $ternary$./designs/mythcore/src/mythcore.v:77$295:
      Old ports: A=$ternary$./designs/mythcore/src/mythcore.v:78$294_Y, B={ \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [7] \CPU_instr_a1 [30:25] \CPU_instr_a1 [11:8] 1'0 }, Y=$ternary$./designs/mythcore/src/mythcore.v:77$295_Y
      New ports: A=$ternary$./designs/mythcore/src/mythcore.v:78$294_Y [31:1], B={ \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [7] \CPU_instr_a1 [30] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26:25] \CPU_instr_a1 [6] \CPU_instr_a1 [10:8] }, Y=$ternary$./designs/mythcore/src/mythcore.v:77$295_Y [31:1]
      New connections: $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$./designs/mythcore/src/mythcore.v:78$294:
      Old ports: A={ $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20:1] }, B={ \CPU_instr_a1 [31:12] 11'00000000000 }, Y=$ternary$./designs/mythcore/src/mythcore.v:78$294_Y [31:1]
      New ports: A={ $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20:1] }, B={ \CPU_instr_a1 [30] \CPU_instr_a1 [26:24] \CPU_instr_a1 [22:20] 1'0 \CPU_instr_a1 [17] \CPU_instr_a1 [17:15] \CPU_instr_a1 [6] 13'0000000000000 }, Y={ $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [30] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [26:24] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [22:1] }
      New connections: { $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [31] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [29:27] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [23] } = { $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [26] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [26] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [26] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [26] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [22] }
    Consolidated identical input bits for $mux cell $ternary$./designs/mythcore/src/mythcore.v:79$293:
      Old ports: A=20'00000000000000000000, B={ \CPU_instr_a1 [31] \CPU_instr_a1 [19:12] \CPU_instr_a1 [20] \CPU_instr_a1 [30:21] }, Y=$ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20:1]
      New ports: A=11'00000000000, B={ \CPU_instr_a1 [17:15] \CPU_instr_a1 [6] \CPU_instr_a1 [20] \CPU_instr_a1 [30] \CPU_instr_a1 [26:24] \CPU_instr_a1 [22:21] }, Y={ $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [17:14] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [11:10] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [6:4] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [2:1] }
      New connections: { $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20:18] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [13:12] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [9:7] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [3] } = { $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [6] 1'0 $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [17] 2'00 $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [6] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [6] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [6] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [2] }
  Optimizing cells in module \mythcore.
    Consolidated identical input bits for $mux cell $ternary$./designs/mythcore/src/mythcore.v:77$295:
      Old ports: A=$ternary$./designs/mythcore/src/mythcore.v:78$294_Y [31:1], B={ \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [7] \CPU_instr_a1 [30] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26:25] \CPU_instr_a1 [6] \CPU_instr_a1 [10:8] }, Y=$ternary$./designs/mythcore/src/mythcore.v:77$295_Y [31:1]
      New ports: A={ $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [30] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [26:24] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [22:1] }, B={ \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [7] \CPU_instr_a1 [30] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26:25] \CPU_instr_a1 [6] \CPU_instr_a1 [10:8] }, Y={ $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [30] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [26:24] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [22:1] }
      New connections: { $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [31] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [29:27] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [23] } = { $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [26] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [26] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [26] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [26] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [22] }
    Consolidated identical input bits for $mux cell $ternary$./designs/mythcore/src/mythcore.v:78$294:
      Old ports: A={ $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [20:1] }, B={ \CPU_instr_a1 [30] \CPU_instr_a1 [26:24] \CPU_instr_a1 [22:20] 1'0 \CPU_instr_a1 [17] \CPU_instr_a1 [17:15] \CPU_instr_a1 [6] 13'0000000000000 }, Y={ $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [30] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [26:24] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [22:1] }
      New ports: A={ $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [6] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [6] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [6] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [6] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [6] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [6] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [6] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [17:14] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [11:10] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [6:4] $ternary$./designs/mythcore/src/mythcore.v:79$293_Y [2:1] }, B={ \CPU_instr_a1 [30] \CPU_instr_a1 [26:24] \CPU_instr_a1 [22:20] \CPU_instr_a1 [17:15] \CPU_instr_a1 [6] 7'0000000 }, Y={ $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [30] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [26:24] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [22:20] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [17:14] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [11:10] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [6:4] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [2:1] }
      New connections: { $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [19:18] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [13:12] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [9:7] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [3] } = { 1'0 $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [17] 2'00 $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [6] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [6] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [6] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [2] }
  Optimizing cells in module \mythcore.
    Consolidated identical input bits for $mux cell $ternary$./designs/mythcore/src/mythcore.v:76$296:
      Old ports: A=$ternary$./designs/mythcore/src/mythcore.v:77$295_Y, B={ \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [30] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26:25] \CPU_instr_a1 [6] \CPU_instr_a1 [10:7] }, Y=$ternary$./designs/mythcore/src/mythcore.v:76$296_Y
      New ports: A={ $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [30] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [26:24] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [22:1] 1'0 }, B={ \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [30] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26:25] \CPU_instr_a1 [6] \CPU_instr_a1 [10:7] }, Y={ $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [30] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [26:24] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [22:0] }
      New connections: { $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [31] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [29:27] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [23] } = { $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [26] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [26] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [26] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [26] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [22] }
    Consolidated identical input bits for $mux cell $ternary$./designs/mythcore/src/mythcore.v:77$295:
      Old ports: A={ $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [30] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [26:24] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [22:1] }, B={ \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [7] \CPU_instr_a1 [30] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26:25] \CPU_instr_a1 [6] \CPU_instr_a1 [10:8] }, Y={ $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [30] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [26:24] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [22:1] }
      New ports: A={ $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [30] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [26:24] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [22:20] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [17:14] 1'0 $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [11:10] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [6:4] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [2] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [2:1] }, B={ \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [7] \CPU_instr_a1 [30] \CPU_instr_a1 [26:25] \CPU_instr_a1 [6] \CPU_instr_a1 [10:8] }, Y={ $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [30] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [26:24] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [22:20] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [17:14] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [12:10] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [6:1] }
      New connections: { $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [19:18] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [13] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [9:7] } = { $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [12] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [17] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [12] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [6] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [6] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [6] }
  Optimizing cells in module \mythcore.
    Consolidated identical input bits for $mux cell $ternary$./designs/mythcore/src/mythcore.v:75$297:
      Old ports: A=$ternary$./designs/mythcore/src/mythcore.v:76$296_Y, B={ \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [30] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26:24] \CPU_instr_a1 [22] \CPU_instr_a1 [22:20] }, Y=\CPU_imm_a1
      New ports: A={ $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [30] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [26:24] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [22:0] }, B={ \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [30] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26:24] \CPU_instr_a1 [22] \CPU_instr_a1 [22:20] }, Y={ \CPU_imm_a1 [30] \CPU_imm_a1 [26:24] \CPU_imm_a1 [22:0] }
      New connections: { \CPU_imm_a1 [31] \CPU_imm_a1 [29:27] \CPU_imm_a1 [23] } = { \CPU_imm_a1 [26] \CPU_imm_a1 [26] \CPU_imm_a1 [26] \CPU_imm_a1 [26] \CPU_imm_a1 [22] }
    Consolidated identical input bits for $mux cell $ternary$./designs/mythcore/src/mythcore.v:76$296:
      Old ports: A={ $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [30] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [26:24] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [22:1] 1'0 }, B={ \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [30] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26:25] \CPU_instr_a1 [6] \CPU_instr_a1 [10:7] }, Y={ $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [30] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [26:24] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [22:0] }
      New ports: A={ $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [30] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [26:24] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [22:20] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [17:14] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [12:10] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [6:1] 1'0 }, B={ \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [30] \CPU_instr_a1 [26:25] \CPU_instr_a1 [6] \CPU_instr_a1 [10:7] }, Y={ $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [30] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [26:24] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [22:20] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [17:14] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [12:10] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [6:0] }
      New connections: { $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [19:18] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [13] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [9:7] } = { $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [12] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [17] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [12] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [6] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [6] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [6] }
  Optimizing cells in module \mythcore.
    Consolidated identical input bits for $mux cell $ternary$./designs/mythcore/src/mythcore.v:75$297:
      Old ports: A={ $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [30] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [26:24] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [22:0] }, B={ \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [30] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26:24] \CPU_instr_a1 [22] \CPU_instr_a1 [22:20] }, Y={ \CPU_imm_a1 [30] \CPU_imm_a1 [26:24] \CPU_imm_a1 [22:0] }
      New ports: A={ $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [30] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [26:24] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [22:20] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [17:14] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [12:10] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [6:0] }, B={ \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [30] \CPU_instr_a1 [26:24] \CPU_instr_a1 [22] \CPU_instr_a1 [22:20] }, Y={ \CPU_imm_a1 [30] \CPU_imm_a1 [26:24] \CPU_imm_a1 [22:20] \CPU_imm_a1 [17:14] \CPU_imm_a1 [12:10] \CPU_imm_a1 [6:0] }
      New connections: { \CPU_imm_a1 [19:18] \CPU_imm_a1 [13] \CPU_imm_a1 [9:7] } = { \CPU_imm_a1 [12] \CPU_imm_a1 [17] \CPU_imm_a1 [12] \CPU_imm_a1 [6] \CPU_imm_a1 [6] \CPU_imm_a1 [6] }
  Optimizing cells in module \mythcore.
Performed a total of 18 changes.

5.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
Removed a total of 0 cells.

5.20.6. Executing OPT_SHARE pass.

5.20.7. Executing OPT_DFF pass (perform DFF optimizations).

5.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..

5.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.
<suppressed ~52 debug messages>

5.20.10. Rerunning OPT passes. (Maybe there is more to do..)

5.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mythcore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

5.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mythcore.
    Consolidated identical input bits for $mux cell $ternary$./designs/mythcore/src/mythcore.v:77$295:
      Old ports: A={ $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [30] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [31] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [25:23] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [21:20] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [18] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [16:14] 1'0 $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [11:9] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [5:3] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [3] $ternary$./designs/mythcore/src/mythcore.v:78$294_Y [1] }, B={ \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [7] \CPU_instr_a1 [30] \CPU_instr_a1 [26:25] \CPU_instr_a1 [14] \CPU_instr_a1 [10:8] }, Y={ $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [30] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [31] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [25:23] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [21:20] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [18] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [16:14] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [19] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [11:9] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [5:1] }
      New ports: A=8'00000000, B={ \CPU_instr_a1 [7] \CPU_instr_a1 [30] \CPU_instr_a1 [26:25] \CPU_instr_a1 [14] \CPU_instr_a1 [10:8] }, Y={ $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [11:9] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [5:1] }
      New connections: { $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [30] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [31] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [25:23] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [21:20] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [18] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [16:14] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [19] } = { $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [9] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [9] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [9] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [9] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [9] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [9] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [9] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [9] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [9] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [9] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [9] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [9] }
  Optimizing cells in module \mythcore.
    Consolidated identical input bits for $mux cell $ternary$./designs/mythcore/src/mythcore.v:76$296:
      Old ports: A={ $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [30] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [31] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [25:23] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [21:20] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [18] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [16:14] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [19] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [11:9] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [5:1] 1'0 }, B={ \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [30] \CPU_instr_a1 [26:25] \CPU_instr_a1 [14] \CPU_instr_a1 [10:7] }, Y={ $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [30] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [31] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [25:23] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [21:20] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [18] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [16:14] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [19] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [11:9] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [5:0] }
      New ports: A={ $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [11:9] $ternary$./designs/mythcore/src/mythcore.v:77$295_Y [5:1] 1'0 }, B={ \CPU_instr_a1 [26] \CPU_instr_a1 [30] \CPU_instr_a1 [26:25] \CPU_instr_a1 [14] \CPU_instr_a1 [10:7] }, Y={ $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [11:9] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [5:0] }
      New connections: { $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [30] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [31] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [25:23] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [21:20] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [18] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [16:14] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [19] } = { $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [9] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [9] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [9] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [9] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [9] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [9] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [9] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [9] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [9] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [9] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [9] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [9] }
  Optimizing cells in module \mythcore.
    Consolidated identical input bits for $mux cell $ternary$./designs/mythcore/src/mythcore.v:75$297:
      Old ports: A={ $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [30] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [31] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [25:23] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [21:20] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [18] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [16:14] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [19] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [11:9] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [5:0] }, B={ \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [26] \CPU_instr_a1 [30] \CPU_instr_a1 [26:23] \CPU_instr_a1 [23] \CPU_instr_a1 [21:20] }, Y={ \CPU_imm_a1 [30] \CPU_imm_a1 [31] \CPU_imm_a1 [25:23] \CPU_imm_a1 [21:20] \CPU_imm_a1 [18] \CPU_imm_a1 [16:14] \CPU_imm_a1 [19] \CPU_imm_a1 [11:9] \CPU_imm_a1 [5:0] }
      New ports: A={ $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [11:9] $ternary$./designs/mythcore/src/mythcore.v:76$296_Y [5:0] }, B={ \CPU_instr_a1 [26] \CPU_instr_a1 [30] \CPU_instr_a1 [26:23] \CPU_instr_a1 [23] \CPU_instr_a1 [21:20] }, Y={ \CPU_imm_a1 [11:9] \CPU_imm_a1 [5:0] }
      New connections: { \CPU_imm_a1 [30] \CPU_imm_a1 [31] \CPU_imm_a1 [25:23] \CPU_imm_a1 [21:20] \CPU_imm_a1 [18] \CPU_imm_a1 [16:14] \CPU_imm_a1 [19] } = { \CPU_imm_a1 [9] \CPU_imm_a1 [9] \CPU_imm_a1 [9] \CPU_imm_a1 [9] \CPU_imm_a1 [9] \CPU_imm_a1 [9] \CPU_imm_a1 [9] \CPU_imm_a1 [9] \CPU_imm_a1 [9] \CPU_imm_a1 [9] \CPU_imm_a1 [9] \CPU_imm_a1 [9] }
  Optimizing cells in module \mythcore.
Performed a total of 3 changes.

5.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
<suppressed ~153 debug messages>
Removed a total of 51 cells.

5.20.14. Executing OPT_SHARE pass.

5.20.15. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $procdff$1239 ($dff) from module mythcore.
Adding SRST signal on $procdff$1239 ($dff) from module mythcore (D = $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [16:15], Q = \CPU_rs1_a2 [1:0], rval = 2'00).

5.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

5.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.
<suppressed ~27 debug messages>

5.20.18. Rerunning OPT passes. (Maybe there is more to do..)

5.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mythcore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/32 on $pmux $procmux$1018.
    dead port 2/32 on $pmux $procmux$1018.
    dead port 3/32 on $pmux $procmux$1018.
    dead port 4/32 on $pmux $procmux$1018.
    dead port 5/32 on $pmux $procmux$1018.
    dead port 6/32 on $pmux $procmux$1018.
    dead port 7/32 on $pmux $procmux$1018.
    dead port 8/32 on $pmux $procmux$1018.
    dead port 9/32 on $pmux $procmux$1018.
    dead port 10/32 on $pmux $procmux$1018.
    dead port 11/32 on $pmux $procmux$1018.
    dead port 12/32 on $pmux $procmux$1018.
    dead port 13/32 on $pmux $procmux$1018.
    dead port 14/32 on $pmux $procmux$1018.
    dead port 15/32 on $pmux $procmux$1018.
    dead port 16/32 on $pmux $procmux$1018.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:176$402.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:177$401.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:178$400.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:179$399.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:180$398.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:182$364.
    dead port 2/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:182$364.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:182$396.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:183$395.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:184$393.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:185$392.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:186$391.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:187$390.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:188$371.
    dead port 2/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:188$371.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:188$389.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:189$388.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:190$386.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:191$385.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:192$384.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:193$383.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:194$382.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:195$381.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:207$428.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:209$426.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:210$425.
    dead port 1/2 on $mux $ternary$./designs/mythcore/src/mythcore.v:50$262.
Removed 43 multiplexer ports.
<suppressed ~11 debug messages>

5.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mythcore.
Performed a total of 0 changes.

5.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
Removed a total of 0 cells.

5.20.22. Executing OPT_SHARE pass.

5.20.23. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$1257 ($dff) from module mythcore.

5.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..
Removed 21 unused cells and 81 unused wires.
<suppressed ~26 debug messages>

5.20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.

5.20.26. Rerunning OPT passes. (Maybe there is more to do..)

5.20.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mythcore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

5.20.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mythcore.
Performed a total of 0 changes.

5.20.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
Removed a total of 0 cells.

5.20.30. Executing OPT_SHARE pass.

5.20.31. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$1256 ($dff) from module mythcore.

5.20.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..

5.20.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.
<suppressed ~7 debug messages>

5.20.34. Rerunning OPT passes. (Maybe there is more to do..)

5.20.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mythcore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

5.20.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mythcore.
Performed a total of 0 changes.

5.20.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
Removed a total of 0 cells.

5.20.38. Executing OPT_SHARE pass.

5.20.39. Executing OPT_DFF pass (perform DFF optimizations).

5.20.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..
Removed 5 unused cells and 10 unused wires.
<suppressed ~6 debug messages>

5.20.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.
<suppressed ~1 debug messages>

5.20.42. Rerunning OPT passes. (Maybe there is more to do..)

5.20.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mythcore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

5.20.44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mythcore.
Performed a total of 0 changes.

5.20.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
Removed a total of 0 cells.

5.20.46. Executing OPT_SHARE pass.

5.20.47. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$1231 ($dff) from module mythcore.

5.20.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..

5.20.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.
<suppressed ~1 debug messages>

5.20.50. Rerunning OPT passes. (Maybe there is more to do..)

5.20.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mythcore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

5.20.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mythcore.
Performed a total of 0 changes.

5.20.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
Removed a total of 0 cells.

5.20.54. Executing OPT_SHARE pass.

5.20.55. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$1230 ($dff) from module mythcore.

5.20.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.20.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.
<suppressed ~1 debug messages>

5.20.58. Rerunning OPT passes. (Maybe there is more to do..)

5.20.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mythcore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

5.20.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mythcore.
Performed a total of 0 changes.

5.20.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
Removed a total of 0 cells.

5.20.62. Executing OPT_SHARE pass.

5.20.63. Executing OPT_DFF pass (perform DFF optimizations).

5.20.64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.20.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.

5.20.66. Rerunning OPT passes. (Maybe there is more to do..)

5.20.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mythcore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

5.20.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mythcore.
Performed a total of 0 changes.

5.20.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
Removed a total of 0 cells.

5.20.70. Executing OPT_SHARE pass.

5.20.71. Executing OPT_DFF pass (perform DFF optimizations).

5.20.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..

5.20.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.

5.20.74. Finished OPT passes. (There is nothing left to do.)

5.21. Executing TECHMAP pass (map to technology primitives).

5.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=15 for cells of type $pmux.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=31 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=17\S_WIDTH=10 for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=30 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=33 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~1891 debug messages>

5.22. Executing OPT pass (performing simple optimizations).

5.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.
<suppressed ~1127 debug messages>

5.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
<suppressed ~1827 debug messages>
Removed a total of 609 cells.

5.22.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$5816 ($_DFF_P_) from module mythcore (D = $0$mem2reg_rd$\CPU_Imem_instr_a1$./designs/mythcore/src/mythcore.v:273$129_DATA[31:0]$957 [18], Q = \CPU_rs1_a2 [2], rval = 1'0).

5.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..
Removed 590 unused cells and 1524 unused wires.
<suppressed ~592 debug messages>

5.22.5. Rerunning OPT passes. (Removed registers in this run.)

5.22.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.
<suppressed ~1585 debug messages>

5.22.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
Removed a total of 0 cells.

5.22.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:702:run$13662 ($_SDFF_PP0_) from module mythcore (D = $procmux$1052.Y_B [9], Q = \CPU_rs1_a2 [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$1711 ($_SDFF_PP0_) from module mythcore (D = $procmux$1052.B_AND_S [67], Q = \CPU_rs1_a2 [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$1710 ($_SDFF_PP0_) from module mythcore (D = $procmux$1052.Y_B [7], Q = \CPU_rs1_a2 [0], rval = 1'0).

5.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..
Removed 573 unused cells and 163 unused wires.
<suppressed ~606 debug messages>

5.22.10. Rerunning OPT passes. (Removed registers in this run.)

5.22.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.

5.22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

5.22.13. Executing OPT_DFF pass (perform DFF optimizations).

5.22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

5.22.15. Finished fast OPT passes.

5.23. Executing ABC pass (technology mapping using ABC).

5.23.1. Extracting gate netlist of module `\mythcore' to `<abc-temp-dir>/input.blif'..
Extracted 3754 gates and 4947 wires to a netlist network with 1190 inputs and 213 outputs.

5.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      167
ABC RESULTS:            ANDNOT cells:     1375
ABC RESULTS:               MUX cells:      320
ABC RESULTS:              NAND cells:       42
ABC RESULTS:               NOR cells:       96
ABC RESULTS:               NOT cells:       13
ABC RESULTS:                OR cells:     1312
ABC RESULTS:             ORNOT cells:       82
ABC RESULTS:              XNOR cells:       84
ABC RESULTS:               XOR cells:      128
ABC RESULTS:        internal signals:     3544
ABC RESULTS:           input signals:     1190
ABC RESULTS:          output signals:      213
Removing temp directory.

5.24. Executing OPT pass (performing simple optimizations).

5.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.
<suppressed ~95 debug messages>

5.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

5.24.3. Executing OPT_DFF pass (perform DFF optimizations).

5.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..
Removed 2 unused cells and 2245 unused wires.
<suppressed ~13 debug messages>

5.24.5. Finished fast OPT passes.

5.25. Executing HIERARCHY pass (managing design hierarchy).

5.25.1. Analyzing design hierarchy..
Top module:  \mythcore

5.25.2. Analyzing design hierarchy..
Top module:  \mythcore
Removed 0 unused modules.

5.26. Printing statistics.

=== mythcore ===

   Number of wires:               3695
   Number of wire bits:           6486
   Number of public wires:         293
   Number of public wire bits:    2899
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4878
     $_ANDNOT_                    1374
     $_AND_                        167
     $_DFF_P_                      240
     $_MUX_                        320
     $_NAND_                        42
     $_NOR_                         96
     $_NOT_                         11
     $_ORNOT_                       82
     $_OR_                        1312
     $_SDFFE_PP0P_                 954
     $_SDFFE_PP1P_                  72
     $_SDFF_PP0_                     7
     $_XNOR_                        74
     $_XOR_                        127

5.27. Executing CHECK pass (checking for obvious problems).
checking module mythcore..
found and reported 0 problems.

6. Executing SHARE pass (SAT-based resource sharing).

7. Executing OPT pass (performing simple optimizations).

7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.

7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
Removed a total of 0 cells.

7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mythcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mythcore.
Performed a total of 0 changes.

7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mythcore'.
Removed a total of 0 cells.

7.6. Executing OPT_DFF pass (perform DFF optimizations).

7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..

7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mythcore.

7.9. Finished OPT passes. (There is nothing left to do.)

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..
Removed 0 unused cells and 163 unused wires.
<suppressed ~163 debug messages>

9. Printing statistics.

=== mythcore ===

   Number of wires:               3532
   Number of wire bits:           5356
   Number of public wires:         130
   Number of public wire bits:    1769
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4878
     $_ANDNOT_                    1374
     $_AND_                        167
     $_DFF_P_                      240
     $_MUX_                        320
     $_NAND_                        42
     $_NOR_                         96
     $_NOT_                         11
     $_ORNOT_                       82
     $_OR_                        1312
     $_SDFFE_PP0P_                 954
     $_SDFFE_PP1P_                  72
     $_SDFF_PP0_                     7
     $_XNOR_                        74
     $_XOR_                        127

10. Executing TECHMAP pass (map to technology primitives).

10.1. Executing Verilog-2005 frontend: /soft/Dont_Disturb/ProgramFiles/openlane_build_script/openlane_working_dir/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/soft/Dont_Disturb/ProgramFiles/openlane_build_script/openlane_working_dir/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

10.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

11. Executing SIMPLEMAP pass (map simple cells to gate primitives).

12. Executing TECHMAP pass (map to technology primitives).

12.1. Executing Verilog-2005 frontend: /soft/Dont_Disturb/ProgramFiles/openlane_build_script/openlane_working_dir/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/soft/Dont_Disturb/ProgramFiles/openlane_build_script/openlane_working_dir/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

12.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

13. Executing SIMPLEMAP pass (map simple cells to gate primitives).

14. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

14.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\mythcore':
  mapped 1273 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

15. Printing statistics.

=== mythcore ===

   Number of wires:               5591
   Number of wire bits:           7415
   Number of public wires:         130
   Number of public wire bits:    1769
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6937
     $_ANDNOT_                    1374
     $_AND_                        167
     $_MUX_                       2379
     $_NAND_                        42
     $_NOR_                         96
     $_NOT_                         11
     $_ORNOT_                       82
     $_OR_                        1312
     $_XNOR_                        74
     $_XOR_                        127
     sky130_fd_sc_hd__dfxtp_2     1273

16. Executing ABC pass (technology mapping using ABC).

16.1. Extracting gate netlist of module `\mythcore' to `/tmp/yosys-abc-Q4Uhbg/input.blif'..
Extracted 5664 gates and 6893 wires to a netlist network with 1227 inputs and 1171 outputs.

16.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-Q4Uhbg/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-Q4Uhbg/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-Q4Uhbg/input.blif 
ABC: + read_lib -w /openLANE_flow/designs/mythcore/runs/30-07_05-42/tmp/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.11 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/openLANE_flow/designs/mythcore/runs/30-07_05-42/tmp/trimmed.lib" has 219 cells (24 skipped: 15 seq; 3 tri-state; 6 no func; 0 dont_use).  Time =     0.16 sec
ABC: Memory =    8.94 MB. Time =     0.16 sec
ABC: Warning: Detected 3 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openLANE_flow/designs/mythcore/runs/30-07_05-42/tmp/synthesis/yosys.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_8".
ABC: Setting output load to be 17.650000.
ABC: + read_constr /openLANE_flow/designs/mythcore/runs/30-07_05-42/tmp/synthesis/yosys.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 24730.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 24730.0 
ABC: + buffer -N 6 -S 2473.0000000000005 
ABC: Node 4004 has dup fanin 1103.
ABC: Node 4004 has dup fanin 1104.
ABC: Node 4004 has dup fanin 1103.
ABC: Node 4004 has dup fanin 1104.
ABC: Node 4040 has dup fanin 1087.
ABC: Node 4040 has dup fanin 1088.
ABC: Node 4040 has dup fanin 1087.
ABC: Node 4040 has dup fanin 1088.
ABC: Node 4181 has dup fanin 1132.
ABC: Node 4181 has dup fanin 1172.
ABC: Node 4181 has dup fanin 1132.
ABC: Node 4181 has dup fanin 1172.
ABC: Node 4183 has dup fanin 1130.
ABC: Node 4183 has dup fanin 1173.
ABC: Node 4183 has dup fanin 1130.
ABC: Node 4183 has dup fanin 1173.
ABC: Node 4245 has dup fanin 3340.
ABC: Node 4245 has dup fanin 3340.
ABC: Node 4270 has dup fanin 1072.
ABC: Node 4270 has dup fanin 3340.
ABC: Node 4270 has dup fanin 1072.
ABC: Node 4270 has dup fanin 3340.
ABC: Node 4278 has dup fanin 4175.
ABC: Node 4278 has dup fanin 4268.
ABC: Node 4278 has dup fanin 4175.
ABC: Node 4278 has dup fanin 4268.
ABC: Node 4300 has dup fanin 4263.
ABC: Node 4300 has dup fanin 4265.
ABC: Node 4300 has dup fanin 4263.
ABC: Node 4300 has dup fanin 4265.
ABC: Node 4333 has dup fanin 4257.
ABC: Node 4333 has dup fanin 4325.
ABC: Node 4333 has dup fanin 4257.
ABC: Node 4333 has dup fanin 4325.
ABC: Node 4343 has dup fanin 4254.
ABC: Node 4343 has dup fanin 4342.
ABC: Node 4343 has dup fanin 4254.
ABC: Node 4343 has dup fanin 4342.
ABC: Node 4389 has dup fanin 4241.
ABC: Node 4389 has dup fanin 4382.
ABC: Node 4389 has dup fanin 4241.
ABC: Node 4389 has dup fanin 4382.
ABC: Node 4400 has dup fanin 4237.
ABC: Node 4400 has dup fanin 4399.
ABC: Node 4400 has dup fanin 4237.
ABC: Node 4400 has dup fanin 4399.
ABC: Node 4438 has dup fanin 4232.
ABC: Node 4438 has dup fanin 4431.
ABC: Node 4438 has dup fanin 4232.
ABC: Node 4438 has dup fanin 4431.
ABC: Node 4449 has dup fanin 4230.
ABC: Node 4449 has dup fanin 4448.
ABC: Node 4449 has dup fanin 4230.
ABC: Node 4449 has dup fanin 4448.
ABC: Node 4457 has dup fanin 4227.
ABC: Node 4457 has dup fanin 4229.
ABC: Node 4457 has dup fanin 4227.
ABC: Node 4457 has dup fanin 4229.
ABC: Node 4495 has dup fanin 4215.
ABC: Node 4495 has dup fanin 4487.
ABC: Node 4495 has dup fanin 4215.
ABC: Node 4495 has dup fanin 4487.
ABC: Node 4506 has dup fanin 4212.
ABC: Node 4506 has dup fanin 4505.
ABC: Node 4506 has dup fanin 4212.
ABC: Node 4506 has dup fanin 4505.
ABC: Node 4545 has dup fanin 4203.
ABC: Node 4545 has dup fanin 4537.
ABC: Node 4545 has dup fanin 4203.
ABC: Node 4545 has dup fanin 4537.
ABC: Node 4557 has dup fanin 4206.
ABC: Node 4557 has dup fanin 4556.
ABC: Node 4557 has dup fanin 4206.
ABC: Node 4557 has dup fanin 4556.
ABC: Node 4592 has dup fanin 4179.
ABC: Node 4592 has dup fanin 4591.
ABC: Node 4592 has dup fanin 4179.
ABC: Node 4592 has dup fanin 4591.
ABC: Node 4656 has dup fanin 3325.
ABC: Node 4656 has dup fanin 4655.
ABC: Node 4656 has dup fanin 3325.
ABC: Node 4656 has dup fanin 4655.
ABC: Node 5158 has dup fanin 5153.
ABC: Node 5158 has dup fanin 5153.
ABC: Node 5162 has dup fanin 5153.
ABC: Node 5162 has dup fanin 5153.
ABC: Node 5172 has dup fanin 5153.
ABC: Node 5172 has dup fanin 5153.
ABC: Node 5179 has dup fanin 5153.
ABC: Node 5179 has dup fanin 5153.
ABC: Node 5186 has dup fanin 5153.
ABC: Node 5186 has dup fanin 5153.
ABC: Node 5190 has dup fanin 5153.
ABC: Node 5190 has dup fanin 5153.
ABC: Node 6201 has dup fanin 6199.
ABC: Node 6201 has dup fanin 6200.
ABC: Node 6201 has dup fanin 6199.
ABC: Node 6201 has dup fanin 6200.
ABC: Node 6205 has dup fanin 6202.
ABC: Node 6205 has dup fanin 6204.
ABC: Node 6205 has dup fanin 6202.
ABC: Node 6205 has dup fanin 6204.
ABC: + upsize -D 24730.0 
ABC: Current delay (4765.23 ps) does not exceed the target delay (24730.00 ps). Upsizing is not performed.
ABC: + dnsize -D 24730.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   4896 ( 46.1 %)   Cap =  8.9 ff (  4.6 %)   Area =    34702.03 ( 52.9 %)   Delay =  4658.89 ps  (  1.0 %)               
ABC: Path  0 --    1177 : 0    3 pi                       A =   0.00  Df =  11.6   -7.8 ps  S =  24.6 ps  Cin =  0.0 ff  Cout =   9.3 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    3423 : 1    6 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 177.1  -55.3 ps  S = 178.5 ps  Cin =  2.1 ff  Cout =  14.4 ff  Cmax = 130.0 ff  G =  653  
ABC: Path  2 --    3445 : 1    6 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 449.1 -143.6 ps  S = 278.7 ps  Cin =  2.1 ff  Cout =  23.1 ff  Cmax = 130.0 ff  G = 1051  
ABC: Path  3 --    3509 : 4    3 sky130_fd_sc_hd__o22a_2  A =  10.01  Df = 650.2 -120.3 ps  S =  58.8 ps  Cin =  2.4 ff  Cout =   8.2 ff  Cmax = 304.9 ff  G =  332  
ABC: Path  4 --    3510 : 1    2 sky130_fd_sc_hd__inv_2   A =   3.75  Df = 682.0 -103.2 ps  S =  29.6 ps  Cin =  4.5 ff  Cout =   4.3 ff  Cmax = 331.4 ff  G =   91  
ABC: Path  5 --    3515 : 4    2 sky130_fd_sc_hd__or4_2   A =   8.76  Df =1312.4 -347.7 ps  S = 100.6 ps  Cin =  1.5 ff  Cout =   3.4 ff  Cmax = 310.4 ff  G =  213  
ABC: Path  6 --    3524 : 4    1 sky130_fd_sc_hd__or4b_2  A =  10.01  Df =1940.6 -850.5 ps  S =  92.3 ps  Cin =  1.5 ff  Cout =   1.8 ff  Cmax = 265.5 ff  G =  116  
ABC: Path  7 --    3530 : 3    2 sky130_fd_sc_hd__o21ai_0 A =   5.00  Df =2187.5 -325.7 ps  S = 256.6 ps  Cin =  1.7 ff  Cout =   7.1 ff  Cmax =  50.4 ff  G =  401  
ABC: Path  8 --    3531 : 1    3 sky130_fd_sc_hd__inv_2   A =   3.75  Df =2246.1 -299.9 ps  S =  53.9 ps  Cin =  4.5 ff  Cout =   5.9 ff  Cmax = 331.4 ff  G =  126  
ABC: Path  9 --    3534 : 3    2 sky130_fd_sc_hd__or3b_2  A =   8.76  Df =2686.8 -632.0 ps  S =  80.1 ps  Cin =  1.5 ff  Cout =   4.1 ff  Cmax = 269.2 ff  G =  254  
ABC: Path 10 --    3538 : 5    4 sky130_fd_sc_hd__o311a_2 A =  11.26  Df =3066.4 -820.0 ps  S =  98.0 ps  Cin =  2.4 ff  Cout =  14.2 ff  Cmax = 293.9 ff  G =  572  
ABC: Path 11 --    3539 : 5    3 sky130_fd_sc_hd__o311a_2 A =  11.26  Df =3438.3 -995.7 ps  S =  86.0 ps  Cin =  2.4 ff  Cout =  11.7 ff  Cmax = 293.9 ff  G =  472  
ABC: Path 12 --    3540 : 4    2 sky130_fd_sc_hd__o22a_2  A =  10.01  Df =3625.6-1054.3 ps  S =  38.0 ps  Cin =  2.4 ff  Cout =   3.5 ff  Cmax = 304.9 ff  G =  141  
ABC: Path 13 --    3542 : 2    1 sky130_fd_sc_hd__and2_0  A =   6.26  Df =3742.9-1073.2 ps  S =  44.3 ps  Cin =  1.6 ff  Cout =   1.8 ff  Cmax = 109.0 ff  G =  108  
ABC: Path 14 --    3788 : 3    3 sky130_fd_sc_hd__o21ai_0 A =   5.00  Df =3985.6 -111.1 ps  S = 264.0 ps  Cin =  1.7 ff  Cout =   7.4 ff  Cmax =  50.4 ff  G =  413  
ABC: Path 15 --    3789 : 4    5 sky130_fd_sc_hd__o22a_2  A =  10.01  Df =4197.3  -93.2 ps  S =  75.1 ps  Cin =  2.4 ff  Cout =  11.7 ff  Cmax = 304.9 ff  G =  475  
ABC: Path 16 --    4239 : 1    6 sky130_fd_sc_hd__buf_1   A =   3.75  Df =4380.0 -133.3 ps  S = 179.6 ps  Cin =  2.1 ff  Cout =  14.5 ff  Cmax = 130.0 ff  G =  665  
ABC: Path 17 --    4242 : 5    1 sky130_fd_sc_hd__o221a_2 A =  11.26  Df =4658.9 -104.6 ps  S = 117.7 ps  Cin =  2.3 ff  Cout =  17.6 ff  Cmax = 281.1 ff  G =  751  
ABC: Start-point = pi1176 (\CPU_imm_a3 [31]).  End-point = po575 ($auto$rtlil.cc:2290:MuxGate$19118).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 1227/ 1171  lat =    0  nd =  4896  edge =  13292  area =34691.58  delay =28.00  lev = 28
ABC: + write_blif /tmp/yosys-abc-Q4Uhbg/output.blif 

16.1.2. Re-integrating ABC results.
ABC RESULTS:          _const0_ cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_0 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__a21boi_0 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      138
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_0 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      383
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      150
ABC RESULTS:   sky130_fd_sc_hd__lpflow_clkbufkapwr_1 cells:      695
ABC RESULTS:   sky130_fd_sc_hd__lpflow_clkinvkapwr_1 cells:      993
ABC RESULTS:   sky130_fd_sc_hd__lpflow_clkinvkapwr_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__lpflow_inputiso0n_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__lpflow_inputiso1n_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__lpflow_isobufsrc_1 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       58
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       73
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:      356
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:      930
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:      225
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:      452
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o311ai_0 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:      111
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xor3_1 cells:        1
ABC RESULTS:        internal signals:     4495
ABC RESULTS:           input signals:     1227
ABC RESULTS:          output signals:     1171
Removing temp directory.

17. Executing SETUNDEF pass (replace undef values with defined constants).

18. Executing HILOMAP pass (mapping to constant drivers).

19. Executing SPLITNETS pass (splitting up multi-bit signals).

20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mythcore..
Removed 103 unused cells and 7472 unused wires.
<suppressed ~460 debug messages>

21. Executing INSBUF pass (insert buffer cells for connected wires).

22. Executing CHECK pass (checking for obvious problems).
checking module mythcore..
Warning: Wire mythcore.\out [9] is used but has no driver.
Warning: Wire mythcore.\out [8] is used but has no driver.
Warning: Wire mythcore.\out [7] is used but has no driver.
Warning: Wire mythcore.\out [6] is used but has no driver.
Warning: Wire mythcore.\out [5] is used but has no driver.
Warning: Wire mythcore.\out [4] is used but has no driver.
Warning: Wire mythcore.\out [3] is used but has no driver.
Warning: Wire mythcore.\out [2] is used but has no driver.
Warning: Wire mythcore.\out [1] is used but has no driver.
Warning: Wire mythcore.\out [0] is used but has no driver.
found and reported 10 problems.

23. Printing statistics.

=== mythcore ===

   Number of wires:               6162
   Number of wire bits:           6171
   Number of public wires:        1404
   Number of public wire bits:    1413
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6169
     sky130_fd_sc_hd__a2111oi_0      8
     sky130_fd_sc_hd__a211o_2       35
     sky130_fd_sc_hd__a21boi_0      42
     sky130_fd_sc_hd__a21o_2         2
     sky130_fd_sc_hd__a21oi_2        8
     sky130_fd_sc_hd__a221o_2      138
     sky130_fd_sc_hd__a22o_2         7
     sky130_fd_sc_hd__a22oi_2        2
     sky130_fd_sc_hd__a2bb2o_2       5
     sky130_fd_sc_hd__a2bb2oi_2      8
     sky130_fd_sc_hd__a31o_2         4
     sky130_fd_sc_hd__a31oi_2        3
     sky130_fd_sc_hd__a32o_2         2
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_0         1
     sky130_fd_sc_hd__and3_2         8
     sky130_fd_sc_hd__and4_2         2
     sky130_fd_sc_hd__buf_1        383
     sky130_fd_sc_hd__conb_1         2
     sky130_fd_sc_hd__dfxtp_2     1273
     sky130_fd_sc_hd__inv_2        150
     sky130_fd_sc_hd__lpflow_clkbufkapwr_1    695
     sky130_fd_sc_hd__lpflow_clkinvkapwr_1    993
     sky130_fd_sc_hd__lpflow_clkinvkapwr_2     35
     sky130_fd_sc_hd__lpflow_inputiso0n_1      5
     sky130_fd_sc_hd__lpflow_inputiso1n_1      1
     sky130_fd_sc_hd__lpflow_isobufsrc_1     42
     sky130_fd_sc_hd__nand2_2       58
     sky130_fd_sc_hd__nor2_2        73
     sky130_fd_sc_hd__o211a_2        3
     sky130_fd_sc_hd__o211ai_2       1
     sky130_fd_sc_hd__o21ai_0      356
     sky130_fd_sc_hd__o21ba_2        1
     sky130_fd_sc_hd__o221a_2      930
     sky130_fd_sc_hd__o221ai_2     225
     sky130_fd_sc_hd__o22a_2       452
     sky130_fd_sc_hd__o22ai_2       32
     sky130_fd_sc_hd__o2bb2a_2      17
     sky130_fd_sc_hd__o311a_2        4
     sky130_fd_sc_hd__o311ai_0       7
     sky130_fd_sc_hd__o31a_2         6
     sky130_fd_sc_hd__o32a_2         2
     sky130_fd_sc_hd__or2_2         22
     sky130_fd_sc_hd__or3_2         10
     sky130_fd_sc_hd__or3b_2         1
     sky130_fd_sc_hd__or4_2        111
     sky130_fd_sc_hd__or4b_2         2
     sky130_fd_sc_hd__xor3_1         1

   Chip area for module '\mythcore': 61786.758400

24. Executing Verilog backend.
Dumping module `\mythcore'.

Warnings: 13 unique messages, 13 total
End of script. Logfile hash: 8b1119c65c, CPU: user 10.14s system 0.12s, MEM: 61.55 MB peak
Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)
Time spent: 43% 2x abc (7 sec), 12% 33x opt_expr (2 sec), ...
