==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 936.820 ; gain = 840.672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 936.820 ; gain = 840.672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 936.820 ; gain = 840.672
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 936.820 ; gain = 840.672
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter1_Loop' (conv_1.cpp:14) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (conv_1.cpp:18) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (conv_1.cpp:21) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:24) in function 'conv_1' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.2' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 936.820 ; gain = 840.672
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_1.cpp:11:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:8:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:33:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:53 . Memory (MB): peak = 936.820 ; gain = 840.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter1_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv_1.cpp:25) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 47.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.436 seconds; current allocated memory: 178.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 178.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 179.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 179.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 179.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 180.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 180.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 180.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 180.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 181.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 181.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 181.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 181.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 182.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_0_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_1_0' to 'conv_1_conv_1_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_2_0' to 'conv_1_conv_1_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_0_0' to 'conv_1_conv_1_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_1_0' to 'conv_1_conv_1_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_2_0' to 'conv_1_conv_1_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_0_0' to 'conv_1_conv_1_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_1_0' to 'conv_1_conv_1_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_2_0' to 'conv_1_conv_1_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 183.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 186.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 188.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 190.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 191.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 193.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 194.863 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 108.09 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:04 . Memory (MB): peak = 936.820 ; gain = 840.672
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 64.374 seconds; peak allocated memory: 194.863 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 956.051 ; gain = 859.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 956.051 ; gain = 859.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 956.051 ; gain = 859.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 956.051 ; gain = 859.883
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter1_Loop' (conv_1.cpp:14) in function 'conv_1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'W_Col_Loop' (conv_1.cpp:21) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (conv_1.cpp:18) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (conv_1.cpp:21) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:24) in function 'conv_1' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.2' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 956.051 ; gain = 859.883
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_1.cpp:11:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:8:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:33:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:54 . Memory (MB): peak = 956.051 ; gain = 859.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter1_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv_1.cpp:25) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 47.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.939 seconds; current allocated memory: 178.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 178.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 179.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 179.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 179.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 180.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 180.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 180.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 180.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 181.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 181.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 181.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 181.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 182.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_0_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_1_0' to 'conv_1_conv_1_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_2_0' to 'conv_1_conv_1_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_0_0' to 'conv_1_conv_1_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_1_0' to 'conv_1_conv_1_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_2_0' to 'conv_1_conv_1_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_0_0' to 'conv_1_conv_1_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_1_0' to 'conv_1_conv_1_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_2_0' to 'conv_1_conv_1_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 183.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 186.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 188.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 190.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 191.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 193.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 194.882 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 108.09 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:04 . Memory (MB): peak = 956.051 ; gain = 859.883
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 64.494 seconds; peak allocated memory: 194.882 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.973 ; gain = 860.844
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.973 ; gain = 860.844
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 956.973 ; gain = 860.844
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 956.973 ; gain = 860.844
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter1_Loop' (conv_1.cpp:14) in function 'conv_1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'W_Col_Loop' (conv_1.cpp:23) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'memset_w_sum_array' in function 'conv_1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (conv_1.cpp:20) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (conv_1.cpp:23) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:26) in function 'conv_1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Sum_Loop' (conv_1.cpp:36) in function 'conv_1' completely with a factor of 9.
INFO: [XFORM 203-102] Partitioning array 'w_sum_array' (conv_1.cpp:16) automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.2' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 956.973 ; gain = 860.844
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_1.cpp:11:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:8:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:43:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:54 . Memory (MB): peak = 956.973 ; gain = 860.844
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter1_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv_1.cpp:28) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 47.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.325 seconds; current allocated memory: 178.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 178.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 179.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 179.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 179.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 180.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 180.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 180.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 180.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 181.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 181.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 181.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 181.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 182.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_0_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_1_0' to 'conv_1_conv_1_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_2_0' to 'conv_1_conv_1_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_0_0' to 'conv_1_conv_1_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_1_0' to 'conv_1_conv_1_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_2_0' to 'conv_1_conv_1_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_0_0' to 'conv_1_conv_1_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_1_0' to 'conv_1_conv_1_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_2_0' to 'conv_1_conv_1_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 183.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 186.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 188.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 190.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 193.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 194.914 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 108.09 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:05 . Memory (MB): peak = 956.973 ; gain = 860.844
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 65.333 seconds; peak allocated memory: 194.914 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.535 ; gain = 862.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.535 ; gain = 862.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 956.535 ; gain = 862.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 956.535 ; gain = 862.953
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter1_Loop' (conv_1.cpp:14) in function 'conv_1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'W_Col_Loop' (conv_1.cpp:23) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Sum_Loop' (conv_1.cpp:36) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'memset_w_sum_array' in function 'conv_1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (conv_1.cpp:20) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (conv_1.cpp:23) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:26) in function 'conv_1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Sum_Loop' (conv_1.cpp:36) in function 'conv_1' completely with a factor of 9.
INFO: [XFORM 203-102] Partitioning array 'w_sum_array' (conv_1.cpp:16) automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.2' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 956.535 ; gain = 862.953
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_1.cpp:11:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:8:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:43:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:53 . Memory (MB): peak = 956.535 ; gain = 862.953
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter1_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv_1.cpp:28) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 47.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.148 seconds; current allocated memory: 178.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 178.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 179.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 179.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 179.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 180.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 180.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 180.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 180.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 181.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 181.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 181.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 181.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 182.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_0_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_1_0' to 'conv_1_conv_1_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_2_0' to 'conv_1_conv_1_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_0_0' to 'conv_1_conv_1_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_1_0' to 'conv_1_conv_1_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_2_0' to 'conv_1_conv_1_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_0_0' to 'conv_1_conv_1_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_1_0' to 'conv_1_conv_1_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_2_0' to 'conv_1_conv_1_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 183.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 186.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 188.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 190.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 191.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 193.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 194.916 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 108.09 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:03 . Memory (MB): peak = 956.535 ; gain = 862.953
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 63.356 seconds; peak allocated memory: 194.916 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 957.023 ; gain = 863.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 957.023 ; gain = 863.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 957.023 ; gain = 863.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 957.023 ; gain = 863.531
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter1_Loop' (conv_1.cpp:14) in function 'conv_1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'W_Col_Loop' (conv_1.cpp:23) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'memset_w_sum_array' in function 'conv_1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (conv_1.cpp:20) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (conv_1.cpp:23) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:26) in function 'conv_1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Sum_Loop' (conv_1.cpp:36) in function 'conv_1' completely with a factor of 9.
INFO: [XFORM 203-102] Partitioning array 'w_sum_array' (conv_1.cpp:16) automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.2' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 957.023 ; gain = 863.531
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_1.cpp:11:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:8:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:43:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:53 . Memory (MB): peak = 957.023 ; gain = 863.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter1_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv_1.cpp:28) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 47.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.244 seconds; current allocated memory: 178.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 178.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 179.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 179.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 179.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 180.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 180.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 180.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 180.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 181.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 181.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 181.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 181.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 182.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_0_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_1_0' to 'conv_1_conv_1_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_2_0' to 'conv_1_conv_1_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_0_0' to 'conv_1_conv_1_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_1_0' to 'conv_1_conv_1_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_2_0' to 'conv_1_conv_1_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_0_0' to 'conv_1_conv_1_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_1_0' to 'conv_1_conv_1_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_2_0' to 'conv_1_conv_1_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 183.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 186.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 188.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 190.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 191.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 193.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 194.900 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 108.09 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:03 . Memory (MB): peak = 957.023 ; gain = 863.531
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 63.41 seconds; peak allocated memory: 194.900 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.969 ; gain = 860.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.969 ; gain = 860.871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 956.969 ; gain = 860.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 956.969 ; gain = 860.871
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Col_Loop' (conv_1.cpp:23) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv_1.cpp:14) in function 'conv_1' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Filter1_Loop' (conv_1.cpp:14) in function 'conv_1' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:26) in function 'conv_1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Sum_Loop' (conv_1.cpp:36) in function 'conv_1' completely with a factor of 9.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 956.969 ; gain = 860.871
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Col_Loop' (conv_1.cpp:11:10) in function 'conv_1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:8:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:43:21)
INFO: [HLS 200-472] Inferring partial write operation for 'w_sum_array' (conv_1.cpp:16:47)
INFO: [HLS 200-472] Inferring partial write operation for 'w_sum_array' (conv_1.cpp:28:26)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:52 ; elapsed = 00:02:49 . Memory (MB): peak = 956.969 ; gain = 860.871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 177.621 seconds; current allocated memory: 210.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.397 seconds; current allocated memory: 235.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.687 seconds; current allocated memory: 237.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 237.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 237.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 238.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 238.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 238.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 238.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 238.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 239.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 239.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 239.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.575 seconds; current allocated memory: 241.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_1' to 'conv_1_conv_1_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_2' to 'conv_1_conv_1_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_3' to 'conv_1_conv_1_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_4' to 'conv_1_conv_1_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_5' to 'conv_1_conv_1_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_6' to 'conv_1_conv_1_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_7' to 'conv_1_conv_1_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_8' to 'conv_1_conv_1_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_9' to 'conv_1_conv_1_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_10' to 'conv_1_conv_1_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_11' to 'conv_1_conv_1_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_12' to 'conv_1_conv_1_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_13' to 'conv_1_conv_1_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_14' to 'conv_1_conv_1_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_15' to 'conv_1_conv_1_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_16' to 'conv_1_conv_1_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_17' to 'conv_1_conv_1_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_18' to 'conv_1_conv_1_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_19' to 'conv_1_conv_1_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_20' to 'conv_1_conv_1_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_21' to 'conv_1_conv_1_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_22' to 'conv_1_conv_1_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_23' to 'conv_1_conv_1_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_24' to 'conv_1_conv_1_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_25' to 'conv_1_conv_1_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_26' to 'conv_1_conv_1_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_27' to 'conv_1_conv_1_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_28' to 'conv_1_conv_1_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_29' to 'conv_1_conv_1_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_30' to 'conv_1_conv_1_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_31' to 'conv_1_conv_1_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32nHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32nIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32nJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_6ns_5ns_10_1_1' to 'cnn_mac_muladd_5nKfY' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nJfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nIfE': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nKfY': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 5.006 seconds; current allocated memory: 280.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nJfO': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 8.14 seconds; current allocated memory: 318.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weiLf8' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nJfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nIfE': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 320.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nJfO': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 322.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 323.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32nMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nNgs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32nMgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nNgs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nIfE': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 324.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 326.632 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.86 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weicud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weidEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weieOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weifYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weig8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weihbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weijbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weikbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weilbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weimb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weincg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weipcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weircU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weisc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weitde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weivdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weixdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weizec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiGfk_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conv_1_w_sum_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:18 ; elapsed = 00:03:34 . Memory (MB): peak = 956.969 ; gain = 860.871
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 213.93 seconds; peak allocated memory: 326.632 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.266 ; gain = 863.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.266 ; gain = 863.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 956.266 ; gain = 863.102
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 956.266 ; gain = 863.102
INFO: [XFORM 203-502] Unrolling small iteration loop 'Chan_Loop' (conv_1.cpp:24) in function 'conv_1' automatically.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv_1.cpp:14) in function 'conv_1' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Filter1_Loop' (conv_1.cpp:14) in function 'conv_1' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:24) in function 'conv_1' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:43 . Memory (MB): peak = 956.266 ; gain = 863.102
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:33:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:01:43 . Memory (MB): peak = 956.266 ; gain = 863.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 104.22 seconds; current allocated memory: 194.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.101 seconds; current allocated memory: 201.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.174 seconds; current allocated memory: 202.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 202.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 203.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 203.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 203.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 203.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 204.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 204.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 204.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 204.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 204.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 206.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_1' to 'conv_1_conv_1_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_2' to 'conv_1_conv_1_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_3' to 'conv_1_conv_1_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_4' to 'conv_1_conv_1_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_5' to 'conv_1_conv_1_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_6' to 'conv_1_conv_1_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_7' to 'conv_1_conv_1_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_8' to 'conv_1_conv_1_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_9' to 'conv_1_conv_1_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_10' to 'conv_1_conv_1_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_11' to 'conv_1_conv_1_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_12' to 'conv_1_conv_1_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_13' to 'conv_1_conv_1_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_14' to 'conv_1_conv_1_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_15' to 'conv_1_conv_1_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_16' to 'conv_1_conv_1_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_17' to 'conv_1_conv_1_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_18' to 'conv_1_conv_1_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_19' to 'conv_1_conv_1_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_20' to 'conv_1_conv_1_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_21' to 'conv_1_conv_1_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_22' to 'conv_1_conv_1_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_23' to 'conv_1_conv_1_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_24' to 'conv_1_conv_1_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_25' to 'conv_1_conv_1_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_26' to 'conv_1_conv_1_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_27' to 'conv_1_conv_1_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_28' to 'conv_1_conv_1_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_29' to 'conv_1_conv_1_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_30' to 'conv_1_conv_1_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_31' to 'conv_1_conv_1_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32nHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32nIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32nJfO' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nJfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nIfE': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 1.273 seconds; current allocated memory: 218.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nJfO': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 4.248 seconds; current allocated memory: 241.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weiKfY' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nJfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nIfE': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 243.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nJfO': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 245.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 246.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32nLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nMgi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32nLf8': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nMgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nIfE': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 247.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 249.721 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 108.49 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weicud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weidEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weieOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weifYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weig8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weihbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weijbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weikbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weilbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weimb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weincg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weipcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weircU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weisc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weitde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weivdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weixdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weizec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:02:05 . Memory (MB): peak = 956.266 ; gain = 863.102
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 125.46 seconds; peak allocated memory: 249.721 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.043 ; gain = 862.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.043 ; gain = 862.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 956.043 ; gain = 862.199
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 956.043 ; gain = 862.199
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Row_Loop' (conv_1.cpp:18) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv_1.cpp:14) in function 'conv_1' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Filter1_Loop' (conv_1.cpp:14) in function 'conv_1' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (conv_1.cpp:21) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:24) in function 'conv_1' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.20' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.21' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.22' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.23' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.24' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.25' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.26' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.27' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.28' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.29' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.30' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.0.0.31' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.20' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.21' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.22' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.23' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.24' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.25' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.26' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.27' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.28' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.29' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.30' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.1.0.31' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.20' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.21' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.22' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.23' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.24' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.25' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.26' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.27' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.28' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.29' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.30' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_1_weights.2.0.31' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.20' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.21' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.22' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.23' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.24' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.25' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.26' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.27' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.28' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.29' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.30' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.0.0.31' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.20' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.21' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.22' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.23' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.24' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.25' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.26' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.27' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.28' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.29' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.30' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.1.0.31' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.20' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.21' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.22' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.23' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.24' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.25' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.26' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.27' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.28' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.29' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.30' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_weights.2.0.31' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 956.043 ; gain = 862.199
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Col_Loop' (conv_1.cpp:11:10) in function 'conv_1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:8:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:33:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:01:20 . Memory (MB): peak = 956.043 ; gain = 862.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_0_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_32', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_0_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_32', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_0_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_32', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_0_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_32', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_0_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_32', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_1_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_1', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_1_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_1', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_1_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_1', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_1_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_1', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_1_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_1', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_2_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_2', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_2_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_2', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_2_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_2', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_2_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_2', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_2_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_2', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_3_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_3', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_3_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_3', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_3_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_3', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_3_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_3', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_3_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_3', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_4_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_4', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_4_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_4', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_4_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_4', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_4_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_4', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_4_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_4', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_5_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_5', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_5_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_5', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_5_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_5', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_5_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_5', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_5_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_5', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_6_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_6', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_6_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_6', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_6_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_6', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_6_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_6', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_6_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_6', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_7_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_7', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_7_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_7', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_7_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_7', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_7_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_7', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_7_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_7', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_8_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_8', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_8_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_8', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_8_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_8', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_8_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_8', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_8_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_8', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_9_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_9', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_9_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_9', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_9_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_9', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_9_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_9', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_9_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_9', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_10_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_s', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_10_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_s', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_10_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_s', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_10_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_s', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_10_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_s', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_11_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_10', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_11_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_10', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_11_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_10', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_11_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_10', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_11_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_10', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_12_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_11', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_12_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_11', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_12_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_11', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_12_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_11', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_12_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_11', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_13_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_12', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_13_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_12', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_13_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_12', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_13_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_12', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_13_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_12', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_14_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_13', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_14_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_13', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_14_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_13', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_14_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_13', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_14_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_13', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_15_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_14', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_15_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_14', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_15_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_14', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_15_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_14', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_15_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_14', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_16_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_15', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_16_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_15', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_16_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_15', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_16_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_15', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_16_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_15', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_17_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_16', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_17_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_16', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_17_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_16', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_17_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_16', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_17_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_16', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_18_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_17', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_18_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_17', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_18_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_17', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_18_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_17', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_18_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_17', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_19_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_18', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_19_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_18', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_19_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_18', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_19_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_18', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_19_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_18', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_20_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_19', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_20_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_19', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_20_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_19', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_20_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_19', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_20_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_19', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_21_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_20', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_21_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_20', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_21_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_20', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_21_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_20', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_21_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_20', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_22_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_21', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_22_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_21', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_22_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_21', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_22_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_21', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_22_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_21', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_23_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_22', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_23_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_22', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_23_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_22', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_23_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_22', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_23_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_22', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_24_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_23', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_24_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_23', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_24_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_23', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_24_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_23', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_24_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_23', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_25_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_24', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_25_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_24', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_25_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_24', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_25_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_24', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_25_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_24', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_26_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_25', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_26_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_25', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_26_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_25', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_26_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_25', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_26_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_25', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_27_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_26', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_27_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_26', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_27_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_26', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_27_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_26', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_27_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_26', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_28_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_27', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_28_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_27', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_28_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_27', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_28_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_27', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_28_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_27', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_29_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_28', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_29_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_28', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_29_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_28', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_29_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_28', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_29_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_28', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_30_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_29', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_30_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_29', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_30_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_29', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_30_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_29', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_30_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_29', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_31_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_30', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_31_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_30', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_31_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_30', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_31_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_30', conv_1.cpp:25).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_4_31_2', conv_1.cpp:25) and 'fadd' operation ('w_sum_4_30', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 85.132 seconds; current allocated memory: 193.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.719 seconds; current allocated memory: 203.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.566 seconds; current allocated memory: 204.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 204.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 204.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 205.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 205.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 205.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 206.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 206.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 206.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 206.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 206.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 208.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_6ns_5ns_10_1_1' to 'cnn_mac_muladd_5neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_32_32_1_1': 96 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 1.458 seconds; current allocated memory: 227.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 4.759 seconds; current allocated memory: 249.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weifYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 251.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 253.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 254.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 256.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 257.771 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 106.49 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:47 ; elapsed = 00:01:46 . Memory (MB): peak = 956.043 ; gain = 862.199
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 105.646 seconds; peak allocated memory: 257.771 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.797 ; gain = 862.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.797 ; gain = 862.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 956.797 ; gain = 862.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 956.797 ; gain = 862.355
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter1_Loop' (conv_1.cpp:14) in function 'conv_1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'W_Row_Loop' (conv_1.cpp:18) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (conv_1.cpp:18) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (conv_1.cpp:21) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:24) in function 'conv_1' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.2' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 956.797 ; gain = 862.355
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_1.cpp:11:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:8:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:33:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:53 . Memory (MB): peak = 956.797 ; gain = 862.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter1_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv_1.cpp:25) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 47.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.268 seconds; current allocated memory: 178.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 178.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 179.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 179.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 179.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 180.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 180.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 180.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 180.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 181.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 181.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 181.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 181.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 182.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_0_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_1_0' to 'conv_1_conv_1_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_2_0' to 'conv_1_conv_1_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_0_0' to 'conv_1_conv_1_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_1_0' to 'conv_1_conv_1_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_2_0' to 'conv_1_conv_1_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_0_0' to 'conv_1_conv_1_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_1_0' to 'conv_1_conv_1_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_2_0' to 'conv_1_conv_1_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 183.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 186.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 188.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 190.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 191.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 193.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 194.883 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 108.09 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:04 . Memory (MB): peak = 956.797 ; gain = 862.355
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 64.046 seconds; peak allocated memory: 194.883 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 955.941 ; gain = 859.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 955.941 ; gain = 859.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:24) in function 'conv_1(float (*) [28][1], float (*) [26][32])' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 955.941 ; gain = 859.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 955.941 ; gain = 859.836
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_Loop' (conv_1.cpp:11) in function 'conv_1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Filter1_Loop' (conv_1.cpp:14) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv_1.cpp:14) in function 'conv_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (conv_1.cpp:18) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (conv_1.cpp:21) in function 'conv_1' completely with a factor of 3.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:42 . Memory (MB): peak = 955.941 ; gain = 859.836
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:8:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:33:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:52 . Memory (MB): peak = 955.941 ; gain = 859.836
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv_1.cpp:25) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('conv_out_addr_22_write_ln33', conv_1.cpp:33) of variable 'select_ln32_22', conv_1.cpp:32 on array 'conv_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 69.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.529 seconds; current allocated memory: 187.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.426 seconds; current allocated memory: 194.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.584 seconds; current allocated memory: 195.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 195.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 196.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 196.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 196.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 197.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 197.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 197.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 197.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 198.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 198.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.953 seconds; current allocated memory: 199.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ncud': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.812 seconds; current allocated memory: 205.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 3.635 seconds; current allocated memory: 221.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weifYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 223.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 225.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 227.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 228.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 229.935 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 109.29 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:01:14 . Memory (MB): peak = 955.941 ; gain = 859.836
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 74.392 seconds; peak allocated memory: 229.935 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 955.863 ; gain = 862.078
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 955.863 ; gain = 862.078
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:24) in function 'conv_1(float (*) [28][1], float (*) [26][32])' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 955.863 ; gain = 862.078
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 955.863 ; gain = 862.078
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter1_Loop' (conv_1.cpp:14) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (conv_1.cpp:18) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (conv_1.cpp:21) in function 'conv_1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.2' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 955.863 ; gain = 862.078
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_1.cpp:11:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:8:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:33:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:53 . Memory (MB): peak = 955.863 ; gain = 862.078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter1_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv_1.cpp:25) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 47.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.41 seconds; current allocated memory: 178.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 178.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 179.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 179.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 179.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 180.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 180.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 180.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 180.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 181.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 181.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 181.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 181.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 182.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_0_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_1_0' to 'conv_1_conv_1_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_2_0' to 'conv_1_conv_1_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_0_0' to 'conv_1_conv_1_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_1_0' to 'conv_1_conv_1_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_2_0' to 'conv_1_conv_1_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_0_0' to 'conv_1_conv_1_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_1_0' to 'conv_1_conv_1_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_2_0' to 'conv_1_conv_1_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 183.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 186.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 188.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 190.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 191.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 193.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 194.855 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 108.09 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:04 . Memory (MB): peak = 955.863 ; gain = 862.078
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 63.619 seconds; peak allocated memory: 194.855 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.598 ; gain = 863.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.598 ; gain = 863.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:24) in function 'conv_1(float (*) [28][1], float (*) [26][32])' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 956.598 ; gain = 863.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 956.598 ; gain = 863.008
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Loop' (conv_1.cpp:8) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Col_Loop' (conv_1.cpp:11) in function 'conv_1' completely with a factor of 26.
ERROR: [XFORM 203-504] Stop unrolling loop 'Col_Loop' (conv_1.cpp:11) in function 'conv_1' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 956.227 ; gain = 862.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 956.227 ; gain = 862.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:24) in function 'conv_1(float (*) [28][1], float (*) [26][32])' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 956.227 ; gain = 862.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:40 . Memory (MB): peak = 956.227 ; gain = 862.117
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter1_Loop' (conv_1.cpp:14) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (conv_1.cpp:18) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (conv_1.cpp:21) in function 'conv_1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.2' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:42 . Memory (MB): peak = 956.227 ; gain = 862.117
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_1.cpp:11:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:8:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:33:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:53 . Memory (MB): peak = 956.227 ; gain = 862.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter1_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv_1.cpp:25) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 47.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.92 seconds; current allocated memory: 178.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 178.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 179.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 179.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 179.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 180.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 180.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 180.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 180.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 181.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 181.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 181.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 181.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 182.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_0_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_1_0' to 'conv_1_conv_1_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_2_0' to 'conv_1_conv_1_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_0_0' to 'conv_1_conv_1_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_1_0' to 'conv_1_conv_1_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_2_0' to 'conv_1_conv_1_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_0_0' to 'conv_1_conv_1_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_1_0' to 'conv_1_conv_1_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_2_0' to 'conv_1_conv_1_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 183.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 186.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 188.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 190.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 191.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 193.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 194.886 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 108.09 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:03 . Memory (MB): peak = 956.227 ; gain = 862.117
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 63.083 seconds; peak allocated memory: 194.886 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 956.043 ; gain = 861.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 956.043 ; gain = 861.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:24) in function 'conv_1(float (*) [28][1], float (*) [26][32])' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 956.043 ; gain = 861.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 956.043 ; gain = 861.223
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:42 . Memory (MB): peak = 956.043 ; gain = 861.223
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:18:18) in function 'conv_1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Filter1_Loop' (conv_1.cpp:14:14) in function 'conv_1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_1.cpp:11:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:8:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:33:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:52 . Memory (MB): peak = 956.043 ; gain = 861.223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_8', conv_1.cpp:25) and 'fadd' operation ('tmp_8', conv_1.cpp:25).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_8', conv_1.cpp:25) and 'fadd' operation ('tmp_8', conv_1.cpp:25).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_8', conv_1.cpp:25) and 'fadd' operation ('tmp_8', conv_1.cpp:25).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.173 seconds; current allocated memory: 177.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 177.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 178.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 178.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 178.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 179.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 179.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 179.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 179.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 179.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 180.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 180.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 180.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 180.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_6ns_5ns_10_1_1' to 'cnn_mac_muladd_5nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 181.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 183.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weig8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 185.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 187.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 188.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 190.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 191.808 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.45 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:01 . Memory (MB): peak = 956.043 ; gain = 861.223
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 60.809 seconds; peak allocated memory: 191.808 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 956.941 ; gain = 862.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 956.941 ; gain = 862.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:24) in function 'conv_1(float (*) [28][1], float (*) [26][32])' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 956.941 ; gain = 862.266
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 956.941 ; gain = 862.266
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 956.941 ; gain = 862.266
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:33:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:54 . Memory (MB): peak = 956.941 ; gain = 862.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.851 seconds; current allocated memory: 177.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 177.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 177.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 178.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 178.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 178.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 179.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 179.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 179.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 179.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 180.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 180.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 180.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 180.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 181.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 183.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weifYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 185.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 187.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 188.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 189.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 191.375 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.45 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:02 . Memory (MB): peak = 956.941 ; gain = 862.266
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 62.39 seconds; peak allocated memory: 191.375 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 956.070 ; gain = 862.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 956.070 ; gain = 862.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:24) in function 'conv_1(float (*) [28][1], float (*) [26][32])' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 956.070 ; gain = 862.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:40 . Memory (MB): peak = 956.070 ; gain = 862.176
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_Loop' (conv_1.cpp:11) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv_1.cpp:14) in function 'conv_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (conv_1.cpp:18) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (conv_1.cpp:21) in function 'conv_1' completely with a factor of 3.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:42 . Memory (MB): peak = 956.070 ; gain = 862.176
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:8:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:33:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:52 . Memory (MB): peak = 956.070 ; gain = 862.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv_1.cpp:25) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('conv_out_addr_22_write_ln33', conv_1.cpp:33) of variable 'select_ln32_22', conv_1.cpp:32 on array 'conv_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 69.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.656 seconds; current allocated memory: 187.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.416 seconds; current allocated memory: 194.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.551 seconds; current allocated memory: 195.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 195.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 196.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 196.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 196.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 197.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 197.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 197.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 197.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 198.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 198.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.965 seconds; current allocated memory: 199.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ncud': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 205.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 3.68 seconds; current allocated memory: 221.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weifYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 223.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 225.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 227.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 228.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 229.932 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 109.29 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:14 . Memory (MB): peak = 956.070 ; gain = 862.176
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 74.396 seconds; peak allocated memory: 229.932 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 956.941 ; gain = 883.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 956.941 ; gain = 883.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:24) in function 'conv_1(float (*) [28][1], float (*) [26][32])' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 956.941 ; gain = 883.824
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 956.941 ; gain = 883.824
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_Loop' (conv_1.cpp:11) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv_1.cpp:14) in function 'conv_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (conv_1.cpp:18) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (conv_1.cpp:21) in function 'conv_1' completely with a factor of 3.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 956.941 ; gain = 883.824
INFO: [XFORM 203-541] Flattening a loop nest 'Pool_Row_Loop' (max_pool_1.cpp:20:18) in function 'max_pool_1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Col_Loop' (max_pool_1.cpp:16:14) in function 'max_pool_1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (max_pool_1.cpp:13:10) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (max_pool_1.cpp:10:6) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:8:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:33:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 956.941 ; gain = 883.824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv_1.cpp:25) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('conv_out_addr_22_write_ln33', conv_1.cpp:33) of variable 'select_ln32_22', conv_1.cpp:32 on array 'conv_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 69.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.567 seconds; current allocated memory: 187.838 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.492 seconds; current allocated memory: 194.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pool_Row_Loop_Pool_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.8185ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pool_1' consists of the following:
	'mul' operation of DSP[65] ('mul_ln27', max_pool_1.cpp:27) [58]  (2.84 ns)
	'add' operation of DSP[65] ('add_ln27', max_pool_1.cpp:27) [65]  (2.75 ns)
	'add' operation ('add_ln27_2', max_pool_1.cpp:27) [68]  (1.56 ns)
	'getelementptr' operation ('conv_out_addr', max_pool_1.cpp:27) [70]  (0 ns)
	'load' operation ('max', max_pool_1.cpp:27) on array 'conv_out' [71]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.656 seconds; current allocated memory: 195.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 196.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 196.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 196.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 197.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 197.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 197.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 197.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 197.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 198.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 198.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.984 seconds; current allocated memory: 199.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ncud': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.782 seconds; current allocated memory: 205.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 3.792 seconds; current allocated memory: 222.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weifYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 224.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 226.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 227.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 228.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 230.420 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 101.85 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:01:17 . Memory (MB): peak = 956.941 ; gain = 883.824
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 77.407 seconds; peak allocated memory: 230.420 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 956.391 ; gain = 863.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 956.391 ; gain = 863.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 956.391 ; gain = 863.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 956.391 ; gain = 863.285
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter1_Loop' (conv_1.cpp:14) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (conv_1.cpp:18) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (conv_1.cpp:21) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:24) in function 'conv_1' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.2' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:43 . Memory (MB): peak = 956.391 ; gain = 863.285
INFO: [XFORM 203-541] Flattening a loop nest 'Pool_Row_Loop' (max_pool_1.cpp:20:18) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (max_pool_1.cpp:16:14) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (max_pool_1.cpp:13:10) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (max_pool_1.cpp:10:6) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_1.cpp:11:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:8:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:39:26)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:33:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:54 . Memory (MB): peak = 956.391 ; gain = 863.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter1_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv_1.cpp:25) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 47.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.255 seconds; current allocated memory: 178.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 179.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Col_Loop_Pool_Row_Loop_Pool_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.8185ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pool_1' consists of the following:
	'mul' operation of DSP[105] ('mul_ln32', max_pool_1.cpp:32) [92]  (2.84 ns)
	'add' operation of DSP[105] ('add_ln32', max_pool_1.cpp:32) [105]  (2.75 ns)
	'add' operation ('add_ln32_1', max_pool_1.cpp:32) [108]  (1.56 ns)
	'getelementptr' operation ('conv_out_addr', max_pool_1.cpp:32) [110]  (0 ns)
	'load' operation ('max', max_pool_1.cpp:32) on array 'conv_out' [111]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 179.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 180.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 180.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 181.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 181.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 181.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 181.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 182.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 182.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 182.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 182.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 183.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_0_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_1_0' to 'conv_1_conv_1_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_2_0' to 'conv_1_conv_1_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_0_0' to 'conv_1_conv_1_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_1_0' to 'conv_1_conv_1_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_2_0' to 'conv_1_conv_1_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_0_0' to 'conv_1_conv_1_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_1_0' to 'conv_1_conv_1_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_2_0' to 'conv_1_conv_1_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 185.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_4ns_4ns_8_1_1' to 'cnn_mac_muladd_5nocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 188.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weipcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.464 seconds; current allocated memory: 191.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 192.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 194.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 195.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 197.332 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 101.85 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:05 . Memory (MB): peak = 956.391 ; gain = 863.285
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 65.114 seconds; peak allocated memory: 197.332 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 956.934 ; gain = 863.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 956.934 ; gain = 863.180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 956.934 ; gain = 863.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 956.934 ; gain = 863.180
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (conv_1.cpp:27) in function 'conv_1'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Chan_Loop' (conv_1.cpp:26) in function 'conv_1' automatically.
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:26) in function 'conv_1' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:01:34 . Memory (MB): peak = 956.934 ; gain = 863.180
INFO: [XFORM 203-541] Flattening a loop nest 'Pool_Row_Loop' (max_pool_1.cpp:20:18) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (max_pool_1.cpp:16:14) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (max_pool_1.cpp:13:10) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (max_pool_1.cpp:10:6) in function 'max_pool_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:39:26)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:39:38)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:01 ; elapsed = 00:01:46 . Memory (MB): peak = 956.934 ; gain = 863.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 106.155 seconds; current allocated memory: 178.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 178.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Col_Loop_Pool_Row_Loop_Pool_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.8185ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pool_1' consists of the following:
	'mul' operation of DSP[105] ('mul_ln32', max_pool_1.cpp:32) [92]  (2.84 ns)
	'add' operation of DSP[105] ('add_ln32', max_pool_1.cpp:32) [105]  (2.75 ns)
	'add' operation ('add_ln32_1', max_pool_1.cpp:32) [108]  (1.56 ns)
	'getelementptr' operation ('conv_out_addr', max_pool_1.cpp:32) [110]  (0 ns)
	'load' operation ('max', max_pool_1.cpp:32) on array 'conv_out' [111]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 178.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 179.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 179.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 180.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 180.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 180.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 180.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 180.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 181.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 181.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 181.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 181.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 182.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_4ns_4ns_8_1_1' to 'cnn_mac_muladd_5nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 185.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weihbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 187.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 189.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 191.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 192.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 194.207 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 101.85 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:01:55 . Memory (MB): peak = 956.934 ; gain = 863.180
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 115.382 seconds; peak allocated memory: 194.207 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 956.055 ; gain = 861.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 956.055 ; gain = 861.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:55 . Memory (MB): peak = 956.055 ; gain = 861.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:01:17 . Memory (MB): peak = 956.055 ; gain = 861.418
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Col_Loop' (conv_1.cpp:23) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:26) in function 'conv_1' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:01:39 . Memory (MB): peak = 956.055 ; gain = 861.418
INFO: [XFORM 203-541] Flattening a loop nest 'Pool_Row_Loop' (max_pool_1.cpp:20:18) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (max_pool_1.cpp:16:14) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (max_pool_1.cpp:13:10) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (max_pool_1.cpp:10:6) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter1_Loop' (conv_1.cpp:16:14) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_1.cpp:13:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:10:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:39:26)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:39:38)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:01:50 . Memory (MB): peak = 956.055 ; gain = 861.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_s', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_s', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_s', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_s', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln42', conv_1.cpp:42) of variable 'w_sum_6', conv_1.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln42', conv_1.cpp:42) of variable 'w_sum_6', conv_1.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 110.211 seconds; current allocated memory: 178.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 179.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Col_Loop_Pool_Row_Loop_Pool_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.8185ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pool_1' consists of the following:
	'mul' operation of DSP[105] ('mul_ln32', max_pool_1.cpp:32) [92]  (2.84 ns)
	'add' operation of DSP[105] ('add_ln32', max_pool_1.cpp:32) [105]  (2.75 ns)
	'add' operation ('add_ln32_1', max_pool_1.cpp:32) [108]  (1.56 ns)
	'getelementptr' operation ('conv_out_addr', max_pool_1.cpp:32) [110]  (0 ns)
	'load' operation ('max', max_pool_1.cpp:32) on array 'conv_out' [111]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 179.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 180.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 180.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 181.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 181.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 181.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 181.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 182.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 182.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 182.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 182.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 183.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_6ns_5ns_10_1_1' to 'cnn_mac_muladd_5nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 184.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_4ns_4ns_8_1_1' to 'cnn_mac_muladd_5ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 187.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weiibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 190.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 192.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 193.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 195.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 196.608 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 101.85 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:07 ; elapsed = 00:02:00 . Memory (MB): peak = 956.055 ; gain = 861.418
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 119.911 seconds; peak allocated memory: 196.608 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.086 ; gain = 859.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.086 ; gain = 859.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:01:09 . Memory (MB): peak = 956.086 ; gain = 859.984
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:02 ; elapsed = 00:01:50 . Memory (MB): peak = 956.086 ; gain = 859.984
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Col_Loop' (conv_2.cpp:23) in function 'conv_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Col_Loop' (conv_1.cpp:23) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv_2.cpp:26) in function 'conv_2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:26) in function 'conv_1' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:35 ; elapsed = 00:02:32 . Memory (MB): peak = 956.086 ; gain = 859.984
INFO: [XFORM 203-541] Flattening a loop nest 'Pool_Row_Loop' (max_pool_1.cpp:20:18) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (max_pool_1.cpp:16:14) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (max_pool_1.cpp:13:10) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (max_pool_1.cpp:10:6) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_2.cpp:20:18) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter2_Loop' (conv_2.cpp:16:14) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_2.cpp:13:10) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_2.cpp:10:6) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter1_Loop' (conv_1.cpp:16:14) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_1.cpp:13:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:10:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:34:17)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:39:26)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:39:37)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:39:38)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:43 ; elapsed = 00:02:41 . Memory (MB): peak = 956.086 ; gain = 859.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln42', conv_1.cpp:42) of variable 'w_sum_9', conv_1.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln42', conv_1.cpp:42) of variable 'w_sum_9', conv_1.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 161.618 seconds; current allocated memory: 180.333 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 180.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Col_Loop_Pool_Row_Loop_Pool_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.8185ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pool_1' consists of the following:
	'mul' operation of DSP[105] ('mul_ln32', max_pool_1.cpp:32) [92]  (2.84 ns)
	'add' operation of DSP[105] ('add_ln32', max_pool_1.cpp:32) [105]  (2.75 ns)
	'add' operation ('add_ln32_1', max_pool_1.cpp:32) [108]  (1.56 ns)
	'getelementptr' operation ('conv_out_addr', max_pool_1.cpp:32) [110]  (0 ns)
	'load' operation ('max', max_pool_1.cpp:32) on array 'conv_out' [111]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 181.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 181.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln43', conv_2.cpp:43) of variable 'w_sum_6_s', conv_2.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln43', conv_2.cpp:43) of variable 'w_sum_6_s', conv_2.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 134, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 183.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 185.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 185.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 186.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 186.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 186.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 186.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 186.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 187.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 187.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_6ns_5ns_10_1_1' to 'cnn_mac_muladd_5nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 189.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_4ns_4ns_8_1_1' to 'cnn_mac_muladd_5ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 192.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0' to 'conv_2_conv_2_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1' to 'conv_2_conv_2_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2' to 'conv_2_conv_2_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_3' to 'conv_2_conv_2_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_4' to 'conv_2_conv_2_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_5' to 'conv_2_conv_2_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_6' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_7' to 'conv_2_conv_2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_8' to 'conv_2_conv_2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_9' to 'conv_2_conv_2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_10' to 'conv_2_conv_2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_11' to 'conv_2_conv_2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_12' to 'conv_2_conv_2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_13' to 'conv_2_conv_2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_14' to 'conv_2_conv_2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_15' to 'conv_2_conv_2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_16' to 'conv_2_conv_2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_17' to 'conv_2_conv_2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_18' to 'conv_2_conv_2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_19' to 'conv_2_conv_2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_20' to 'conv_2_conv_2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_21' to 'conv_2_conv_2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_22' to 'conv_2_conv_2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_23' to 'conv_2_conv_2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_24' to 'conv_2_conv_2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_25' to 'conv_2_conv_2_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_26' to 'conv_2_conv_2_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_27' to 'conv_2_conv_2_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_28' to 'conv_2_conv_2_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_29' to 'conv_2_conv_2_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_30' to 'conv_2_conv_2_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_31' to 'conv_2_conv_2_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_4ns_5ns_4ns_8_1_1' to 'cnn_mac_muladd_4nOgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_4nOgC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.899 seconds; current allocated memory: 198.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 1.191 seconds; current allocated memory: 204.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 206.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32nPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nQgW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32nPgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nQgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 207.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 209.257 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 101.85 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:49 ; elapsed = 00:02:58 . Memory (MB): peak = 956.086 ; gain = 859.984
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 178.304 seconds; peak allocated memory: 209.257 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.270 ; gain = 863.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.270 ; gain = 863.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:01:09 . Memory (MB): peak = 956.270 ; gain = 863.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:59 ; elapsed = 00:01:50 . Memory (MB): peak = 956.270 ; gain = 863.367
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Col_Loop' (conv_2.cpp:23) in function 'conv_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Col_Loop' (conv_1.cpp:23) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv_2.cpp:26) in function 'conv_2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:26) in function 'conv_1' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:30 ; elapsed = 00:02:32 . Memory (MB): peak = 956.270 ; gain = 863.367
INFO: [XFORM 203-541] Flattening a loop nest 'Pool_Row_Loop' (max_pool_1.cpp:20:18) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (max_pool_1.cpp:16:14) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (max_pool_1.cpp:13:10) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (max_pool_1.cpp:10:6) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_2.cpp:20:18) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter2_Loop' (conv_2.cpp:16:14) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_2.cpp:13:10) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_2.cpp:10:6) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter1_Loop' (conv_1.cpp:16:14) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_1.cpp:13:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:10:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:39:26)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:39:26)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:39:37)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:39:38)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:37 ; elapsed = 00:02:41 . Memory (MB): peak = 956.270 ; gain = 863.367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln42', conv_1.cpp:42) of variable 'w_sum_9', conv_1.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln42', conv_1.cpp:42) of variable 'w_sum_9', conv_1.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 161.494 seconds; current allocated memory: 180.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 180.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Col_Loop_Pool_Row_Loop_Pool_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.8185ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pool_1' consists of the following:
	'mul' operation of DSP[105] ('mul_ln32', max_pool_1.cpp:32) [92]  (2.84 ns)
	'add' operation of DSP[105] ('add_ln32', max_pool_1.cpp:32) [105]  (2.75 ns)
	'add' operation ('add_ln32_2', max_pool_1.cpp:32) [108]  (1.56 ns)
	'getelementptr' operation ('conv_out_addr', max_pool_1.cpp:32) [110]  (0 ns)
	'load' operation ('max', max_pool_1.cpp:32) on array 'conv_out' [111]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 181.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 181.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln43', conv_2.cpp:43) of variable 'w_sum_6_s', conv_2.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln43', conv_2.cpp:43) of variable 'w_sum_6_s', conv_2.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 134, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 183.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 185.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 185.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 186.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 186.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 186.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 186.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 187.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 187.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 187.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_6ns_5ns_10_1_1' to 'cnn_mac_muladd_5nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 189.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_4ns_4ns_8_1_1' to 'cnn_mac_muladd_5ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 192.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0' to 'conv_2_conv_2_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1' to 'conv_2_conv_2_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2' to 'conv_2_conv_2_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_3' to 'conv_2_conv_2_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_4' to 'conv_2_conv_2_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_5' to 'conv_2_conv_2_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_6' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_7' to 'conv_2_conv_2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_8' to 'conv_2_conv_2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_9' to 'conv_2_conv_2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_10' to 'conv_2_conv_2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_11' to 'conv_2_conv_2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_12' to 'conv_2_conv_2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_13' to 'conv_2_conv_2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_14' to 'conv_2_conv_2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_15' to 'conv_2_conv_2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_16' to 'conv_2_conv_2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_17' to 'conv_2_conv_2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_18' to 'conv_2_conv_2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_19' to 'conv_2_conv_2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_20' to 'conv_2_conv_2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_21' to 'conv_2_conv_2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_22' to 'conv_2_conv_2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_23' to 'conv_2_conv_2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_24' to 'conv_2_conv_2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_25' to 'conv_2_conv_2_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_26' to 'conv_2_conv_2_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_27' to 'conv_2_conv_2_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_28' to 'conv_2_conv_2_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_29' to 'conv_2_conv_2_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_30' to 'conv_2_conv_2_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_31' to 'conv_2_conv_2_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_4ns_5ns_4ns_8_1_1' to 'cnn_mac_muladd_4nOgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_4nOgC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.947 seconds; current allocated memory: 198.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 204.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 206.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32nPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nQgW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32nPgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nQgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 207.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 209.557 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 101.85 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:43 ; elapsed = 00:02:58 . Memory (MB): peak = 956.270 ; gain = 863.367
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 178.526 seconds; peak allocated memory: 209.557 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.934 ; gain = 863.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.934 ; gain = 863.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:01:09 . Memory (MB): peak = 956.934 ; gain = 863.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:02 ; elapsed = 00:01:51 . Memory (MB): peak = 956.934 ; gain = 863.230
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Col_Loop' (conv_2.cpp:23) in function 'conv_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Col_Loop' (conv_1.cpp:23) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv_2.cpp:26) in function 'conv_2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:26) in function 'conv_1' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:39 ; elapsed = 00:02:32 . Memory (MB): peak = 956.934 ; gain = 863.230
INFO: [XFORM 203-541] Flattening a loop nest 'Pool_Row_Loop' (max_pool_2.cpp:20:18) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (max_pool_2.cpp:16:14) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (max_pool_2.cpp:13:10) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (max_pool_2.cpp:10:6) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pool_Row_Loop' (max_pool_1.cpp:20:18) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (max_pool_1.cpp:16:14) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (max_pool_1.cpp:13:10) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (max_pool_1.cpp:10:6) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_2.cpp:20:18) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter2_Loop' (conv_2.cpp:16:14) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_2.cpp:13:10) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_2.cpp:10:6) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter1_Loop' (conv_1.cpp:16:14) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_1.cpp:13:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:10:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:39:26)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:39:26)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:38:9)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:39:37)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:39:38)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:47 ; elapsed = 00:02:43 . Memory (MB): peak = 956.934 ; gain = 863.230
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln42', conv_1.cpp:42) of variable 'w_sum_9', conv_1.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln42', conv_1.cpp:42) of variable 'w_sum_9', conv_1.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 162.796 seconds; current allocated memory: 180.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 181.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Col_Loop_Pool_Row_Loop_Pool_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.8185ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pool_1' consists of the following:
	'mul' operation of DSP[105] ('mul_ln32', max_pool_1.cpp:32) [92]  (2.84 ns)
	'add' operation of DSP[105] ('add_ln32', max_pool_1.cpp:32) [105]  (2.75 ns)
	'add' operation ('add_ln32_2', max_pool_1.cpp:32) [108]  (1.56 ns)
	'getelementptr' operation ('conv_out_addr', max_pool_1.cpp:32) [110]  (0 ns)
	'load' operation ('max', max_pool_1.cpp:32) on array 'conv_out' [111]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 181.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 182.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln43', conv_2.cpp:43) of variable 'w_sum_6_s', conv_2.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln43', conv_2.cpp:43) of variable 'w_sum_6_s', conv_2.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 134, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.701 seconds; current allocated memory: 183.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 185.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Col_Loop_Pool_Row_Loop_Pool_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.794ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pool_2' consists of the following:
	'mul' operation of DSP[106] ('mul_ln32', max_pool_2.cpp:32) [93]  (2.84 ns)
	'add' operation of DSP[106] ('add_ln32', max_pool_2.cpp:32) [106]  (2.75 ns)
	'add' operation ('add_ln32_1', max_pool_2.cpp:32) [108]  (1.54 ns)
	'getelementptr' operation ('conv_out_addr', max_pool_2.cpp:32) [110]  (0 ns)
	'load' operation ('max', max_pool_2.cpp:32) on array 'conv_out' [111]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 186.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 186.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 186.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 186.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 187.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 187.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 187.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 188.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_6ns_5ns_10_1_1' to 'cnn_mac_muladd_5nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 189.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_4ns_4ns_8_1_1' to 'cnn_mac_muladd_5ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 192.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0' to 'conv_2_conv_2_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1' to 'conv_2_conv_2_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2' to 'conv_2_conv_2_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_3' to 'conv_2_conv_2_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_4' to 'conv_2_conv_2_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_5' to 'conv_2_conv_2_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_6' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_7' to 'conv_2_conv_2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_8' to 'conv_2_conv_2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_9' to 'conv_2_conv_2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_10' to 'conv_2_conv_2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_11' to 'conv_2_conv_2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_12' to 'conv_2_conv_2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_13' to 'conv_2_conv_2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_14' to 'conv_2_conv_2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_15' to 'conv_2_conv_2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_16' to 'conv_2_conv_2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_17' to 'conv_2_conv_2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_18' to 'conv_2_conv_2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_19' to 'conv_2_conv_2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_20' to 'conv_2_conv_2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_21' to 'conv_2_conv_2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_22' to 'conv_2_conv_2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_23' to 'conv_2_conv_2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_24' to 'conv_2_conv_2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_25' to 'conv_2_conv_2_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_26' to 'conv_2_conv_2_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_27' to 'conv_2_conv_2_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_28' to 'conv_2_conv_2_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_29' to 'conv_2_conv_2_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_30' to 'conv_2_conv_2_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_31' to 'conv_2_conv_2_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_4ns_5ns_4ns_8_1_1' to 'cnn_mac_muladd_4nOgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_4nOgC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 199.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 1.192 seconds; current allocated memory: 205.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 207.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32nPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nQgW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32nPgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nQgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 209.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 211.180 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 101.85 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:54 ; elapsed = 00:03:00 . Memory (MB): peak = 956.934 ; gain = 863.230
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 180.047 seconds; peak allocated memory: 211.180 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.758 ; gain = 860.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 956.758 ; gain = 860.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:01:09 . Memory (MB): peak = 956.758 ; gain = 860.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:50) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:55 ; elapsed = 00:01:52 . Memory (MB): peak = 956.758 ; gain = 860.605
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Col_Loop' (conv_2.cpp:23) in function 'conv_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Col_Loop' (conv_1.cpp:23) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Sum_Loop' (dense.cpp:11) in function 'soft_max' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv_2.cpp:26) in function 'conv_2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:26) in function 'conv_1' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:50) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:29 ; elapsed = 00:02:36 . Memory (MB): peak = 956.758 ; gain = 860.605
INFO: [XFORM 203-541] Flattening a loop nest 'Pool_Row_Loop' (max_pool_2.cpp:20:18) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (max_pool_2.cpp:16:14) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (max_pool_2.cpp:13:10) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (max_pool_2.cpp:10:6) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pool_Row_Loop' (max_pool_1.cpp:20:18) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (max_pool_1.cpp:16:14) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (max_pool_1.cpp:13:10) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (max_pool_1.cpp:10:6) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Dense_Loop' (dense.cpp:30:6) in function 'dense'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_2.cpp:20:18) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter2_Loop' (conv_2.cpp:16:14) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_2.cpp:13:10) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_2.cpp:10:6) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter1_Loop' (conv_1.cpp:16:14) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_1.cpp:13:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:10:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:39:26)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:39:26)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:43:14)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:39:37)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:39:38)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:37 ; elapsed = 00:02:46 . Memory (MB): peak = 956.758 ; gain = 860.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln42', conv_1.cpp:42) of variable 'w_sum_9', conv_1.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln42', conv_1.cpp:42) of variable 'w_sum_9', conv_1.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 166.341 seconds; current allocated memory: 180.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 181.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Col_Loop_Pool_Row_Loop_Pool_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.8185ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pool_1' consists of the following:
	'mul' operation of DSP[105] ('mul_ln32', max_pool_1.cpp:32) [92]  (2.84 ns)
	'add' operation of DSP[105] ('add_ln32', max_pool_1.cpp:32) [105]  (2.75 ns)
	'add' operation ('add_ln32_2', max_pool_1.cpp:32) [108]  (1.56 ns)
	'getelementptr' operation ('conv_out_addr', max_pool_1.cpp:32) [110]  (0 ns)
	'load' operation ('max', max_pool_1.cpp:32) on array 'conv_out' [111]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 181.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 182.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln43', conv_2.cpp:43) of variable 'w_sum_6_s', conv_2.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln43', conv_2.cpp:43) of variable 'w_sum_6_s', conv_2.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 134, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.766 seconds; current allocated memory: 183.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 185.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Col_Loop_Pool_Row_Loop_Pool_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.794ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pool_2' consists of the following:
	'mul' operation of DSP[106] ('mul_ln32', max_pool_2.cpp:32) [93]  (2.84 ns)
	'add' operation of DSP[106] ('add_ln32', max_pool_2.cpp:32) [106]  (2.75 ns)
	'add' operation ('add_ln32_1', max_pool_2.cpp:32) [108]  (1.54 ns)
	'getelementptr' operation ('conv_out_addr', max_pool_2.cpp:32) [110]  (0 ns)
	'load' operation ('max', max_pool_2.cpp:32) on array 'conv_out' [111]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 186.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 186.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 187.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 187.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Dense_Loop_Flat_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'dense' (Loop: Dense_Loop_Flat_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum', dense.cpp:39) and 'select' operation ('select_ln35', dense.cpp:35).
WARNING: [SCHED 204-68] The II Violation in module 'dense' (Loop: Dense_Loop_Flat_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum', dense.cpp:39) and 'select' operation ('select_ln35', dense.cpp:35).
WARNING: [SCHED 204-68] The II Violation in module 'dense' (Loop: Dense_Loop_Flat_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum', dense.cpp:39) and 'select' operation ('select_ln35', dense.cpp:35).
WARNING: [SCHED 204-68] The II Violation in module 'dense' (Loop: Dense_Loop_Flat_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum', dense.cpp:39) and 'select' operation ('select_ln35', dense.cpp:35).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Prediction_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 187.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 188.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 188.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 189.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_6ns_5ns_10_1_1' to 'cnn_mac_muladd_5nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 190.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_4ns_4ns_8_1_1' to 'cnn_mac_muladd_5ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 193.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0' to 'conv_2_conv_2_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1' to 'conv_2_conv_2_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2' to 'conv_2_conv_2_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_3' to 'conv_2_conv_2_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_4' to 'conv_2_conv_2_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_5' to 'conv_2_conv_2_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_6' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_7' to 'conv_2_conv_2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_8' to 'conv_2_conv_2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_9' to 'conv_2_conv_2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_10' to 'conv_2_conv_2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_11' to 'conv_2_conv_2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_12' to 'conv_2_conv_2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_13' to 'conv_2_conv_2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_14' to 'conv_2_conv_2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_15' to 'conv_2_conv_2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_16' to 'conv_2_conv_2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_17' to 'conv_2_conv_2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_18' to 'conv_2_conv_2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_19' to 'conv_2_conv_2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_20' to 'conv_2_conv_2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_21' to 'conv_2_conv_2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_22' to 'conv_2_conv_2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_23' to 'conv_2_conv_2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_24' to 'conv_2_conv_2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_25' to 'conv_2_conv_2_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_26' to 'conv_2_conv_2_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_27' to 'conv_2_conv_2_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_28' to 'conv_2_conv_2_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_29' to 'conv_2_conv_2_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_30' to 'conv_2_conv_2_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_31' to 'conv_2_conv_2_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_4ns_5ns_4ns_8_1_1' to 'cnn_mac_muladd_4nOgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_4nOgC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 1.012 seconds; current allocated memory: 200.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 206.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 208.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32nPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nQgW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32nPgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nQgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 210.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 212.974 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 101.85 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:45 ; elapsed = 00:03:05 . Memory (MB): peak = 956.758 ; gain = 860.605
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 185.512 seconds; peak allocated memory: 212.974 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 956.641 ; gain = 883.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 956.641 ; gain = 883.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:01:12 . Memory (MB): peak = 956.641 ; gain = 883.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:50) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:00 ; elapsed = 00:01:55 . Memory (MB): peak = 956.641 ; gain = 883.555
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Col_Loop' (conv_2.cpp:23) in function 'conv_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Col_Loop' (conv_1.cpp:23) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Sum_Loop' (dense.cpp:11) in function 'soft_max' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv_2.cpp:26) in function 'conv_2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:26) in function 'conv_1' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:50) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:02:38 . Memory (MB): peak = 956.641 ; gain = 883.555
INFO: [XFORM 203-541] Flattening a loop nest 'Pool_Row_Loop' (max_pool_2.cpp:20:18) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (max_pool_2.cpp:16:14) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (max_pool_2.cpp:13:10) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (max_pool_2.cpp:10:6) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pool_Row_Loop' (max_pool_1.cpp:20:18) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (max_pool_1.cpp:16:14) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (max_pool_1.cpp:13:10) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (max_pool_1.cpp:10:6) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (flat.cpp:10:10) in function 'flat'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (flat.cpp:7:6) in function 'flat'.
INFO: [XFORM 203-541] Flattening a loop nest 'Dense_Loop' (dense.cpp:30:6) in function 'dense'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_2.cpp:20:18) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter2_Loop' (conv_2.cpp:16:14) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_2.cpp:13:10) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_2.cpp:10:6) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter1_Loop' (conv_1.cpp:16:14) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_1.cpp:13:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:10:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:39:26)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:39:26)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:43:14)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:39:37)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:39:38)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:44 ; elapsed = 00:02:49 . Memory (MB): peak = 956.641 ; gain = 883.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln42', conv_1.cpp:42) of variable 'w_sum_9', conv_1.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln42', conv_1.cpp:42) of variable 'w_sum_9', conv_1.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 168.74 seconds; current allocated memory: 180.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 181.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Col_Loop_Pool_Row_Loop_Pool_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.8185ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pool_1' consists of the following:
	'mul' operation of DSP[105] ('mul_ln32', max_pool_1.cpp:32) [92]  (2.84 ns)
	'add' operation of DSP[105] ('add_ln32', max_pool_1.cpp:32) [105]  (2.75 ns)
	'add' operation ('add_ln32_2', max_pool_1.cpp:32) [108]  (1.56 ns)
	'getelementptr' operation ('conv_out_addr', max_pool_1.cpp:32) [110]  (0 ns)
	'load' operation ('max', max_pool_1.cpp:32) on array 'conv_out' [111]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 182.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 182.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln43', conv_2.cpp:43) of variable 'w_sum_6_s', conv_2.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln43', conv_2.cpp:43) of variable 'w_sum_6_s', conv_2.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 134, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.792 seconds; current allocated memory: 184.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 185.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Col_Loop_Pool_Row_Loop_Pool_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.794ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pool_2' consists of the following:
	'mul' operation of DSP[106] ('mul_ln32', max_pool_2.cpp:32) [93]  (2.84 ns)
	'add' operation of DSP[106] ('add_ln32', max_pool_2.cpp:32) [106]  (2.75 ns)
	'add' operation ('add_ln32_1', max_pool_2.cpp:32) [108]  (1.54 ns)
	'getelementptr' operation ('conv_out_addr', max_pool_2.cpp:32) [110]  (0 ns)
	'load' operation ('max', max_pool_2.cpp:32) on array 'conv_out' [111]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 186.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 186.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 187.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 187.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Dense_Loop_Flat_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'dense' (Loop: Dense_Loop_Flat_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum', dense.cpp:39) and 'select' operation ('select_ln35', dense.cpp:35).
WARNING: [SCHED 204-68] The II Violation in module 'dense' (Loop: Dense_Loop_Flat_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum', dense.cpp:39) and 'select' operation ('select_ln35', dense.cpp:35).
WARNING: [SCHED 204-68] The II Violation in module 'dense' (Loop: Dense_Loop_Flat_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum', dense.cpp:39) and 'select' operation ('select_ln35', dense.cpp:35).
WARNING: [SCHED 204-68] The II Violation in module 'dense' (Loop: Dense_Loop_Flat_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum', dense.cpp:39) and 'select' operation ('select_ln35', dense.cpp:35).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Prediction_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 187.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 188.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 188.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 189.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_6ns_5ns_10_1_1' to 'cnn_mac_muladd_5nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 190.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_4ns_4ns_8_1_1' to 'cnn_mac_muladd_5ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 193.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0' to 'conv_2_conv_2_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1' to 'conv_2_conv_2_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2' to 'conv_2_conv_2_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_3' to 'conv_2_conv_2_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_4' to 'conv_2_conv_2_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_5' to 'conv_2_conv_2_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_6' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_7' to 'conv_2_conv_2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_8' to 'conv_2_conv_2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_9' to 'conv_2_conv_2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_10' to 'conv_2_conv_2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_11' to 'conv_2_conv_2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_12' to 'conv_2_conv_2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_13' to 'conv_2_conv_2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_14' to 'conv_2_conv_2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_15' to 'conv_2_conv_2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_16' to 'conv_2_conv_2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_17' to 'conv_2_conv_2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_18' to 'conv_2_conv_2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_19' to 'conv_2_conv_2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_20' to 'conv_2_conv_2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_21' to 'conv_2_conv_2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_22' to 'conv_2_conv_2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_23' to 'conv_2_conv_2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_24' to 'conv_2_conv_2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_25' to 'conv_2_conv_2_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_26' to 'conv_2_conv_2_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_27' to 'conv_2_conv_2_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_28' to 'conv_2_conv_2_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_29' to 'conv_2_conv_2_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_30' to 'conv_2_conv_2_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_31' to 'conv_2_conv_2_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_4ns_5ns_4ns_8_1_1' to 'cnn_mac_muladd_4nOgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_4nOgC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.985 seconds; current allocated memory: 200.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 1.231 seconds; current allocated memory: 206.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 209.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32nPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nQgW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32nPgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nQgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 211.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 213.597 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 101.85 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:53 ; elapsed = 00:03:08 . Memory (MB): peak = 956.641 ; gain = 883.555
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 188.222 seconds; peak allocated memory: 213.597 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
