var F2837xD__epwm__xbar_8h =
[
    [ "TRIP4MUX0TO15CFG_BITS", "structTRIP4MUX0TO15CFG__BITS.html", "structTRIP4MUX0TO15CFG__BITS" ],
    [ "TRIP4MUX0TO15CFG_REG", "unionTRIP4MUX0TO15CFG__REG.html", "unionTRIP4MUX0TO15CFG__REG" ],
    [ "TRIP4MUX16TO31CFG_BITS", "structTRIP4MUX16TO31CFG__BITS.html", "structTRIP4MUX16TO31CFG__BITS" ],
    [ "TRIP4MUX16TO31CFG_REG", "unionTRIP4MUX16TO31CFG__REG.html", "unionTRIP4MUX16TO31CFG__REG" ],
    [ "TRIP5MUX0TO15CFG_BITS", "structTRIP5MUX0TO15CFG__BITS.html", "structTRIP5MUX0TO15CFG__BITS" ],
    [ "TRIP5MUX0TO15CFG_REG", "unionTRIP5MUX0TO15CFG__REG.html", "unionTRIP5MUX0TO15CFG__REG" ],
    [ "TRIP5MUX16TO31CFG_BITS", "structTRIP5MUX16TO31CFG__BITS.html", "structTRIP5MUX16TO31CFG__BITS" ],
    [ "TRIP5MUX16TO31CFG_REG", "unionTRIP5MUX16TO31CFG__REG.html", "unionTRIP5MUX16TO31CFG__REG" ],
    [ "TRIP7MUX0TO15CFG_BITS", "structTRIP7MUX0TO15CFG__BITS.html", "structTRIP7MUX0TO15CFG__BITS" ],
    [ "TRIP7MUX0TO15CFG_REG", "unionTRIP7MUX0TO15CFG__REG.html", "unionTRIP7MUX0TO15CFG__REG" ],
    [ "TRIP7MUX16TO31CFG_BITS", "structTRIP7MUX16TO31CFG__BITS.html", "structTRIP7MUX16TO31CFG__BITS" ],
    [ "TRIP7MUX16TO31CFG_REG", "unionTRIP7MUX16TO31CFG__REG.html", "unionTRIP7MUX16TO31CFG__REG" ],
    [ "TRIP8MUX0TO15CFG_BITS", "structTRIP8MUX0TO15CFG__BITS.html", "structTRIP8MUX0TO15CFG__BITS" ],
    [ "TRIP8MUX0TO15CFG_REG", "unionTRIP8MUX0TO15CFG__REG.html", "unionTRIP8MUX0TO15CFG__REG" ],
    [ "TRIP8MUX16TO31CFG_BITS", "structTRIP8MUX16TO31CFG__BITS.html", "structTRIP8MUX16TO31CFG__BITS" ],
    [ "TRIP8MUX16TO31CFG_REG", "unionTRIP8MUX16TO31CFG__REG.html", "unionTRIP8MUX16TO31CFG__REG" ],
    [ "TRIP9MUX0TO15CFG_BITS", "structTRIP9MUX0TO15CFG__BITS.html", "structTRIP9MUX0TO15CFG__BITS" ],
    [ "TRIP9MUX0TO15CFG_REG", "unionTRIP9MUX0TO15CFG__REG.html", "unionTRIP9MUX0TO15CFG__REG" ],
    [ "TRIP9MUX16TO31CFG_BITS", "structTRIP9MUX16TO31CFG__BITS.html", "structTRIP9MUX16TO31CFG__BITS" ],
    [ "TRIP9MUX16TO31CFG_REG", "unionTRIP9MUX16TO31CFG__REG.html", "unionTRIP9MUX16TO31CFG__REG" ],
    [ "TRIP10MUX0TO15CFG_BITS", "structTRIP10MUX0TO15CFG__BITS.html", "structTRIP10MUX0TO15CFG__BITS" ],
    [ "TRIP10MUX0TO15CFG_REG", "unionTRIP10MUX0TO15CFG__REG.html", "unionTRIP10MUX0TO15CFG__REG" ],
    [ "TRIP10MUX16TO31CFG_BITS", "structTRIP10MUX16TO31CFG__BITS.html", "structTRIP10MUX16TO31CFG__BITS" ],
    [ "TRIP10MUX16TO31CFG_REG", "unionTRIP10MUX16TO31CFG__REG.html", "unionTRIP10MUX16TO31CFG__REG" ],
    [ "TRIP11MUX0TO15CFG_BITS", "structTRIP11MUX0TO15CFG__BITS.html", "structTRIP11MUX0TO15CFG__BITS" ],
    [ "TRIP11MUX0TO15CFG_REG", "unionTRIP11MUX0TO15CFG__REG.html", "unionTRIP11MUX0TO15CFG__REG" ],
    [ "TRIP11MUX16TO31CFG_BITS", "structTRIP11MUX16TO31CFG__BITS.html", "structTRIP11MUX16TO31CFG__BITS" ],
    [ "TRIP11MUX16TO31CFG_REG", "unionTRIP11MUX16TO31CFG__REG.html", "unionTRIP11MUX16TO31CFG__REG" ],
    [ "TRIP12MUX0TO15CFG_BITS", "structTRIP12MUX0TO15CFG__BITS.html", "structTRIP12MUX0TO15CFG__BITS" ],
    [ "TRIP12MUX0TO15CFG_REG", "unionTRIP12MUX0TO15CFG__REG.html", "unionTRIP12MUX0TO15CFG__REG" ],
    [ "TRIP12MUX16TO31CFG_BITS", "structTRIP12MUX16TO31CFG__BITS.html", "structTRIP12MUX16TO31CFG__BITS" ],
    [ "TRIP12MUX16TO31CFG_REG", "unionTRIP12MUX16TO31CFG__REG.html", "unionTRIP12MUX16TO31CFG__REG" ],
    [ "TRIP4MUXENABLE_BITS", "structTRIP4MUXENABLE__BITS.html", "structTRIP4MUXENABLE__BITS" ],
    [ "TRIP4MUXENABLE_REG", "unionTRIP4MUXENABLE__REG.html", "unionTRIP4MUXENABLE__REG" ],
    [ "TRIP5MUXENABLE_BITS", "structTRIP5MUXENABLE__BITS.html", "structTRIP5MUXENABLE__BITS" ],
    [ "TRIP5MUXENABLE_REG", "unionTRIP5MUXENABLE__REG.html", "unionTRIP5MUXENABLE__REG" ],
    [ "TRIP7MUXENABLE_BITS", "structTRIP7MUXENABLE__BITS.html", "structTRIP7MUXENABLE__BITS" ],
    [ "TRIP7MUXENABLE_REG", "unionTRIP7MUXENABLE__REG.html", "unionTRIP7MUXENABLE__REG" ],
    [ "TRIP8MUXENABLE_BITS", "structTRIP8MUXENABLE__BITS.html", "structTRIP8MUXENABLE__BITS" ],
    [ "TRIP8MUXENABLE_REG", "unionTRIP8MUXENABLE__REG.html", "unionTRIP8MUXENABLE__REG" ],
    [ "TRIP9MUXENABLE_BITS", "structTRIP9MUXENABLE__BITS.html", "structTRIP9MUXENABLE__BITS" ],
    [ "TRIP9MUXENABLE_REG", "unionTRIP9MUXENABLE__REG.html", "unionTRIP9MUXENABLE__REG" ],
    [ "TRIP10MUXENABLE_BITS", "structTRIP10MUXENABLE__BITS.html", "structTRIP10MUXENABLE__BITS" ],
    [ "TRIP10MUXENABLE_REG", "unionTRIP10MUXENABLE__REG.html", "unionTRIP10MUXENABLE__REG" ],
    [ "TRIP11MUXENABLE_BITS", "structTRIP11MUXENABLE__BITS.html", "structTRIP11MUXENABLE__BITS" ],
    [ "TRIP11MUXENABLE_REG", "unionTRIP11MUXENABLE__REG.html", "unionTRIP11MUXENABLE__REG" ],
    [ "TRIP12MUXENABLE_BITS", "structTRIP12MUXENABLE__BITS.html", "structTRIP12MUXENABLE__BITS" ],
    [ "TRIP12MUXENABLE_REG", "unionTRIP12MUXENABLE__REG.html", "unionTRIP12MUXENABLE__REG" ],
    [ "TRIPOUTINV_BITS", "structTRIPOUTINV__BITS.html", "structTRIPOUTINV__BITS" ],
    [ "TRIPOUTINV_REG", "unionTRIPOUTINV__REG.html", "unionTRIPOUTINV__REG" ],
    [ "TRIPLOCK_BITS", "structTRIPLOCK__BITS.html", "structTRIPLOCK__BITS" ],
    [ "TRIPLOCK_REG", "unionTRIPLOCK__REG.html", "unionTRIPLOCK__REG" ],
    [ "EPWM_XBAR_REGS", "structEPWM__XBAR__REGS.html", "structEPWM__XBAR__REGS" ]
];