VERILOG_SOURCES = /code/rtl/ddm_cache.sv
TOPLEVEL        = ddm_cache
MODULE          = test_ddm_cache
IMPROVEMENTS    = cells
CELLS = 0
WIRES = 0
SIM             = icarus
TOPLEVEL_LANG   = verilog
PYTHONPATH      = /src
HASH            = 12-ddm_cache_code_review
