{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560209618007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560209618016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 01:33:37 2019 " "Processing started: Tue Jun 11 01:33:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560209618016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209618016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tele -c tele " "Command: quartus_map --read_settings_files=on --write_settings_files=off tele -c tele" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209618016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560209618682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560209618682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tele.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tele.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tele-behaviour " "Found design unit 1: tele-behaviour" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209635306 ""} { "Info" "ISGN_ENTITY_NAME" "1 tele " "Found entity 1: tele" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209635306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-logic " "Found design unit 1: uart-logic" {  } { { "uart.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/uart.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209635310 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/uart.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209635310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "telemeter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file telemeter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 telemeter-main " "Found design unit 1: telemeter-main" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209635314 ""} { "Info" "ISGN_ENTITY_NAME" "1 telemeter " "Found entity 1: telemeter" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209635314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "counter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209635319 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "counter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209635319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635319 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1560209635378 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1560209635378 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1560209635378 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tele " "Elaborating entity \"tele\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560209635382 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_tele tele.vhd(69) " "VHDL Process Statement warning at tele.vhd(69): signal \"start_tele\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560209635384 "|tele"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt tele.vhd(74) " "VHDL Process Statement warning at tele.vhd(74): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560209635385 "|tele"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tele_data tele.vhd(75) " "VHDL Process Statement warning at tele.vhd(75): signal \"tele_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560209635385 "|tele"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt tele.vhd(76) " "VHDL Process Statement warning at tele.vhd(76): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560209635385 "|tele"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tele_data tele.vhd(77) " "VHDL Process Statement warning at tele.vhd(77): signal \"tele_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560209635385 "|tele"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt tele.vhd(78) " "VHDL Process Statement warning at tele.vhd(78): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560209635385 "|tele"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tele_data tele.vhd(87) " "VHDL Process Statement warning at tele.vhd(87): signal \"tele_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560209635385 "|tele"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tele_data tele.vhd(106) " "VHDL Process Statement warning at tele.vhd(106): signal \"tele_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560209635386 "|tele"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start_tele tele.vhd(64) " "VHDL Process Statement warning at tele.vhd(64): inferring latch(es) for signal or variable \"start_tele\", which holds its previous value in one or more paths through the process" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560209635387 "|tele"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tele_state tele.vhd(64) " "VHDL Process Statement warning at tele.vhd(64): inferring latch(es) for signal or variable \"tele_state\", which holds its previous value in one or more paths through the process" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560209635387 "|tele"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst_cnt tele.vhd(64) " "VHDL Process Statement warning at tele.vhd(64): inferring latch(es) for signal or variable \"rst_cnt\", which holds its previous value in one or more paths through the process" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560209635387 "|tele"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tx_ena tele.vhd(64) " "VHDL Process Statement warning at tele.vhd(64): inferring latch(es) for signal or variable \"tx_ena\", which holds its previous value in one or more paths through the process" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560209635387 "|tele"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tx_data tele.vhd(64) " "VHDL Process Statement warning at tele.vhd(64): inferring latch(es) for signal or variable \"tx_data\", which holds its previous value in one or more paths through the process" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560209635387 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[0\] tele.vhd(64) " "Inferred latch for \"tx_data\[0\]\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635388 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[1\] tele.vhd(64) " "Inferred latch for \"tx_data\[1\]\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635388 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[2\] tele.vhd(64) " "Inferred latch for \"tx_data\[2\]\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635389 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[3\] tele.vhd(64) " "Inferred latch for \"tx_data\[3\]\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635389 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[4\] tele.vhd(64) " "Inferred latch for \"tx_data\[4\]\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635389 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[5\] tele.vhd(64) " "Inferred latch for \"tx_data\[5\]\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635389 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[6\] tele.vhd(64) " "Inferred latch for \"tx_data\[6\]\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635389 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[7\] tele.vhd(64) " "Inferred latch for \"tx_data\[7\]\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635389 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_ena tele.vhd(64) " "Inferred latch for \"tx_ena\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635389 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_cnt tele.vhd(64) " "Inferred latch for \"rst_cnt\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635390 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tele_state tele.vhd(64) " "Inferred latch for \"tele_state\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635390 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_tele tele.vhd(64) " "Inferred latch for \"start_tele\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635390 "|tele"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:counter_inst " "Elaborating entity \"Counter\" for hierarchy \"Counter:counter_inst\"" {  } { { "tele.vhd" "counter_inst" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560209635413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "telemeter telemeter:tele_instance " "Elaborating entity \"telemeter\" for hierarchy \"telemeter:tele_instance\"" {  } { { "tele.vhd" "tele_instance" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560209635417 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "busy telemeter.vhd(28) " "VHDL Process Statement warning at telemeter.vhd(28): inferring latch(es) for signal or variable \"busy\", which holds its previous value in one or more paths through the process" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560209635419 "|tele|telemeter:tele_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state telemeter.vhd(28) " "VHDL Process Statement warning at telemeter.vhd(28): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560209635419 "|tele|telemeter:tele_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst_cnt telemeter.vhd(28) " "VHDL Process Statement warning at telemeter.vhd(28): inferring latch(es) for signal or variable \"rst_cnt\", which holds its previous value in one or more paths through the process" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560209635419 "|tele|telemeter:tele_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "trigger telemeter.vhd(28) " "VHDL Process Statement warning at telemeter.vhd(28): inferring latch(es) for signal or variable \"trigger\", which holds its previous value in one or more paths through the process" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560209635419 "|tele|telemeter:tele_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data telemeter.vhd(28) " "VHDL Process Statement warning at telemeter.vhd(28): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560209635419 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] telemeter.vhd(28) " "Inferred latch for \"data\[0\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635419 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] telemeter.vhd(28) " "Inferred latch for \"data\[1\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635420 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] telemeter.vhd(28) " "Inferred latch for \"data\[2\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635420 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] telemeter.vhd(28) " "Inferred latch for \"data\[3\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635420 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] telemeter.vhd(28) " "Inferred latch for \"data\[4\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635420 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] telemeter.vhd(28) " "Inferred latch for \"data\[5\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635420 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] telemeter.vhd(28) " "Inferred latch for \"data\[6\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635420 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] telemeter.vhd(28) " "Inferred latch for \"data\[7\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635420 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] telemeter.vhd(28) " "Inferred latch for \"data\[8\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635421 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] telemeter.vhd(28) " "Inferred latch for \"data\[9\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635421 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] telemeter.vhd(28) " "Inferred latch for \"data\[10\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635421 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] telemeter.vhd(28) " "Inferred latch for \"data\[11\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635421 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] telemeter.vhd(28) " "Inferred latch for \"data\[12\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635421 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] telemeter.vhd(28) " "Inferred latch for \"data\[13\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635421 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] telemeter.vhd(28) " "Inferred latch for \"data\[14\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635421 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] telemeter.vhd(28) " "Inferred latch for \"data\[15\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635421 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger telemeter.vhd(28) " "Inferred latch for \"trigger\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635421 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_cnt telemeter.vhd(28) " "Inferred latch for \"rst_cnt\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635421 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.reset telemeter.vhd(28) " "Inferred latch for \"state.reset\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635421 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.receiving telemeter.vhd(28) " "Inferred latch for \"state.receiving\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635421 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.waiting telemeter.vhd(28) " "Inferred latch for \"state.waiting\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635421 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sending telemeter.vhd(28) " "Inferred latch for \"state.sending\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635421 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.idle telemeter.vhd(28) " "Inferred latch for \"state.idle\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635421 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy telemeter.vhd(28) " "Inferred latch for \"busy\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635421 "|tele|telemeter:tele_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart_instance " "Elaborating entity \"uart\" for hierarchy \"uart:uart_instance\"" {  } { { "tele.vhd" "uart_instance" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560209635424 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "os_pulse uart.vhd(104) " "VHDL Process Statement warning at uart.vhd(104): signal \"os_pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/uart.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560209635426 "|tele|uart:uart_instance"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tele_state " "LATCH primitive \"tele_state\" is permanently disabled" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560209635726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tele_state " "LATCH primitive \"tele_state\" is permanently disabled" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560209635733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "tx_data\[1\] " "LATCH primitive \"tx_data\[1\]\" is permanently enabled" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1560209635799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "tx_data\[2\] " "LATCH primitive \"tx_data\[2\]\" is permanently enabled" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1560209635799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "tx_data\[3\] " "LATCH primitive \"tx_data\[3\]\" is permanently enabled" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1560209635799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "tx_data\[4\] " "LATCH primitive \"tx_data\[4\]\" is permanently enabled" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1560209635799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "tx_data\[5\] " "LATCH primitive \"tx_data\[5\]\" is permanently enabled" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1560209635799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "tx_data\[6\] " "LATCH primitive \"tx_data\[6\]\" is permanently enabled" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1560209635799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "tx_data\[7\] " "LATCH primitive \"tx_data\[7\]\" is permanently enabled" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1560209635799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "tx_data\[0\] " "LATCH primitive \"tx_data\[0\]\" is permanently enabled" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1560209635799 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "telemeter:tele_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"telemeter:tele_instance\|Div0\"" {  } { { "telemeter.vhd" "Div0" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560209635830 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1560209635830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "telemeter:tele_instance\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"telemeter:tele_instance\|lpm_divide:Div0\"" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560209635911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "telemeter:tele_instance\|lpm_divide:Div0 " "Instantiated megafunction \"telemeter:tele_instance\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 44 " "Parameter \"LPM_WIDTHN\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560209635911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560209635911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560209635911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560209635911 ""}  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560209635911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cvl " "Found entity 1: lpm_divide_cvl" {  } { { "db/lpm_divide_cvl.tdf" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/db/lpm_divide_cvl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209635974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209635999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209635999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6le " "Found entity 1: alt_u_div_6le" {  } { { "db/alt_u_div_6le.tdf" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/db/alt_u_div_6le.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209636140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209636140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209636235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209636235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209636305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209636305 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1560209636707 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1560209636707 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1560209636707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "telemeter:tele_instance\|state.receiving_475 " "Latch telemeter:tele_instance\|state.receiving_475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA telemeter:tele_instance\|state.waiting_488 " "Ports D and ENA on the latch are fed by the same signal telemeter:tele_instance\|state.waiting_488" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560209636868 ""}  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560209636868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "telemeter:tele_instance\|state.waiting_488 " "Latch telemeter:tele_instance\|state.waiting_488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA telemeter:tele_instance\|state.sending_501 " "Ports D and ENA on the latch are fed by the same signal telemeter:tele_instance\|state.sending_501" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560209636868 ""}  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560209636868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "telemeter:tele_instance\|state.reset_462 " "Latch telemeter:tele_instance\|state.reset_462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA telemeter:tele_instance\|state.receiving_475 " "Ports D and ENA on the latch are fed by the same signal telemeter:tele_instance\|state.receiving_475" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560209636869 ""}  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560209636869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "telemeter:tele_instance\|rst_cnt " "Latch telemeter:tele_instance\|rst_cnt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA telemeter:tele_instance\|state.sending_501 " "Ports D and ENA on the latch are fed by the same signal telemeter:tele_instance\|state.sending_501" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560209636869 ""}  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560209636869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "telemeter:tele_instance\|state.idle_514 " "Latch telemeter:tele_instance\|state.idle_514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA telemeter:tele_instance\|state.reset_462 " "Ports D and ENA on the latch are fed by the same signal telemeter:tele_instance\|state.reset_462" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560209636869 ""}  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560209636869 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/uart.vhd" 44 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1560209636872 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1560209636873 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx_busy VCC " "Pin \"tx_busy\" is stuck at VCC" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560209637681 "|tele|tx_busy"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560209637681 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560209637795 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560209638414 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "telemeter:tele_instance\|lpm_divide:Div0\|lpm_divide_cvl:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_6le:divider\|add_sub_31_result_int\[2\]~28 " "Logic cell \"telemeter:tele_instance\|lpm_divide:Div0\|lpm_divide_cvl:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_6le:divider\|add_sub_31_result_int\[2\]~28\"" {  } { { "db/alt_u_div_6le.tdf" "add_sub_31_result_int\[2\]~28" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/db/alt_u_div_6le.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560209638425 ""} { "Info" "ISCL_SCL_CELL_NAME" "telemeter:tele_instance\|lpm_divide:Div0\|lpm_divide_cvl:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_6le:divider\|add_sub_31_result_int\[1\]~30 " "Logic cell \"telemeter:tele_instance\|lpm_divide:Div0\|lpm_divide_cvl:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_6le:divider\|add_sub_31_result_int\[1\]~30\"" {  } { { "db/alt_u_div_6le.tdf" "add_sub_31_result_int\[1\]~30" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/db/alt_u_div_6le.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560209638425 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1560209638425 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560209638677 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560209638677 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "767 " "Implemented 767 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560209638864 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560209638864 ""} { "Info" "ICUT_CUT_TM_LCELLS" "744 " "Implemented 744 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560209638864 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560209638864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560209638944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 01:33:58 2019 " "Processing ended: Tue Jun 11 01:33:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560209638944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560209638944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560209638944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209638944 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1560209640398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560209640406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 01:33:59 2019 " "Processing started: Tue Jun 11 01:33:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560209640406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560209640406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tele -c tele " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tele -c tele" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560209640407 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1560209640632 ""}
{ "Info" "0" "" "Project  = tele" {  } {  } 0 0 "Project  = tele" 0 0 "Fitter" 0 0 1560209640633 ""}
{ "Info" "0" "" "Revision = tele" {  } {  } 0 0 "Revision = tele" 0 0 "Fitter" 0 0 1560209640633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1560209640782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1560209640783 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tele 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"tele\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560209640795 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560209640845 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560209640845 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560209641134 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1560209641144 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560209641460 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560209641460 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560209641460 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560209641460 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560209641460 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560209641460 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560209641460 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560209641460 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560209641460 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560209641460 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560209641460 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1560209641460 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 1589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560209641464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 1591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560209641464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560209641464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 1595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560209641464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 1597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560209641464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 1599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560209641464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 1601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560209641464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 1603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560209641464 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1560209641464 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1560209641466 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1560209641466 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1560209641466 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1560209641466 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1560209641467 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1560209642424 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tele.sdc " "Synopsys Design Constraints File file not found: 'tele.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1560209642425 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1560209642426 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "telemeter:tele_instance\|state.sending_501 telemeter:tele_instance\|state.sending_501 " "Clock target telemeter:tele_instance\|state.sending_501 of clock telemeter:tele_instance\|state.sending_501 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1560209642431 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1560209642434 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1560209642435 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1560209642435 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560209642488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "telemeter:tele_instance\|Counter:counter_inst\|count\[3\] " "Destination node telemeter:tele_instance\|Counter:counter_inst\|count\[3\]" {  } { { "counter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/counter.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560209642488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "telemeter:tele_instance\|Counter:counter_inst\|count\[2\] " "Destination node telemeter:tele_instance\|Counter:counter_inst\|count\[2\]" {  } { { "counter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/counter.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560209642488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "telemeter:tele_instance\|Counter:counter_inst\|count\[1\] " "Destination node telemeter:tele_instance\|Counter:counter_inst\|count\[1\]" {  } { { "counter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/counter.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560209642488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "telemeter:tele_instance\|Counter:counter_inst\|count\[4\] " "Destination node telemeter:tele_instance\|Counter:counter_inst\|count\[4\]" {  } { { "counter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/counter.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560209642488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "telemeter:tele_instance\|Counter:counter_inst\|count\[5\] " "Destination node telemeter:tele_instance\|Counter:counter_inst\|count\[5\]" {  } { { "counter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/counter.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560209642488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "telemeter:tele_instance\|Counter:counter_inst\|count\[6\] " "Destination node telemeter:tele_instance\|Counter:counter_inst\|count\[6\]" {  } { { "counter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/counter.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560209642488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "telemeter:tele_instance\|Counter:counter_inst\|count\[7\] " "Destination node telemeter:tele_instance\|Counter:counter_inst\|count\[7\]" {  } { { "counter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/counter.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560209642488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "telemeter:tele_instance\|Counter:counter_inst\|count\[8\] " "Destination node telemeter:tele_instance\|Counter:counter_inst\|count\[8\]" {  } { { "counter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/counter.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560209642488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "telemeter:tele_instance\|Counter:counter_inst\|count\[9\] " "Destination node telemeter:tele_instance\|Counter:counter_inst\|count\[9\]" {  } { { "counter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/counter.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560209642488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "telemeter:tele_instance\|Counter:counter_inst\|count\[10\] " "Destination node telemeter:tele_instance\|Counter:counter_inst\|count\[10\]" {  } { { "counter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/counter.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560209642488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1560209642488 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560209642488 ""}  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 1581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560209642488 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "telemeter:tele_instance\|data\[15\]~0  " "Automatically promoted node telemeter:tele_instance\|data\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560209642489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "telemeter:tele_instance\|Selector1~2 " "Destination node telemeter:tele_instance\|Selector1~2" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 1334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560209642489 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560209642489 ""}  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560209642489 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "telemeter:tele_instance\|Selector1~3  " "Automatically promoted node telemeter:tele_instance\|Selector1~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560209642489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "telemeter:tele_instance\|state.receiving_475 " "Destination node telemeter:tele_instance\|state.receiving_475" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560209642489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "telemeter:tele_instance\|state.waiting_488 " "Destination node telemeter:tele_instance\|state.waiting_488" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560209642489 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560209642489 ""}  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 0 { 0 ""} 0 1335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560209642489 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560209643026 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560209643026 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560209643026 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560209643059 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560209643060 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1560209643061 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1560209643061 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560209643062 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560209643114 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1560209643115 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560209643115 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx_data\[0\] " "Node \"tx_data\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560209643223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx_data\[1\] " "Node \"tx_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560209643223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx_data\[2\] " "Node \"tx_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560209643223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx_data\[3\] " "Node \"tx_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560209643223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx_data\[4\] " "Node \"tx_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560209643223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx_data\[5\] " "Node \"tx_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560209643223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx_data\[6\] " "Node \"tx_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560209643223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx_data\[7\] " "Node \"tx_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560209643223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx_ena " "Node \"tx_ena\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_ena" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560209643223 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1560209643223 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560209643224 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1560209643280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560209645801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560209646061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560209646095 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560209649464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560209649464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560209650184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1560209652818 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560209652818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1560209655669 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560209655669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560209655675 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.08 " "Total time spent on timing analysis during the Fitter is 1.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1560209655967 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560209655983 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560209657024 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560209657025 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560209658289 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560209659110 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1560209659465 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/output_files/tele.fit.smsg " "Generated suppressed messages file C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/output_files/tele.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560209659573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5402 " "Peak virtual memory: 5402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560209660404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 01:34:20 2019 " "Processing ended: Tue Jun 11 01:34:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560209660404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560209660404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560209660404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560209660404 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560209661690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560209661698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 01:34:21 2019 " "Processing started: Tue Jun 11 01:34:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560209661698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560209661698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tele -c tele " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tele -c tele" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560209661698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1560209662151 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1560209664565 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560209664755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560209665970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 01:34:25 2019 " "Processing ended: Tue Jun 11 01:34:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560209665970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560209665970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560209665970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560209665970 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1560209666616 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1560209667400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560209667408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 01:34:26 2019 " "Processing started: Tue Jun 11 01:34:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560209667408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1560209667408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tele -c tele " "Command: quartus_sta tele -c tele" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1560209667409 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1560209667643 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1560209668027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1560209668027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560209668078 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560209668078 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1560209668411 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tele.sdc " "Synopsys Design Constraints File file not found: 'tele.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1560209668490 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1560209668490 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560209668496 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name echo echo " "create_clock -period 1.000 -name echo echo" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560209668496 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name telemeter:tele_instance\|state.sending_501 telemeter:tele_instance\|state.sending_501 " "create_clock -period 1.000 -name telemeter:tele_instance\|state.sending_501 telemeter:tele_instance\|state.sending_501" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560209668496 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560209668496 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "telemeter:tele_instance\|state.sending_501 telemeter:tele_instance\|state.sending_501 " "Clock target telemeter:tele_instance\|state.sending_501 of clock telemeter:tele_instance\|state.sending_501 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1560209668501 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1560209668503 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560209668504 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1560209668505 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1560209668515 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1560209668533 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560209668543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -48.928 " "Worst-case setup slack is -48.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209668579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209668579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -48.928            -383.133 echo  " "  -48.928            -383.133 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209668579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.129             -51.447 telemeter:tele_instance\|state.sending_501  " "  -11.129             -51.447 telemeter:tele_instance\|state.sending_501 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209668579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.137            -180.813 clk  " "   -3.137            -180.813 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209668579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560209668579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209668595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209668595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clk  " "    0.341               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209668595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.375               0.000 echo  " "    1.375               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209668595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.859               0.000 telemeter:tele_instance\|state.sending_501  " "    3.859               0.000 telemeter:tele_instance\|state.sending_501 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209668595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560209668595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.722 " "Worst-case recovery slack is -3.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209668611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209668611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.722             -79.805 clk  " "   -3.722             -79.805 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209668611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560209668611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.981 " "Worst-case removal slack is 0.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209668618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209668618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.981               0.000 clk  " "    0.981               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209668618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560209668618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209668638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209668638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -118.046 clk  " "   -3.000            -118.046 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209668638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 echo  " "   -3.000              -3.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209668638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 telemeter:tele_instance\|state.sending_501  " "    0.436               0.000 telemeter:tele_instance\|state.sending_501 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209668638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560209668638 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560209668648 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560209668648 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560209668648 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560209668648 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.166 ns " "Worst Case Available Settling Time: 0.166 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560209668648 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560209668648 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560209668648 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560209668661 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1560209668699 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1560209670090 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "telemeter:tele_instance\|state.sending_501 telemeter:tele_instance\|state.sending_501 " "Clock target telemeter:tele_instance\|state.sending_501 of clock telemeter:tele_instance\|state.sending_501 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1560209670299 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560209670300 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560209670346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -44.300 " "Worst-case setup slack is -44.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.300            -347.035 echo  " "  -44.300            -347.035 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.580             -48.067 telemeter:tele_instance\|state.sending_501  " "  -10.580             -48.067 telemeter:tele_instance\|state.sending_501 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.791            -159.582 clk  " "   -2.791            -159.582 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560209670353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clk  " "    0.306               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.131               0.000 echo  " "    1.131               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.644               0.000 telemeter:tele_instance\|state.sending_501  " "    3.644               0.000 telemeter:tele_instance\|state.sending_501 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560209670435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.415 " "Worst-case recovery slack is -3.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.415             -73.122 clk  " "   -3.415             -73.122 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560209670442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.855 " "Worst-case removal slack is 0.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.855               0.000 clk  " "    0.855               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560209670451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -118.046 clk  " "   -3.000            -118.046 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 echo  " "   -3.000              -3.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 telemeter:tele_instance\|state.sending_501  " "    0.336               0.000 telemeter:tele_instance\|state.sending_501 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560209670458 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560209670468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560209670468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560209670468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560209670468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.241 ns " "Worst Case Available Settling Time: 0.241 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560209670468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560209670468 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560209670468 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560209670477 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "telemeter:tele_instance\|state.sending_501 telemeter:tele_instance\|state.sending_501 " "Clock target telemeter:tele_instance\|state.sending_501 of clock telemeter:tele_instance\|state.sending_501 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1560209670750 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560209670751 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560209670761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.597 " "Worst-case setup slack is -19.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.597            -153.861 echo  " "  -19.597            -153.861 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.869             -21.789 telemeter:tele_instance\|state.sending_501  " "   -4.869             -21.789 telemeter:tele_instance\|state.sending_501 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.801             -31.975 clk  " "   -0.801             -31.975 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560209670769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 clk  " "    0.149               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.787               0.000 echo  " "    0.787               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.925               0.000 telemeter:tele_instance\|state.sending_501  " "    1.925               0.000 telemeter:tele_instance\|state.sending_501 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560209670784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.597 " "Worst-case recovery slack is -1.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.597             -33.977 clk  " "   -1.597             -33.977 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560209670792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.545 " "Worst-case removal slack is 0.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 clk  " "    0.545               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560209670800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -87.431 clk  " "   -3.000             -87.431 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.211 echo  " "   -3.000              -3.211 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 telemeter:tele_instance\|state.sending_501  " "    0.345               0.000 telemeter:tele_instance\|state.sending_501 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560209670807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560209670807 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560209670818 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560209670818 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560209670818 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560209670818 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.634 ns " "Worst Case Available Settling Time: 0.634 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560209670818 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560209670818 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560209670818 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560209672015 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560209672016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560209672166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 01:34:32 2019 " "Processing ended: Tue Jun 11 01:34:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560209672166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560209672166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560209672166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1560209672166 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1560209673455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560209673463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 01:34:33 2019 " "Processing started: Tue Jun 11 01:34:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560209673463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1560209673463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tele -c tele " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tele -c tele" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1560209673464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1560209674294 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1560209674324 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tele.vo C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/simulation/modelsim/ simulation " "Generated file tele.vo in folder \"C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1560209674722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560209674875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 01:34:34 2019 " "Processing ended: Tue Jun 11 01:34:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560209674875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560209674875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560209674875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1560209674875 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 77 s " "Quartus Prime Full Compilation was successful. 0 errors, 77 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1560209675530 ""}
