#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24200b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2420240 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x24122d0 .functor NOT 1, L_0x2474f80, C4<0>, C4<0>, C4<0>;
L_0x2474d60 .functor XOR 2, L_0x2474c00, L_0x2474cc0, C4<00>, C4<00>;
L_0x2474e70 .functor XOR 2, L_0x2474d60, L_0x2474dd0, C4<00>, C4<00>;
v0x246ef20_0 .net *"_ivl_10", 1 0, L_0x2474dd0;  1 drivers
v0x246f020_0 .net *"_ivl_12", 1 0, L_0x2474e70;  1 drivers
v0x246f100_0 .net *"_ivl_2", 1 0, L_0x2472290;  1 drivers
v0x246f1c0_0 .net *"_ivl_4", 1 0, L_0x2474c00;  1 drivers
v0x246f2a0_0 .net *"_ivl_6", 1 0, L_0x2474cc0;  1 drivers
v0x246f3d0_0 .net *"_ivl_8", 1 0, L_0x2474d60;  1 drivers
v0x246f4b0_0 .net "a", 0 0, v0x246afb0_0;  1 drivers
v0x246f550_0 .net "b", 0 0, v0x246b050_0;  1 drivers
v0x246f5f0_0 .net "c", 0 0, v0x246b0f0_0;  1 drivers
v0x246f690_0 .var "clk", 0 0;
v0x246f730_0 .net "d", 0 0, v0x246b230_0;  1 drivers
v0x246f7d0_0 .net "out_pos_dut", 0 0, L_0x24748e0;  1 drivers
v0x246f870_0 .net "out_pos_ref", 0 0, L_0x2470da0;  1 drivers
v0x246f910_0 .net "out_sop_dut", 0 0, L_0x2472ab0;  1 drivers
v0x246f9b0_0 .net "out_sop_ref", 0 0, L_0x2445760;  1 drivers
v0x246fa50_0 .var/2u "stats1", 223 0;
v0x246faf0_0 .var/2u "strobe", 0 0;
v0x246fb90_0 .net "tb_match", 0 0, L_0x2474f80;  1 drivers
v0x246fc60_0 .net "tb_mismatch", 0 0, L_0x24122d0;  1 drivers
v0x246fd00_0 .net "wavedrom_enable", 0 0, v0x246b500_0;  1 drivers
v0x246fdd0_0 .net "wavedrom_title", 511 0, v0x246b5a0_0;  1 drivers
L_0x2472290 .concat [ 1 1 0 0], L_0x2470da0, L_0x2445760;
L_0x2474c00 .concat [ 1 1 0 0], L_0x2470da0, L_0x2445760;
L_0x2474cc0 .concat [ 1 1 0 0], L_0x24748e0, L_0x2472ab0;
L_0x2474dd0 .concat [ 1 1 0 0], L_0x2470da0, L_0x2445760;
L_0x2474f80 .cmp/eeq 2, L_0x2472290, L_0x2474e70;
S_0x24203d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2420240;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24126b0 .functor AND 1, v0x246b0f0_0, v0x246b230_0, C4<1>, C4<1>;
L_0x2412a90 .functor NOT 1, v0x246afb0_0, C4<0>, C4<0>, C4<0>;
L_0x2412e70 .functor NOT 1, v0x246b050_0, C4<0>, C4<0>, C4<0>;
L_0x24130f0 .functor AND 1, L_0x2412a90, L_0x2412e70, C4<1>, C4<1>;
L_0x242ad50 .functor AND 1, L_0x24130f0, v0x246b0f0_0, C4<1>, C4<1>;
L_0x2445760 .functor OR 1, L_0x24126b0, L_0x242ad50, C4<0>, C4<0>;
L_0x2470220 .functor NOT 1, v0x246b050_0, C4<0>, C4<0>, C4<0>;
L_0x2470290 .functor OR 1, L_0x2470220, v0x246b230_0, C4<0>, C4<0>;
L_0x24703a0 .functor AND 1, v0x246b0f0_0, L_0x2470290, C4<1>, C4<1>;
L_0x2470460 .functor NOT 1, v0x246afb0_0, C4<0>, C4<0>, C4<0>;
L_0x2470530 .functor OR 1, L_0x2470460, v0x246b050_0, C4<0>, C4<0>;
L_0x24705a0 .functor AND 1, L_0x24703a0, L_0x2470530, C4<1>, C4<1>;
L_0x2470720 .functor NOT 1, v0x246b050_0, C4<0>, C4<0>, C4<0>;
L_0x2470790 .functor OR 1, L_0x2470720, v0x246b230_0, C4<0>, C4<0>;
L_0x24706b0 .functor AND 1, v0x246b0f0_0, L_0x2470790, C4<1>, C4<1>;
L_0x2470920 .functor NOT 1, v0x246afb0_0, C4<0>, C4<0>, C4<0>;
L_0x2470a20 .functor OR 1, L_0x2470920, v0x246b230_0, C4<0>, C4<0>;
L_0x2470ae0 .functor AND 1, L_0x24706b0, L_0x2470a20, C4<1>, C4<1>;
L_0x2470c90 .functor XNOR 1, L_0x24705a0, L_0x2470ae0, C4<0>, C4<0>;
v0x2411c00_0 .net *"_ivl_0", 0 0, L_0x24126b0;  1 drivers
v0x2412000_0 .net *"_ivl_12", 0 0, L_0x2470220;  1 drivers
v0x24123e0_0 .net *"_ivl_14", 0 0, L_0x2470290;  1 drivers
v0x24127c0_0 .net *"_ivl_16", 0 0, L_0x24703a0;  1 drivers
v0x2412ba0_0 .net *"_ivl_18", 0 0, L_0x2470460;  1 drivers
v0x2412f80_0 .net *"_ivl_2", 0 0, L_0x2412a90;  1 drivers
v0x2413200_0 .net *"_ivl_20", 0 0, L_0x2470530;  1 drivers
v0x2469520_0 .net *"_ivl_24", 0 0, L_0x2470720;  1 drivers
v0x2469600_0 .net *"_ivl_26", 0 0, L_0x2470790;  1 drivers
v0x24696e0_0 .net *"_ivl_28", 0 0, L_0x24706b0;  1 drivers
v0x24697c0_0 .net *"_ivl_30", 0 0, L_0x2470920;  1 drivers
v0x24698a0_0 .net *"_ivl_32", 0 0, L_0x2470a20;  1 drivers
v0x2469980_0 .net *"_ivl_36", 0 0, L_0x2470c90;  1 drivers
L_0x7f67e7683018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2469a40_0 .net *"_ivl_38", 0 0, L_0x7f67e7683018;  1 drivers
v0x2469b20_0 .net *"_ivl_4", 0 0, L_0x2412e70;  1 drivers
v0x2469c00_0 .net *"_ivl_6", 0 0, L_0x24130f0;  1 drivers
v0x2469ce0_0 .net *"_ivl_8", 0 0, L_0x242ad50;  1 drivers
v0x2469dc0_0 .net "a", 0 0, v0x246afb0_0;  alias, 1 drivers
v0x2469e80_0 .net "b", 0 0, v0x246b050_0;  alias, 1 drivers
v0x2469f40_0 .net "c", 0 0, v0x246b0f0_0;  alias, 1 drivers
v0x246a000_0 .net "d", 0 0, v0x246b230_0;  alias, 1 drivers
v0x246a0c0_0 .net "out_pos", 0 0, L_0x2470da0;  alias, 1 drivers
v0x246a180_0 .net "out_sop", 0 0, L_0x2445760;  alias, 1 drivers
v0x246a240_0 .net "pos0", 0 0, L_0x24705a0;  1 drivers
v0x246a300_0 .net "pos1", 0 0, L_0x2470ae0;  1 drivers
L_0x2470da0 .functor MUXZ 1, L_0x7f67e7683018, L_0x24705a0, L_0x2470c90, C4<>;
S_0x246a480 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2420240;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x246afb0_0 .var "a", 0 0;
v0x246b050_0 .var "b", 0 0;
v0x246b0f0_0 .var "c", 0 0;
v0x246b190_0 .net "clk", 0 0, v0x246f690_0;  1 drivers
v0x246b230_0 .var "d", 0 0;
v0x246b320_0 .var/2u "fail", 0 0;
v0x246b3c0_0 .var/2u "fail1", 0 0;
v0x246b460_0 .net "tb_match", 0 0, L_0x2474f80;  alias, 1 drivers
v0x246b500_0 .var "wavedrom_enable", 0 0;
v0x246b5a0_0 .var "wavedrom_title", 511 0;
E_0x241ea70/0 .event negedge, v0x246b190_0;
E_0x241ea70/1 .event posedge, v0x246b190_0;
E_0x241ea70 .event/or E_0x241ea70/0, E_0x241ea70/1;
S_0x246a7b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x246a480;
 .timescale -12 -12;
v0x246a9f0_0 .var/2s "i", 31 0;
E_0x241e910 .event posedge, v0x246b190_0;
S_0x246aaf0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x246a480;
 .timescale -12 -12;
v0x246acf0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x246add0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x246a480;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x246b780 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2420240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2470f50 .functor AND 1, v0x246afb0_0, v0x246b050_0, C4<1>, C4<1>;
L_0x24710f0 .functor AND 1, L_0x2470f50, v0x246b0f0_0, C4<1>, C4<1>;
L_0x24712e0 .functor NOT 1, v0x246b230_0, C4<0>, C4<0>, C4<0>;
L_0x2471460 .functor AND 1, L_0x24710f0, L_0x24712e0, C4<1>, C4<1>;
L_0x24715a0 .functor NOT 1, L_0x2471460, C4<0>, C4<0>, C4<0>;
L_0x2471660 .functor NOT 1, v0x246b050_0, C4<0>, C4<0>, C4<0>;
L_0x2471710 .functor AND 1, v0x246afb0_0, L_0x2471660, C4<1>, C4<1>;
L_0x24718e0 .functor NOT 1, v0x246b0f0_0, C4<0>, C4<0>, C4<0>;
L_0x24719a0 .functor AND 1, L_0x2471710, L_0x24718e0, C4<1>, C4<1>;
L_0x2471ab0 .functor AND 1, L_0x24719a0, v0x246b230_0, C4<1>, C4<1>;
L_0x2471bd0 .functor NOT 1, L_0x2471ab0, C4<0>, C4<0>, C4<0>;
L_0x2471c40 .functor AND 1, L_0x24715a0, L_0x2471bd0, C4<1>, C4<1>;
L_0x2471dc0 .functor NOT 1, v0x246afb0_0, C4<0>, C4<0>, C4<0>;
L_0x2471e30 .functor AND 1, L_0x2471dc0, v0x246b050_0, C4<1>, C4<1>;
L_0x2471d50 .functor NOT 1, v0x246b0f0_0, C4<0>, C4<0>, C4<0>;
L_0x2471f70 .functor AND 1, L_0x2471e30, L_0x2471d50, C4<1>, C4<1>;
L_0x2472110 .functor AND 1, L_0x2471f70, v0x246b230_0, C4<1>, C4<1>;
L_0x24721d0 .functor NOT 1, L_0x2472110, C4<0>, C4<0>, C4<0>;
L_0x2472330 .functor AND 1, L_0x2471c40, L_0x24721d0, C4<1>, C4<1>;
L_0x2472440 .functor NOT 1, v0x246afb0_0, C4<0>, C4<0>, C4<0>;
L_0x2472560 .functor NOT 1, v0x246b050_0, C4<0>, C4<0>, C4<0>;
L_0x24725d0 .functor AND 1, L_0x2472440, L_0x2472560, C4<1>, C4<1>;
L_0x24727a0 .functor AND 1, L_0x24725d0, v0x246b0f0_0, C4<1>, C4<1>;
L_0x2472860 .functor AND 1, L_0x24727a0, v0x246b230_0, C4<1>, C4<1>;
L_0x24729f0 .functor NOT 1, L_0x2472860, C4<0>, C4<0>, C4<0>;
L_0x2472ab0 .functor AND 1, L_0x2472330, L_0x24729f0, C4<1>, C4<1>;
L_0x2472cf0 .functor OR 1, v0x246afb0_0, v0x246b050_0, C4<0>, C4<0>;
L_0x2472d60 .functor OR 1, L_0x2472cf0, v0x246b0f0_0, C4<0>, C4<0>;
L_0x2472f10 .functor NOT 1, v0x246b230_0, C4<0>, C4<0>, C4<0>;
L_0x2472f80 .functor OR 1, L_0x2472d60, L_0x2472f10, C4<0>, C4<0>;
L_0x2473190 .functor NOT 1, L_0x2472f80, C4<0>, C4<0>, C4<0>;
L_0x2473250 .functor NOT 1, v0x246b050_0, C4<0>, C4<0>, C4<0>;
L_0x24733d0 .functor OR 1, v0x246afb0_0, L_0x2473250, C4<0>, C4<0>;
L_0x2473490 .functor NOT 1, v0x246b0f0_0, C4<0>, C4<0>, C4<0>;
L_0x2473620 .functor OR 1, L_0x24733d0, L_0x2473490, C4<0>, C4<0>;
L_0x2473730 .functor OR 1, L_0x2473620, v0x246b230_0, C4<0>, C4<0>;
L_0x2473920 .functor NOT 1, L_0x2473730, C4<0>, C4<0>, C4<0>;
L_0x24739e0 .functor OR 1, L_0x2473190, L_0x2473920, C4<0>, C4<0>;
L_0x24737f0 .functor NOT 1, v0x246afb0_0, C4<0>, C4<0>, C4<0>;
L_0x2473860 .functor OR 1, L_0x24737f0, v0x246b050_0, C4<0>, C4<0>;
L_0x2473c40 .functor NOT 1, v0x246b0f0_0, C4<0>, C4<0>, C4<0>;
L_0x2473cb0 .functor OR 1, L_0x2473860, L_0x2473c40, C4<0>, C4<0>;
L_0x2473f20 .functor OR 1, L_0x2473cb0, v0x246b230_0, C4<0>, C4<0>;
L_0x2473fe0 .functor OR 1, L_0x24739e0, L_0x2473f20, C4<0>, C4<0>;
L_0x2474260 .functor NOT 1, v0x246afb0_0, C4<0>, C4<0>, C4<0>;
L_0x24742d0 .functor NOT 1, v0x246b050_0, C4<0>, C4<0>, C4<0>;
L_0x24744c0 .functor OR 1, L_0x2474260, L_0x24742d0, C4<0>, C4<0>;
L_0x24745d0 .functor OR 1, L_0x24744c0, v0x246b0f0_0, C4<0>, C4<0>;
L_0x2474820 .functor OR 1, L_0x24745d0, v0x246b230_0, C4<0>, C4<0>;
L_0x24748e0 .functor OR 1, L_0x2473fe0, L_0x2474820, C4<0>, C4<0>;
v0x246b940_0 .net *"_ivl_0", 0 0, L_0x2470f50;  1 drivers
v0x246ba20_0 .net *"_ivl_10", 0 0, L_0x2471660;  1 drivers
v0x246bb00_0 .net *"_ivl_12", 0 0, L_0x2471710;  1 drivers
v0x246bbf0_0 .net *"_ivl_14", 0 0, L_0x24718e0;  1 drivers
v0x246bcd0_0 .net *"_ivl_16", 0 0, L_0x24719a0;  1 drivers
v0x246be00_0 .net *"_ivl_18", 0 0, L_0x2471ab0;  1 drivers
v0x246bee0_0 .net *"_ivl_2", 0 0, L_0x24710f0;  1 drivers
v0x246bfc0_0 .net *"_ivl_20", 0 0, L_0x2471bd0;  1 drivers
v0x246c0a0_0 .net *"_ivl_22", 0 0, L_0x2471c40;  1 drivers
v0x246c210_0 .net *"_ivl_24", 0 0, L_0x2471dc0;  1 drivers
v0x246c2f0_0 .net *"_ivl_26", 0 0, L_0x2471e30;  1 drivers
v0x246c3d0_0 .net *"_ivl_28", 0 0, L_0x2471d50;  1 drivers
v0x246c4b0_0 .net *"_ivl_30", 0 0, L_0x2471f70;  1 drivers
v0x246c590_0 .net *"_ivl_32", 0 0, L_0x2472110;  1 drivers
v0x246c670_0 .net *"_ivl_34", 0 0, L_0x24721d0;  1 drivers
v0x246c750_0 .net *"_ivl_36", 0 0, L_0x2472330;  1 drivers
v0x246c830_0 .net *"_ivl_38", 0 0, L_0x2472440;  1 drivers
v0x246ca20_0 .net *"_ivl_4", 0 0, L_0x24712e0;  1 drivers
v0x246cb00_0 .net *"_ivl_40", 0 0, L_0x2472560;  1 drivers
v0x246cbe0_0 .net *"_ivl_42", 0 0, L_0x24725d0;  1 drivers
v0x246ccc0_0 .net *"_ivl_44", 0 0, L_0x24727a0;  1 drivers
v0x246cda0_0 .net *"_ivl_46", 0 0, L_0x2472860;  1 drivers
v0x246ce80_0 .net *"_ivl_48", 0 0, L_0x24729f0;  1 drivers
v0x246cf60_0 .net *"_ivl_52", 0 0, L_0x2472cf0;  1 drivers
v0x246d040_0 .net *"_ivl_54", 0 0, L_0x2472d60;  1 drivers
v0x246d120_0 .net *"_ivl_56", 0 0, L_0x2472f10;  1 drivers
v0x246d200_0 .net *"_ivl_58", 0 0, L_0x2472f80;  1 drivers
v0x246d2e0_0 .net *"_ivl_6", 0 0, L_0x2471460;  1 drivers
v0x246d3c0_0 .net *"_ivl_60", 0 0, L_0x2473190;  1 drivers
v0x246d4a0_0 .net *"_ivl_62", 0 0, L_0x2473250;  1 drivers
v0x246d580_0 .net *"_ivl_64", 0 0, L_0x24733d0;  1 drivers
v0x246d660_0 .net *"_ivl_66", 0 0, L_0x2473490;  1 drivers
v0x246d740_0 .net *"_ivl_68", 0 0, L_0x2473620;  1 drivers
v0x246da30_0 .net *"_ivl_70", 0 0, L_0x2473730;  1 drivers
v0x246db10_0 .net *"_ivl_72", 0 0, L_0x2473920;  1 drivers
v0x246dbf0_0 .net *"_ivl_74", 0 0, L_0x24739e0;  1 drivers
v0x246dcd0_0 .net *"_ivl_76", 0 0, L_0x24737f0;  1 drivers
v0x246ddb0_0 .net *"_ivl_78", 0 0, L_0x2473860;  1 drivers
v0x246de90_0 .net *"_ivl_8", 0 0, L_0x24715a0;  1 drivers
v0x246df70_0 .net *"_ivl_80", 0 0, L_0x2473c40;  1 drivers
v0x246e050_0 .net *"_ivl_82", 0 0, L_0x2473cb0;  1 drivers
v0x246e130_0 .net *"_ivl_84", 0 0, L_0x2473f20;  1 drivers
v0x246e210_0 .net *"_ivl_86", 0 0, L_0x2473fe0;  1 drivers
v0x246e2f0_0 .net *"_ivl_88", 0 0, L_0x2474260;  1 drivers
v0x246e3d0_0 .net *"_ivl_90", 0 0, L_0x24742d0;  1 drivers
v0x246e4b0_0 .net *"_ivl_92", 0 0, L_0x24744c0;  1 drivers
v0x246e590_0 .net *"_ivl_94", 0 0, L_0x24745d0;  1 drivers
v0x246e670_0 .net *"_ivl_96", 0 0, L_0x2474820;  1 drivers
v0x246e750_0 .net "a", 0 0, v0x246afb0_0;  alias, 1 drivers
v0x246e7f0_0 .net "b", 0 0, v0x246b050_0;  alias, 1 drivers
v0x246e8e0_0 .net "c", 0 0, v0x246b0f0_0;  alias, 1 drivers
v0x246e9d0_0 .net "d", 0 0, v0x246b230_0;  alias, 1 drivers
v0x246eac0_0 .net "out_pos", 0 0, L_0x24748e0;  alias, 1 drivers
v0x246eb80_0 .net "out_sop", 0 0, L_0x2472ab0;  alias, 1 drivers
S_0x246ed00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2420240;
 .timescale -12 -12;
E_0x24079f0 .event anyedge, v0x246faf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x246faf0_0;
    %nor/r;
    %assign/vec4 v0x246faf0_0, 0;
    %wait E_0x24079f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x246a480;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246b320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246b3c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x246a480;
T_4 ;
    %wait E_0x241ea70;
    %load/vec4 v0x246b460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x246b320_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x246a480;
T_5 ;
    %wait E_0x241e910;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b050_0, 0;
    %assign/vec4 v0x246afb0_0, 0;
    %wait E_0x241e910;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b050_0, 0;
    %assign/vec4 v0x246afb0_0, 0;
    %wait E_0x241e910;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b050_0, 0;
    %assign/vec4 v0x246afb0_0, 0;
    %wait E_0x241e910;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b050_0, 0;
    %assign/vec4 v0x246afb0_0, 0;
    %wait E_0x241e910;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b050_0, 0;
    %assign/vec4 v0x246afb0_0, 0;
    %wait E_0x241e910;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b050_0, 0;
    %assign/vec4 v0x246afb0_0, 0;
    %wait E_0x241e910;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b050_0, 0;
    %assign/vec4 v0x246afb0_0, 0;
    %wait E_0x241e910;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b050_0, 0;
    %assign/vec4 v0x246afb0_0, 0;
    %wait E_0x241e910;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b050_0, 0;
    %assign/vec4 v0x246afb0_0, 0;
    %wait E_0x241e910;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b050_0, 0;
    %assign/vec4 v0x246afb0_0, 0;
    %wait E_0x241e910;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b050_0, 0;
    %assign/vec4 v0x246afb0_0, 0;
    %wait E_0x241e910;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b050_0, 0;
    %assign/vec4 v0x246afb0_0, 0;
    %wait E_0x241e910;
    %load/vec4 v0x246b320_0;
    %store/vec4 v0x246b3c0_0, 0, 1;
    %fork t_1, S_0x246a7b0;
    %jmp t_0;
    .scope S_0x246a7b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x246a9f0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x246a9f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x241e910;
    %load/vec4 v0x246a9f0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x246b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b050_0, 0;
    %assign/vec4 v0x246afb0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x246a9f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x246a9f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x246a480;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x241ea70;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x246b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b050_0, 0;
    %assign/vec4 v0x246afb0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x246b320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x246b3c0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2420240;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246f690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246faf0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2420240;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x246f690_0;
    %inv;
    %store/vec4 v0x246f690_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2420240;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x246b190_0, v0x246fc60_0, v0x246f4b0_0, v0x246f550_0, v0x246f5f0_0, v0x246f730_0, v0x246f9b0_0, v0x246f910_0, v0x246f870_0, v0x246f7d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2420240;
T_9 ;
    %load/vec4 v0x246fa50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x246fa50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x246fa50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x246fa50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x246fa50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x246fa50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x246fa50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x246fa50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x246fa50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x246fa50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2420240;
T_10 ;
    %wait E_0x241ea70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x246fa50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x246fa50_0, 4, 32;
    %load/vec4 v0x246fb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x246fa50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x246fa50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x246fa50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x246fa50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x246f9b0_0;
    %load/vec4 v0x246f9b0_0;
    %load/vec4 v0x246f910_0;
    %xor;
    %load/vec4 v0x246f9b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x246fa50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x246fa50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x246fa50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x246fa50_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x246f870_0;
    %load/vec4 v0x246f870_0;
    %load/vec4 v0x246f7d0_0;
    %xor;
    %load/vec4 v0x246f870_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x246fa50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x246fa50_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x246fa50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x246fa50_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth5/human/ece241_2013_q2/iter0/response0/top_module.sv";
