{
  "design": {
    "design_info": {
      "boundary_crc": "0xB3EF957A4EF572EA",
      "device": "xc7z020clg484-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "proc_sys_reset_0": "",
      "smartconnect_0": "",
      "link7": {
        "clk_wiz_0": "",
        "Counter_4bit_0": "",
        "D_flip_flops_4_0": "",
        "div16_0": "",
        "serial_shift_0": "",
        "xlconstant_0": "",
        "util_vector_logic_0": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": "",
        "util_vector_logic_3": "",
        "proc_sys_reset_16M": "",
        "proc_sys_reset_1M": "",
        "s2p_0": ""
      },
      "link_err": "",
      "axi_dma_0": "",
      "axi_smc": "",
      "axi_dma_1": "",
      "axi_dma_2": "",
      "axi_dma_3": "",
      "xlconcat_0": "",
      "total_link_ctrl_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "link0_data_in": {
        "direction": "I"
      },
      "link0_data_out": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_1_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666667"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "1"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_TTC0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "150.000000"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#wp#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_WP_IO": {
            "value": "MIO 46"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_TTC0_TTC0_IO": {
            "value": "EMIO"
          },
          "PCW_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.41"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.411"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.341"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.358"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.025"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.028"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333313"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J128M16 HA-15E"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "1"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "preset": {
            "value": "ZedBoard"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "arm > design_1 axi_bram_ctrl_index_0 design_1 axi_bram_ctrl_index_1 design_1 axi_bram_ctrl_index_2 design_1 axi_bram_ctrl_index_3 design_1 axi_bram_ctrl_result_0 design_1 axi_bram_ctrl_result_1 design_1 axi_bram_ctrl_result_2 design_1 axi_bram_ctrl_result_3",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0"
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI",
              "M05_AXI",
              "M06_AXI",
              "M07_AXI",
              "M08_AXI",
              "M09_AXI",
              "M10_AXI",
              "M11_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "link7": {
        "ports": {
          "clk_100M": {
            "direction": "I"
          },
          "reset_n": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "link": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "link_err": {
            "direction": "O"
          },
          "channel": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "data_out_1": {
            "direction": "O",
            "left": "95",
            "right": "0"
          }
        },
        "components": {
          "clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "design_1_clk_wiz_0_0",
            "parameters": {
              "CLKOUT1_JITTER": {
                "value": "191.387"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "16"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "62.500"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "Counter_4bit_0": {
            "vlnv": "xilinx.com:module_ref:Counter_4bit:1.0",
            "xci_name": "design_1_Counter_4bit_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Counter_4bit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/link7/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "value": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "enp": {
                "direction": "I"
              },
              "ent": {
                "direction": "I"
              },
              "loadn": {
                "direction": "I"
              },
              "out0": {
                "direction": "O"
              },
              "out1": {
                "direction": "O"
              },
              "out2": {
                "direction": "O"
              },
              "out3": {
                "direction": "O"
              }
            }
          },
          "D_flip_flops_4_0": {
            "vlnv": "xilinx.com:module_ref:D_flip_flops_4:1.0",
            "xci_name": "design_1_D_flip_flops_4_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "D_flip_flops_4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/link7/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "D1": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D4": {
                "direction": "I"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q1B": {
                "direction": "O"
              },
              "Q2B": {
                "direction": "O"
              },
              "Q3B": {
                "direction": "O"
              },
              "Q4B": {
                "direction": "O"
              }
            }
          },
          "div16_0": {
            "vlnv": "xilinx.com:module_ref:div16:1.0",
            "xci_name": "design_1_div16_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "div16",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/link7/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_div": {
                "direction": "O"
              }
            }
          },
          "serial_shift_0": {
            "vlnv": "xilinx.com:module_ref:serial_shift:1.0",
            "xci_name": "design_1_serial_shift_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "serial_shift",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "Q0": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q5": {
                "direction": "O"
              },
              "Q6": {
                "direction": "O"
              },
              "Q7": {
                "direction": "O"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_1",
            "parameters": {
              "CONST_VAL": {
                "value": "3"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_0",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_1_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_0",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_1",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_16M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_0_1"
          },
          "proc_sys_reset_1M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_0_2"
          },
          "s2p_0": {
            "vlnv": "xilinx.com:module_ref:s2p:1.0",
            "xci_name": "design_1_s2p_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "s2p",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_100M": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn_100M": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "default_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "link": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "link_err": {
                "direction": "O"
              },
              "channel": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "95",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "clk_100M_1": {
            "ports": [
              "clk_100M",
              "clk_wiz_0/clk_in1",
              "s2p_0/clk_100M"
            ]
          },
          "reset_n_1": {
            "ports": [
              "proc_sys_reset_1M/peripheral_aresetn",
              "serial_shift_0/rstn",
              "D_flip_flops_4_0/rstn",
              "Counter_4bit_0/rstn",
              "s2p_0/rstn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_wiz_0/clk_out1",
              "div16_0/clk",
              "Counter_4bit_0/clk",
              "D_flip_flops_4_0/clk",
              "proc_sys_reset_16M/slowest_sync_clk"
            ]
          },
          "div16_0_clk_div": {
            "ports": [
              "div16_0/clk_div",
              "serial_shift_0/clk",
              "proc_sys_reset_1M/slowest_sync_clk",
              "s2p_0/clk"
            ]
          },
          "data_in_1": {
            "ports": [
              "data_in",
              "serial_shift_0/data_in",
              "D_flip_flops_4_0/D1",
              "Counter_4bit_0/enp",
              "util_vector_logic_3/Op1"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "Counter_4bit_0/value"
            ]
          },
          "D_flip_flops_4_0_Q3B": {
            "ports": [
              "D_flip_flops_4_0/Q3B",
              "Counter_4bit_0/ent"
            ]
          },
          "D_flip_flops_4_0_Q1B": {
            "ports": [
              "D_flip_flops_4_0/Q1B",
              "util_vector_logic_0/Op1"
            ]
          },
          "D_flip_flops_4_0_Q2B": {
            "ports": [
              "D_flip_flops_4_0/Q2B",
              "util_vector_logic_0/Op2"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "util_vector_logic_1/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "Counter_4bit_0/loadn"
            ]
          },
          "Counter_4bit_0_out3": {
            "ports": [
              "Counter_4bit_0/out3",
              "D_flip_flops_4_0/D3"
            ]
          },
          "D_flip_flops_4_0_Q3": {
            "ports": [
              "D_flip_flops_4_0/Q3",
              "D_flip_flops_4_0/D4"
            ]
          },
          "D_flip_flops_4_0_Q1": {
            "ports": [
              "D_flip_flops_4_0/Q1",
              "D_flip_flops_4_0/D2"
            ]
          },
          "serial_shift_0_Q4": {
            "ports": [
              "serial_shift_0/Q4",
              "util_vector_logic_2/Op1"
            ]
          },
          "serial_shift_0_Q5": {
            "ports": [
              "serial_shift_0/Q5",
              "util_vector_logic_2/Op2"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "util_vector_logic_3/Op2"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "util_vector_logic_3/Res",
              "data_out",
              "s2p_0/data_in"
            ]
          },
          "reset_n_2": {
            "ports": [
              "reset_n",
              "proc_sys_reset_16M/ext_reset_in",
              "proc_sys_reset_1M/ext_reset_in",
              "s2p_0/rstn_100M"
            ]
          },
          "proc_sys_reset_16M_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_16M/peripheral_aresetn",
              "div16_0/rstn"
            ]
          },
          "link_1": {
            "ports": [
              "link",
              "s2p_0/link"
            ]
          },
          "s2p_0_link_err": {
            "ports": [
              "s2p_0/link_err",
              "link_err"
            ]
          },
          "s2p_0_channel": {
            "ports": [
              "s2p_0/channel",
              "channel"
            ]
          },
          "s2p_0_data_out": {
            "ports": [
              "s2p_0/data_out",
              "data_out_1"
            ]
          }
        }
      },
      "link_err": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_8_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "16"
          }
        }
      },
      "axi_dma_0": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "design_1_axi_dma_0_0",
        "parameters": {
          "c_include_sg": {
            "value": "0"
          },
          "c_micro_dma": {
            "value": "0"
          },
          "c_sg_length_width": {
            "value": "26"
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_axi_smc_0",
        "parameters": {
          "NUM_SI": {
            "value": "8"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S05_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S06_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S07_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "axi_dma_1": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "design_1_axi_dma_0_1",
        "parameters": {
          "c_include_sg": {
            "value": "0"
          },
          "c_micro_dma": {
            "value": "0"
          },
          "c_sg_length_width": {
            "value": "26"
          }
        }
      },
      "axi_dma_2": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "design_1_axi_dma_1_0",
        "parameters": {
          "c_include_sg": {
            "value": "0"
          },
          "c_micro_dma": {
            "value": "0"
          },
          "c_sg_length_width": {
            "value": "26"
          }
        }
      },
      "axi_dma_3": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "design_1_axi_dma_2_0",
        "parameters": {
          "c_include_sg": {
            "value": "0"
          },
          "c_micro_dma": {
            "value": "0"
          },
          "c_sg_length_width": {
            "value": "26"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "8"
          }
        }
      },
      "total_link_ctrl_0": {
        "vlnv": "xilinx.com:module_ref:total_link_ctrl:1.0",
        "xci_name": "design_1_total_link_ctrl_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "total_link_ctrl",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m00_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m00_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m00_axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m00_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m00_axis_tready",
                "direction": "I"
              }
            }
          },
          "m01_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m01_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m01_axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m01_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m01_axis_tready",
                "direction": "I"
              }
            }
          },
          "m02_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m02_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m02_axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m02_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m02_axis_tready",
                "direction": "I"
              }
            }
          },
          "m03_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m03_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m03_axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m03_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m03_axis_tready",
                "direction": "I"
              }
            }
          },
          "s00_axis": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s00_axis_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s00_axis_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s00_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s00_axis_tready",
                "direction": "O"
              }
            }
          },
          "s01_axis": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s01_axis_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s01_axis_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s01_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s01_axis_tready",
                "direction": "O"
              }
            }
          },
          "s02_axis": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s02_axis_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s02_axis_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s02_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s02_axis_tready",
                "direction": "O"
              }
            }
          },
          "s03_axis": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s03_axis_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s03_axis_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s03_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s03_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m00_axis:m01_axis:m02_axis:m03_axis:s00_axis:s01_axis:s02_axis:s03_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "rstn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "rstn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "link7_err": {
            "direction": "I"
          },
          "link7_channel": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "link7_data": {
            "direction": "I",
            "left": "95",
            "right": "0"
          },
          "link7": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "link_err": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "axi_dma_0_M_AXI_MM2S": {
        "interface_ports": [
          "axi_dma_0/M_AXI_MM2S",
          "axi_smc/S00_AXI"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "processing_system7_0/S_AXI_HP0"
        ]
      },
      "axi_dma_3_M_AXIS_MM2S": {
        "interface_ports": [
          "total_link_ctrl_0/s03_axis",
          "axi_dma_3/M_AXIS_MM2S"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "smartconnect_0/S00_AXI"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "axi_dma_1_M_AXI_MM2S": {
        "interface_ports": [
          "axi_dma_1/M_AXI_MM2S",
          "axi_smc/S02_AXI"
        ]
      },
      "smartconnect_0_M04_AXI": {
        "interface_ports": [
          "smartconnect_0/M04_AXI",
          "link_err/S_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "axi_dma_0/S_AXI_LITE"
        ]
      },
      "axi_dma_3_M_AXI_MM2S": {
        "interface_ports": [
          "axi_dma_3/M_AXI_MM2S",
          "axi_smc/S06_AXI"
        ]
      },
      "axi_dma_1_M_AXI_S2MM": {
        "interface_ports": [
          "axi_dma_1/M_AXI_S2MM",
          "axi_smc/S03_AXI"
        ]
      },
      "axi_dma_2_M_AXI_MM2S": {
        "interface_ports": [
          "axi_dma_2/M_AXI_MM2S",
          "axi_smc/S04_AXI"
        ]
      },
      "axi_dma_0_M_AXI_S2MM": {
        "interface_ports": [
          "axi_dma_0/M_AXI_S2MM",
          "axi_smc/S01_AXI"
        ]
      },
      "smartconnect_0_M01_AXI": {
        "interface_ports": [
          "smartconnect_0/M01_AXI",
          "axi_dma_1/S_AXI_LITE"
        ]
      },
      "smartconnect_0_M03_AXI": {
        "interface_ports": [
          "smartconnect_0/M03_AXI",
          "axi_dma_3/S_AXI_LITE"
        ]
      },
      "axi_dma_3_M_AXI_S2MM": {
        "interface_ports": [
          "axi_dma_3/M_AXI_S2MM",
          "axi_smc/S07_AXI"
        ]
      },
      "smartconnect_0_M02_AXI": {
        "interface_ports": [
          "smartconnect_0/M02_AXI",
          "axi_dma_2/S_AXI_LITE"
        ]
      },
      "axi_dma_2_M_AXIS_MM2S": {
        "interface_ports": [
          "total_link_ctrl_0/s02_axis",
          "axi_dma_2/M_AXIS_MM2S"
        ]
      },
      "axi_dma_1_M_AXIS_MM2S": {
        "interface_ports": [
          "total_link_ctrl_0/s01_axis",
          "axi_dma_1/M_AXIS_MM2S"
        ]
      },
      "axi_dma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "total_link_ctrl_0/s00_axis",
          "axi_dma_0/M_AXIS_MM2S"
        ]
      },
      "total_link_ctrl_0_m00_axis": {
        "interface_ports": [
          "total_link_ctrl_0/m00_axis",
          "axi_dma_0/S_AXIS_S2MM"
        ]
      },
      "total_link_ctrl_0_m01_axis": {
        "interface_ports": [
          "total_link_ctrl_0/m01_axis",
          "axi_dma_1/S_AXIS_S2MM"
        ]
      },
      "total_link_ctrl_0_m02_axis": {
        "interface_ports": [
          "total_link_ctrl_0/m02_axis",
          "axi_dma_2/S_AXIS_S2MM"
        ]
      },
      "total_link_ctrl_0_m03_axis": {
        "interface_ports": [
          "total_link_ctrl_0/m03_axis",
          "axi_dma_3/S_AXIS_S2MM"
        ]
      },
      "axi_dma_2_M_AXI_S2MM": {
        "interface_ports": [
          "axi_dma_2/M_AXI_S2MM",
          "axi_smc/S05_AXI"
        ]
      }
    },
    "nets": {
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "proc_sys_reset_0/slowest_sync_clk",
          "smartconnect_0/aclk",
          "link7/clk_100M",
          "axi_dma_0/m_axi_mm2s_aclk",
          "axi_smc/aclk",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "axi_dma_0/s_axi_lite_aclk",
          "axi_dma_0/m_axi_s2mm_aclk",
          "axi_dma_1/s_axi_lite_aclk",
          "axi_dma_1/m_axi_mm2s_aclk",
          "axi_dma_1/m_axi_s2mm_aclk",
          "axi_dma_2/s_axi_lite_aclk",
          "axi_dma_2/m_axi_mm2s_aclk",
          "axi_dma_2/m_axi_s2mm_aclk",
          "axi_dma_3/s_axi_lite_aclk",
          "axi_dma_3/m_axi_mm2s_aclk",
          "axi_dma_3/m_axi_s2mm_aclk",
          "link_err/s_axi_aclk",
          "total_link_ctrl_0/clk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "smartconnect_0/aresetn",
          "axi_smc/aresetn",
          "axi_dma_0/axi_resetn",
          "axi_dma_1/axi_resetn",
          "axi_dma_2/axi_resetn",
          "axi_dma_3/axi_resetn",
          "link_err/s_axi_aresetn",
          "total_link_ctrl_0/rstn"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N1": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "proc_sys_reset_0/ext_reset_in",
          "link7/reset_n"
        ]
      },
      "data_in_1": {
        "ports": [
          "link0_data_in",
          "link7/data_in"
        ]
      },
      "link0_data_out1": {
        "ports": [
          "link7/data_out",
          "link0_data_out"
        ]
      },
      "link0_channel": {
        "ports": [
          "link7/channel",
          "total_link_ctrl_0/link7_channel"
        ]
      },
      "link0_data_out_1": {
        "ports": [
          "link7/data_out_1",
          "total_link_ctrl_0/link7_data"
        ]
      },
      "total_link_ctrl_0_link7": {
        "ports": [
          "total_link_ctrl_0/link7",
          "link7/link"
        ]
      },
      "link0_link_err": {
        "ports": [
          "link7/link_err",
          "total_link_ctrl_0/link7_err"
        ]
      },
      "total_link_ctrl_0_link_err": {
        "ports": [
          "total_link_ctrl_0/link_err",
          "link_err/gpio_io_i"
        ]
      },
      "axi_dma_0_mm2s_introut": {
        "ports": [
          "axi_dma_0/mm2s_introut",
          "xlconcat_0/In0"
        ]
      },
      "axi_dma_0_s2mm_introut": {
        "ports": [
          "axi_dma_0/s2mm_introut",
          "xlconcat_0/In1"
        ]
      },
      "axi_dma_1_mm2s_introut": {
        "ports": [
          "axi_dma_1/mm2s_introut",
          "xlconcat_0/In2"
        ]
      },
      "axi_dma_1_s2mm_introut": {
        "ports": [
          "axi_dma_1/s2mm_introut",
          "xlconcat_0/In3"
        ]
      },
      "axi_dma_2_mm2s_introut": {
        "ports": [
          "axi_dma_2/mm2s_introut",
          "xlconcat_0/In4"
        ]
      },
      "axi_dma_2_s2mm_introut": {
        "ports": [
          "axi_dma_2/s2mm_introut",
          "xlconcat_0/In5"
        ]
      },
      "axi_dma_3_mm2s_introut": {
        "ports": [
          "axi_dma_3/mm2s_introut",
          "xlconcat_0/In6"
        ]
      },
      "axi_dma_3_s2mm_introut": {
        "ports": [
          "axi_dma_3/s2mm_introut",
          "xlconcat_0/In7"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "processing_system7_0/IRQ_F2P"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40400000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg": {
                "address_block": "/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x40410000",
                "range": "64K"
              },
              "SEG_axi_dma_2_Reg": {
                "address_block": "/axi_dma_2/S_AXI_LITE/Reg",
                "offset": "0x40420000",
                "range": "64K"
              },
              "SEG_axi_dma_3_Reg": {
                "address_block": "/axi_dma_3/S_AXI_LITE/Reg",
                "offset": "0x40430000",
                "range": "64K"
              },
              "SEG_axi_gpio_8_Reg": {
                "address_block": "/link_err/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/axi_dma_2": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/axi_dma_3": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}