module d_flip_flop (
    input wire d,        // Data input
    input wire clk,      // Clock input
    input wire reset,    // Asynchronous reset input
    output reg q         // Output
);
    always @(posedge clk or posedge reset) begin
        if (reset)
            q <= 0;
        else
            q <= d;
    end
endmodule
