// Seed: 2080173097
module module_0 (
    input  tri1  id_0,
    output tri   id_1,
    input  tri1  id_2,
    output tri   id_3,
    input  tri   id_4,
    input  tri1  id_5,
    input  uwire id_6
);
  assign id_3 = -1;
  wire id_8;
  assign id_3 = id_2;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd86,
    parameter id_3 = 32'd42,
    parameter id_4 = 32'd32
) (
    output tri1 id_0,
    output supply0 _id_1
    , id_6,
    input tri1 id_2,
    input tri _id_3,
    input wand _id_4
);
  logic [-1  ?  {  -1  {  id_3  }  } : 1 : $realtime] id_7[1 : id_4  ?  -1 : id_1];
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
