// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module byte_count_split (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        input_r,
        output0_address0,
        output0_ce0,
        output0_we0,
        output0_d0,
        output1_address0,
        output1_ce0,
        output1_we0,
        output1_d0,
        output2_address0,
        output2_ce0,
        output2_we0,
        output2_d0,
        output3_address0,
        output3_ce0,
        output3_we0,
        output3_d0
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [511:0] m_axi_gmem_WDATA;
output  [63:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [511:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [9:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] input_r;
output  [7:0] output0_address0;
output   output0_ce0;
output   output0_we0;
output  [7:0] output0_d0;
output  [7:0] output1_address0;
output   output1_ce0;
output   output1_we0;
output  [7:0] output1_d0;
output  [7:0] output2_address0;
output   output2_ce0;
output   output2_we0;
output  [7:0] output2_d0;
output  [7:0] output3_address0;
output   output3_ce0;
output   output3_we0;
output  [7:0] output3_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem_ARVALID;
reg[63:0] m_axi_gmem_ARADDR;
reg[0:0] m_axi_gmem_ARID;
reg[31:0] m_axi_gmem_ARLEN;
reg[2:0] m_axi_gmem_ARSIZE;
reg[1:0] m_axi_gmem_ARBURST;
reg[1:0] m_axi_gmem_ARLOCK;
reg[3:0] m_axi_gmem_ARCACHE;
reg[2:0] m_axi_gmem_ARPROT;
reg[3:0] m_axi_gmem_ARQOS;
reg[3:0] m_axi_gmem_ARREGION;
reg[0:0] m_axi_gmem_ARUSER;
reg m_axi_gmem_RREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem_blk_n_AR;
wire  signed [57:0] trunc_ln_fu_78_p4;
reg   [57:0] trunc_ln_reg_99;
wire    grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_ap_start;
wire    grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_ap_done;
wire    grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_ap_idle;
wire    grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_ap_ready;
wire    grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWVALID;
wire   [63:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWADDR;
wire   [0:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWID;
wire   [31:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWLEN;
wire   [2:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWSIZE;
wire   [1:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWBURST;
wire   [1:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWLOCK;
wire   [3:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWCACHE;
wire   [2:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWPROT;
wire   [3:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWQOS;
wire   [3:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWREGION;
wire   [0:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWUSER;
wire    grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_WVALID;
wire   [511:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_WDATA;
wire   [63:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_WSTRB;
wire    grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_WLAST;
wire   [0:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_WID;
wire   [0:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_WUSER;
wire    grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARVALID;
wire   [63:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARADDR;
wire   [0:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARID;
wire   [31:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARLEN;
wire   [2:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARSIZE;
wire   [1:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARBURST;
wire   [1:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARLOCK;
wire   [3:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARCACHE;
wire   [2:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARPROT;
wire   [3:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARQOS;
wire   [3:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARREGION;
wire   [0:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARUSER;
wire    grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_RREADY;
wire    grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_BREADY;
wire   [7:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output0_address0;
wire    grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output0_ce0;
wire    grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output0_we0;
wire   [7:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output0_d0;
wire   [7:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output1_address0;
wire    grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output1_ce0;
wire    grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output1_we0;
wire   [7:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output1_d0;
wire   [7:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output2_address0;
wire    grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output2_ce0;
wire    grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output2_we0;
wire   [7:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output2_d0;
wire   [7:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output3_address0;
wire    grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output3_ce0;
wire    grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output3_we0;
wire   [7:0] grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output3_d0;
reg    grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire  signed [63:0] sext_ln43_fu_88_p1;
reg    ap_block_state1;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_ap_start_reg = 1'b0;
end

byte_count_split_Pipeline_VITIS_LOOP_43_1 grp_split_Pipeline_VITIS_LOOP_43_1_fu_63(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_ap_start),
    .ap_done(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_ap_done),
    .ap_idle(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_ap_idle),
    .ap_ready(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_ap_ready),
    .m_axi_gmem_AWVALID(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln43(trunc_ln_reg_99),
    .output0_address0(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output0_address0),
    .output0_ce0(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output0_ce0),
    .output0_we0(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output0_we0),
    .output0_d0(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output0_d0),
    .output1_address0(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output1_address0),
    .output1_ce0(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output1_ce0),
    .output1_we0(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output1_we0),
    .output1_d0(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output1_d0),
    .output2_address0(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output2_address0),
    .output2_ce0(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output2_ce0),
    .output2_we0(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output2_we0),
    .output2_d0(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output2_d0),
    .output3_address0(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output3_address0),
    .output3_ce0(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output3_ce0),
    .output3_we0(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output3_we0),
    .output3_d0(grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output3_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state9) & (grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_ap_done == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_ap_start_reg <= 1'b1;
        end else if ((grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_ap_ready == 1'b1)) begin
            grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln_reg_99 <= {{input_r[63:6]}};
    end
end

always @ (*) begin
    if (((m_axi_gmem_ARREADY == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem_ARREADY == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_ARADDR = sext_ln43_fu_88_p1;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARADDR = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARADDR;
    end else begin
        m_axi_gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARBURST = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARBURST;
    end else begin
        m_axi_gmem_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARCACHE = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARCACHE;
    end else begin
        m_axi_gmem_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARID = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARID;
    end else begin
        m_axi_gmem_ARID = 1'd0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem_ARREADY == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_ARLEN = 32'd16;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARLEN = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARLEN;
    end else begin
        m_axi_gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARLOCK = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARLOCK;
    end else begin
        m_axi_gmem_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARPROT = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARPROT;
    end else begin
        m_axi_gmem_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARQOS = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARQOS;
    end else begin
        m_axi_gmem_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARREGION = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARREGION;
    end else begin
        m_axi_gmem_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARSIZE = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARSIZE;
    end else begin
        m_axi_gmem_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARUSER = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARUSER;
    end else begin
        m_axi_gmem_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem_ARREADY == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARVALID = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_ARVALID;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_RREADY = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_m_axi_gmem_RREADY;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((m_axi_gmem_ARREADY == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_ap_start = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_ap_start_reg;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 512'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 64'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign output0_address0 = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output0_address0;

assign output0_ce0 = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output0_ce0;

assign output0_d0 = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output0_d0;

assign output0_we0 = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output0_we0;

assign output1_address0 = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output1_address0;

assign output1_ce0 = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output1_ce0;

assign output1_d0 = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output1_d0;

assign output1_we0 = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output1_we0;

assign output2_address0 = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output2_address0;

assign output2_ce0 = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output2_ce0;

assign output2_d0 = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output2_d0;

assign output2_we0 = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output2_we0;

assign output3_address0 = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output3_address0;

assign output3_ce0 = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output3_ce0;

assign output3_d0 = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output3_d0;

assign output3_we0 = grp_split_Pipeline_VITIS_LOOP_43_1_fu_63_output3_we0;

assign sext_ln43_fu_88_p1 = trunc_ln_fu_78_p4;

assign trunc_ln_fu_78_p4 = {{input_r[63:6]}};

endmodule //byte_count_split
