Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ r1/CLK (DFFHQx4_ASAP7_75t_R)
  64.80   64.80 ^ r1/Q (DFFHQx4_ASAP7_75t_R)
   0.00   64.80 ^ r2/D (DFFHQx4_ASAP7_75t_R)
          64.80   data arrival time

 500.00  500.00   clock clk (rise edge)
   0.00  500.00   clock network delay (ideal)
   0.00  500.00   clock reconvergence pessimism
         500.00 ^ r2/CLK (DFFHQx4_ASAP7_75t_R)
 -12.94  487.06   library setup time
         487.06   data required time
---------------------------------------------------------
         487.06   data required time
         -64.80   data arrival time
---------------------------------------------------------
         422.26   slack (MET)


