<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r24182 -	haiku/trunk/src/add-ons/kernel/drivers/audio/hda
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2008-February/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r24182%20-%0A%09haiku/trunk/src/add-ons/kernel/drivers/audio/hda&In-Reply-To=%3C200802291704.m1TH4ZAE015090%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="006427.html">
   <LINK REL="Next"  HREF="006431.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r24182 -	haiku/trunk/src/add-ons/kernel/drivers/audio/hda</H1>
    <B>axeld at BerliOS</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r24182%20-%0A%09haiku/trunk/src/add-ons/kernel/drivers/audio/hda&In-Reply-To=%3C200802291704.m1TH4ZAE015090%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r24182 -	haiku/trunk/src/add-ons/kernel/drivers/audio/hda">axeld at mail.berlios.de
       </A><BR>
    <I>Fri Feb 29 18:04:35 CET 2008</I>
    <P><UL>
        <LI>Previous message: <A HREF="006427.html">[Haiku-commits] r24181 -	haiku/trunk/src/add-ons/kernel/drivers/audio/hda
</A></li>
        <LI>Next message: <A HREF="006431.html">[Haiku-commits] r24183 -	haiku/trunk/src/add-ons/kernel/drivers/audio/hda
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#6430">[ date ]</a>
              <a href="thread.html#6430">[ thread ]</a>
              <a href="subject.html#6430">[ subject ]</a>
              <a href="author.html#6430">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: axeld
Date: 2008-02-29 18:04:35 +0100 (Fri, 29 Feb 2008)
New Revision: 24182
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=24182&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=24182&amp;view=rev</A>

Modified:
   haiku/trunk/src/add-ons/kernel/drivers/audio/hda/hda_controller.cpp
Log:
* Shuffled the functions a bit around to separate private from public functions.
* Renamed some functions, added comments.
* Minor cleanup.


Modified: haiku/trunk/src/add-ons/kernel/drivers/audio/hda/hda_controller.cpp
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/audio/hda/hda_controller.cpp	2008-02-29 16:25:35 UTC (rev 24181)
+++ haiku/trunk/src/add-ons/kernel/drivers/audio/hda/hda_controller.cpp	2008-02-29 17:04:35 UTC (rev 24182)
@@ -58,9 +58,256 @@
 }
 
 
-//	#pragma mark -
+//! Called with interrupts off
+static void
+stream_handle_interrupt(hda_controller* controller, hda_stream* stream)
+{
+	uint8 status;
 
+	if (!stream-&gt;running)
+		return;
 
+	status = OREG8(controller, stream-&gt;off, STS);
+	if (status == 0)
+		return;
+
+	OREG8(controller, stream-&gt;off, STS) = status;
+
+	if ((status &amp; STS_BCIS) != 0) {
+		// Buffer Completed Interrupt
+		acquire_spinlock(&amp;stream-&gt;lock);
+
+		stream-&gt;real_time = system_time();
+		stream-&gt;frames_count += stream-&gt;buffer_length;
+		stream-&gt;buffer_cycle = (stream-&gt;buffer_cycle + 1)
+			% stream-&gt;num_buffers;
+
+		release_spinlock(&amp;stream-&gt;lock);
+
+		release_sem_etc(stream-&gt;buffer_ready_sem, 1, B_DO_NOT_RESCHEDULE);
+	} else
+		dprintf(&quot;HDA: stream status %x\n&quot;, status);
+}
+
+
+static int32
+hda_interrupt_handler(hda_controller* controller)
+{
+	int32 rc = B_HANDLED_INTERRUPT;
+
+	/* Check if this interrupt is ours */
+	uint32 intsts = REG32(controller, INTSTS);
+	if ((intsts &amp; INTSTS_GIS) == 0)
+		return B_UNHANDLED_INTERRUPT;
+
+	/* Controller or stream related? */
+	if (intsts &amp; INTSTS_CIS) {
+		uint32 stateStatus = REG16(controller, STATESTS);
+		uint8 rirbStatus = REG8(controller, RIRBSTS);
+		uint8 corbStatus = REG8(controller, CORBSTS);
+
+		if (stateStatus) {
+			/* Detected Codec state change */
+			REG16(controller, STATESTS) = stateStatus;
+			controller-&gt;codec_status = stateStatus;
+		}
+
+		/* Check for incoming responses */			
+		if (rirbStatus) {
+			REG8(controller, RIRBSTS) = rirbStatus;
+
+			if (rirbStatus &amp; RIRBSTS_RINTFL) {
+				uint16 writePos = (REG16(controller, RIRBWP) + 1)
+					% controller-&gt;rirb_length;
+
+				for (; controller-&gt;rirb_read_pos != writePos;
+						controller-&gt;rirb_read_pos = next_rirb(controller)) {
+					uint32 response = current_rirb(controller).response;
+					uint32 responseFlags = current_rirb(controller).flags;
+					uint32 cad = responseFlags &amp; RESPONSE_FLAGS_CODEC_MASK;
+					hda_codec* codec = controller-&gt;codecs[cad];
+
+					if ((responseFlags &amp; RESPONSE_FLAGS_UNSOLICITED) != 0) {
+						dprintf(&quot;hda: Unsolicited response: %08lx/%08lx\n&quot;,
+							response, responseFlags);
+						continue;
+					}
+					if (codec == NULL) {
+						dprintf(&quot;hda: Response for unknown codec %ld: &quot;
+							&quot;%08lx/%08lx\n&quot;, cad, response, responseFlags);
+						continue;
+					}
+					if (codec-&gt;response_count &gt;= MAX_CODEC_RESPONSES) {
+						dprintf(&quot;hda: too many responses received for codec %ld&quot;
+							&quot;: %08lx/%08lx!\n&quot;, cad, response, responseFlags);
+						continue;
+					}
+
+					/* Store response in codec */
+					codec-&gt;responses[codec-&gt;response_count++] = response;
+					release_sem_etc(codec-&gt;response_sem, 1, B_DO_NOT_RESCHEDULE);
+					rc = B_INVOKE_SCHEDULER;
+				}			
+			}
+
+			if (rirbStatus &amp; RIRBSTS_OIS)
+				dprintf(&quot;hda: RIRB Overflow\n&quot;);
+		}
+
+		/* Check for sending errors */
+		if (corbStatus) {
+			REG8(controller, CORBSTS) = corbStatus;
+
+			if (corbStatus &amp; CORBSTS_MEI)
+				dprintf(&quot;hda: CORB Memory Error!\n&quot;);
+		}
+	}
+
+	if (intsts &amp; ~(INTSTS_CIS | INTSTS_GIS)) {
+		for (uint32 index = 0; index &lt; HDA_MAX_STREAMS; index++) {
+			if ((intsts &amp; (1 &lt;&lt; index)) != 0) {
+				if (controller-&gt;streams[index]) {
+					stream_handle_interrupt(controller,
+						controller-&gt;streams[index]);
+				} else {
+					dprintf(&quot;hda: Stream interrupt for unconfigured stream &quot;
+						&quot;%d!\n&quot;, index);
+				}
+			}
+		}
+	}
+
+	/* NOTE: See HDA001 =&gt; CIS/GIS cannot be cleared! */
+
+	return rc;
+}
+
+
+static status_t
+hda_hw_start(hda_controller* controller)
+{
+	int timeout = 10;
+
+	// TODO: reset controller first? (we currently reset on uninit only)
+
+	/* Put controller out of reset mode */
+	REG32(controller, GCTL) |= GCTL_CRST;
+
+	do {
+		snooze(100);
+	} while (--timeout &amp;&amp; !(REG32(controller, GCTL) &amp; GCTL_CRST));	
+
+	return timeout ? B_OK : B_TIMED_OUT;
+}
+
+
+/*! Allocates and initializes the Command Output Ring Buffer (CORB), and
+	Response Input Ring Buffer (RIRB) to the maximum supported size, and also
+	the DMA position buffer.
+
+	Programs the controller hardware to make use of these buffers (the DMA
+	positioning is actually enabled in hda_stream_setup_buffers()).
+*/
+static status_t
+init_corb_rirb_pos(hda_controller* controller)
+{
+	uint32 memSize, rirbOffset, posOffset;
+	uint8 corbSize, rirbSize, posSize;
+	status_t rc = B_OK;
+	physical_entry pe;
+
+	/* Determine and set size of CORB */
+	corbSize = REG8(controller, CORBSIZE);
+	if (corbSize &amp; CORBSIZE_CAP_256E) {
+		controller-&gt;corb_length = 256;
+		REG8(controller, CORBSIZE) = CORBSIZE_SZ_256E;
+	} else if (corbSize &amp; CORBSIZE_CAP_16E) {
+		controller-&gt;corb_length = 16;
+		REG8(controller, CORBSIZE) = CORBSIZE_SZ_16E;
+	} else if (corbSize &amp; CORBSIZE_CAP_2E) {
+		controller-&gt;corb_length = 2;
+		REG8(controller, CORBSIZE) = CORBSIZE_SZ_2E;
+	}
+
+	/* Determine and set size of RIRB */
+	rirbSize = REG8(controller, RIRBSIZE);
+	if (rirbSize &amp; RIRBSIZE_CAP_256E) {
+		controller-&gt;rirb_length = 256;
+		REG8(controller, RIRBSIZE) = RIRBSIZE_SZ_256E;
+	} else if (rirbSize &amp; RIRBSIZE_CAP_16E) {
+		controller-&gt;rirb_length = 16;
+		REG8(controller, RIRBSIZE) = RIRBSIZE_SZ_16E;
+	} else if (rirbSize &amp; RIRBSIZE_CAP_2E) {
+		controller-&gt;rirb_length = 2;
+		REG8(controller, RIRBSIZE) = RIRBSIZE_SZ_2E;
+	}
+
+	/* Determine rirb offset in memory and total size of corb+alignment+rirb */
+	rirbOffset = (controller-&gt;corb_length * sizeof(corb_t) + 0x7f) &amp; ~0x7f;
+	posOffset = (rirbOffset + controller-&gt;rirb_length * sizeof(rirb_t) + 0x7f)
+		&amp; 0x7f;
+	posSize = 8 * (controller-&gt;num_input_streams
+		+ controller-&gt;num_output_streams + controller-&gt;num_bidir_streams);
+
+	memSize = (posOffset + posSize + B_PAGE_SIZE - 1) &amp; ~(B_PAGE_SIZE - 1);
+
+	/* Allocate memory area */
+	controller-&gt;corb_rirb_pos_area = create_area(&quot;hda corb/rirb/pos&quot;,
+		(void**)&amp;controller-&gt;corb, B_ANY_KERNEL_ADDRESS, memSize,
+		B_CONTIGUOUS, 0);
+	if (controller-&gt;corb_rirb_pos_area &lt; 0)
+		return controller-&gt;corb_rirb_pos_area;
+
+	/* Rirb is after corb+aligment */
+	controller-&gt;rirb = (rirb_t*)(((uint8*)controller-&gt;corb) + rirbOffset);
+
+	if ((rc = get_memory_map(controller-&gt;corb, memSize, &amp;pe, 1)) != B_OK) {
+		delete_area(controller-&gt;corb_rirb_pos_area);
+		return rc;
+	}
+
+	/* Program CORB/RIRB for these locations */
+	REG32(controller, CORBLBASE) = (uint32)pe.address;
+	REG32(controller, CORBUBASE) = 0;
+	REG32(controller, RIRBLBASE) = (uint32)pe.address + rirbOffset;
+	REG32(controller, RIRBUBASE) = 0;
+
+	/* Program DMA position update */
+	REG32(controller, DMA_POSITION_BASE_LOWER) = (uint32)pe.address + posOffset;
+	REG32(controller, DMA_POSITION_BASE_UPPER) = 0;
+
+	controller-&gt;stream_positions = (uint32*)
+		((uint8*)controller-&gt;corb + posOffset);
+
+	/* Reset CORB read pointer */
+	/* NOTE: See HDA011 for corrected procedure! */
+	REG16(controller, CORBRP) = CORBRP_RST;
+	do {
+		spin(10);
+	} while ( !(REG16(controller, CORBRP) &amp; CORBRP_RST) );
+	REG16(controller, CORBRP) = 0;
+
+	/* Reset RIRB write pointer */
+	REG16(controller, RIRBWP) = RIRBWP_RST;
+
+	/* Generate interrupt for every response */
+	REG16(controller, RINTCNT) = 1;
+
+	/* Setup cached read/write indices */
+	controller-&gt;rirb_read_pos = 1;
+	controller-&gt;corb_write_pos = 0;
+
+	/* Gentlemen, start your engines... */
+	REG8(controller, CORBCTL) = CORBCTL_RUN | CORBCTL_MEIE;
+	REG8(controller, RIRBCTL) = RIRBCTL_DMAEN | RIRBCTL_OIC | RIRBCTL_RINTCTL;
+
+	return B_OK;
+}
+
+
+//	#pragma mark - public stream functions
+
+
 void
 hda_stream_delete(hda_stream* stream)
 {
@@ -113,6 +360,9 @@
 }
 
 
+/*!	Starts a stream's DMA engine, and enables generating and receiving
+	interrupts for this stream.
+*/
 status_t
 hda_stream_start(hda_controller* controller, hda_stream* stream)
 {
@@ -136,38 +386,9 @@
 }
 
 
-//! Called with interrupts off
-static void
-hda_stream_check_intr(hda_controller* controller, hda_stream* stream)
-{
-	uint8 status;
-
-	if (!stream-&gt;running)
-		return;
-
-	status = OREG8(controller, stream-&gt;off, STS);
-	if (status == 0)
-		return;
-
-	OREG8(controller, stream-&gt;off, STS) = status;
-
-	if ((status &amp; STS_BCIS) != 0) {
-		// Buffer Completed Interrupt
-		acquire_spinlock(&amp;stream-&gt;lock);
-
-		stream-&gt;real_time = system_time();
-		stream-&gt;frames_count += stream-&gt;buffer_length;
-		stream-&gt;buffer_cycle = (stream-&gt;buffer_cycle + 1)
-			% stream-&gt;num_buffers;
-
-		release_spinlock(&amp;stream-&gt;lock);
-
-		release_sem_etc(stream-&gt;buffer_ready_sem, 1, B_DO_NOT_RESCHEDULE);
-	} else
-		dprintf(&quot;HDA: stream status %x\n&quot;, status);
-}
-
-
+/*!	Stops the stream's DMA engine, and turns off interrupts for this
+	stream.
+*/
 status_t
 hda_stream_stop(hda_controller* controller, hda_stream* stream)
 {
@@ -330,7 +551,7 @@
 }
 
 
-//	#pragma mark -
+//	#pragma mark - public controller functions
 
 
 status_t
@@ -374,215 +595,6 @@
 }
 
 
-static int32
-hda_interrupt_handler(hda_controller* controller)
-{
-	int32 rc = B_HANDLED_INTERRUPT;
-
-	/* Check if this interrupt is ours */
-	uint32 intsts = REG32(controller, INTSTS);
-	if ((intsts &amp; INTSTS_GIS) == 0)
-		return B_UNHANDLED_INTERRUPT;
-
-	/* Controller or stream related? */
-	if (intsts &amp; INTSTS_CIS) {
-		uint32 stateStatus = REG16(controller, STATESTS);
-		uint8 rirbStatus = REG8(controller, RIRBSTS);
-		uint8 corbStatus = REG8(controller, CORBSTS);
-
-		if (stateStatus) {
-			/* Detected Codec state change */
-			REG16(controller, STATESTS) = stateStatus;
-			controller-&gt;codec_status = stateStatus;
-		}
-
-		/* Check for incoming responses */			
-		if (rirbStatus) {
-			REG8(controller, RIRBSTS) = rirbStatus;
-
-			if (rirbStatus &amp; RIRBSTS_RINTFL) {
-				uint16 writePos = (REG16(controller, RIRBWP) + 1)
-					% controller-&gt;rirb_length;
-
-				for (; controller-&gt;rirb_read_pos != writePos;
-						controller-&gt;rirb_read_pos = next_rirb(controller)) {
-					uint32 response = current_rirb(controller).response;
-					uint32 responseFlags = current_rirb(controller).flags;
-					uint32 cad = responseFlags &amp; RESPONSE_FLAGS_CODEC_MASK;
-					hda_codec* codec = controller-&gt;codecs[cad];
-
-					if ((responseFlags &amp; RESPONSE_FLAGS_UNSOLICITED) != 0) {
-						dprintf(&quot;hda: Unsolicited response: %08lx/%08lx\n&quot;,
-							response, responseFlags);
-						continue;
-					}
-					if (codec == NULL) {
-						dprintf(&quot;hda: Response for unknown codec %ld: &quot;
-							&quot;%08lx/%08lx\n&quot;, cad, response, responseFlags);
-						continue;
-					}
-					if (codec-&gt;response_count &gt;= MAX_CODEC_RESPONSES) {
-						dprintf(&quot;hda: too many responses received for codec %ld&quot;
-							&quot;: %08lx/%08lx!\n&quot;, cad, response, responseFlags);
-						continue;
-					}
-
-					/* Store response in codec */
-					codec-&gt;responses[codec-&gt;response_count++] = response;
-					release_sem_etc(codec-&gt;response_sem, 1, B_DO_NOT_RESCHEDULE);
-					rc = B_INVOKE_SCHEDULER;
-				}			
-			}
-
-			if (rirbStatus &amp; RIRBSTS_OIS)
-				dprintf(&quot;%s: RIRB Overflow\n&quot;, __func__);
-		}
-
-		/* Check for sending errors */
-		if (corbStatus) {
-			REG8(controller, CORBSTS) = corbStatus;
-
-			if (corbStatus &amp; CORBSTS_MEI)
-				dprintf(&quot;%s: CORB Memory Error!\n&quot;, __func__);
-		}
-	}
-
-	if (intsts &amp; ~(INTSTS_CIS | INTSTS_GIS)) {
-		int index;
-		for (index = 0; index &lt; HDA_MAX_STREAMS; index++) {
-			if ((intsts &amp; (1 &lt;&lt; index)) != 0) {
-				if (controller-&gt;streams[index])
-					hda_stream_check_intr(controller, controller-&gt;streams[index]);
-				else {
-					dprintf(&quot;%s: Stream interrupt for unconfigured stream &quot;
-						&quot;%d!\n&quot;, __func__, index);
-				}
-			}
-		}
-	}
-
-	/* NOTE: See HDA001 =&gt; CIS/GIS cannot be cleared! */
-
-	return rc;
-}
-
-
-static status_t
-hda_hw_start(hda_controller* controller)
-{
-	int timeout = 10;
-
-	/* Put controller out of reset mode */
-	REG32(controller, GCTL) |= GCTL_CRST;
-
-	do {
-		snooze(100);
-	} while (--timeout &amp;&amp; !(REG32(controller, GCTL) &amp; GCTL_CRST));	
-
-	return timeout ? B_OK : B_TIMED_OUT;
-}
-
-
-static status_t
-hda_hw_corb_rirb_pos_init(hda_controller* controller)
-{
-	uint32 memSize, rirbOffset, posOffset;
-	uint8 corbSize, rirbSize, posSize;
-	status_t rc = B_OK;
-	physical_entry pe;
-
-	/* Determine and set size of CORB */
-	corbSize = REG8(controller, CORBSIZE);
-	if (corbSize &amp; CORBSIZE_CAP_256E) {
-		controller-&gt;corb_length = 256;
-		REG8(controller, CORBSIZE) = CORBSIZE_SZ_256E;
-	} else if (corbSize &amp; CORBSIZE_CAP_16E) {
-		controller-&gt;corb_length = 16;
-		REG8(controller, CORBSIZE) = CORBSIZE_SZ_16E;
-	} else if (corbSize &amp; CORBSIZE_CAP_2E) {
-		controller-&gt;corb_length = 2;
-		REG8(controller, CORBSIZE) = CORBSIZE_SZ_2E;
-	}
-
-	/* Determine and set size of RIRB */
-	rirbSize = REG8(controller, RIRBSIZE);
-	if (rirbSize &amp; RIRBSIZE_CAP_256E) {
-		controller-&gt;rirb_length = 256;
-		REG8(controller, RIRBSIZE) = RIRBSIZE_SZ_256E;
-	} else if (rirbSize &amp; RIRBSIZE_CAP_16E) {
-		controller-&gt;rirb_length = 16;
-		REG8(controller, RIRBSIZE) = RIRBSIZE_SZ_16E;
-	} else if (rirbSize &amp; RIRBSIZE_CAP_2E) {
-		controller-&gt;rirb_length = 2;
-		REG8(controller, RIRBSIZE) = RIRBSIZE_SZ_2E;
-	}
-
-	/* Determine rirb offset in memory and total size of corb+alignment+rirb */
-	rirbOffset = (controller-&gt;corb_length * sizeof(corb_t) + 0x7f) &amp; ~0x7f;
-	posOffset = (rirbOffset + controller-&gt;rirb_length * sizeof(rirb_t) + 0x7f)
-		&amp; 0x7f;
-	posSize = 8 * (controller-&gt;num_input_streams
-		+ controller-&gt;num_output_streams + controller-&gt;num_bidir_streams);
-
-	memSize = (posOffset + posSize + B_PAGE_SIZE - 1) &amp; ~(B_PAGE_SIZE - 1);
-
-	/* Allocate memory area */
-	controller-&gt;corb_rirb_pos_area = create_area(&quot;hda corb/rirb/pos&quot;,
-		(void**)&amp;controller-&gt;corb, B_ANY_KERNEL_ADDRESS, memSize,
-		B_CONTIGUOUS, 0);
-	if (controller-&gt;corb_rirb_pos_area &lt; 0)
-		return controller-&gt;corb_rirb_pos_area;
-
-	/* Rirb is after corb+aligment */
-	controller-&gt;rirb = (rirb_t*)(((uint8*)controller-&gt;corb) + rirbOffset);
-
-	if ((rc = get_memory_map(controller-&gt;corb, memSize, &amp;pe, 1)) != B_OK) {
-		delete_area(controller-&gt;corb_rirb_pos_area);
-		return rc;
-	}
-
-	/* Program CORB/RIRB for these locations */
-	REG32(controller, CORBLBASE) = (uint32)pe.address;
-	REG32(controller, CORBUBASE) = 0;
-	REG32(controller, RIRBLBASE) = (uint32)pe.address + rirbOffset;
-	REG32(controller, RIRBUBASE) = 0;
-
-	/* Program DMA position update */
-	REG32(controller, DMA_POSITION_BASE_LOWER) = (uint32)pe.address + posOffset;
-	REG32(controller, DMA_POSITION_BASE_UPPER) = 0;
-
-	controller-&gt;stream_positions = (uint32*)
-		((uint8*)controller-&gt;corb + posOffset);
-
-	/* Reset CORB read pointer */
-	/* NOTE: See HDA011 for corrected procedure! */
-	REG16(controller, CORBRP) = CORBRP_RST;
-	do {
-		spin(10);
-	} while ( !(REG16(controller, CORBRP) &amp; CORBRP_RST) );
-	REG16(controller, CORBRP) = 0;
-
-	/* Reset RIRB write pointer */
-	REG16(controller, RIRBWP) = RIRBWP_RST;
-
-	/* Generate interrupt for every response */
-	REG16(controller, RINTCNT) = 1;
-
-	/* Setup cached read/write indices */
-	controller-&gt;rirb_read_pos = 1;
-	controller-&gt;corb_write_pos = 0;
-
-	/* Gentlemen, start your engines... */
-	REG8(controller, CORBCTL) = CORBCTL_RUN | CORBCTL_MEIE;
-	REG8(controller, RIRBCTL) = RIRBCTL_DMAEN | RIRBCTL_OIC | RIRBCTL_RINTCTL;
-
-	return B_OK;
-}
-
-
-//	#pragma mark -
-
-
 /*! Setup hardware for use; detect codecs; etc */
 status_t
 hda_hw_init(hda_controller* controller)
@@ -626,7 +638,7 @@
 		goto reset_failed;
 
 	/* Setup CORB/RIRB/DMA POS */
-	rc = hda_hw_corb_rirb_pos_init(controller);
+	rc = init_corb_rirb_pos(controller);
 	if (rc != B_OK)
 		goto corb_rirb_failed;
 
@@ -714,7 +726,7 @@
 	REG32(controller, RIRBLBASE) = 0;
 	REG32(controller, DMA_POSITION_BASE_LOWER) = 0;
 
-	/* Disable interrupts and remove interrupt handler */
+	/* Disable interrupts, reset controller, and remove interrupt handler */
 	REG32(controller, INTCTL) = 0;
 	REG32(controller, GCTL) &amp;= ~GCTL_CRST;
 	remove_io_interrupt_handler(controller-&gt;irq,


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="006427.html">[Haiku-commits] r24181 -	haiku/trunk/src/add-ons/kernel/drivers/audio/hda
</A></li>
	<LI>Next message: <A HREF="006431.html">[Haiku-commits] r24183 -	haiku/trunk/src/add-ons/kernel/drivers/audio/hda
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#6430">[ date ]</a>
              <a href="thread.html#6430">[ thread ]</a>
              <a href="subject.html#6430">[ subject ]</a>
              <a href="author.html#6430">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
