// Seed: 484688393
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4,
    input id_5
);
  always {1, id_0} = {id_0{1}};
  logic id_6 = 1;
  assign id_6 = 1;
  always id_2 = 1 < (id_1 == -id_5);
  logic id_7;
  logic id_8;
  type_15(
      {1, 1}, 1, id_0, 1, id_1
  );
  logic id_9;
  always @(1 or id_9 == 1);
  logic id_10;
  assign id_10 = id_0;
  type_18(
      1, id_5, id_9
  );
  assign id_8 = id_7;
endmodule
