---
layout: about
title: About
banner: "/assets/images/banners/home.jpg"
---
<style>
  .ref .num {
    width:8%;
    text-align:left;
    vertical-align:top;
    display:inline-block;
    box-sizing:border-box;
  }
  .ref .text {
    width:92%;
    text-align:justify;
    text-justify:inter-word;
    vertical-align: top;
    display:inline-block;
    box-sizing:border-box;
  }
  .iconDetails {
    float:left;
    height:auto;
    width:150px; 
  }
  .container2 {
    width:100%;
    height:auto;
    padding:1%;
  }
</style>

<p>
  This page is created by Trong-Thuc Hoang.
</p>
<p>
  The page first is for my self-study, second is for helping newcomers to computer science.
</p>

<h2>
  Biography
</h2>

<div class='container2'>
  <div>
    <img src="/assets/images/banners/profile.jpg" class="iconDetails">
  </div>
  <div style='margin-left:170px;'>
    <div><p align="justify">
        Trong-Thuc Hoang received the B.Sc. degree in Electronics and Telecommunications and the M.S. degree in Microelectronics from the University of Science (HCMUS), Hochiminh city, Vietnam, in 2012 and 2017, respectively. He is currently pursuing a Ph.D. degree in Computer and Network Engineering at the University of Electro-Communications (UEC), Tokyo, Japan. From 2012 to 2017, he was a lecturer assistant at the Faculty of Electronics and Telecommunications (FETEL), HCMUS, Hochiminh city, Vietnam. From 2019 to 2020, he was a researcher assistant at PHAM Laboratory, UEC, Tokyo, Japan. Since 2019, he has been a researcher assistant at the Cyber-Physical Security Research Center (CPSEC), National Institute of Advanced Industrial Science and Technology (AIST), Tokyo, Japan. His research interest mainly focuses on computer science and computer security.
    </p></div>
  </div>
</div>

<h2><br>
  Publication
</h2>

<p>
  Total: 50.&nbsp;&nbsp;&nbsp;&nbsp;Journal: 20.&nbsp;&nbsp;&nbsp;&nbsp;Conference: 30.
</p>
<p>
  <a href="https://orcid.org/0000-0002-4078-0836">[ORCID]</a>&nbsp;&nbsp;&nbsp;&nbsp;<a href="https://www.scopus.com/authid/detail.uri?authorId=56024762000">[H-index]</a>: 5
</p>

<h3>
  2021
</h3>

<h3>
  2020
</h3>

<h3>
  2019
</h3>

<h3>
  2018
</h3>

<h3>
  2017
</h3>

<div class="ref">
  <div class="num">
    [C.14]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Xuan-Thuan Nguyen, Hong-Thu Nguyen, Nhu-Quynh Truong, Duc-Hung Le, Katsumi Inoue, and Cong-Kha Pham, "FPGA-based Frequent Items Counting Using Matrix of Equality Comparators," <i>IEEE Int. Midwest Symp. on Circ. and Syst. (MWCAS)</i>, Boston, USA, Aug. 2017, pp. 285-288. <a href="https://doi.org/10.1109/MWSCAS.2017.8052916">[DOI]</a>
  </p></div>
  <div class="num">
    [C.13]
  </div><div class="text"><p>
    Phuong-Thao Vo-Thi, <u>Trong-Thuc Hoang</u>, Cong-Kha Pham, and Duc-hung Le, "A Floating-point FFT Twiddle Factor Implementation Based on Adaptive Angle Recoding CORDIC," <i>Int. Conf. on Recent Advances on Signal Processing, Telecomm. & Computing (SigTelCom)</i>, Danang, Vietnam, Jan. 2017, pp. 21-26. <a href="https://doi.org/10.1109/SIGTELCOM.2017.7849789">[DOI]</a>
  </p></div>
</div>

<h3>
  2016
</h3>

<div class="ref">
  <div class="num">
    [J.3]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Ngoc-Hung Nguyen, and Trong-Tu Bui, "An FPGA-based Implementation of  FastICA for Variable-length 4-channel Signal Separation," <i>Journal of Science & Tech. on Info. and Comm.</i>, vol. 1, no. 1, pp. 81–87, 2016. <a href="/assets/pp/2016_JSTIC.pdf">[PDF]</a>
  </p></div>
  <div class="num">
    [C.12]
  </div><div class="text"><p>
    Xuan-Thuan Nguyen, Hong-Thu Nguyen, <u>Trong-Thuc Hoang</u>, Katsumi Inoue, Osamu Shimojo, Toshio Murayama, Kenji Tominaga, and Cong-Kha Pham, "An efficient FPGA-based database processor for fast database analytics," <i>IEEE Int. Symp. on Circ. and Syst. (ISCAS)</i>, Montreal, Canada, May 2016, pp. 1758–1761. <a href="https://doi.org/10.1109/ISCAS.2016.7538908">[DOI]</a>
  </p></div>
  <div class="num">
    [C.11]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Duc-Hung Le, Hong-Thu Nguyen, Xuan-Thuan Nguyen, and Cong-Kha Pham, "A hybrid adaptive CORDIC in 65nm SOTB CMOS process," <i>IEEE Int. Symp. on Circ. and Syst. (ISCAS)</i>, Montreal, Canada, May 2016, pp. 2158–2161. <a href="https://doi.org/10.1109/ISCAS.2016.7539008">[DOI]</a>
  </p></div>
  <div class="num">
    [C.10]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Hong-Thu Nguyen, Xuan-Thuan Nguyen, Cong-Kha Pham, and Duc-Hung Le, "High-performance DCT architecture based on angle recoding CORDIC and Scale-Free Factor," <i>IEEE Int. Conf. on Comm. and Elec. (ICCE)</i>, Halong, Vietnam, Jul. 2016, pp. 199–204. <a href="https://doi.org/10.1109/CCE.2016.7562636">[DOI]</a>
  </p></div>
  <div class="num">
    [C.9]
  </div><div class="text"><p>
    Hong-Thu Nguyen, Xuan-Thuan Nguyen, Cong-Kha Pham, <u>Trong-Thuc Hoang</u>, and Duc-Hung Le, "A parallel pipeline CORDIC based on adaptive angle selection," <i>Int. Conf. on Elec., Info., and Comm. (ICEIC)</i>, Danang, Vietnam, Jan. 2016, pp. 1–4. <a href="https://doi.org/10.1109/ELINFOCOM.2016.7563034">[DOI]</a>
  </p></div>
</div>

<h3>
  2015
</h3>

<div class="ref">
  <div class="num">
    [J.2]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Hong-Kiet Su, Hieu-Binh Nguyen, Duc-Hung Le, Huu-Thuan Huynh, Trong-Tu Bui, and Cong-Kha Pham, "Design of co-processor for real-time HMM-based text-to-speech on hardware system applied to Vietnamese," <i>IEICE Electronics Express (ELEX)</i>, vol. 12, no. 14, pp. 20150448–20150448, 2015. <a href="https://doi.org/10.1587/elex.12.20150448">[DOI]</a>
  </p></div>
  <div class="num">
    [J.1]
  </div><div class="text"><p>
    Hong-Thu Nguyen, Xuan-Thuan Nguyen, <u>Trong-Thuc Hoang</u>, Duc-Hung Le, and Cong-Kha Pham, "Low-resource low-latency hybrid adaptive CORDIC with floating-point precision," <i>IEICE Electronics Express (ELEX)</i>, vol. 12, no. 9, pp. 20150258–20150258, 2015. <a href="https://doi.org/10.1587/elex.12.20150258">[DOI]</a>
  </p></div>
  <div class="num">
    [C.8]
  </div><div class="text"><p>
    Hong-Thu Nguyen, Xuan-Thuan Nguyen, Cong-Kha Pham, <u>Trong-Thuc Hoang</u>, and Duc-Hung Le, "A low-resource low-latency hybrid adaptive CORDIC in 180-nm CMOS technology," <i>IEEE Region 10 Conf. (TENCON)</i>, Singapore, Singapore, Nov. 2015, pp. 1–4. <a href="https://doi.org/10.1109/TENCON.2015.7372987">[DOI]</a>
  </p></div>
</div>

<h3>
  2014
</h3>

<div class="ref">
  <div class="num">
    [C.7]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Quang-Trung Tran, and Trong-Tu Bui, "A proposed adaptive image segmentation method based on Local Excitatory Global Inhibitory region growing," <i>IEEE Int. Conf. on Comm. and Elec. (ICCE)</i>, Danang, Vietnam, Jul. 2014, pp. 458–463. <a href="https://doi.org/10.1109/CCE.2014.6916748">[DOI]</a>
  </p></div>
  <div class="num">
    [C.6]
  </div><div class="text"><p>
    Xuan-Vy Luu, <u>Trong-Thuc Hoang</u>, Trong-Tu Bui, and Anh-Vu Dinh-Duc, "A high-speed unsigned 32-bit multiplier based on booth-encoder and wallace-tree modifications," <i>Int. Conf. on Advanced Tech. for Comm. (ATC)</i>, Hanoi, Vietnam, Oct. 2014, pp. 739–744. <a href="https://doi.org/10.1109/ATC.2014.7043485">[DOI]</a>
  </p></div>
  <div class="num">
    [C.5]
  </div><div class="text"><p>
    Dinh-Thien Vu, <u>Trong-thuc Hoang</u>, Ngoc-hung Nguyen, and Trong-tu Bui, "An FPGA-based Variable-length 4-Channel Separation FastICA Implementation," <i>IEICE Int. Conf. on Integrated Circ. and Devices in Vietnam (ICDV)</i>, Hanoi, Vietnam, 2014, pp. 739–744. <a href="/assets/pp/2014_ICDV.pdf">[PDF]</a>
  </p></div>
</div>

<h3>
  2013
</h3>

<div class="ref">
  <div class="num">
    [C.4]
  </div><div class="text"><p>
    Thai-Bao Huynh, <u>Trong-Thuc Hoang</u>, and Trong-Tu Bui, "A constraint-based watermarking technique using Schmitt Trigger insertion at logic synthesis level," <i>Int. Conf. on Advanced Tech. for Comm. (ATC)</i>, Hochiminh, Vietnam, Oct. 2013, pp. 115–120. <a href="https://doi.org/10.1109/ATC.2013.6698089">[DOI]</a>
  </p></div>
  <div class="num">
    [C.3]
  </div><div class="text"><p>
    Kim-Hung Nguyen, <u>Trong-Thuc Hoang</u>, and Trong-Tu Bui, "An FSM-based IP protection technique using added watermarked states," <i>Int. Conf. on Advanced Tech. for Comm. (ATC)</i>, Hochiminh, Vietnam, Oct. 2013, pp. 718–723. <a href="https://doi.org/10.1109/ATC.2013.6698210">[DOI]</a>
  </p></div>
</div>

<h3>
  2012
</h3>

<div class="ref">
  <div class="num">
    [C.2]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Vi-Thuy Tran, Thanh Le, Minh-Triet Luu, Cao-Quyen Tran, Xuan-Thuan Nguyen, and Trong-Tu Bui, "A Case Study of Connect6 Game FPGA-based Implementation Using the Multi-turn Prediction Algorithm," <i>IEEE Int. Symp. on Signal Processing and Info. Tech. (ISSPIT)</i>, Hochiminh, Vietnam, 2012. <a href="/assets/pp/2012_ISSPIT.pdf">[PDF]</a>
  </p></div>
  <div class="num">
    [C.1]
  </div><div class="text"><p>
    <u>Trong-Thuc Hoang</u>, Ngoc-Hung Nguyen, Xuan-Thuan Nguyen, and Trong-Tu Bui, "A Real-time Object-recognition System Based on PCNN Algorithm," <i>IEICE Int. Conf. on Integrated Circ. and Devices in Vietnam (ICDV)</i>, Danang, Vietnam, 2012, no. 2, pp. 155–160. <a href="/assets/pp/2012_ICDV.pdf">[PDF]</a>
  </p></div>
</div>
