$date
	Thu Feb 16 14:31:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module count_up $end
$var wire 1 ! clk $end
$var wire 4 " count [3:0] $end
$var wire 1 # reset $end
$var reg 4 $ counter [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
1#
b0 "
1!
$end
#500
0!
#1000
0#
1!
#1500
0!
#2000
b1 "
b1 $
1!
#2500
0!
#3000
b10 "
b10 $
1!
#3500
0!
#4000
b11 "
b11 $
1!
#4500
0!
#5000
b100 "
b100 $
1!
#5500
0!
#6000
b101 "
b101 $
1!
#6500
0!
#7000
b110 "
b110 $
1!
#7500
0!
#8000
b111 "
b111 $
1!
#8500
0!
#9000
b1000 "
b1000 $
1!
#9500
0!
#10000
b1001 "
b1001 $
1!
#10500
0!
#11000
b1010 "
b1010 $
1!
#11500
0!
#12000
b1011 "
b1011 $
1!
#12500
0!
#13000
b1100 "
b1100 $
1!
#13500
0!
#14000
b1101 "
b1101 $
1!
#14500
0!
#15000
b1110 "
b1110 $
1!
#15500
0!
#16000
b1111 "
b1111 $
1!
#16500
0!
#17000
b0 "
b0 $
1!
#17500
0!
#18000
b1 "
b1 $
1!
#18500
0!
#19000
b10 "
b10 $
1!
#19500
0!
#20000
b11 "
b11 $
1!
#20500
0!
#21000
b100 "
b100 $
1!
#21500
0!
#22000
b101 "
b101 $
1!
#22500
0!
#23000
b110 "
b110 $
1!
#23500
0!
#24000
b111 "
b111 $
1!
#24500
0!
#25000
b1000 "
b1000 $
1!
#25500
0!
#26000
b1001 "
b1001 $
1!
#26500
0!
#27000
b1010 "
b1010 $
1!
#27500
0!
#28000
b1011 "
b1011 $
1!
#28500
0!
#29000
b1100 "
b1100 $
1!
#29500
0!
#30000
b1101 "
b1101 $
1!
#30500
0!
#31000
b1110 "
b1110 $
1!
#31500
0!
#32000
b1111 "
b1111 $
1!
#32500
0!
#33000
b0 "
b0 $
1!
#33500
0!
#34000
b1 "
b1 $
1!
#34500
0!
#35000
b10 "
b10 $
1!
#35500
0!
#36000
b11 "
b11 $
1!
#36500
0!
#37000
b100 "
b100 $
1!
#37500
0!
#38000
b101 "
b101 $
1!
#38500
0!
#39000
b110 "
b110 $
1!
#39500
0!
#40000
b111 "
b111 $
1!
#40500
0!
#41000
b1000 "
b1000 $
1!
#41500
0!
#42000
b1001 "
b1001 $
1!
#42500
0!
#43000
b1010 "
b1010 $
1!
#43500
0!
#44000
b1011 "
b1011 $
1!
#44500
0!
#45000
b1100 "
b1100 $
1!
#45500
0!
#46000
b1101 "
b1101 $
1!
#46500
0!
#47000
b1110 "
b1110 $
1!
#47500
0!
#48000
b1111 "
b1111 $
1!
#48500
0!
#49000
b0 "
b0 $
1!
#49001
