#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Jul  2 16:02:11 2021
# Process ID: 20668
# Current directory: D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29456 D:\two-ticks\verilog\dual-port-sync-RAM\xilinx-project\dual-port-sync-ram.xpr
# Log file: D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/vivado.log
# Journal file: D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 1122.430 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Jul  2 16:24:54 2021] Launched synth_1...
Run output will be captured here: D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Jul  2 16:25:52 2021] Launched synth_1...
Run output will be captured here: D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Jul  2 16:26:41 2021] Launched impl_1...
Run output will be captured here: D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: dual_port_ram
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1528.770 ; gain = 269.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (1#1) [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1575.062 ; gain = 316.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1575.062 ; gain = 316.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1575.062 ; gain = 316.066
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1575.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1645.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1728.922 ; gain = 469.926
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 1728.922 ; gain = 606.492
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1753.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1753.844 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1753.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1997.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2074.613 ; gain = 320.770
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: dual_port_ram
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2251.523 ; gain = 64.676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (1#1) [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2290.297 ; gain = 103.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2311.262 ; gain = 124.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2311.262 ; gain = 124.414
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2311.262 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2408.766 ; gain = 221.918
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2408.766 ; gain = 221.918
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2478.051 ; gain = 52.426
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (1#1) [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2506.039 ; gain = 80.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2528.949 ; gain = 103.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2528.949 ; gain = 103.324
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2540.434 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2540.434 ; gain = 114.809
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Jul  2 16:33:35 2021] Launched synth_1...
Run output will be captured here: D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dual_port_ram_tab'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dual_port_ram_tab' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dual_port_ram_tab_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_tab
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2540.434 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim'
"xelab -wto f060135546ce4a4eb048ae95d5b7ee09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dual_port_ram_tab_behav xil_defaultlib.dual_port_ram_tab xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f060135546ce4a4eb048ae95d5b7ee09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dual_port_ram_tab_behav xil_defaultlib.dual_port_ram_tab xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram
Compiling module xil_defaultlib.dual_port_ram_tab
Compiling module xil_defaultlib.glbl
Built simulation snapshot dual_port_ram_tab_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim/xsim.dir/dual_port_ram_tab_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim/xsim.dir/dual_port_ram_tab_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jul  2 16:35:07 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 86.199 ; gain = 7.473
INFO: [Common 17-206] Exiting Webtalk at Fri Jul  2 16:35:07 2021...
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:41 . Memory (MB): peak = 2540.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dual_port_ram_tab_behav -key {Behavioral:sim_1:Functional:dual_port_ram_tab} -tclbatch {dual_port_ram_tab.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source dual_port_ram_tab.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2548.422 ; gain = 7.988
# run 1000ns
$stop called at time : 200 ns : File "D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v" Line 59
xsim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2548.422 ; gain = 7.988
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dual_port_ram_tab_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:36 ; elapsed = 00:01:29 . Memory (MB): peak = 2548.422 ; gain = 7.988
launch_runs impl_1 -jobs 4
[Fri Jul  2 16:42:17 2021] Launched impl_1...
Run output will be captured here: D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.runs/impl_1/runme.log
add_bp {D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v} 59
remove_bps -file {D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v} -line 59
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2597.875 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dual_port_ram_tab'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dual_port_ram_tab' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dual_port_ram_tab_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_tab
INFO: [VRFC 10-2458] undeclared symbol data, assumed default net type wire [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:26]
ERROR: [VRFC 10-4982] syntax error near '=' [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:30]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:33]
ERROR: [VRFC 10-2989] 'oe' is not declared [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:26]
ERROR: [VRFC 10-2989] 'cs' is not declared [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:28]
ERROR: [VRFC 10-2989] 'addr' is not declared [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:31]
ERROR: [VRFC 10-2989] 'addr' is not declared [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:34]
ERROR: [VRFC 10-2865] module 'dual_port_ram_tab' ignored due to previous errors [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:3]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2597.875 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2597.875 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dual_port_ram_tab'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dual_port_ram_tab' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dual_port_ram_tab_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_tab
INFO: [VRFC 10-2458] undeclared symbol data, assumed default net type wire [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:26]
ERROR: [VRFC 10-4982] syntax error near '=' [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:30]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:33]
ERROR: [VRFC 10-2989] 'oe' is not declared [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:26]
ERROR: [VRFC 10-2989] 'cs' is not declared [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:28]
ERROR: [VRFC 10-2989] 'addr' is not declared [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:31]
ERROR: [VRFC 10-2989] 'addr' is not declared [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:34]
ERROR: [VRFC 10-2865] module 'dual_port_ram_tab' ignored due to previous errors [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2597.875 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dual_port_ram_tab'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dual_port_ram_tab' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dual_port_ram_tab_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_tab
ERROR: [VRFC 10-4982] syntax error near '=' [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:31]
ERROR: [VRFC 10-4982] syntax error near '=' [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register q_a is not permitted, left-hand side should be reg/integer/time/genvar [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:28]
ERROR: [VRFC 10-818] illegal expression in target [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:28]
ERROR: [VRFC 10-2865] module 'dual_port_ram_tab' ignored due to previous errors [D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.srcs/sources_1/new/dual_port_sync_ram_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul  2 17:08:11 2021...
