# MOD_12_COUNTER_SystemVerilog
Verification Plan for Mod-12 Up/down Loadable Counter

The aim of this project is to write a VERIFICATION PLAN for a MOD-12 loadable up/down counter using SYSTEM VERILOG

DIRECTORIES AND FILES
the directories include env, env_lib, rtl, test, sim
env -> counter_env.sv
env_lib -> counter_gen.sv, counter_model.sv, counter_sb.sv, counter_write_bfm.sv, counter_if.sv, counter_read_mon.sv, counter_trans.sv, counter_write_mon.sv
rtl -> counter_rtl.sv
test -> counter_pkg.sv, test.sv, top.sv
sim -> Makefile

the following code also covers the coverage report.
