
"FMC":
  BCR1:
    WFDIS:
      Enabled: [0, "Write FIFO enabled"]
      Disabled: [1, "Write FIFO disabled"]
    CCLKEN:
      Enabled: [1, "FMC_CLK clock output to external memory devices enabled"]
      Disabled: [0, "FMC_CLK clock output to external memory devices disabled"]
    CBURSTRW:
      Enabled: [1, "Write operations are performed in synchronous mode"]
      Disabled: [0, "Write operations are always performed in asynchronous mode"]
    CPSIZE:
      NoBurstSplit: [0, "No burst split when crossing page boundary"]
      CPSize128Bytes: [1, "128 bytes CRAM page size"]
      CPSize256Bytes: [2, "256 bytes CRAM page size"]
      CPSize512Bytes: [3, "512 bytes CRAM page size"]
      CPSize1024Bytes: [4, "1024 bytes CRAM page size"]
    ASYNCWAIT:
      Enabled: [1, "Wait signal used even in asynchronous mode"]
      Disabled: [1, "Wait signal not used in asynchronous mode"]
    EXTMOD:
      Enabled: [0, "Values inside the FMC_BWTR are not taken into account"]
      Disabled: [1, "Values inside the FMC_BWTR are taken into account"]
    WAITEN:
      Enabled: [1, "NWAIT signal enabled"]
      Disabled: [0, "Values inside the FMC_BWTR are taken into account"]
    WREN:
      Enabled: [1, "Write operations enabled for the bank by the FMC"]
      Disabled: [0, "Write operations disabled for the bank by the FMC"]
    WAITCFG:
      ActiveDuringWaitState: [1, "NWAIT signal is active during wait state"]
      ActiveOneCycleBeforeWaitState: [1, "NWAIT signal is active one data cycle before wait state"]
    WAITPOL:
      ActiveLow: [0, "NWAIT active low"]
      ActiveHigh: [1, "NWAIT active high"]
    BURSTEN:
      Enabled: [1, "Burst mode enabled"]
      Disabled: [0, "Burst mode disabled"]
    FACCEN:
      Enabled: [1, "Corresponding NOR Flash memory access is enabled"]
      Disabled: [0, "Corresponding NOR Flash memory access is disabled"]
    MWID:
      MWID8Bits: [0, "Memory data bus width 8 bits"]
      MWID16Bits: [1, "Memory data bus width 16 bits"]
      MWID32Bits: [2, "Memory data bus width 32 bits"]
    MTYP:
      SRAM: [0, "SRAM memory type"]
      PSRAM: [1, "PSRAM (CRAM) memory type"]
      NORFlashOneNANDFlash: [2, "NOR Flash/OneNAND Flash"]
    MUXEN:
      Enabled: [1, "Address/Data multiplexed on databus"]
      Disabled: [0, "Address/Data non-multiplexed"]
    MBKEN:
      Enabled: [1, "Corresponding memory bank is enabled"]
      Disabled: [0, "Corresponding memory bank is disabled"]

  BTR?:
    ACCMOD:
      A: [0, "Access mode A"]
      B: [1, "Access mode B"]
      C: [2, "Access mode C"]
      D: [3, "Access mode D"]
    DATLAT: [0, 15]
    CLKDIV: [1, 15]
    BUSTURN: [0, 15]
    DATAST: [0, 255]
    ADDHLD: [1, 15]
    ADDSET: [0, 15]

  BCR[234]:
    CBURSTRW:
      Enabled: [1, "Write operations are performed in synchronous mode"]
      Disabled: [0, "Write operations are always performed in asynchronous mode"]
    CPSIZE:
      NoBurstSplit: [0, "No burst split when crossing page boundary"]
      CPSize128Bytes: [1, "128 bytes CRAM page size"]
      CPSize256Bytes: [2, "256 bytes CRAM page size"]
      CPSize512Bytes: [3, "512 bytes CRAM page size"]
      CPSize1024Bytes: [4, "1024 bytes CRAM page size"]
    ASYNCWAIT:
      Enabled: [1, "Wait signal used even in asynchronous mode"]
      Disabled: [1, "Wait signal not used in asynchronous mode"]
    EXTMOD:
      Enabled: [0, "Values inside the FMC_BWTR are not taken into account"]
      Disabled: [1, "Values inside the FMC_BWTR are taken into account"]
    WAITEN:
      Enabled: [1, "NWAIT signal enabled"]
      Disabled: [0, "Values inside the FMC_BWTR are taken into account"]
    WREN:
      Enabled: [1, "Write operations enabled for the bank by the FMC"]
      Disabled: [0, "Write operations disabled for the bank by the FMC"]
    WAITCFG:
      ActiveDuringWaitState: [1, "NWAIT signal is active during wait state"]
      ActiveOneCycleBeforeWaitState: [1, "NWAIT signal is active one data cycle before wait state"]
    WAITPOL:
      ActiveLow: [0, "NWAIT active low"]
      ActiveHigh: [1, "NWAIT active high"]
    BURSTEN:
      Enabled: [1, "Burst mode enabled"]
      Disabled: [0, "Burst mode disabled"]
    FACCEN:
      Enabled: [1, "Corresponding NOR Flash memory access is enabled"]
      Disabled: [0, "Corresponding NOR Flash memory access is disabled"]
    MWID:
      MWID8Bits: [0, "Memory data bus width 8 bits"]
      MWID16Bits: [1, "Memory data bus width 16 bits"]
      MWID32Bits: [2, "Memory data bus width 32 bits"]
    MTYP:
      SRAM: [0, "SRAM memory type"]
      PSRAM: [1, "PSRAM (CRAM) memory type"]
      NORFlashOneNANDFlash: [2, "NOR Flash/OneNAND Flash"]
    MUXEN:
      Enabled: [1, "Address/Data multiplexed on databus"]
      Disabled: [0, "Address/Data non-multiplexed"]
    MBKEN:
      Enabled: [1, "Corresponding memory bank is enabled"]
      Disabled: [0, "Corresponding memory bank is disabled"]

  PCR:
    ECCPS:
    TAR:
    TCLR:
    ECCEN:
    PWID:
    PTYP:
    PBKEN:
    PWAITEN:

  SR:
    FEMPT:
    IFEN:
    ILEN:
    IREN:
    IFS:
    ILS:
    IRS:

  PMEM:
    MEMHIZx:
    MEMHOLDx:
    MEMWAITx:
    MEMSETx:

  PATT:
    ATTHIZx:
    ATTHOLDx:
    ATTWAITx:
    ATTSETx:

  ECCR:
    ECCx:

  BWTR1:
    ACCMOD:
    BUSTURN:
    DATAST:
    ADDHLD:
    ADDSET:

  BWTR2:
    ACCMOD:
    BUSTURN:
    DATAST:
    ADDHLD:
    ADDSET:

  BWTR3:
    ACCMOD:
    BUSTURN:
    DATAST:
    ADDHLD:
    ADDSET:

  BWTR4:
    ACCMOD:
    BUSTURN:
    DATAST:
    ADDHLD:
    ADDSET:

  SDCR1:
    RPIPE:
    RBURST:
    SDCLK:
    WP:
    CAS:
    NB:
    MWID:
    NR:
    NC:

  SDCR2:
    RBURST:
    SDCLK:
    WP:
    CAS:
    NB:
    MWID:
    NR:
    NC:

  SDTR1:
    TRCD:
    TRP:
    TWR:
    TRC:
    TRAS:
    TXSR:
    TMRD:

  SDTR2:
    TRCD:
    TRP:
    TWR:
    TRC:
    TRAS:
    TXSR:
    TMRD:

  SDCMR:
    MRD:
    NRFS:
    CTB1:
    CTB2:
    MODE:

  SDRTR:
    REIE:
      Disabled: [0, ""]
      Enabled: [1, ""]
    COUNT:
    CRE:
      Disabled: [0, ""]
      Enabled: [1, ""]

  SDSR:
    BUSY:
    MODES2:
    MODES1:
