
nucleo-h755ziq-power-meter_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c5e4  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800c87c  0800c87c  0000d87c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c8bc  0800c8bc  0000e010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c8bc  0800c8bc  0000d8bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c8c4  0800c8c4  0000e010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c8c4  0800c8c4  0000d8c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c8c8  0800c8c8  0000d8c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  0800c8cc  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c4  24000010  0800c8dc  0000e010  2**2
                  ALLOC
 10 .dma_buffer   00002f00  30000000  30000000  0000f000  2**5
                  ALLOC
 11 ._user_heap_stack 00000604  240002d4  240002d4  0000e2d4  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  0000e010  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d500  00000000  00000000  0000e03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003352  00000000  00000000  0002b53e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015b8  00000000  00000000  0002e890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010e8  00000000  00000000  0002fe48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003d8ce  00000000  00000000  00030f30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e651  00000000  00000000  0006e7fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0019cc34  00000000  00000000  0008ce4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00229a83  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005cdc  00000000  00000000  00229ac8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007a  00000000  00000000  0022f7a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800c864 	.word	0x0800c864

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	0800c864 	.word	0x0800c864

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000608:	4b49      	ldr	r3, [pc, #292]	@ (8000730 <SystemInit+0x12c>)
 800060a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800060e:	4a48      	ldr	r2, [pc, #288]	@ (8000730 <SystemInit+0x12c>)
 8000610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000618:	4b45      	ldr	r3, [pc, #276]	@ (8000730 <SystemInit+0x12c>)
 800061a:	691b      	ldr	r3, [r3, #16]
 800061c:	4a44      	ldr	r2, [pc, #272]	@ (8000730 <SystemInit+0x12c>)
 800061e:	f043 0310 	orr.w	r3, r3, #16
 8000622:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000624:	4b43      	ldr	r3, [pc, #268]	@ (8000734 <SystemInit+0x130>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f003 030f 	and.w	r3, r3, #15
 800062c:	2b06      	cmp	r3, #6
 800062e:	d807      	bhi.n	8000640 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000630:	4b40      	ldr	r3, [pc, #256]	@ (8000734 <SystemInit+0x130>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f023 030f 	bic.w	r3, r3, #15
 8000638:	4a3e      	ldr	r2, [pc, #248]	@ (8000734 <SystemInit+0x130>)
 800063a:	f043 0307 	orr.w	r3, r3, #7
 800063e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000640:	4b3d      	ldr	r3, [pc, #244]	@ (8000738 <SystemInit+0x134>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a3c      	ldr	r2, [pc, #240]	@ (8000738 <SystemInit+0x134>)
 8000646:	f043 0301 	orr.w	r3, r3, #1
 800064a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800064c:	4b3a      	ldr	r3, [pc, #232]	@ (8000738 <SystemInit+0x134>)
 800064e:	2200      	movs	r2, #0
 8000650:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000652:	4b39      	ldr	r3, [pc, #228]	@ (8000738 <SystemInit+0x134>)
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	4938      	ldr	r1, [pc, #224]	@ (8000738 <SystemInit+0x134>)
 8000658:	4b38      	ldr	r3, [pc, #224]	@ (800073c <SystemInit+0x138>)
 800065a:	4013      	ands	r3, r2
 800065c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800065e:	4b35      	ldr	r3, [pc, #212]	@ (8000734 <SystemInit+0x130>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f003 0308 	and.w	r3, r3, #8
 8000666:	2b00      	cmp	r3, #0
 8000668:	d007      	beq.n	800067a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800066a:	4b32      	ldr	r3, [pc, #200]	@ (8000734 <SystemInit+0x130>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f023 030f 	bic.w	r3, r3, #15
 8000672:	4a30      	ldr	r2, [pc, #192]	@ (8000734 <SystemInit+0x130>)
 8000674:	f043 0307 	orr.w	r3, r3, #7
 8000678:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800067a:	4b2f      	ldr	r3, [pc, #188]	@ (8000738 <SystemInit+0x134>)
 800067c:	2200      	movs	r2, #0
 800067e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000680:	4b2d      	ldr	r3, [pc, #180]	@ (8000738 <SystemInit+0x134>)
 8000682:	2200      	movs	r2, #0
 8000684:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000686:	4b2c      	ldr	r3, [pc, #176]	@ (8000738 <SystemInit+0x134>)
 8000688:	2200      	movs	r2, #0
 800068a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800068c:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <SystemInit+0x134>)
 800068e:	4a2c      	ldr	r2, [pc, #176]	@ (8000740 <SystemInit+0x13c>)
 8000690:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000692:	4b29      	ldr	r3, [pc, #164]	@ (8000738 <SystemInit+0x134>)
 8000694:	4a2b      	ldr	r2, [pc, #172]	@ (8000744 <SystemInit+0x140>)
 8000696:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000698:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <SystemInit+0x134>)
 800069a:	4a2b      	ldr	r2, [pc, #172]	@ (8000748 <SystemInit+0x144>)
 800069c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800069e:	4b26      	ldr	r3, [pc, #152]	@ (8000738 <SystemInit+0x134>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006a4:	4b24      	ldr	r3, [pc, #144]	@ (8000738 <SystemInit+0x134>)
 80006a6:	4a28      	ldr	r2, [pc, #160]	@ (8000748 <SystemInit+0x144>)
 80006a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006aa:	4b23      	ldr	r3, [pc, #140]	@ (8000738 <SystemInit+0x134>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006b0:	4b21      	ldr	r3, [pc, #132]	@ (8000738 <SystemInit+0x134>)
 80006b2:	4a25      	ldr	r2, [pc, #148]	@ (8000748 <SystemInit+0x144>)
 80006b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006b6:	4b20      	ldr	r3, [pc, #128]	@ (8000738 <SystemInit+0x134>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000738 <SystemInit+0x134>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a1d      	ldr	r2, [pc, #116]	@ (8000738 <SystemInit+0x134>)
 80006c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000738 <SystemInit+0x134>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006ce:	4b1f      	ldr	r3, [pc, #124]	@ (800074c <SystemInit+0x148>)
 80006d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006d2:	4a1e      	ldr	r2, [pc, #120]	@ (800074c <SystemInit+0x148>)
 80006d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006d8:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006da:	4b1d      	ldr	r3, [pc, #116]	@ (8000750 <SystemInit+0x14c>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	4b1d      	ldr	r3, [pc, #116]	@ (8000754 <SystemInit+0x150>)
 80006e0:	4013      	ands	r3, r2
 80006e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006e6:	d202      	bcs.n	80006ee <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <SystemInit+0x154>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80006ee:	4b12      	ldr	r3, [pc, #72]	@ (8000738 <SystemInit+0x134>)
 80006f0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80006f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d113      	bne.n	8000724 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80006fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <SystemInit+0x134>)
 80006fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000702:	4a0d      	ldr	r2, [pc, #52]	@ (8000738 <SystemInit+0x134>)
 8000704:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000708:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800070c:	4b13      	ldr	r3, [pc, #76]	@ (800075c <SystemInit+0x158>)
 800070e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000712:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000714:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <SystemInit+0x134>)
 8000716:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800071a:	4a07      	ldr	r2, [pc, #28]	@ (8000738 <SystemInit+0x134>)
 800071c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000720:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000ed00 	.word	0xe000ed00
 8000734:	52002000 	.word	0x52002000
 8000738:	58024400 	.word	0x58024400
 800073c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000740:	02020200 	.word	0x02020200
 8000744:	01ff0000 	.word	0x01ff0000
 8000748:	01010280 	.word	0x01010280
 800074c:	580000c0 	.word	0x580000c0
 8000750:	5c001000 	.word	0x5c001000
 8000754:	ffff0000 	.word	0xffff0000
 8000758:	51008108 	.word	0x51008108
 800075c:	52004000 	.word	0x52004000

08000760 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000764:	4b09      	ldr	r3, [pc, #36]	@ (800078c <ExitRun0Mode+0x2c>)
 8000766:	68db      	ldr	r3, [r3, #12]
 8000768:	4a08      	ldr	r2, [pc, #32]	@ (800078c <ExitRun0Mode+0x2c>)
 800076a:	f023 0302 	bic.w	r3, r3, #2
 800076e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000770:	bf00      	nop
 8000772:	4b06      	ldr	r3, [pc, #24]	@ (800078c <ExitRun0Mode+0x2c>)
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800077a:	2b00      	cmp	r3, #0
 800077c:	d0f9      	beq.n	8000772 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800077e:	bf00      	nop
 8000780:	bf00      	nop
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	58024800 	.word	0x58024800

08000790 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void) {
 8000790:	b580      	push	{r7, lr}
 8000792:	b08a      	sub	sp, #40	@ 0x28
 8000794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000796:	f107 031c 	add.w	r3, r7, #28
 800079a:	2200      	movs	r2, #0
 800079c:	601a      	str	r2, [r3, #0]
 800079e:	605a      	str	r2, [r3, #4]
 80007a0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80007a2:	463b      	mov	r3, r7
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	605a      	str	r2, [r3, #4]
 80007aa:	609a      	str	r2, [r3, #8]
 80007ac:	60da      	str	r2, [r3, #12]
 80007ae:	611a      	str	r2, [r3, #16]
 80007b0:	615a      	str	r2, [r3, #20]
 80007b2:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
   */
  hadc1.Instance = ADC1;
 80007b4:	4b35      	ldr	r3, [pc, #212]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007b6:	4a36      	ldr	r2, [pc, #216]	@ (8000890 <MX_ADC1_Init+0x100>)
 80007b8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80007ba:	4b34      	ldr	r3, [pc, #208]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007bc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80007c0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80007c2:	4b32      	ldr	r3, [pc, #200]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007c8:	4b30      	ldr	r3, [pc, #192]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007ce:	4b2f      	ldr	r3, [pc, #188]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007d0:	2204      	movs	r2, #4
 80007d2:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007d4:	4b2d      	ldr	r3, [pc, #180]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007da:	4b2c      	ldr	r3, [pc, #176]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007dc:	2200      	movs	r2, #0
 80007de:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 80007e0:	4b2a      	ldr	r3, [pc, #168]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007e2:	2201      	movs	r2, #1
 80007e4:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007e6:	4b29      	ldr	r3, [pc, #164]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 80007ec:	4b27      	ldr	r3, [pc, #156]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007ee:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 80007f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80007f4:	4b25      	ldr	r3, [pc, #148]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80007fc:	4b23      	ldr	r3, [pc, #140]	@ (800088c <MX_ADC1_Init+0xfc>)
 80007fe:	2203      	movs	r2, #3
 8000800:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000802:	4b22      	ldr	r3, [pc, #136]	@ (800088c <MX_ADC1_Init+0xfc>)
 8000804:	2200      	movs	r2, #0
 8000806:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000808:	4b20      	ldr	r3, [pc, #128]	@ (800088c <MX_ADC1_Init+0xfc>)
 800080a:	2200      	movs	r2, #0
 800080c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800080e:	4b1f      	ldr	r3, [pc, #124]	@ (800088c <MX_ADC1_Init+0xfc>)
 8000810:	2200      	movs	r2, #0
 8000812:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000816:	4b1d      	ldr	r3, [pc, #116]	@ (800088c <MX_ADC1_Init+0xfc>)
 8000818:	2201      	movs	r2, #1
 800081a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 800081c:	481b      	ldr	r0, [pc, #108]	@ (800088c <MX_ADC1_Init+0xfc>)
 800081e:	f001 fa4d 	bl	8001cbc <HAL_ADC_Init>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <MX_ADC1_Init+0x9c>
    Error_Handler();
 8000828:	f000 fd32 	bl	8001290 <Error_Handler>
  }

  /** Configure the ADC multi-mode
   */
  multimode.Mode = ADC_DUALMODE_REGSIMULT;
 800082c:	2306      	movs	r3, #6
 800082e:	61fb      	str	r3, [r7, #28]
  multimode.DualModeData = ADC_DUALMODEDATAFORMAT_32_10_BITS;
 8000830:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000834:	623b      	str	r3, [r7, #32]
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_1CYCLE;
 8000836:	2300      	movs	r3, #0
 8000838:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 800083a:	f107 031c 	add.w	r3, r7, #28
 800083e:	4619      	mov	r1, r3
 8000840:	4812      	ldr	r0, [pc, #72]	@ (800088c <MX_ADC1_Init+0xfc>)
 8000842:	f002 ff01 	bl	8003648 <HAL_ADCEx_MultiModeConfigChannel>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <MX_ADC1_Init+0xc0>
    Error_Handler();
 800084c:	f000 fd20 	bl	8001290 <Error_Handler>
  }

  /** Configure Regular Channel
   */
  sConfig.Channel = ADC_CHANNEL_15; /* PA3 = Arduino A0 */
 8000850:	4b10      	ldr	r3, [pc, #64]	@ (8000894 <MX_ADC1_Init+0x104>)
 8000852:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000854:	2306      	movs	r3, #6
 8000856:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000858:	2300      	movs	r3, #0
 800085a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800085c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000860:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000862:	2304      	movs	r3, #4
 8000864:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000866:	2300      	movs	r3, #0
 8000868:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800086a:	2300      	movs	r3, #0
 800086c:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800086e:	463b      	mov	r3, r7
 8000870:	4619      	mov	r1, r3
 8000872:	4806      	ldr	r0, [pc, #24]	@ (800088c <MX_ADC1_Init+0xfc>)
 8000874:	f001 fe08 	bl	8002488 <HAL_ADC_ConfigChannel>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_ADC1_Init+0xf2>
    Error_Handler();
 800087e:	f000 fd07 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 8000882:	bf00      	nop
 8000884:	3728      	adds	r7, #40	@ 0x28
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	2400002c 	.word	0x2400002c
 8000890:	40022000 	.word	0x40022000
 8000894:	3ef08000 	.word	0x3ef08000

08000898 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void) {
 8000898:	b580      	push	{r7, lr}
 800089a:	b088      	sub	sp, #32
 800089c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800089e:	1d3b      	adds	r3, r7, #4
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
 80008aa:	611a      	str	r2, [r3, #16]
 80008ac:	615a      	str	r2, [r3, #20]
 80008ae:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
   */
  hadc2.Instance = ADC2;
 80008b0:	4b28      	ldr	r3, [pc, #160]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008b2:	4a29      	ldr	r2, [pc, #164]	@ (8000958 <MX_ADC2_Init+0xc0>)
 80008b4:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80008b6:	4b27      	ldr	r3, [pc, #156]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008b8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80008bc:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 80008be:	4b25      	ldr	r3, [pc, #148]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008c4:	4b23      	ldr	r3, [pc, #140]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008ca:	4b22      	ldr	r3, [pc, #136]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008cc:	2204      	movs	r2, #4
 80008ce:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80008d0:	4b20      	ldr	r3, [pc, #128]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80008d6:	4b1f      	ldr	r3, [pc, #124]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008d8:	2200      	movs	r2, #0
 80008da:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 80008dc:	4b1d      	ldr	r3, [pc, #116]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008de:	2201      	movs	r2, #1
 80008e0:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80008e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80008e8:	4b1a      	ldr	r3, [pc, #104]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80008ee:	4b19      	ldr	r3, [pc, #100]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80008f4:	4b17      	ldr	r3, [pc, #92]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 80008fa:	4b16      	ldr	r3, [pc, #88]	@ (8000954 <MX_ADC2_Init+0xbc>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Oversampling.Ratio = 1;
 8000902:	4b14      	ldr	r3, [pc, #80]	@ (8000954 <MX_ADC2_Init+0xbc>)
 8000904:	2201      	movs	r2, #1
 8000906:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK) {
 8000908:	4812      	ldr	r0, [pc, #72]	@ (8000954 <MX_ADC2_Init+0xbc>)
 800090a:	f001 f9d7 	bl	8001cbc <HAL_ADC_Init>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <MX_ADC2_Init+0x80>
    Error_Handler();
 8000914:	f000 fcbc 	bl	8001290 <Error_Handler>
  }

  /** Configure Regular Channel
   */
  sConfig.Channel = ADC_CHANNEL_10;
 8000918:	4b10      	ldr	r3, [pc, #64]	@ (800095c <MX_ADC2_Init+0xc4>)
 800091a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800091c:	2306      	movs	r3, #6
 800091e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000920:	2300      	movs	r3, #0
 8000922:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000924:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000928:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800092a:	2304      	movs	r3, #4
 800092c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800092e:	2300      	movs	r3, #0
 8000930:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000932:	2300      	movs	r3, #0
 8000934:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) {
 8000936:	1d3b      	adds	r3, r7, #4
 8000938:	4619      	mov	r1, r3
 800093a:	4806      	ldr	r0, [pc, #24]	@ (8000954 <MX_ADC2_Init+0xbc>)
 800093c:	f001 fda4 	bl	8002488 <HAL_ADC_ConfigChannel>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <MX_ADC2_Init+0xb2>
    Error_Handler();
 8000946:	f000 fca3 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */
}
 800094a:	bf00      	nop
 800094c:	3720      	adds	r7, #32
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	24000090 	.word	0x24000090
 8000958:	40022100 	.word	0x40022100
 800095c:	2a000400 	.word	0x2a000400

08000960 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED = 0;

void HAL_ADC_MspInit(ADC_HandleTypeDef *adcHandle) {
 8000960:	b580      	push	{r7, lr}
 8000962:	b0bc      	sub	sp, #240	@ 0xf0
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000968:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800096c:	2200      	movs	r2, #0
 800096e:	601a      	str	r2, [r3, #0]
 8000970:	605a      	str	r2, [r3, #4]
 8000972:	609a      	str	r2, [r3, #8]
 8000974:	60da      	str	r2, [r3, #12]
 8000976:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000978:	f107 0318 	add.w	r3, r7, #24
 800097c:	22c0      	movs	r2, #192	@ 0xc0
 800097e:	2100      	movs	r1, #0
 8000980:	4618      	mov	r0, r3
 8000982:	f00b ff43 	bl	800c80c <memset>
  if (adcHandle->Instance == ADC1) {
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	4a71      	ldr	r2, [pc, #452]	@ (8000b50 <HAL_ADC_MspInit+0x1f0>)
 800098c:	4293      	cmp	r3, r2
 800098e:	f040 8084 	bne.w	8000a9a <HAL_ADC_MspInit+0x13a>

    /* USER CODE END ADC1_MspInit 0 */

    /** Initializes the peripherals clock
     */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000992:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000996:	f04f 0300 	mov.w	r3, #0
 800099a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 800099e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80009a2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 80009a6:	f107 0318 	add.w	r3, r7, #24
 80009aa:	4618      	mov	r0, r3
 80009ac:	f007 f8a6 	bl	8007afc <HAL_RCCEx_PeriphCLKConfig>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <HAL_ADC_MspInit+0x5a>
      Error_Handler();
 80009b6:	f000 fc6b 	bl	8001290 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80009ba:	4b66      	ldr	r3, [pc, #408]	@ (8000b54 <HAL_ADC_MspInit+0x1f4>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	3301      	adds	r3, #1
 80009c0:	4a64      	ldr	r2, [pc, #400]	@ (8000b54 <HAL_ADC_MspInit+0x1f4>)
 80009c2:	6013      	str	r3, [r2, #0]
    if (HAL_RCC_ADC12_CLK_ENABLED == 1) {
 80009c4:	4b63      	ldr	r3, [pc, #396]	@ (8000b54 <HAL_ADC_MspInit+0x1f4>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	2b01      	cmp	r3, #1
 80009ca:	d10e      	bne.n	80009ea <HAL_ADC_MspInit+0x8a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80009cc:	4b62      	ldr	r3, [pc, #392]	@ (8000b58 <HAL_ADC_MspInit+0x1f8>)
 80009ce:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80009d2:	4a61      	ldr	r2, [pc, #388]	@ (8000b58 <HAL_ADC_MspInit+0x1f8>)
 80009d4:	f043 0320 	orr.w	r3, r3, #32
 80009d8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80009dc:	4b5e      	ldr	r3, [pc, #376]	@ (8000b58 <HAL_ADC_MspInit+0x1f8>)
 80009de:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80009e2:	f003 0320 	and.w	r3, r3, #32
 80009e6:	617b      	str	r3, [r7, #20]
 80009e8:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ea:	4b5b      	ldr	r3, [pc, #364]	@ (8000b58 <HAL_ADC_MspInit+0x1f8>)
 80009ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009f0:	4a59      	ldr	r2, [pc, #356]	@ (8000b58 <HAL_ADC_MspInit+0x1f8>)
 80009f2:	f043 0301 	orr.w	r3, r3, #1
 80009f6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009fa:	4b57      	ldr	r3, [pc, #348]	@ (8000b58 <HAL_ADC_MspInit+0x1f8>)
 80009fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a00:	f003 0301 	and.w	r3, r3, #1
 8000a04:	613b      	str	r3, [r7, #16]
 8000a06:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_INP16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a0e:	2303      	movs	r3, #3
 8000a10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	2300      	movs	r3, #0
 8000a16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a1a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000a1e:	4619      	mov	r1, r3
 8000a20:	484e      	ldr	r0, [pc, #312]	@ (8000b5c <HAL_ADC_MspInit+0x1fc>)
 8000a22:	f005 fe47 	bl	80066b4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8000a26:	4b4e      	ldr	r3, [pc, #312]	@ (8000b60 <HAL_ADC_MspInit+0x200>)
 8000a28:	4a4e      	ldr	r2, [pc, #312]	@ (8000b64 <HAL_ADC_MspInit+0x204>)
 8000a2a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000a2c:	4b4c      	ldr	r3, [pc, #304]	@ (8000b60 <HAL_ADC_MspInit+0x200>)
 8000a2e:	2209      	movs	r2, #9
 8000a30:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a32:	4b4b      	ldr	r3, [pc, #300]	@ (8000b60 <HAL_ADC_MspInit+0x200>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a38:	4b49      	ldr	r3, [pc, #292]	@ (8000b60 <HAL_ADC_MspInit+0x200>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000a3e:	4b48      	ldr	r3, [pc, #288]	@ (8000b60 <HAL_ADC_MspInit+0x200>)
 8000a40:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a44:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000a46:	4b46      	ldr	r3, [pc, #280]	@ (8000b60 <HAL_ADC_MspInit+0x200>)
 8000a48:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000a4c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000a4e:	4b44      	ldr	r3, [pc, #272]	@ (8000b60 <HAL_ADC_MspInit+0x200>)
 8000a50:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000a54:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000a56:	4b42      	ldr	r3, [pc, #264]	@ (8000b60 <HAL_ADC_MspInit+0x200>)
 8000a58:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a5c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000a5e:	4b40      	ldr	r3, [pc, #256]	@ (8000b60 <HAL_ADC_MspInit+0x200>)
 8000a60:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000a64:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a66:	4b3e      	ldr	r3, [pc, #248]	@ (8000b60 <HAL_ADC_MspInit+0x200>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK) {
 8000a6c:	483c      	ldr	r0, [pc, #240]	@ (8000b60 <HAL_ADC_MspInit+0x200>)
 8000a6e:	f002 ffd9 	bl	8003a24 <HAL_DMA_Init>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <HAL_ADC_MspInit+0x11c>
      Error_Handler();
 8000a78:	f000 fc0a 	bl	8001290 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle, DMA_Handle, hdma_adc1);
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	4a38      	ldr	r2, [pc, #224]	@ (8000b60 <HAL_ADC_MspInit+0x200>)
 8000a80:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000a82:	4a37      	ldr	r2, [pc, #220]	@ (8000b60 <HAL_ADC_MspInit+0x200>)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 8000a88:	2200      	movs	r2, #0
 8000a8a:	2101      	movs	r1, #1
 8000a8c:	2012      	movs	r0, #18
 8000a8e:	f002 ff94 	bl	80039ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000a92:	2012      	movs	r0, #18
 8000a94:	f002 ffab 	bl	80039ee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000a98:	e056      	b.n	8000b48 <HAL_ADC_MspInit+0x1e8>
  } else if (adcHandle->Instance == ADC2) {
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	4a32      	ldr	r2, [pc, #200]	@ (8000b68 <HAL_ADC_MspInit+0x208>)
 8000aa0:	4293      	cmp	r3, r2
 8000aa2:	d151      	bne.n	8000b48 <HAL_ADC_MspInit+0x1e8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000aa4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000aa8:	f04f 0300 	mov.w	r3, #0
 8000aac:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 8000ab0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000ab4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8000ab8:	f107 0318 	add.w	r3, r7, #24
 8000abc:	4618      	mov	r0, r3
 8000abe:	f007 f81d 	bl	8007afc <HAL_RCCEx_PeriphCLKConfig>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <HAL_ADC_MspInit+0x16c>
      Error_Handler();
 8000ac8:	f000 fbe2 	bl	8001290 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000acc:	4b21      	ldr	r3, [pc, #132]	@ (8000b54 <HAL_ADC_MspInit+0x1f4>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	4a20      	ldr	r2, [pc, #128]	@ (8000b54 <HAL_ADC_MspInit+0x1f4>)
 8000ad4:	6013      	str	r3, [r2, #0]
    if (HAL_RCC_ADC12_CLK_ENABLED == 1) {
 8000ad6:	4b1f      	ldr	r3, [pc, #124]	@ (8000b54 <HAL_ADC_MspInit+0x1f4>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	2b01      	cmp	r3, #1
 8000adc:	d10e      	bne.n	8000afc <HAL_ADC_MspInit+0x19c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000ade:	4b1e      	ldr	r3, [pc, #120]	@ (8000b58 <HAL_ADC_MspInit+0x1f8>)
 8000ae0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ae4:	4a1c      	ldr	r2, [pc, #112]	@ (8000b58 <HAL_ADC_MspInit+0x1f8>)
 8000ae6:	f043 0320 	orr.w	r3, r3, #32
 8000aea:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000aee:	4b1a      	ldr	r3, [pc, #104]	@ (8000b58 <HAL_ADC_MspInit+0x1f8>)
 8000af0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000af4:	f003 0320 	and.w	r3, r3, #32
 8000af8:	60fb      	str	r3, [r7, #12]
 8000afa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000afc:	4b16      	ldr	r3, [pc, #88]	@ (8000b58 <HAL_ADC_MspInit+0x1f8>)
 8000afe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b02:	4a15      	ldr	r2, [pc, #84]	@ (8000b58 <HAL_ADC_MspInit+0x1f8>)
 8000b04:	f043 0304 	orr.w	r3, r3, #4
 8000b08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b0c:	4b12      	ldr	r3, [pc, #72]	@ (8000b58 <HAL_ADC_MspInit+0x1f8>)
 8000b0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b12:	f003 0304 	and.w	r3, r3, #4
 8000b16:	60bb      	str	r3, [r7, #8]
 8000b18:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b20:	2303      	movs	r3, #3
 8000b22:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b26:	2300      	movs	r3, #0
 8000b28:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b2c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000b30:	4619      	mov	r1, r3
 8000b32:	480e      	ldr	r0, [pc, #56]	@ (8000b6c <HAL_ADC_MspInit+0x20c>)
 8000b34:	f005 fdbe 	bl	80066b4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 8000b38:	2200      	movs	r2, #0
 8000b3a:	2101      	movs	r1, #1
 8000b3c:	2012      	movs	r0, #18
 8000b3e:	f002 ff3c 	bl	80039ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000b42:	2012      	movs	r0, #18
 8000b44:	f002 ff53 	bl	80039ee <HAL_NVIC_EnableIRQ>
}
 8000b48:	bf00      	nop
 8000b4a:	37f0      	adds	r7, #240	@ 0xf0
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	40022000 	.word	0x40022000
 8000b54:	2400016c 	.word	0x2400016c
 8000b58:	58024400 	.word	0x58024400
 8000b5c:	58020000 	.word	0x58020000
 8000b60:	240000f4 	.word	0x240000f4
 8000b64:	40020010 	.word	0x40020010
 8000b68:	40022100 	.word	0x40022100
 8000b6c:	58020800 	.word	0x58020800

08000b70 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b76:	4b11      	ldr	r3, [pc, #68]	@ (8000bbc <MX_DMA_Init+0x4c>)
 8000b78:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b7c:	4a0f      	ldr	r2, [pc, #60]	@ (8000bbc <MX_DMA_Init+0x4c>)
 8000b7e:	f043 0301 	orr.w	r3, r3, #1
 8000b82:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000b86:	4b0d      	ldr	r3, [pc, #52]	@ (8000bbc <MX_DMA_Init+0x4c>)
 8000b88:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b8c:	f003 0301 	and.w	r3, r3, #1
 8000b90:	607b      	str	r3, [r7, #4]
 8000b92:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000b94:	2200      	movs	r2, #0
 8000b96:	2100      	movs	r1, #0
 8000b98:	200b      	movs	r0, #11
 8000b9a:	f002 ff0e 	bl	80039ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000b9e:	200b      	movs	r0, #11
 8000ba0:	f002 ff25 	bl	80039ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	200c      	movs	r0, #12
 8000baa:	f002 ff06 	bl	80039ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000bae:	200c      	movs	r0, #12
 8000bb0:	f002 ff1d 	bl	80039ee <HAL_NVIC_EnableIRQ>

}
 8000bb4:	bf00      	nop
 8000bb6:	3708      	adds	r7, #8
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	58024400 	.word	0x58024400

08000bc0 <MX_GPIO_Init>:
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void) {
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b08c      	sub	sp, #48	@ 0x30
 8000bc4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc6:	f107 031c 	add.w	r3, r7, #28
 8000bca:	2200      	movs	r2, #0
 8000bcc:	601a      	str	r2, [r3, #0]
 8000bce:	605a      	str	r2, [r3, #4]
 8000bd0:	609a      	str	r2, [r3, #8]
 8000bd2:	60da      	str	r2, [r3, #12]
 8000bd4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bd6:	4b6c      	ldr	r3, [pc, #432]	@ (8000d88 <MX_GPIO_Init+0x1c8>)
 8000bd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bdc:	4a6a      	ldr	r2, [pc, #424]	@ (8000d88 <MX_GPIO_Init+0x1c8>)
 8000bde:	f043 0304 	orr.w	r3, r3, #4
 8000be2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000be6:	4b68      	ldr	r3, [pc, #416]	@ (8000d88 <MX_GPIO_Init+0x1c8>)
 8000be8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bec:	f003 0304 	and.w	r3, r3, #4
 8000bf0:	61bb      	str	r3, [r7, #24]
 8000bf2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf4:	4b64      	ldr	r3, [pc, #400]	@ (8000d88 <MX_GPIO_Init+0x1c8>)
 8000bf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bfa:	4a63      	ldr	r2, [pc, #396]	@ (8000d88 <MX_GPIO_Init+0x1c8>)
 8000bfc:	f043 0301 	orr.w	r3, r3, #1
 8000c00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c04:	4b60      	ldr	r3, [pc, #384]	@ (8000d88 <MX_GPIO_Init+0x1c8>)
 8000c06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c0a:	f003 0301 	and.w	r3, r3, #1
 8000c0e:	617b      	str	r3, [r7, #20]
 8000c10:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c12:	4b5d      	ldr	r3, [pc, #372]	@ (8000d88 <MX_GPIO_Init+0x1c8>)
 8000c14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c18:	4a5b      	ldr	r2, [pc, #364]	@ (8000d88 <MX_GPIO_Init+0x1c8>)
 8000c1a:	f043 0302 	orr.w	r3, r3, #2
 8000c1e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c22:	4b59      	ldr	r3, [pc, #356]	@ (8000d88 <MX_GPIO_Init+0x1c8>)
 8000c24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c28:	f003 0302 	and.w	r3, r3, #2
 8000c2c:	613b      	str	r3, [r7, #16]
 8000c2e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c30:	4b55      	ldr	r3, [pc, #340]	@ (8000d88 <MX_GPIO_Init+0x1c8>)
 8000c32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c36:	4a54      	ldr	r2, [pc, #336]	@ (8000d88 <MX_GPIO_Init+0x1c8>)
 8000c38:	f043 0308 	orr.w	r3, r3, #8
 8000c3c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c40:	4b51      	ldr	r3, [pc, #324]	@ (8000d88 <MX_GPIO_Init+0x1c8>)
 8000c42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c46:	f003 0308 	and.w	r3, r3, #8
 8000c4a:	60fb      	str	r3, [r7, #12]
 8000c4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c4e:	4b4e      	ldr	r3, [pc, #312]	@ (8000d88 <MX_GPIO_Init+0x1c8>)
 8000c50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c54:	4a4c      	ldr	r2, [pc, #304]	@ (8000d88 <MX_GPIO_Init+0x1c8>)
 8000c56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c5a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c5e:	4b4a      	ldr	r3, [pc, #296]	@ (8000d88 <MX_GPIO_Init+0x1c8>)
 8000c60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c68:	60bb      	str	r3, [r7, #8]
 8000c6a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c6c:	4b46      	ldr	r3, [pc, #280]	@ (8000d88 <MX_GPIO_Init+0x1c8>)
 8000c6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c72:	4a45      	ldr	r2, [pc, #276]	@ (8000d88 <MX_GPIO_Init+0x1c8>)
 8000c74:	f043 0310 	orr.w	r3, r3, #16
 8000c78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c7c:	4b42      	ldr	r3, [pc, #264]	@ (8000d88 <MX_GPIO_Init+0x1c8>)
 8000c7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c82:	f003 0310 	and.w	r3, r3, #16
 8000c86:	607b      	str	r3, [r7, #4]
 8000c88:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | GPIO_PIN_14, GPIO_PIN_RESET);
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000c90:	483e      	ldr	r0, [pc, #248]	@ (8000d8c <MX_GPIO_Init+0x1cc>)
 8000c92:	f005 febf 	bl	8006a14 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8000c96:	2200      	movs	r2, #0
 8000c98:	2102      	movs	r1, #2
 8000c9a:	483d      	ldr	r0, [pc, #244]	@ (8000d90 <MX_GPIO_Init+0x1d0>)
 8000c9c:	f005 feba 	bl	8006a14 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5;
 8000ca0:	2332      	movs	r3, #50	@ 0x32
 8000ca2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca4:	2302      	movs	r3, #2
 8000ca6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cac:	2300      	movs	r3, #0
 8000cae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cb0:	230b      	movs	r3, #11
 8000cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cb4:	f107 031c 	add.w	r3, r7, #28
 8000cb8:	4619      	mov	r1, r3
 8000cba:	4836      	ldr	r0, [pc, #216]	@ (8000d94 <MX_GPIO_Init+0x1d4>)
 8000cbc:	f005 fcfa 	bl	80066b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_7;
 8000cc0:	2386      	movs	r3, #134	@ 0x86
 8000cc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc4:	2302      	movs	r3, #2
 8000cc6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cd0:	230b      	movs	r3, #11
 8000cd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd4:	f107 031c 	add.w	r3, r7, #28
 8000cd8:	4619      	mov	r1, r3
 8000cda:	482f      	ldr	r0, [pc, #188]	@ (8000d98 <MX_GPIO_Init+0x1d8>)
 8000cdc:	f005 fcea 	bl	80066b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000ce0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ce4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cea:	2300      	movs	r3, #0
 8000cec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cf2:	230b      	movs	r3, #11
 8000cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cf6:	f107 031c 	add.w	r3, r7, #28
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	4823      	ldr	r0, [pc, #140]	@ (8000d8c <MX_GPIO_Init+0x1cc>)
 8000cfe:	f005 fcd9 	bl	80066b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_11 | GPIO_PIN_12;
 8000d02:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8000d06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d08:	2302      	movs	r3, #2
 8000d0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d10:	2300      	movs	r3, #0
 8000d12:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000d14:	230a      	movs	r3, #10
 8000d16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d18:	f107 031c 	add.w	r3, r7, #28
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	481e      	ldr	r0, [pc, #120]	@ (8000d98 <MX_GPIO_Init+0x1d8>)
 8000d20:	f005 fcc8 	bl	80066b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_13;
 8000d24:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000d28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2a:	2302      	movs	r3, #2
 8000d2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d32:	2300      	movs	r3, #0
 8000d34:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d36:	230b      	movs	r3, #11
 8000d38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d3a:	f107 031c 	add.w	r3, r7, #28
 8000d3e:	4619      	mov	r1, r3
 8000d40:	4816      	ldr	r0, [pc, #88]	@ (8000d9c <MX_GPIO_Init+0x1dc>)
 8000d42:	f005 fcb7 	bl	80066b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB14 (Green and Red LEDs) */
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_14;
 8000d46:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000d4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d50:	2300      	movs	r3, #0
 8000d52:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d54:	2300      	movs	r3, #0
 8000d56:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d58:	f107 031c 	add.w	r3, r7, #28
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	480b      	ldr	r0, [pc, #44]	@ (8000d8c <MX_GPIO_Init+0x1cc>)
 8000d60:	f005 fca8 	bl	80066b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 (Yellow LED) */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000d64:	2302      	movs	r3, #2
 8000d66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d70:	2300      	movs	r3, #0
 8000d72:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d74:	f107 031c 	add.w	r3, r7, #28
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4805      	ldr	r0, [pc, #20]	@ (8000d90 <MX_GPIO_Init+0x1d0>)
 8000d7c:	f005 fc9a 	bl	80066b4 <HAL_GPIO_Init>
}
 8000d80:	bf00      	nop
 8000d82:	3730      	adds	r7, #48	@ 0x30
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	58024400 	.word	0x58024400
 8000d8c:	58020400 	.word	0x58020400
 8000d90:	58021000 	.word	0x58021000
 8000d94:	58020800 	.word	0x58020800
 8000d98:	58020000 	.word	0x58020000
 8000d9c:	58021800 	.word	0x58021800

08000da0 <transmit_buffer_uart>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void transmit_buffer_uart(uint32_t *data, uint16_t size) {
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b086      	sub	sp, #24
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	460b      	mov	r3, r1
 8000daa:	807b      	strh	r3, [r7, #2]
  if (uart_tx_busy) {
 8000dac:	4b4a      	ldr	r3, [pc, #296]	@ (8000ed8 <transmit_buffer_uart+0x138>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	b2db      	uxtb	r3, r3
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	f040 808c 	bne.w	8000ed0 <transmit_buffer_uart+0x130>
    return;
  }

  tx_packet.start_marker = 0xAA55;
 8000db8:	4b48      	ldr	r3, [pc, #288]	@ (8000edc <transmit_buffer_uart+0x13c>)
 8000dba:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 8000dbe:	801a      	strh	r2, [r3, #0]
  tx_packet.sequence = packet_sequence++;
 8000dc0:	4b47      	ldr	r3, [pc, #284]	@ (8000ee0 <transmit_buffer_uart+0x140>)
 8000dc2:	881b      	ldrh	r3, [r3, #0]
 8000dc4:	1c5a      	adds	r2, r3, #1
 8000dc6:	b291      	uxth	r1, r2
 8000dc8:	4a45      	ldr	r2, [pc, #276]	@ (8000ee0 <transmit_buffer_uart+0x140>)
 8000dca:	8011      	strh	r1, [r2, #0]
 8000dcc:	4a43      	ldr	r2, [pc, #268]	@ (8000edc <transmit_buffer_uart+0x13c>)
 8000dce:	8053      	strh	r3, [r2, #2]
  tx_packet.count = size;
 8000dd0:	4a42      	ldr	r2, [pc, #264]	@ (8000edc <transmit_buffer_uart+0x13c>)
 8000dd2:	887b      	ldrh	r3, [r7, #2]
 8000dd4:	8093      	strh	r3, [r2, #4]

  for (uint16_t i = 0; i < size; i++) {
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	82fb      	strh	r3, [r7, #22]
 8000dda:	e01d      	b.n	8000e18 <transmit_buffer_uart+0x78>
    tx_packet.voltage_data[i] = (uint16_t)(data[i] & 0xFFFF);
 8000ddc:	8afb      	ldrh	r3, [r7, #22]
 8000dde:	009b      	lsls	r3, r3, #2
 8000de0:	687a      	ldr	r2, [r7, #4]
 8000de2:	4413      	add	r3, r2
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	8afb      	ldrh	r3, [r7, #22]
 8000de8:	b291      	uxth	r1, r2
 8000dea:	4a3c      	ldr	r2, [pc, #240]	@ (8000edc <transmit_buffer_uart+0x13c>)
 8000dec:	005b      	lsls	r3, r3, #1
 8000dee:	4413      	add	r3, r2
 8000df0:	460a      	mov	r2, r1
 8000df2:	80da      	strh	r2, [r3, #6]
    tx_packet.current_data[i] = (uint16_t)((data[i] >> 16) & 0xFFFF);
 8000df4:	8afb      	ldrh	r3, [r7, #22]
 8000df6:	009b      	lsls	r3, r3, #2
 8000df8:	687a      	ldr	r2, [r7, #4]
 8000dfa:	4413      	add	r3, r2
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	0c1a      	lsrs	r2, r3, #16
 8000e00:	8afb      	ldrh	r3, [r7, #22]
 8000e02:	b291      	uxth	r1, r2
 8000e04:	4a35      	ldr	r2, [pc, #212]	@ (8000edc <transmit_buffer_uart+0x13c>)
 8000e06:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000e0a:	005b      	lsls	r3, r3, #1
 8000e0c:	4413      	add	r3, r2
 8000e0e:	460a      	mov	r2, r1
 8000e10:	80da      	strh	r2, [r3, #6]
  for (uint16_t i = 0; i < size; i++) {
 8000e12:	8afb      	ldrh	r3, [r7, #22]
 8000e14:	3301      	adds	r3, #1
 8000e16:	82fb      	strh	r3, [r7, #22]
 8000e18:	8afa      	ldrh	r2, [r7, #22]
 8000e1a:	887b      	ldrh	r3, [r7, #2]
 8000e1c:	429a      	cmp	r2, r3
 8000e1e:	d3dd      	bcc.n	8000ddc <transmit_buffer_uart+0x3c>
  }

  uint8_t *crc_start = (uint8_t *)&tx_packet.sequence;
 8000e20:	4b30      	ldr	r3, [pc, #192]	@ (8000ee4 <transmit_buffer_uart+0x144>)
 8000e22:	60fb      	str	r3, [r7, #12]
  uint16_t crc_length = sizeof(tx_packet.sequence) + sizeof(tx_packet.count) +
 8000e24:	f640 73a4 	movw	r3, #4004	@ 0xfa4
 8000e28:	817b      	strh	r3, [r7, #10]
                        sizeof(tx_packet.voltage_data) +
                        sizeof(tx_packet.current_data);
  uint16_t crc = 0xFFFF;
 8000e2a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e2e:	82bb      	strh	r3, [r7, #20]
  for (uint16_t i = 0; i < crc_length; i++) {
 8000e30:	2300      	movs	r3, #0
 8000e32:	827b      	strh	r3, [r7, #18]
 8000e34:	e022      	b.n	8000e7c <transmit_buffer_uart+0xdc>
    crc ^= crc_start[i];
 8000e36:	8a7b      	ldrh	r3, [r7, #18]
 8000e38:	68fa      	ldr	r2, [r7, #12]
 8000e3a:	4413      	add	r3, r2
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	461a      	mov	r2, r3
 8000e40:	8abb      	ldrh	r3, [r7, #20]
 8000e42:	4053      	eors	r3, r2
 8000e44:	82bb      	strh	r3, [r7, #20]
    for (uint8_t j = 0; j < 8; j++) {
 8000e46:	2300      	movs	r3, #0
 8000e48:	747b      	strb	r3, [r7, #17]
 8000e4a:	e011      	b.n	8000e70 <transmit_buffer_uart+0xd0>
      if (crc & 0x0001) {
 8000e4c:	8abb      	ldrh	r3, [r7, #20]
 8000e4e:	f003 0301 	and.w	r3, r3, #1
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d006      	beq.n	8000e64 <transmit_buffer_uart+0xc4>
        crc = (crc >> 1) ^ 0xA001;
 8000e56:	8abb      	ldrh	r3, [r7, #20]
 8000e58:	085b      	lsrs	r3, r3, #1
 8000e5a:	b29a      	uxth	r2, r3
 8000e5c:	4b22      	ldr	r3, [pc, #136]	@ (8000ee8 <transmit_buffer_uart+0x148>)
 8000e5e:	4053      	eors	r3, r2
 8000e60:	82bb      	strh	r3, [r7, #20]
 8000e62:	e002      	b.n	8000e6a <transmit_buffer_uart+0xca>
      } else {
        crc = crc >> 1;
 8000e64:	8abb      	ldrh	r3, [r7, #20]
 8000e66:	085b      	lsrs	r3, r3, #1
 8000e68:	82bb      	strh	r3, [r7, #20]
    for (uint8_t j = 0; j < 8; j++) {
 8000e6a:	7c7b      	ldrb	r3, [r7, #17]
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	747b      	strb	r3, [r7, #17]
 8000e70:	7c7b      	ldrb	r3, [r7, #17]
 8000e72:	2b07      	cmp	r3, #7
 8000e74:	d9ea      	bls.n	8000e4c <transmit_buffer_uart+0xac>
  for (uint16_t i = 0; i < crc_length; i++) {
 8000e76:	8a7b      	ldrh	r3, [r7, #18]
 8000e78:	3301      	adds	r3, #1
 8000e7a:	827b      	strh	r3, [r7, #18]
 8000e7c:	8a7a      	ldrh	r2, [r7, #18]
 8000e7e:	897b      	ldrh	r3, [r7, #10]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	d3d8      	bcc.n	8000e36 <transmit_buffer_uart+0x96>
      }
    }
  }

  tx_packet.checksum = crc;
 8000e84:	4a15      	ldr	r2, [pc, #84]	@ (8000edc <transmit_buffer_uart+0x13c>)
 8000e86:	8abb      	ldrh	r3, [r7, #20]
 8000e88:	f8a2 3fa6 	strh.w	r3, [r2, #4006]	@ 0xfa6
  tx_packet.end_marker = 0x55AA;
 8000e8c:	4b13      	ldr	r3, [pc, #76]	@ (8000edc <transmit_buffer_uart+0x13c>)
 8000e8e:	f245 52aa 	movw	r2, #21930	@ 0x55aa
 8000e92:	f8a3 2fa8 	strh.w	r2, [r3, #4008]	@ 0xfa8

  uart_tx_busy = 1;
 8000e96:	4b10      	ldr	r3, [pc, #64]	@ (8000ed8 <transmit_buffer_uart+0x138>)
 8000e98:	2201      	movs	r2, #1
 8000e9a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status =
      HAL_UART_Transmit_DMA(&huart3, (uint8_t *)&tx_packet, sizeof(tx_packet));
 8000e9c:	f640 72aa 	movw	r2, #4010	@ 0xfaa
 8000ea0:	490e      	ldr	r1, [pc, #56]	@ (8000edc <transmit_buffer_uart+0x13c>)
 8000ea2:	4812      	ldr	r0, [pc, #72]	@ (8000eec <transmit_buffer_uart+0x14c>)
 8000ea4:	f009 fd6e 	bl	800a984 <HAL_UART_Transmit_DMA>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	727b      	strb	r3, [r7, #9]

  if (status != HAL_OK) {
 8000eac:	7a7b      	ldrb	r3, [r7, #9]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d009      	beq.n	8000ec6 <transmit_buffer_uart+0x126>
    uart_tx_busy = 0;
 8000eb2:	4b09      	ldr	r3, [pc, #36]	@ (8000ed8 <transmit_buffer_uart+0x138>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // Red LED on error
 8000eb8:	2201      	movs	r2, #1
 8000eba:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ebe:	480c      	ldr	r0, [pc, #48]	@ (8000ef0 <transmit_buffer_uart+0x150>)
 8000ec0:	f005 fda8 	bl	8006a14 <HAL_GPIO_WritePin>
 8000ec4:	e005      	b.n	8000ed2 <transmit_buffer_uart+0x132>
  } else {
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0); // Toggle Green LED
 8000ec6:	2101      	movs	r1, #1
 8000ec8:	4809      	ldr	r0, [pc, #36]	@ (8000ef0 <transmit_buffer_uart+0x150>)
 8000eca:	f005 fdbc 	bl	8006a46 <HAL_GPIO_TogglePin>
 8000ece:	e000      	b.n	8000ed2 <transmit_buffer_uart+0x132>
    return;
 8000ed0:	bf00      	nop
  }
}
 8000ed2:	3718      	adds	r7, #24
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	24000171 	.word	0x24000171
 8000edc:	30001f40 	.word	0x30001f40
 8000ee0:	24000172 	.word	0x24000172
 8000ee4:	30001f42 	.word	0x30001f42
 8000ee8:	ffffa001 	.word	0xffffa001
 8000eec:	240001c4 	.word	0x240001c4
 8000ef0:	58020400 	.word	0x58020400

08000ef4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
       /* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick.
   */
  HAL_Init();
 8000efa:	f000 fbb9 	bl	8001670 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000efe:	f000 f8bd 	bl	800107c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000f02:	f000 f93d 	bl	8001180 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f06:	f7ff fe5b 	bl	8000bc0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f0a:	f7ff fe31 	bl	8000b70 <MX_DMA_Init>
  MX_ADC1_Init();
 8000f0e:	f7ff fc3f 	bl	8000790 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000f12:	f7ff fcc1 	bl	8000898 <MX_ADC2_Init>
  MX_TIM6_Init();
 8000f16:	f000 fa37 	bl	8001388 <MX_TIM6_Init>
  MX_USART3_UART_Init();
 8000f1a:	f000 fa8d 	bl	8001438 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  // Calibrate ADCs (H7 needs calibration like L4)
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8000f1e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000f22:	2100      	movs	r1, #0
 8000f24:	484a      	ldr	r0, [pc, #296]	@ (8001050 <main+0x15c>)
 8000f26:	f002 f953 	bl	80031d0 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8000f2a:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000f2e:	2100      	movs	r1, #0
 8000f30:	4848      	ldr	r0, [pc, #288]	@ (8001054 <main+0x160>)
 8000f32:	f002 f94d 	bl	80031d0 <HAL_ADCEx_Calibration_Start>

  // Clear buffer before starting to verify ADC is actually writing new data
  for (int i = 0; i < BUFFER_SIZE; i++) {
 8000f36:	2300      	movs	r3, #0
 8000f38:	60fb      	str	r3, [r7, #12]
 8000f3a:	e007      	b.n	8000f4c <main+0x58>
    adc_buffer[i] = 0xDEADBEEF; // Known pattern
 8000f3c:	4a46      	ldr	r2, [pc, #280]	@ (8001058 <main+0x164>)
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	4946      	ldr	r1, [pc, #280]	@ (800105c <main+0x168>)
 8000f42:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (int i = 0; i < BUFFER_SIZE; i++) {
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	3301      	adds	r3, #1
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000f52:	dbf3      	blt.n	8000f3c <main+0x48>
  }

  // Start TIM6 to trigger ADC conversions at 10 kHz
  HAL_TIM_Base_Start(&htim6);
 8000f54:	4842      	ldr	r0, [pc, #264]	@ (8001060 <main+0x16c>)
 8000f56:	f009 fb27 	bl	800a5a8 <HAL_TIM_Base_Start>

  if (HAL_ADCEx_MultiModeStart_DMA(&hadc1, (uint32_t *)adc_buffer,
 8000f5a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000f5e:	493e      	ldr	r1, [pc, #248]	@ (8001058 <main+0x164>)
 8000f60:	483b      	ldr	r0, [pc, #236]	@ (8001050 <main+0x15c>)
 8000f62:	f002 f999 	bl	8003298 <HAL_ADCEx_MultiModeStart_DMA>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <main+0x7c>
                                   BUFFER_SIZE) != HAL_OK) {
    Error_Handler();
 8000f6c:	f000 f990 	bl	8001290 <Error_Handler>
  }

  // Debug: Blink green LED 3 times to confirm initialization
  for (int i = 0; i < 3; i++) {
 8000f70:	2300      	movs	r3, #0
 8000f72:	60bb      	str	r3, [r7, #8]
 8000f74:	e012      	b.n	8000f9c <main+0xa8>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000f76:	2201      	movs	r2, #1
 8000f78:	2101      	movs	r1, #1
 8000f7a:	483a      	ldr	r0, [pc, #232]	@ (8001064 <main+0x170>)
 8000f7c:	f005 fd4a 	bl	8006a14 <HAL_GPIO_WritePin>
    HAL_Delay(200);
 8000f80:	20c8      	movs	r0, #200	@ 0xc8
 8000f82:	f000 fc07 	bl	8001794 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000f86:	2200      	movs	r2, #0
 8000f88:	2101      	movs	r1, #1
 8000f8a:	4836      	ldr	r0, [pc, #216]	@ (8001064 <main+0x170>)
 8000f8c:	f005 fd42 	bl	8006a14 <HAL_GPIO_WritePin>
    HAL_Delay(200);
 8000f90:	20c8      	movs	r0, #200	@ 0xc8
 8000f92:	f000 fbff 	bl	8001794 <HAL_Delay>
  for (int i = 0; i < 3; i++) {
 8000f96:	68bb      	ldr	r3, [r7, #8]
 8000f98:	3301      	adds	r3, #1
 8000f9a:	60bb      	str	r3, [r7, #8]
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	dde9      	ble.n	8000f76 <main+0x82>
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    static uint32_t last_tx_time = 0;
    uint32_t current_time = HAL_GetTick();
 8000fa2:	f000 fbeb 	bl	800177c <HAL_GetTick>
 8000fa6:	6078      	str	r0, [r7, #4]

    if (uart_tx_busy && huart3.gState == HAL_UART_STATE_READY) {
 8000fa8:	4b2f      	ldr	r3, [pc, #188]	@ (8001068 <main+0x174>)
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d00b      	beq.n	8000fca <main+0xd6>
 8000fb2:	4b2e      	ldr	r3, [pc, #184]	@ (800106c <main+0x178>)
 8000fb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fb8:	2b20      	cmp	r3, #32
 8000fba:	d106      	bne.n	8000fca <main+0xd6>
      uart_tx_busy = 0;
 8000fbc:	4b2a      	ldr	r3, [pc, #168]	@ (8001068 <main+0x174>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0); // Toggle Green LED
 8000fc2:	2101      	movs	r1, #1
 8000fc4:	4827      	ldr	r0, [pc, #156]	@ (8001064 <main+0x170>)
 8000fc6:	f005 fd3e 	bl	8006a46 <HAL_GPIO_TogglePin>
    }

    if (uart_tx_busy && (current_time - last_tx_time > 150)) {
 8000fca:	4b27      	ldr	r3, [pc, #156]	@ (8001068 <main+0x174>)
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d011      	beq.n	8000ff8 <main+0x104>
 8000fd4:	4b26      	ldr	r3, [pc, #152]	@ (8001070 <main+0x17c>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	687a      	ldr	r2, [r7, #4]
 8000fda:	1ad3      	subs	r3, r2, r3
 8000fdc:	2b96      	cmp	r3, #150	@ 0x96
 8000fde:	d90b      	bls.n	8000ff8 <main+0x104>
      uart_tx_busy = 0;
 8000fe0:	4b21      	ldr	r3, [pc, #132]	@ (8001068 <main+0x174>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	701a      	strb	r2, [r3, #0]
      HAL_UART_Abort(&huart3);
 8000fe6:	4821      	ldr	r0, [pc, #132]	@ (800106c <main+0x178>)
 8000fe8:	f009 fd4c 	bl	800aa84 <HAL_UART_Abort>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // Red LED on timeout
 8000fec:	2201      	movs	r2, #1
 8000fee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ff2:	481c      	ldr	r0, [pc, #112]	@ (8001064 <main+0x170>)
 8000ff4:	f005 fd0e 	bl	8006a14 <HAL_GPIO_WritePin>
    }

    if (buffer_half_ready == 1 && !uart_tx_busy) {
 8000ff8:	4b1e      	ldr	r3, [pc, #120]	@ (8001074 <main+0x180>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	d110      	bne.n	8001024 <main+0x130>
 8001002:	4b19      	ldr	r3, [pc, #100]	@ (8001068 <main+0x174>)
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	b2db      	uxtb	r3, r3
 8001008:	2b00      	cmp	r3, #0
 800100a:	d10b      	bne.n	8001024 <main+0x130>
      transmit_buffer_uart(&adc_buffer[0], HALF_BUFFER_SIZE);
 800100c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001010:	4811      	ldr	r0, [pc, #68]	@ (8001058 <main+0x164>)
 8001012:	f7ff fec5 	bl	8000da0 <transmit_buffer_uart>
      buffer_half_ready = 0;
 8001016:	4b17      	ldr	r3, [pc, #92]	@ (8001074 <main+0x180>)
 8001018:	2200      	movs	r2, #0
 800101a:	701a      	strb	r2, [r3, #0]
      last_tx_time = current_time;
 800101c:	4a14      	ldr	r2, [pc, #80]	@ (8001070 <main+0x17c>)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6013      	str	r3, [r2, #0]
 8001022:	e014      	b.n	800104e <main+0x15a>
    } else if (buffer_half_ready == 2 && !uart_tx_busy) {
 8001024:	4b13      	ldr	r3, [pc, #76]	@ (8001074 <main+0x180>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	b2db      	uxtb	r3, r3
 800102a:	2b02      	cmp	r3, #2
 800102c:	d1b9      	bne.n	8000fa2 <main+0xae>
 800102e:	4b0e      	ldr	r3, [pc, #56]	@ (8001068 <main+0x174>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	b2db      	uxtb	r3, r3
 8001034:	2b00      	cmp	r3, #0
 8001036:	d1b4      	bne.n	8000fa2 <main+0xae>
      transmit_buffer_uart(&adc_buffer[HALF_BUFFER_SIZE], HALF_BUFFER_SIZE);
 8001038:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800103c:	480e      	ldr	r0, [pc, #56]	@ (8001078 <main+0x184>)
 800103e:	f7ff feaf 	bl	8000da0 <transmit_buffer_uart>
      buffer_half_ready = 0;
 8001042:	4b0c      	ldr	r3, [pc, #48]	@ (8001074 <main+0x180>)
 8001044:	2200      	movs	r2, #0
 8001046:	701a      	strb	r2, [r3, #0]
      last_tx_time = current_time;
 8001048:	4a09      	ldr	r2, [pc, #36]	@ (8001070 <main+0x17c>)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6013      	str	r3, [r2, #0]
  while (1) {
 800104e:	e7a8      	b.n	8000fa2 <main+0xae>
 8001050:	2400002c 	.word	0x2400002c
 8001054:	24000090 	.word	0x24000090
 8001058:	30000000 	.word	0x30000000
 800105c:	deadbeef 	.word	0xdeadbeef
 8001060:	24000178 	.word	0x24000178
 8001064:	58020400 	.word	0x58020400
 8001068:	24000171 	.word	0x24000171
 800106c:	240001c4 	.word	0x240001c4
 8001070:	24000174 	.word	0x24000174
 8001074:	24000170 	.word	0x24000170
 8001078:	30000fa0 	.word	0x30000fa0

0800107c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800107c:	b580      	push	{r7, lr}
 800107e:	b09c      	sub	sp, #112	@ 0x70
 8001080:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001082:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001086:	224c      	movs	r2, #76	@ 0x4c
 8001088:	2100      	movs	r1, #0
 800108a:	4618      	mov	r0, r3
 800108c:	f00b fbbe 	bl	800c80c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001090:	1d3b      	adds	r3, r7, #4
 8001092:	2220      	movs	r2, #32
 8001094:	2100      	movs	r1, #0
 8001096:	4618      	mov	r0, r3
 8001098:	f00b fbb8 	bl	800c80c <memset>

  /** Supply configuration update enable
   */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800109c:	2004      	movs	r0, #4
 800109e:	f005 fced 	bl	8006a7c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
   */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80010a2:	2300      	movs	r3, #0
 80010a4:	603b      	str	r3, [r7, #0]
 80010a6:	4b34      	ldr	r3, [pc, #208]	@ (8001178 <SystemClock_Config+0xfc>)
 80010a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010aa:	4a33      	ldr	r2, [pc, #204]	@ (8001178 <SystemClock_Config+0xfc>)
 80010ac:	f023 0301 	bic.w	r3, r3, #1
 80010b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80010b2:	4b31      	ldr	r3, [pc, #196]	@ (8001178 <SystemClock_Config+0xfc>)
 80010b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010b6:	f003 0301 	and.w	r3, r3, #1
 80010ba:	603b      	str	r3, [r7, #0]
 80010bc:	4b2f      	ldr	r3, [pc, #188]	@ (800117c <SystemClock_Config+0x100>)
 80010be:	699b      	ldr	r3, [r3, #24]
 80010c0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80010c4:	4a2d      	ldr	r2, [pc, #180]	@ (800117c <SystemClock_Config+0x100>)
 80010c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010ca:	6193      	str	r3, [r2, #24]
 80010cc:	4b2b      	ldr	r3, [pc, #172]	@ (800117c <SystemClock_Config+0x100>)
 80010ce:	699b      	ldr	r3, [r3, #24]
 80010d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010d4:	603b      	str	r3, [r7, #0]
 80010d6:	683b      	ldr	r3, [r7, #0]

  while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 80010d8:	bf00      	nop
 80010da:	4b28      	ldr	r3, [pc, #160]	@ (800117c <SystemClock_Config+0x100>)
 80010dc:	699b      	ldr	r3, [r3, #24]
 80010de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80010e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80010e6:	d1f8      	bne.n	80010da <SystemClock_Config+0x5e>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType =
 80010e8:	2303      	movs	r3, #3
 80010ea:	627b      	str	r3, [r7, #36]	@ 0x24
      RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80010f2:	2301      	movs	r3, #1
 80010f4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010f6:	2340      	movs	r3, #64	@ 0x40
 80010f8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010fa:	2302      	movs	r3, #2
 80010fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010fe:	2302      	movs	r3, #2
 8001100:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8001102:	2305      	movs	r3, #5
 8001104:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 8001106:	23a0      	movs	r3, #160	@ 0xa0
 8001108:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800110a:	2302      	movs	r3, #2
 800110c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 800110e:	2305      	movs	r3, #5
 8001110:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001112:	2302      	movs	r3, #2
 8001114:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001116:	2308      	movs	r3, #8
 8001118:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800111a:	2300      	movs	r3, #0
 800111c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800111e:	2300      	movs	r3, #0
 8001120:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001122:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001126:	4618      	mov	r0, r3
 8001128:	f005 fd02 	bl	8006b30 <HAL_RCC_OscConfig>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <SystemClock_Config+0xba>
    Error_Handler();
 8001132:	f000 f8ad 	bl	8001290 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8001136:	233f      	movs	r3, #63	@ 0x3f
 8001138:	607b      	str	r3, [r7, #4]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 |
                                RCC_CLOCKTYPE_D3PCLK1 | RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800113a:	2303      	movs	r3, #3
 800113c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV2;
 800113e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001142:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001144:	2300      	movs	r3, #0
 8001146:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001148:	2340      	movs	r3, #64	@ 0x40
 800114a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV4;
 800114c:	2350      	movs	r3, #80	@ 0x50
 800114e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001150:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001154:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001156:	2340      	movs	r3, #64	@ 0x40
 8001158:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 800115a:	1d3b      	adds	r3, r7, #4
 800115c:	2104      	movs	r1, #4
 800115e:	4618      	mov	r0, r3
 8001160:	f006 f940 	bl	80073e4 <HAL_RCC_ClockConfig>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <SystemClock_Config+0xf2>
    Error_Handler();
 800116a:	f000 f891 	bl	8001290 <Error_Handler>
  }
}
 800116e:	bf00      	nop
 8001170:	3770      	adds	r7, #112	@ 0x70
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	58000400 	.word	0x58000400
 800117c:	58024800 	.word	0x58024800

08001180 <PeriphCommonClock_Config>:

/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void) {
 8001180:	b580      	push	{r7, lr}
 8001182:	b0b0      	sub	sp, #192	@ 0xc0
 8001184:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001186:	463b      	mov	r3, r7
 8001188:	22c0      	movs	r2, #192	@ 0xc0
 800118a:	2100      	movs	r1, #0
 800118c:	4618      	mov	r0, r3
 800118e:	f00b fb3d 	bl	800c80c <memset>

  /** Initializes the peripherals clock
   */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8001192:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001196:	f04f 0300 	mov.w	r3, #0
 800119a:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 800119e:	2300      	movs	r3, #0
 80011a0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 80011a2:	463b      	mov	r3, r7
 80011a4:	4618      	mov	r0, r3
 80011a6:	f006 fca9 	bl	8007afc <HAL_RCCEx_PeriphCLKConfig>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <PeriphCommonClock_Config+0x34>
    Error_Handler();
 80011b0:	f000 f86e 	bl	8001290 <Error_Handler>
  }
}
 80011b4:	bf00      	nop
 80011b6:	37c0      	adds	r7, #192	@ 0xc0
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}

080011bc <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1) {
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a06      	ldr	r2, [pc, #24]	@ (80011e4 <HAL_ADC_ConvHalfCpltCallback+0x28>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d106      	bne.n	80011dc <HAL_ADC_ConvHalfCpltCallback+0x20>
    buffer_half_ready = 1;
 80011ce:	4b06      	ldr	r3, [pc, #24]	@ (80011e8 <HAL_ADC_ConvHalfCpltCallback+0x2c>)
 80011d0:	2201      	movs	r2, #1
 80011d2:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_1); // Toggle Yellow LED on half-complete
 80011d4:	2102      	movs	r1, #2
 80011d6:	4805      	ldr	r0, [pc, #20]	@ (80011ec <HAL_ADC_ConvHalfCpltCallback+0x30>)
 80011d8:	f005 fc35 	bl	8006a46 <HAL_GPIO_TogglePin>
  }
}
 80011dc:	bf00      	nop
 80011de:	3708      	adds	r7, #8
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	40022000 	.word	0x40022000
 80011e8:	24000170 	.word	0x24000170
 80011ec:	58021000 	.word	0x58021000

080011f0 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1) {
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a06      	ldr	r2, [pc, #24]	@ (8001218 <HAL_ADC_ConvCpltCallback+0x28>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d106      	bne.n	8001210 <HAL_ADC_ConvCpltCallback+0x20>
    buffer_half_ready = 2;
 8001202:	4b06      	ldr	r3, [pc, #24]	@ (800121c <HAL_ADC_ConvCpltCallback+0x2c>)
 8001204:	2202      	movs	r2, #2
 8001206:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_1); // Toggle Yellow LED on complete
 8001208:	2102      	movs	r1, #2
 800120a:	4805      	ldr	r0, [pc, #20]	@ (8001220 <HAL_ADC_ConvCpltCallback+0x30>)
 800120c:	f005 fc1b 	bl	8006a46 <HAL_GPIO_TogglePin>
  }
}
 8001210:	bf00      	nop
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	40022000 	.word	0x40022000
 800121c:	24000170 	.word	0x24000170
 8001220:	58021000 	.word	0x58021000

08001224 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART3) {
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a05      	ldr	r2, [pc, #20]	@ (8001248 <HAL_UART_TxCpltCallback+0x24>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d102      	bne.n	800123c <HAL_UART_TxCpltCallback+0x18>
    uart_tx_busy = 0;
 8001236:	4b05      	ldr	r3, [pc, #20]	@ (800124c <HAL_UART_TxCpltCallback+0x28>)
 8001238:	2200      	movs	r2, #0
 800123a:	701a      	strb	r2, [r3, #0]
  }
}
 800123c:	bf00      	nop
 800123e:	370c      	adds	r7, #12
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr
 8001248:	40004800 	.word	0x40004800
 800124c:	24000171 	.word	0x24000171

08001250 <HAL_ADC_ErrorCallback>:

void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc) {
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1) {
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a09      	ldr	r2, [pc, #36]	@ (8001284 <HAL_ADC_ErrorCallback+0x34>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d10b      	bne.n	800127a <HAL_ADC_ErrorCallback+0x2a>
    HAL_ADCEx_MultiModeStop_DMA(&hadc1);
 8001262:	4809      	ldr	r0, [pc, #36]	@ (8001288 <HAL_ADC_ErrorCallback+0x38>)
 8001264:	f002 f8f6 	bl	8003454 <HAL_ADCEx_MultiModeStop_DMA>
    HAL_Delay(10);
 8001268:	200a      	movs	r0, #10
 800126a:	f000 fa93 	bl	8001794 <HAL_Delay>
    HAL_ADCEx_MultiModeStart_DMA(&hadc1, (uint32_t *)adc_buffer, BUFFER_SIZE);
 800126e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001272:	4906      	ldr	r1, [pc, #24]	@ (800128c <HAL_ADC_ErrorCallback+0x3c>)
 8001274:	4804      	ldr	r0, [pc, #16]	@ (8001288 <HAL_ADC_ErrorCallback+0x38>)
 8001276:	f002 f80f 	bl	8003298 <HAL_ADCEx_MultiModeStart_DMA>
  }
}
 800127a:	bf00      	nop
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40022000 	.word	0x40022000
 8001288:	2400002c 	.word	0x2400002c
 800128c:	30000000 	.word	0x30000000

08001290 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001294:	b672      	cpsid	i
}
 8001296:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <Error_Handler+0x8>

0800129c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012a2:	4b0a      	ldr	r3, [pc, #40]	@ (80012cc <HAL_MspInit+0x30>)
 80012a4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80012a8:	4a08      	ldr	r2, [pc, #32]	@ (80012cc <HAL_MspInit+0x30>)
 80012aa:	f043 0302 	orr.w	r3, r3, #2
 80012ae:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80012b2:	4b06      	ldr	r3, [pc, #24]	@ (80012cc <HAL_MspInit+0x30>)
 80012b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80012b8:	f003 0302 	and.w	r3, r3, #2
 80012bc:	607b      	str	r3, [r7, #4]
 80012be:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012c0:	bf00      	nop
 80012c2:	370c      	adds	r7, #12
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr
 80012cc:	58024400 	.word	0x58024400

080012d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012d4:	bf00      	nop
 80012d6:	e7fd      	b.n	80012d4 <NMI_Handler+0x4>

080012d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012dc:	bf00      	nop
 80012de:	e7fd      	b.n	80012dc <HardFault_Handler+0x4>

080012e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012e4:	bf00      	nop
 80012e6:	e7fd      	b.n	80012e4 <MemManage_Handler+0x4>

080012e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012ec:	bf00      	nop
 80012ee:	e7fd      	b.n	80012ec <BusFault_Handler+0x4>

080012f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012f4:	bf00      	nop
 80012f6:	e7fd      	b.n	80012f4 <UsageFault_Handler+0x4>

080012f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012fc:	bf00      	nop
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr

08001306 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001306:	b480      	push	{r7}
 8001308:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800130a:	bf00      	nop
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr

08001314 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001318:	bf00      	nop
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr

08001322 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001322:	b580      	push	{r7, lr}
 8001324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001326:	f000 fa15 	bl	8001754 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
	...

08001330 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001334:	4802      	ldr	r0, [pc, #8]	@ (8001340 <DMA1_Stream0_IRQHandler+0x10>)
 8001336:	f003 fe9f 	bl	8005078 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	240000f4 	.word	0x240000f4

08001344 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001348:	4802      	ldr	r0, [pc, #8]	@ (8001354 <DMA1_Stream1_IRQHandler+0x10>)
 800134a:	f003 fe95 	bl	8005078 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800134e:	bf00      	nop
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	24000258 	.word	0x24000258

08001358 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800135c:	4803      	ldr	r0, [pc, #12]	@ (800136c <ADC_IRQHandler+0x14>)
 800135e:	f000 fe4f 	bl	8002000 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001362:	4803      	ldr	r0, [pc, #12]	@ (8001370 <ADC_IRQHandler+0x18>)
 8001364:	f000 fe4c 	bl	8002000 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001368:	bf00      	nop
 800136a:	bd80      	pop	{r7, pc}
 800136c:	2400002c 	.word	0x2400002c
 8001370:	24000090 	.word	0x24000090

08001374 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001378:	4802      	ldr	r0, [pc, #8]	@ (8001384 <USART3_IRQHandler+0x10>)
 800137a:	f009 fc91 	bl	800aca0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800137e:	bf00      	nop
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	240001c4 	.word	0x240001c4

08001388 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800138e:	1d3b      	adds	r3, r7, #4
 8001390:	2200      	movs	r2, #0
 8001392:	601a      	str	r2, [r3, #0]
 8001394:	605a      	str	r2, [r3, #4]
 8001396:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001398:	4b14      	ldr	r3, [pc, #80]	@ (80013ec <MX_TIM6_Init+0x64>)
 800139a:	4a15      	ldr	r2, [pc, #84]	@ (80013f0 <MX_TIM6_Init+0x68>)
 800139c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 49;
 800139e:	4b13      	ldr	r3, [pc, #76]	@ (80013ec <MX_TIM6_Init+0x64>)
 80013a0:	2231      	movs	r2, #49	@ 0x31
 80013a2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013a4:	4b11      	ldr	r3, [pc, #68]	@ (80013ec <MX_TIM6_Init+0x64>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 199;
 80013aa:	4b10      	ldr	r3, [pc, #64]	@ (80013ec <MX_TIM6_Init+0x64>)
 80013ac:	22c7      	movs	r2, #199	@ 0xc7
 80013ae:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80013b0:	4b0e      	ldr	r3, [pc, #56]	@ (80013ec <MX_TIM6_Init+0x64>)
 80013b2:	2280      	movs	r2, #128	@ 0x80
 80013b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80013b6:	480d      	ldr	r0, [pc, #52]	@ (80013ec <MX_TIM6_Init+0x64>)
 80013b8:	f009 f89e 	bl	800a4f8 <HAL_TIM_Base_Init>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80013c2:	f7ff ff65 	bl	8001290 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80013c6:	2320      	movs	r3, #32
 80013c8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ca:	2300      	movs	r3, #0
 80013cc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80013ce:	1d3b      	adds	r3, r7, #4
 80013d0:	4619      	mov	r1, r3
 80013d2:	4806      	ldr	r0, [pc, #24]	@ (80013ec <MX_TIM6_Init+0x64>)
 80013d4:	f009 f9f8 	bl	800a7c8 <HAL_TIMEx_MasterConfigSynchronization>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80013de:	f7ff ff57 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80013e2:	bf00      	nop
 80013e4:	3710      	adds	r7, #16
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	24000178 	.word	0x24000178
 80013f0:	40001000 	.word	0x40001000

080013f4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b085      	sub	sp, #20
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a0b      	ldr	r2, [pc, #44]	@ (8001430 <HAL_TIM_Base_MspInit+0x3c>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d10e      	bne.n	8001424 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001406:	4b0b      	ldr	r3, [pc, #44]	@ (8001434 <HAL_TIM_Base_MspInit+0x40>)
 8001408:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800140c:	4a09      	ldr	r2, [pc, #36]	@ (8001434 <HAL_TIM_Base_MspInit+0x40>)
 800140e:	f043 0310 	orr.w	r3, r3, #16
 8001412:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001416:	4b07      	ldr	r3, [pc, #28]	@ (8001434 <HAL_TIM_Base_MspInit+0x40>)
 8001418:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800141c:	f003 0310 	and.w	r3, r3, #16
 8001420:	60fb      	str	r3, [r7, #12]
 8001422:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001424:	bf00      	nop
 8001426:	3714      	adds	r7, #20
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr
 8001430:	40001000 	.word	0x40001000
 8001434:	58024400 	.word	0x58024400

08001438 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void) {
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800143c:	4b22      	ldr	r3, [pc, #136]	@ (80014c8 <MX_USART3_UART_Init+0x90>)
 800143e:	4a23      	ldr	r2, [pc, #140]	@ (80014cc <MX_USART3_UART_Init+0x94>)
 8001440:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 8001442:	4b21      	ldr	r3, [pc, #132]	@ (80014c8 <MX_USART3_UART_Init+0x90>)
 8001444:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8001448:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800144a:	4b1f      	ldr	r3, [pc, #124]	@ (80014c8 <MX_USART3_UART_Init+0x90>)
 800144c:	2200      	movs	r2, #0
 800144e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001450:	4b1d      	ldr	r3, [pc, #116]	@ (80014c8 <MX_USART3_UART_Init+0x90>)
 8001452:	2200      	movs	r2, #0
 8001454:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001456:	4b1c      	ldr	r3, [pc, #112]	@ (80014c8 <MX_USART3_UART_Init+0x90>)
 8001458:	2200      	movs	r2, #0
 800145a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX;
 800145c:	4b1a      	ldr	r3, [pc, #104]	@ (80014c8 <MX_USART3_UART_Init+0x90>)
 800145e:	2208      	movs	r2, #8
 8001460:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001462:	4b19      	ldr	r3, [pc, #100]	@ (80014c8 <MX_USART3_UART_Init+0x90>)
 8001464:	2200      	movs	r2, #0
 8001466:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001468:	4b17      	ldr	r3, [pc, #92]	@ (80014c8 <MX_USART3_UART_Init+0x90>)
 800146a:	2200      	movs	r2, #0
 800146c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800146e:	4b16      	ldr	r3, [pc, #88]	@ (80014c8 <MX_USART3_UART_Init+0x90>)
 8001470:	2200      	movs	r2, #0
 8001472:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001474:	4b14      	ldr	r3, [pc, #80]	@ (80014c8 <MX_USART3_UART_Init+0x90>)
 8001476:	2200      	movs	r2, #0
 8001478:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800147a:	4b13      	ldr	r3, [pc, #76]	@ (80014c8 <MX_USART3_UART_Init+0x90>)
 800147c:	2200      	movs	r2, #0
 800147e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK) {
 8001480:	4811      	ldr	r0, [pc, #68]	@ (80014c8 <MX_USART3_UART_Init+0x90>)
 8001482:	f009 fa2f 	bl	800a8e4 <HAL_UART_Init>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_USART3_UART_Init+0x58>
    Error_Handler();
 800148c:	f7ff ff00 	bl	8001290 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) !=
 8001490:	2100      	movs	r1, #0
 8001492:	480d      	ldr	r0, [pc, #52]	@ (80014c8 <MX_USART3_UART_Init+0x90>)
 8001494:	f00b f8ef 	bl	800c676 <HAL_UARTEx_SetTxFifoThreshold>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <MX_USART3_UART_Init+0x6a>
      HAL_OK) {
    Error_Handler();
 800149e:	f7ff fef7 	bl	8001290 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) !=
 80014a2:	2100      	movs	r1, #0
 80014a4:	4808      	ldr	r0, [pc, #32]	@ (80014c8 <MX_USART3_UART_Init+0x90>)
 80014a6:	f00b f924 	bl	800c6f2 <HAL_UARTEx_SetRxFifoThreshold>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <MX_USART3_UART_Init+0x7c>
      HAL_OK) {
    Error_Handler();
 80014b0:	f7ff feee 	bl	8001290 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK) {
 80014b4:	4804      	ldr	r0, [pc, #16]	@ (80014c8 <MX_USART3_UART_Init+0x90>)
 80014b6:	f00b f8a5 	bl	800c604 <HAL_UARTEx_DisableFifoMode>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_USART3_UART_Init+0x8c>
    Error_Handler();
 80014c0:	f7ff fee6 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */
}
 80014c4:	bf00      	nop
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	240001c4 	.word	0x240001c4
 80014cc:	40004800 	.word	0x40004800

080014d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *uartHandle) {
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b0ba      	sub	sp, #232	@ 0xe8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	605a      	str	r2, [r3, #4]
 80014e2:	609a      	str	r2, [r3, #8]
 80014e4:	60da      	str	r2, [r3, #12]
 80014e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014e8:	f107 0310 	add.w	r3, r7, #16
 80014ec:	22c0      	movs	r2, #192	@ 0xc0
 80014ee:	2100      	movs	r1, #0
 80014f0:	4618      	mov	r0, r3
 80014f2:	f00b f98b 	bl	800c80c <memset>
  if (uartHandle->Instance == USART3) {
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a42      	ldr	r2, [pc, #264]	@ (8001604 <HAL_UART_MspInit+0x134>)
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d17c      	bne.n	80015fa <HAL_UART_MspInit+0x12a>

    /* USER CODE END USART3_MspInit 0 */

    /** Initializes the peripherals clock
     */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001500:	f04f 0202 	mov.w	r2, #2
 8001504:	f04f 0300 	mov.w	r3, #0
 8001508:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection =
 800150c:	2303      	movs	r3, #3
 800150e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        RCC_USART234578CLKSOURCE_HSI; // Use 64MHz HSI instead of slow APB1
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8001512:	f107 0310 	add.w	r3, r7, #16
 8001516:	4618      	mov	r0, r3
 8001518:	f006 faf0 	bl	8007afc <HAL_RCCEx_PeriphCLKConfig>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <HAL_UART_MspInit+0x56>
      Error_Handler();
 8001522:	f7ff feb5 	bl	8001290 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001526:	4b38      	ldr	r3, [pc, #224]	@ (8001608 <HAL_UART_MspInit+0x138>)
 8001528:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800152c:	4a36      	ldr	r2, [pc, #216]	@ (8001608 <HAL_UART_MspInit+0x138>)
 800152e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001532:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001536:	4b34      	ldr	r3, [pc, #208]	@ (8001608 <HAL_UART_MspInit+0x138>)
 8001538:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800153c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001540:	60fb      	str	r3, [r7, #12]
 8001542:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001544:	4b30      	ldr	r3, [pc, #192]	@ (8001608 <HAL_UART_MspInit+0x138>)
 8001546:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800154a:	4a2f      	ldr	r2, [pc, #188]	@ (8001608 <HAL_UART_MspInit+0x138>)
 800154c:	f043 0308 	orr.w	r3, r3, #8
 8001550:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001554:	4b2c      	ldr	r3, [pc, #176]	@ (8001608 <HAL_UART_MspInit+0x138>)
 8001556:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800155a:	f003 0308 	and.w	r3, r3, #8
 800155e:	60bb      	str	r3, [r7, #8]
 8001560:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8001562:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001566:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156a:	2302      	movs	r3, #2
 800156c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001570:	2300      	movs	r3, #0
 8001572:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001576:	2300      	movs	r3, #0
 8001578:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800157c:	2307      	movs	r3, #7
 800157e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001582:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001586:	4619      	mov	r1, r3
 8001588:	4820      	ldr	r0, [pc, #128]	@ (800160c <HAL_UART_MspInit+0x13c>)
 800158a:	f005 f893 	bl	80066b4 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream1;
 800158e:	4b20      	ldr	r3, [pc, #128]	@ (8001610 <HAL_UART_MspInit+0x140>)
 8001590:	4a20      	ldr	r2, [pc, #128]	@ (8001614 <HAL_UART_MspInit+0x144>)
 8001592:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8001594:	4b1e      	ldr	r3, [pc, #120]	@ (8001610 <HAL_UART_MspInit+0x140>)
 8001596:	222e      	movs	r2, #46	@ 0x2e
 8001598:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800159a:	4b1d      	ldr	r3, [pc, #116]	@ (8001610 <HAL_UART_MspInit+0x140>)
 800159c:	2240      	movs	r2, #64	@ 0x40
 800159e:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001610 <HAL_UART_MspInit+0x140>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80015a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001610 <HAL_UART_MspInit+0x140>)
 80015a8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80015ac:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015ae:	4b18      	ldr	r3, [pc, #96]	@ (8001610 <HAL_UART_MspInit+0x140>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015b4:	4b16      	ldr	r3, [pc, #88]	@ (8001610 <HAL_UART_MspInit+0x140>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80015ba:	4b15      	ldr	r3, [pc, #84]	@ (8001610 <HAL_UART_MspInit+0x140>)
 80015bc:	2200      	movs	r2, #0
 80015be:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80015c0:	4b13      	ldr	r3, [pc, #76]	@ (8001610 <HAL_UART_MspInit+0x140>)
 80015c2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80015c6:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015c8:	4b11      	ldr	r3, [pc, #68]	@ (8001610 <HAL_UART_MspInit+0x140>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK) {
 80015ce:	4810      	ldr	r0, [pc, #64]	@ (8001610 <HAL_UART_MspInit+0x140>)
 80015d0:	f002 fa28 	bl	8003a24 <HAL_DMA_Init>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <HAL_UART_MspInit+0x10e>
      Error_Handler();
 80015da:	f7ff fe59 	bl	8001290 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle, hdmatx, hdma_usart3_tx);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4a0b      	ldr	r2, [pc, #44]	@ (8001610 <HAL_UART_MspInit+0x140>)
 80015e2:	67da      	str	r2, [r3, #124]	@ 0x7c
 80015e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001610 <HAL_UART_MspInit+0x140>)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2102      	movs	r1, #2
 80015ee:	2027      	movs	r0, #39	@ 0x27
 80015f0:	f002 f9e3 	bl	80039ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80015f4:	2027      	movs	r0, #39	@ 0x27
 80015f6:	f002 f9fa 	bl	80039ee <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }
}
 80015fa:	bf00      	nop
 80015fc:	37e8      	adds	r7, #232	@ 0xe8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40004800 	.word	0x40004800
 8001608:	58024400 	.word	0x58024400
 800160c:	58020c00 	.word	0x58020c00
 8001610:	24000258 	.word	0x24000258
 8001614:	40020028 	.word	0x40020028

08001618 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001618:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001654 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800161c:	f7ff f8a0 	bl	8000760 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001620:	f7fe fff0 	bl	8000604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001624:	480c      	ldr	r0, [pc, #48]	@ (8001658 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001626:	490d      	ldr	r1, [pc, #52]	@ (800165c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001628:	4a0d      	ldr	r2, [pc, #52]	@ (8001660 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800162a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800162c:	e002      	b.n	8001634 <LoopCopyDataInit>

0800162e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800162e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001630:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001632:	3304      	adds	r3, #4

08001634 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001634:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001636:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001638:	d3f9      	bcc.n	800162e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800163a:	4a0a      	ldr	r2, [pc, #40]	@ (8001664 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800163c:	4c0a      	ldr	r4, [pc, #40]	@ (8001668 <LoopFillZerobss+0x22>)
  movs r3, #0
 800163e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001640:	e001      	b.n	8001646 <LoopFillZerobss>

08001642 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001642:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001644:	3204      	adds	r2, #4

08001646 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001646:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001648:	d3fb      	bcc.n	8001642 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800164a:	f00b f8e7 	bl	800c81c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800164e:	f7ff fc51 	bl	8000ef4 <main>
  bx  lr
 8001652:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001654:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001658:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800165c:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8001660:	0800c8cc 	.word	0x0800c8cc
  ldr r2, =_sbss
 8001664:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8001668:	240002d4 	.word	0x240002d4

0800166c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800166c:	e7fe      	b.n	800166c <ADC3_IRQHandler>
	...

08001670 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001676:	2003      	movs	r0, #3
 8001678:	f002 f994 	bl	80039a4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800167c:	f006 f868 	bl	8007750 <HAL_RCC_GetSysClockFreq>
 8001680:	4602      	mov	r2, r0
 8001682:	4b15      	ldr	r3, [pc, #84]	@ (80016d8 <HAL_Init+0x68>)
 8001684:	699b      	ldr	r3, [r3, #24]
 8001686:	0a1b      	lsrs	r3, r3, #8
 8001688:	f003 030f 	and.w	r3, r3, #15
 800168c:	4913      	ldr	r1, [pc, #76]	@ (80016dc <HAL_Init+0x6c>)
 800168e:	5ccb      	ldrb	r3, [r1, r3]
 8001690:	f003 031f 	and.w	r3, r3, #31
 8001694:	fa22 f303 	lsr.w	r3, r2, r3
 8001698:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800169a:	4b0f      	ldr	r3, [pc, #60]	@ (80016d8 <HAL_Init+0x68>)
 800169c:	699b      	ldr	r3, [r3, #24]
 800169e:	f003 030f 	and.w	r3, r3, #15
 80016a2:	4a0e      	ldr	r2, [pc, #56]	@ (80016dc <HAL_Init+0x6c>)
 80016a4:	5cd3      	ldrb	r3, [r2, r3]
 80016a6:	f003 031f 	and.w	r3, r3, #31
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	fa22 f303 	lsr.w	r3, r2, r3
 80016b0:	4a0b      	ldr	r2, [pc, #44]	@ (80016e0 <HAL_Init+0x70>)
 80016b2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80016b4:	4a0b      	ldr	r2, [pc, #44]	@ (80016e4 <HAL_Init+0x74>)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016ba:	2000      	movs	r0, #0
 80016bc:	f000 f814 	bl	80016e8 <HAL_InitTick>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e002      	b.n	80016d0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80016ca:	f7ff fde7 	bl	800129c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016ce:	2300      	movs	r3, #0
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	58024400 	.word	0x58024400
 80016dc:	0800c87c 	.word	0x0800c87c
 80016e0:	24000004 	.word	0x24000004
 80016e4:	24000000 	.word	0x24000000

080016e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80016f0:	4b15      	ldr	r3, [pc, #84]	@ (8001748 <HAL_InitTick+0x60>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d101      	bne.n	80016fc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80016f8:	2301      	movs	r3, #1
 80016fa:	e021      	b.n	8001740 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80016fc:	4b13      	ldr	r3, [pc, #76]	@ (800174c <HAL_InitTick+0x64>)
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	4b11      	ldr	r3, [pc, #68]	@ (8001748 <HAL_InitTick+0x60>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	4619      	mov	r1, r3
 8001706:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800170a:	fbb3 f3f1 	udiv	r3, r3, r1
 800170e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001712:	4618      	mov	r0, r3
 8001714:	f002 f979 	bl	8003a0a <HAL_SYSTICK_Config>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e00e      	b.n	8001740 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2b0f      	cmp	r3, #15
 8001726:	d80a      	bhi.n	800173e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001728:	2200      	movs	r2, #0
 800172a:	6879      	ldr	r1, [r7, #4]
 800172c:	f04f 30ff 	mov.w	r0, #4294967295
 8001730:	f002 f943 	bl	80039ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001734:	4a06      	ldr	r2, [pc, #24]	@ (8001750 <HAL_InitTick+0x68>)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800173a:	2300      	movs	r3, #0
 800173c:	e000      	b.n	8001740 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
}
 8001740:	4618      	mov	r0, r3
 8001742:	3708      	adds	r7, #8
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	2400000c 	.word	0x2400000c
 800174c:	24000000 	.word	0x24000000
 8001750:	24000008 	.word	0x24000008

08001754 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001758:	4b06      	ldr	r3, [pc, #24]	@ (8001774 <HAL_IncTick+0x20>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	461a      	mov	r2, r3
 800175e:	4b06      	ldr	r3, [pc, #24]	@ (8001778 <HAL_IncTick+0x24>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4413      	add	r3, r2
 8001764:	4a04      	ldr	r2, [pc, #16]	@ (8001778 <HAL_IncTick+0x24>)
 8001766:	6013      	str	r3, [r2, #0]
}
 8001768:	bf00      	nop
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	2400000c 	.word	0x2400000c
 8001778:	240002d0 	.word	0x240002d0

0800177c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  return uwTick;
 8001780:	4b03      	ldr	r3, [pc, #12]	@ (8001790 <HAL_GetTick+0x14>)
 8001782:	681b      	ldr	r3, [r3, #0]
}
 8001784:	4618      	mov	r0, r3
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	240002d0 	.word	0x240002d0

08001794 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800179c:	f7ff ffee 	bl	800177c <HAL_GetTick>
 80017a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017ac:	d005      	beq.n	80017ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017ae:	4b0a      	ldr	r3, [pc, #40]	@ (80017d8 <HAL_Delay+0x44>)
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	461a      	mov	r2, r3
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	4413      	add	r3, r2
 80017b8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017ba:	bf00      	nop
 80017bc:	f7ff ffde 	bl	800177c <HAL_GetTick>
 80017c0:	4602      	mov	r2, r0
 80017c2:	68bb      	ldr	r3, [r7, #8]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	68fa      	ldr	r2, [r7, #12]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d8f7      	bhi.n	80017bc <HAL_Delay+0x28>
  {
  }
}
 80017cc:	bf00      	nop
 80017ce:	bf00      	nop
 80017d0:	3710      	adds	r7, #16
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	2400000c 	.word	0x2400000c

080017dc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80017e0:	4b03      	ldr	r3, [pc, #12]	@ (80017f0 <HAL_GetREVID+0x14>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	0c1b      	lsrs	r3, r3, #16
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr
 80017f0:	5c001000 	.word	0x5c001000

080017f4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	431a      	orrs	r2, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	609a      	str	r2, [r3, #8]
}
 800180e:	bf00      	nop
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr

0800181a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800181a:	b480      	push	{r7}
 800181c:	b083      	sub	sp, #12
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
 8001822:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	431a      	orrs	r2, r3
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	609a      	str	r2, [r3, #8]
}
 8001834:	bf00      	nop
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr

08001840 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001850:	4618      	mov	r0, r3
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr

0800185c <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800185c:	b480      	push	{r7}
 800185e:	b087      	sub	sp, #28
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800186c:	2b00      	cmp	r3, #0
 800186e:	d107      	bne.n	8001880 <LL_ADC_SetChannelPreselection+0x24>
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	0e9b      	lsrs	r3, r3, #26
 8001874:	f003 031f 	and.w	r3, r3, #31
 8001878:	2201      	movs	r2, #1
 800187a:	fa02 f303 	lsl.w	r3, r2, r3
 800187e:	e015      	b.n	80018ac <LL_ADC_SetChannelPreselection+0x50>
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	fa93 f3a3 	rbit	r3, r3
 800188a:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d101      	bne.n	800189a <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8001896:	2320      	movs	r3, #32
 8001898:	e003      	b.n	80018a2 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	fab3 f383 	clz	r3, r3
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	f003 031f 	and.w	r3, r3, #31
 80018a6:	2201      	movs	r2, #1
 80018a8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ac:	687a      	ldr	r2, [r7, #4]
 80018ae:	69d2      	ldr	r2, [r2, #28]
 80018b0:	431a      	orrs	r2, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 80018b6:	bf00      	nop
 80018b8:	371c      	adds	r7, #28
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr

080018c2 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80018c2:	b480      	push	{r7}
 80018c4:	b087      	sub	sp, #28
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	60f8      	str	r0, [r7, #12]
 80018ca:	60b9      	str	r1, [r7, #8]
 80018cc:	607a      	str	r2, [r7, #4]
 80018ce:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	3360      	adds	r3, #96	@ 0x60
 80018d4:	461a      	mov	r2, r3
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	4413      	add	r3, r2
 80018dc:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	430b      	orrs	r3, r1
 80018f0:	431a      	orrs	r2, r3
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80018f6:	bf00      	nop
 80018f8:	371c      	adds	r7, #28
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr

08001902 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001902:	b480      	push	{r7}
 8001904:	b085      	sub	sp, #20
 8001906:	af00      	add	r7, sp, #0
 8001908:	60f8      	str	r0, [r7, #12]
 800190a:	60b9      	str	r1, [r7, #8]
 800190c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	691b      	ldr	r3, [r3, #16]
 8001912:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	f003 031f 	and.w	r3, r3, #31
 800191c:	6879      	ldr	r1, [r7, #4]
 800191e:	fa01 f303 	lsl.w	r3, r1, r3
 8001922:	431a      	orrs	r2, r3
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	611a      	str	r2, [r3, #16]
}
 8001928:	bf00      	nop
 800192a:	3714      	adds	r7, #20
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001934:	b480      	push	{r7}
 8001936:	b087      	sub	sp, #28
 8001938:	af00      	add	r7, sp, #0
 800193a:	60f8      	str	r0, [r7, #12]
 800193c:	60b9      	str	r1, [r7, #8]
 800193e:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	3360      	adds	r3, #96	@ 0x60
 8001944:	461a      	mov	r2, r3
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	4413      	add	r3, r2
 800194c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	431a      	orrs	r2, r3
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	601a      	str	r2, [r3, #0]
  }
}
 800195e:	bf00      	nop
 8001960:	371c      	adds	r7, #28
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr

0800196a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800196a:	b480      	push	{r7}
 800196c:	b083      	sub	sp, #12
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	68db      	ldr	r3, [r3, #12]
 8001976:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800197a:	2b00      	cmp	r3, #0
 800197c:	d101      	bne.n	8001982 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800197e:	2301      	movs	r3, #1
 8001980:	e000      	b.n	8001984 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001982:	2300      	movs	r3, #0
}
 8001984:	4618      	mov	r0, r3
 8001986:	370c      	adds	r7, #12
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr

08001990 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001990:	b480      	push	{r7}
 8001992:	b087      	sub	sp, #28
 8001994:	af00      	add	r7, sp, #0
 8001996:	60f8      	str	r0, [r7, #12]
 8001998:	60b9      	str	r1, [r7, #8]
 800199a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	3330      	adds	r3, #48	@ 0x30
 80019a0:	461a      	mov	r2, r3
 80019a2:	68bb      	ldr	r3, [r7, #8]
 80019a4:	0a1b      	lsrs	r3, r3, #8
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	f003 030c 	and.w	r3, r3, #12
 80019ac:	4413      	add	r3, r2
 80019ae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	f003 031f 	and.w	r3, r3, #31
 80019ba:	211f      	movs	r1, #31
 80019bc:	fa01 f303 	lsl.w	r3, r1, r3
 80019c0:	43db      	mvns	r3, r3
 80019c2:	401a      	ands	r2, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	0e9b      	lsrs	r3, r3, #26
 80019c8:	f003 011f 	and.w	r1, r3, #31
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	f003 031f 	and.w	r3, r3, #31
 80019d2:	fa01 f303 	lsl.w	r3, r1, r3
 80019d6:	431a      	orrs	r2, r3
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80019dc:	bf00      	nop
 80019de:	371c      	adds	r7, #28
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f4:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d101      	bne.n	8001a00 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80019fc:	2301      	movs	r3, #1
 80019fe:	e000      	b.n	8001a02 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001a00:	2300      	movs	r3, #0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	370c      	adds	r7, #12
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr

08001a0e <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001a0e:	b480      	push	{r7}
 8001a10:	b087      	sub	sp, #28
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	60f8      	str	r0, [r7, #12]
 8001a16:	60b9      	str	r1, [r7, #8]
 8001a18:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	3314      	adds	r3, #20
 8001a1e:	461a      	mov	r2, r3
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	0e5b      	lsrs	r3, r3, #25
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	f003 0304 	and.w	r3, r3, #4
 8001a2a:	4413      	add	r3, r2
 8001a2c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	0d1b      	lsrs	r3, r3, #20
 8001a36:	f003 031f 	and.w	r3, r3, #31
 8001a3a:	2107      	movs	r1, #7
 8001a3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a40:	43db      	mvns	r3, r3
 8001a42:	401a      	ands	r2, r3
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	0d1b      	lsrs	r3, r3, #20
 8001a48:	f003 031f 	and.w	r3, r3, #31
 8001a4c:	6879      	ldr	r1, [r7, #4]
 8001a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a52:	431a      	orrs	r2, r3
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001a58:	bf00      	nop
 8001a5a:	371c      	adds	r7, #28
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr

08001a64 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b085      	sub	sp, #20
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	60f8      	str	r0, [r7, #12]
 8001a6c:	60b9      	str	r1, [r7, #8]
 8001a6e:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001a7c:	43db      	mvns	r3, r3
 8001a7e:	401a      	ands	r2, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	f003 0318 	and.w	r3, r3, #24
 8001a86:	4908      	ldr	r1, [pc, #32]	@ (8001aa8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001a88:	40d9      	lsrs	r1, r3
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	400b      	ands	r3, r1
 8001a8e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001a92:	431a      	orrs	r2, r3
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8001a9a:	bf00      	nop
 8001a9c:	3714      	adds	r7, #20
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	000fffff 	.word	0x000fffff

08001aac <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	f003 031f 	and.w	r3, r3, #31
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	370c      	adds	r7, #12
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr

08001ac8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	370c      	adds	r7, #12
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	689a      	ldr	r2, [r3, #8]
 8001af0:	4b04      	ldr	r3, [pc, #16]	@ (8001b04 <LL_ADC_DisableDeepPowerDown+0x20>)
 8001af2:	4013      	ands	r3, r2
 8001af4:	687a      	ldr	r2, [r7, #4]
 8001af6:	6093      	str	r3, [r2, #8]
}
 8001af8:	bf00      	nop
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr
 8001b04:	5fffffc0 	.word	0x5fffffc0

08001b08 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001b18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001b1c:	d101      	bne.n	8001b22 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e000      	b.n	8001b24 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001b22:	2300      	movs	r3, #0
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	689a      	ldr	r2, [r3, #8]
 8001b3c:	4b05      	ldr	r3, [pc, #20]	@ (8001b54 <LL_ADC_EnableInternalRegulator+0x24>)
 8001b3e:	4013      	ands	r3, r2
 8001b40:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001b48:	bf00      	nop
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr
 8001b54:	6fffffc0 	.word	0x6fffffc0

08001b58 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001b6c:	d101      	bne.n	8001b72 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e000      	b.n	8001b74 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001b72:	2300      	movs	r3, #0
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	689a      	ldr	r2, [r3, #8]
 8001b8c:	4b05      	ldr	r3, [pc, #20]	@ (8001ba4 <LL_ADC_Enable+0x24>)
 8001b8e:	4013      	ands	r3, r2
 8001b90:	f043 0201 	orr.w	r2, r3, #1
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001b98:	bf00      	nop
 8001b9a:	370c      	adds	r7, #12
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr
 8001ba4:	7fffffc0 	.word	0x7fffffc0

08001ba8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	689a      	ldr	r2, [r3, #8]
 8001bb4:	4b05      	ldr	r3, [pc, #20]	@ (8001bcc <LL_ADC_Disable+0x24>)
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	f043 0202 	orr.w	r2, r3, #2
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001bc0:	bf00      	nop
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr
 8001bcc:	7fffffc0 	.word	0x7fffffc0

08001bd0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	f003 0301 	and.w	r3, r3, #1
 8001be0:	2b01      	cmp	r3, #1
 8001be2:	d101      	bne.n	8001be8 <LL_ADC_IsEnabled+0x18>
 8001be4:	2301      	movs	r3, #1
 8001be6:	e000      	b.n	8001bea <LL_ADC_IsEnabled+0x1a>
 8001be8:	2300      	movs	r3, #0
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	370c      	adds	r7, #12
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr

08001bf6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	b083      	sub	sp, #12
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	2b02      	cmp	r3, #2
 8001c08:	d101      	bne.n	8001c0e <LL_ADC_IsDisableOngoing+0x18>
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e000      	b.n	8001c10 <LL_ADC_IsDisableOngoing+0x1a>
 8001c0e:	2300      	movs	r3, #0
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	370c      	adds	r7, #12
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr

08001c1c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	689a      	ldr	r2, [r3, #8]
 8001c28:	4b05      	ldr	r3, [pc, #20]	@ (8001c40 <LL_ADC_REG_StopConversion+0x24>)
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	f043 0210 	orr.w	r2, r3, #16
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001c34:	bf00      	nop
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr
 8001c40:	7fffffc0 	.word	0x7fffffc0

08001c44 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	f003 0304 	and.w	r3, r3, #4
 8001c54:	2b04      	cmp	r3, #4
 8001c56:	d101      	bne.n	8001c5c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e000      	b.n	8001c5e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001c5c:	2300      	movs	r3, #0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	370c      	adds	r7, #12
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
	...

08001c6c <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	689a      	ldr	r2, [r3, #8]
 8001c78:	4b05      	ldr	r3, [pc, #20]	@ (8001c90 <LL_ADC_INJ_StopConversion+0x24>)
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	f043 0220 	orr.w	r2, r3, #32
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001c84:	bf00      	nop
 8001c86:	370c      	adds	r7, #12
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr
 8001c90:	7fffffc0 	.word	0x7fffffc0

08001c94 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	f003 0308 	and.w	r3, r3, #8
 8001ca4:	2b08      	cmp	r3, #8
 8001ca6:	d101      	bne.n	8001cac <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001ca8:	2301      	movs	r3, #1
 8001caa:	e000      	b.n	8001cae <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001cac:	2300      	movs	r3, #0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	370c      	adds	r7, #12
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
	...

08001cbc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001cbc:	b590      	push	{r4, r7, lr}
 8001cbe:	b089      	sub	sp, #36	@ 0x24
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d101      	bne.n	8001cd6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e18f      	b.n	8001ff6 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	68db      	ldr	r3, [r3, #12]
 8001cda:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d109      	bne.n	8001cf8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ce4:	6878      	ldr	r0, [r7, #4]
 8001ce6:	f7fe fe3b 	bl	8000960 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2200      	movs	r2, #0
 8001cee:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f7ff ff03 	bl	8001b08 <LL_ADC_IsDeepPowerDownEnabled>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d004      	beq.n	8001d12 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f7ff fee9 	bl	8001ae4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7ff ff1e 	bl	8001b58 <LL_ADC_IsInternalRegulatorEnabled>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d114      	bne.n	8001d4c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7ff ff02 	bl	8001b30 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001d2c:	4b87      	ldr	r3, [pc, #540]	@ (8001f4c <HAL_ADC_Init+0x290>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	099b      	lsrs	r3, r3, #6
 8001d32:	4a87      	ldr	r2, [pc, #540]	@ (8001f50 <HAL_ADC_Init+0x294>)
 8001d34:	fba2 2303 	umull	r2, r3, r2, r3
 8001d38:	099b      	lsrs	r3, r3, #6
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001d3e:	e002      	b.n	8001d46 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	3b01      	subs	r3, #1
 8001d44:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001d46:	68bb      	ldr	r3, [r7, #8]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d1f9      	bne.n	8001d40 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7ff ff01 	bl	8001b58 <LL_ADC_IsInternalRegulatorEnabled>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d10d      	bne.n	8001d78 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d60:	f043 0210 	orr.w	r2, r3, #16
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d6c:	f043 0201 	orr.w	r2, r3, #1
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff ff61 	bl	8001c44 <LL_ADC_REG_IsConversionOngoing>
 8001d82:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d88:	f003 0310 	and.w	r3, r3, #16
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	f040 8129 	bne.w	8001fe4 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	f040 8125 	bne.w	8001fe4 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d9e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001da2:	f043 0202 	orr.w	r2, r3, #2
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4618      	mov	r0, r3
 8001db0:	f7ff ff0e 	bl	8001bd0 <LL_ADC_IsEnabled>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d136      	bne.n	8001e28 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a65      	ldr	r2, [pc, #404]	@ (8001f54 <HAL_ADC_Init+0x298>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d004      	beq.n	8001dce <HAL_ADC_Init+0x112>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a63      	ldr	r2, [pc, #396]	@ (8001f58 <HAL_ADC_Init+0x29c>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d10e      	bne.n	8001dec <HAL_ADC_Init+0x130>
 8001dce:	4861      	ldr	r0, [pc, #388]	@ (8001f54 <HAL_ADC_Init+0x298>)
 8001dd0:	f7ff fefe 	bl	8001bd0 <LL_ADC_IsEnabled>
 8001dd4:	4604      	mov	r4, r0
 8001dd6:	4860      	ldr	r0, [pc, #384]	@ (8001f58 <HAL_ADC_Init+0x29c>)
 8001dd8:	f7ff fefa 	bl	8001bd0 <LL_ADC_IsEnabled>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	4323      	orrs	r3, r4
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	bf0c      	ite	eq
 8001de4:	2301      	moveq	r3, #1
 8001de6:	2300      	movne	r3, #0
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	e008      	b.n	8001dfe <HAL_ADC_Init+0x142>
 8001dec:	485b      	ldr	r0, [pc, #364]	@ (8001f5c <HAL_ADC_Init+0x2a0>)
 8001dee:	f7ff feef 	bl	8001bd0 <LL_ADC_IsEnabled>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	bf0c      	ite	eq
 8001df8:	2301      	moveq	r3, #1
 8001dfa:	2300      	movne	r3, #0
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d012      	beq.n	8001e28 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a53      	ldr	r2, [pc, #332]	@ (8001f54 <HAL_ADC_Init+0x298>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d004      	beq.n	8001e16 <HAL_ADC_Init+0x15a>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a51      	ldr	r2, [pc, #324]	@ (8001f58 <HAL_ADC_Init+0x29c>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d101      	bne.n	8001e1a <HAL_ADC_Init+0x15e>
 8001e16:	4a52      	ldr	r2, [pc, #328]	@ (8001f60 <HAL_ADC_Init+0x2a4>)
 8001e18:	e000      	b.n	8001e1c <HAL_ADC_Init+0x160>
 8001e1a:	4a52      	ldr	r2, [pc, #328]	@ (8001f64 <HAL_ADC_Init+0x2a8>)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	4619      	mov	r1, r3
 8001e22:	4610      	mov	r0, r2
 8001e24:	f7ff fce6 	bl	80017f4 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8001e28:	f7ff fcd8 	bl	80017dc <HAL_GetREVID>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d914      	bls.n	8001e60 <HAL_ADC_Init+0x1a4>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	2b10      	cmp	r3, #16
 8001e3c:	d110      	bne.n	8001e60 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	7d5b      	ldrb	r3, [r3, #21]
 8001e42:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001e48:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001e4e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	7f1b      	ldrb	r3, [r3, #28]
 8001e54:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001e56:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001e58:	f043 030c 	orr.w	r3, r3, #12
 8001e5c:	61bb      	str	r3, [r7, #24]
 8001e5e:	e00d      	b.n	8001e7c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	7d5b      	ldrb	r3, [r3, #21]
 8001e64:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001e6a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001e70:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	7f1b      	ldrb	r3, [r3, #28]
 8001e76:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	7f1b      	ldrb	r3, [r3, #28]
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d106      	bne.n	8001e92 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6a1b      	ldr	r3, [r3, #32]
 8001e88:	3b01      	subs	r3, #1
 8001e8a:	045b      	lsls	r3, r3, #17
 8001e8c:	69ba      	ldr	r2, [r7, #24]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d009      	beq.n	8001eae <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e9e:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ea6:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001ea8:	69ba      	ldr	r2, [r7, #24]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	68da      	ldr	r2, [r3, #12]
 8001eb4:	4b2c      	ldr	r3, [pc, #176]	@ (8001f68 <HAL_ADC_Init+0x2ac>)
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	6812      	ldr	r2, [r2, #0]
 8001ebc:	69b9      	ldr	r1, [r7, #24]
 8001ebe:	430b      	orrs	r3, r1
 8001ec0:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7ff febc 	bl	8001c44 <LL_ADC_REG_IsConversionOngoing>
 8001ecc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7ff fede 	bl	8001c94 <LL_ADC_INJ_IsConversionOngoing>
 8001ed8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d15f      	bne.n	8001fa0 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d15c      	bne.n	8001fa0 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	7d1b      	ldrb	r3, [r3, #20]
 8001eea:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	68da      	ldr	r2, [r3, #12]
 8001efa:	4b1c      	ldr	r3, [pc, #112]	@ (8001f6c <HAL_ADC_Init+0x2b0>)
 8001efc:	4013      	ands	r3, r2
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	6812      	ldr	r2, [r2, #0]
 8001f02:	69b9      	ldr	r1, [r7, #24]
 8001f04:	430b      	orrs	r3, r1
 8001f06:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d130      	bne.n	8001f74 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f16:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	691a      	ldr	r2, [r3, #16]
 8001f1e:	4b14      	ldr	r3, [pc, #80]	@ (8001f70 <HAL_ADC_Init+0x2b4>)
 8001f20:	4013      	ands	r3, r2
 8001f22:	687a      	ldr	r2, [r7, #4]
 8001f24:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001f26:	3a01      	subs	r2, #1
 8001f28:	0411      	lsls	r1, r2, #16
 8001f2a:	687a      	ldr	r2, [r7, #4]
 8001f2c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001f2e:	4311      	orrs	r1, r2
 8001f30:	687a      	ldr	r2, [r7, #4]
 8001f32:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001f34:	4311      	orrs	r1, r2
 8001f36:	687a      	ldr	r2, [r7, #4]
 8001f38:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001f3a:	430a      	orrs	r2, r1
 8001f3c:	431a      	orrs	r2, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f042 0201 	orr.w	r2, r2, #1
 8001f46:	611a      	str	r2, [r3, #16]
 8001f48:	e01c      	b.n	8001f84 <HAL_ADC_Init+0x2c8>
 8001f4a:	bf00      	nop
 8001f4c:	24000000 	.word	0x24000000
 8001f50:	053e2d63 	.word	0x053e2d63
 8001f54:	40022000 	.word	0x40022000
 8001f58:	40022100 	.word	0x40022100
 8001f5c:	58026000 	.word	0x58026000
 8001f60:	40022300 	.word	0x40022300
 8001f64:	58026300 	.word	0x58026300
 8001f68:	fff0c003 	.word	0xfff0c003
 8001f6c:	ffffbffc 	.word	0xffffbffc
 8001f70:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	691a      	ldr	r2, [r3, #16]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f022 0201 	bic.w	r2, r2, #1
 8001f82:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	691b      	ldr	r3, [r3, #16]
 8001f8a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	430a      	orrs	r2, r1
 8001f98:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f000 ff9e 	bl	8002edc <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d10c      	bne.n	8001fc2 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fae:	f023 010f 	bic.w	r1, r3, #15
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	699b      	ldr	r3, [r3, #24]
 8001fb6:	1e5a      	subs	r2, r3, #1
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	430a      	orrs	r2, r1
 8001fbe:	631a      	str	r2, [r3, #48]	@ 0x30
 8001fc0:	e007      	b.n	8001fd2 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f022 020f 	bic.w	r2, r2, #15
 8001fd0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fd6:	f023 0303 	bic.w	r3, r3, #3
 8001fda:	f043 0201 	orr.w	r2, r3, #1
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	655a      	str	r2, [r3, #84]	@ 0x54
 8001fe2:	e007      	b.n	8001ff4 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fe8:	f043 0210 	orr.w	r2, r3, #16
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001ff4:	7ffb      	ldrb	r3, [r7, #31]
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3724      	adds	r7, #36	@ 0x24
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd90      	pop	{r4, r7, pc}
 8001ffe:	bf00      	nop

08002000 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b08a      	sub	sp, #40	@ 0x28
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002008:	2300      	movs	r3, #0
 800200a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a87      	ldr	r2, [pc, #540]	@ (8002240 <HAL_ADC_IRQHandler+0x240>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d004      	beq.n	8002030 <HAL_ADC_IRQHandler+0x30>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a86      	ldr	r2, [pc, #536]	@ (8002244 <HAL_ADC_IRQHandler+0x244>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d101      	bne.n	8002034 <HAL_ADC_IRQHandler+0x34>
 8002030:	4b85      	ldr	r3, [pc, #532]	@ (8002248 <HAL_ADC_IRQHandler+0x248>)
 8002032:	e000      	b.n	8002036 <HAL_ADC_IRQHandler+0x36>
 8002034:	4b85      	ldr	r3, [pc, #532]	@ (800224c <HAL_ADC_IRQHandler+0x24c>)
 8002036:	4618      	mov	r0, r3
 8002038:	f7ff fd38 	bl	8001aac <LL_ADC_GetMultimode>
 800203c:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	f003 0302 	and.w	r3, r3, #2
 8002044:	2b00      	cmp	r3, #0
 8002046:	d017      	beq.n	8002078 <HAL_ADC_IRQHandler+0x78>
 8002048:	69bb      	ldr	r3, [r7, #24]
 800204a:	f003 0302 	and.w	r3, r3, #2
 800204e:	2b00      	cmp	r3, #0
 8002050:	d012      	beq.n	8002078 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002056:	f003 0310 	and.w	r3, r3, #16
 800205a:	2b00      	cmp	r3, #0
 800205c:	d105      	bne.n	800206a <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002062:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f001 fae2 	bl	8003634 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2202      	movs	r2, #2
 8002076:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	f003 0304 	and.w	r3, r3, #4
 800207e:	2b00      	cmp	r3, #0
 8002080:	d004      	beq.n	800208c <HAL_ADC_IRQHandler+0x8c>
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	f003 0304 	and.w	r3, r3, #4
 8002088:	2b00      	cmp	r3, #0
 800208a:	d10a      	bne.n	80020a2 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002092:	2b00      	cmp	r3, #0
 8002094:	f000 8083 	beq.w	800219e <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002098:	69bb      	ldr	r3, [r7, #24]
 800209a:	f003 0308 	and.w	r3, r3, #8
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d07d      	beq.n	800219e <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020a6:	f003 0310 	and.w	r3, r3, #16
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d105      	bne.n	80020ba <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020b2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4618      	mov	r0, r3
 80020c0:	f7ff fc53 	bl	800196a <LL_ADC_REG_IsTriggerSourceSWStart>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d062      	beq.n	8002190 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a5d      	ldr	r2, [pc, #372]	@ (8002244 <HAL_ADC_IRQHandler+0x244>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d002      	beq.n	80020da <HAL_ADC_IRQHandler+0xda>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	e000      	b.n	80020dc <HAL_ADC_IRQHandler+0xdc>
 80020da:	4b59      	ldr	r3, [pc, #356]	@ (8002240 <HAL_ADC_IRQHandler+0x240>)
 80020dc:	687a      	ldr	r2, [r7, #4]
 80020de:	6812      	ldr	r2, [r2, #0]
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d008      	beq.n	80020f6 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d005      	beq.n	80020f6 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	2b05      	cmp	r3, #5
 80020ee:	d002      	beq.n	80020f6 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	2b09      	cmp	r3, #9
 80020f4:	d104      	bne.n	8002100 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	623b      	str	r3, [r7, #32]
 80020fe:	e00c      	b.n	800211a <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a4f      	ldr	r2, [pc, #316]	@ (8002244 <HAL_ADC_IRQHandler+0x244>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d002      	beq.n	8002110 <HAL_ADC_IRQHandler+0x110>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	e000      	b.n	8002112 <HAL_ADC_IRQHandler+0x112>
 8002110:	4b4b      	ldr	r3, [pc, #300]	@ (8002240 <HAL_ADC_IRQHandler+0x240>)
 8002112:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	68db      	ldr	r3, [r3, #12]
 8002118:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800211a:	6a3b      	ldr	r3, [r7, #32]
 800211c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d135      	bne.n	8002190 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0308 	and.w	r3, r3, #8
 800212e:	2b08      	cmp	r3, #8
 8002130:	d12e      	bne.n	8002190 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4618      	mov	r0, r3
 8002138:	f7ff fd84 	bl	8001c44 <LL_ADC_REG_IsConversionOngoing>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d11a      	bne.n	8002178 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	685a      	ldr	r2, [r3, #4]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f022 020c 	bic.w	r2, r2, #12
 8002150:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002156:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002162:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d112      	bne.n	8002190 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800216e:	f043 0201 	orr.w	r2, r3, #1
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	655a      	str	r2, [r3, #84]	@ 0x54
 8002176:	e00b      	b.n	8002190 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800217c:	f043 0210 	orr.w	r2, r3, #16
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002188:	f043 0201 	orr.w	r2, r3, #1
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	f7ff f82d 	bl	80011f0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	220c      	movs	r2, #12
 800219c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	f003 0320 	and.w	r3, r3, #32
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d004      	beq.n	80021b2 <HAL_ADC_IRQHandler+0x1b2>
 80021a8:	69bb      	ldr	r3, [r7, #24]
 80021aa:	f003 0320 	and.w	r3, r3, #32
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d10b      	bne.n	80021ca <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	f000 80a0 	beq.w	80022fe <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	f000 809a 	beq.w	80022fe <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021ce:	f003 0310 	and.w	r3, r3, #16
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d105      	bne.n	80021e2 <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021da:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4618      	mov	r0, r3
 80021e8:	f7ff fbfe 	bl	80019e8 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80021ec:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7ff fbb9 	bl	800196a <LL_ADC_REG_IsTriggerSourceSWStart>
 80021f8:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a11      	ldr	r2, [pc, #68]	@ (8002244 <HAL_ADC_IRQHandler+0x244>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d002      	beq.n	800220a <HAL_ADC_IRQHandler+0x20a>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	e000      	b.n	800220c <HAL_ADC_IRQHandler+0x20c>
 800220a:	4b0d      	ldr	r3, [pc, #52]	@ (8002240 <HAL_ADC_IRQHandler+0x240>)
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	6812      	ldr	r2, [r2, #0]
 8002210:	4293      	cmp	r3, r2
 8002212:	d008      	beq.n	8002226 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d005      	beq.n	8002226 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	2b06      	cmp	r3, #6
 800221e:	d002      	beq.n	8002226 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	2b07      	cmp	r3, #7
 8002224:	d104      	bne.n	8002230 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	623b      	str	r3, [r7, #32]
 800222e:	e014      	b.n	800225a <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a03      	ldr	r2, [pc, #12]	@ (8002244 <HAL_ADC_IRQHandler+0x244>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d00a      	beq.n	8002250 <HAL_ADC_IRQHandler+0x250>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	e008      	b.n	8002252 <HAL_ADC_IRQHandler+0x252>
 8002240:	40022000 	.word	0x40022000
 8002244:	40022100 	.word	0x40022100
 8002248:	40022300 	.word	0x40022300
 800224c:	58026300 	.word	0x58026300
 8002250:	4b84      	ldr	r3, [pc, #528]	@ (8002464 <HAL_ADC_IRQHandler+0x464>)
 8002252:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d047      	beq.n	80022f0 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002260:	6a3b      	ldr	r3, [r7, #32]
 8002262:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002266:	2b00      	cmp	r3, #0
 8002268:	d007      	beq.n	800227a <HAL_ADC_IRQHandler+0x27a>
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d03f      	beq.n	80022f0 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002270:	6a3b      	ldr	r3, [r7, #32]
 8002272:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002276:	2b00      	cmp	r3, #0
 8002278:	d13a      	bne.n	80022f0 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002284:	2b40      	cmp	r3, #64	@ 0x40
 8002286:	d133      	bne.n	80022f0 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002288:	6a3b      	ldr	r3, [r7, #32]
 800228a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d12e      	bne.n	80022f0 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4618      	mov	r0, r3
 8002298:	f7ff fcfc 	bl	8001c94 <LL_ADC_INJ_IsConversionOngoing>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d11a      	bne.n	80022d8 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	685a      	ldr	r2, [r3, #4]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80022b0:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022b6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d112      	bne.n	80022f0 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022ce:	f043 0201 	orr.w	r2, r3, #1
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	655a      	str	r2, [r3, #84]	@ 0x54
 80022d6:	e00b      	b.n	80022f0 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022dc:	f043 0210 	orr.w	r2, r3, #16
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022e8:	f043 0201 	orr.w	r2, r3, #1
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	f001 f977 	bl	80035e4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	2260      	movs	r2, #96	@ 0x60
 80022fc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002304:	2b00      	cmp	r3, #0
 8002306:	d011      	beq.n	800232c <HAL_ADC_IRQHandler+0x32c>
 8002308:	69bb      	ldr	r3, [r7, #24]
 800230a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800230e:	2b00      	cmp	r3, #0
 8002310:	d00c      	beq.n	800232c <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002316:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f000 f8a8 	bl	8002474 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2280      	movs	r2, #128	@ 0x80
 800232a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002332:	2b00      	cmp	r3, #0
 8002334:	d012      	beq.n	800235c <HAL_ADC_IRQHandler+0x35c>
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800233c:	2b00      	cmp	r3, #0
 800233e:	d00d      	beq.n	800235c <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002344:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f001 f95d 	bl	800360c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800235a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002362:	2b00      	cmp	r3, #0
 8002364:	d012      	beq.n	800238c <HAL_ADC_IRQHandler+0x38c>
 8002366:	69bb      	ldr	r3, [r7, #24]
 8002368:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800236c:	2b00      	cmp	r3, #0
 800236e:	d00d      	beq.n	800238c <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002374:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f001 f94f 	bl	8003620 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800238a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	f003 0310 	and.w	r3, r3, #16
 8002392:	2b00      	cmp	r3, #0
 8002394:	d043      	beq.n	800241e <HAL_ADC_IRQHandler+0x41e>
 8002396:	69bb      	ldr	r3, [r7, #24]
 8002398:	f003 0310 	and.w	r3, r3, #16
 800239c:	2b00      	cmp	r3, #0
 800239e:	d03e      	beq.n	800241e <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d102      	bne.n	80023ae <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 80023a8:	2301      	movs	r3, #1
 80023aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80023ac:	e021      	b.n	80023f2 <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d015      	beq.n	80023e0 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a2a      	ldr	r2, [pc, #168]	@ (8002464 <HAL_ADC_IRQHandler+0x464>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d004      	beq.n	80023c8 <HAL_ADC_IRQHandler+0x3c8>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a29      	ldr	r2, [pc, #164]	@ (8002468 <HAL_ADC_IRQHandler+0x468>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d101      	bne.n	80023cc <HAL_ADC_IRQHandler+0x3cc>
 80023c8:	4b28      	ldr	r3, [pc, #160]	@ (800246c <HAL_ADC_IRQHandler+0x46c>)
 80023ca:	e000      	b.n	80023ce <HAL_ADC_IRQHandler+0x3ce>
 80023cc:	4b28      	ldr	r3, [pc, #160]	@ (8002470 <HAL_ADC_IRQHandler+0x470>)
 80023ce:	4618      	mov	r0, r3
 80023d0:	f7ff fb7a 	bl	8001ac8 <LL_ADC_GetMultiDMATransfer>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d00b      	beq.n	80023f2 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 80023da:	2301      	movs	r3, #1
 80023dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80023de:	e008      	b.n	80023f2 <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	68db      	ldr	r3, [r3, #12]
 80023e6:	f003 0303 	and.w	r3, r3, #3
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 80023ee:	2301      	movs	r3, #1
 80023f0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80023f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d10e      	bne.n	8002416 <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023fc:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002408:	f043 0202 	orr.w	r2, r3, #2
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f7fe ff1d 	bl	8001250 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2210      	movs	r2, #16
 800241c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002424:	2b00      	cmp	r3, #0
 8002426:	d018      	beq.n	800245a <HAL_ADC_IRQHandler+0x45a>
 8002428:	69bb      	ldr	r3, [r7, #24]
 800242a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800242e:	2b00      	cmp	r3, #0
 8002430:	d013      	beq.n	800245a <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002436:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002442:	f043 0208 	orr.w	r2, r3, #8
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002452:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f001 f8cf 	bl	80035f8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800245a:	bf00      	nop
 800245c:	3728      	adds	r7, #40	@ 0x28
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	40022000 	.word	0x40022000
 8002468:	40022100 	.word	0x40022100
 800246c:	40022300 	.word	0x40022300
 8002470:	58026300 	.word	0x58026300

08002474 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800247c:	bf00      	nop
 800247e:	370c      	adds	r7, #12
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr

08002488 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002488:	b590      	push	{r4, r7, lr}
 800248a:	b08d      	sub	sp, #52	@ 0x34
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002492:	2300      	movs	r3, #0
 8002494:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002498:	2300      	movs	r3, #0
 800249a:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	4a65      	ldr	r2, [pc, #404]	@ (8002638 <HAL_ADC_ConfigChannel+0x1b0>)
 80024a2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d101      	bne.n	80024b2 <HAL_ADC_ConfigChannel+0x2a>
 80024ae:	2302      	movs	r3, #2
 80024b0:	e2c7      	b.n	8002a42 <HAL_ADC_ConfigChannel+0x5ba>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2201      	movs	r2, #1
 80024b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4618      	mov	r0, r3
 80024c0:	f7ff fbc0 	bl	8001c44 <LL_ADC_REG_IsConversionOngoing>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	f040 82ac 	bne.w	8002a24 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	db2c      	blt.n	800252e <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d108      	bne.n	80024f2 <HAL_ADC_ConfigChannel+0x6a>
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	0e9b      	lsrs	r3, r3, #26
 80024e6:	f003 031f 	and.w	r3, r3, #31
 80024ea:	2201      	movs	r2, #1
 80024ec:	fa02 f303 	lsl.w	r3, r2, r3
 80024f0:	e016      	b.n	8002520 <HAL_ADC_ConfigChannel+0x98>
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	fa93 f3a3 	rbit	r3, r3
 80024fe:	613b      	str	r3, [r7, #16]
  return result;
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d101      	bne.n	800250e <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 800250a:	2320      	movs	r3, #32
 800250c:	e003      	b.n	8002516 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	fab3 f383 	clz	r3, r3
 8002514:	b2db      	uxtb	r3, r3
 8002516:	f003 031f 	and.w	r3, r3, #31
 800251a:	2201      	movs	r2, #1
 800251c:	fa02 f303 	lsl.w	r3, r2, r3
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	6812      	ldr	r2, [r2, #0]
 8002524:	69d1      	ldr	r1, [r2, #28]
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	6812      	ldr	r2, [r2, #0]
 800252a:	430b      	orrs	r3, r1
 800252c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6818      	ldr	r0, [r3, #0]
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	6859      	ldr	r1, [r3, #4]
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	461a      	mov	r2, r3
 800253c:	f7ff fa28 	bl	8001990 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4618      	mov	r0, r3
 8002546:	f7ff fb7d 	bl	8001c44 <LL_ADC_REG_IsConversionOngoing>
 800254a:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4618      	mov	r0, r3
 8002552:	f7ff fb9f 	bl	8001c94 <LL_ADC_INJ_IsConversionOngoing>
 8002556:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800255a:	2b00      	cmp	r3, #0
 800255c:	f040 80b8 	bne.w	80026d0 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002562:	2b00      	cmp	r3, #0
 8002564:	f040 80b4 	bne.w	80026d0 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6818      	ldr	r0, [r3, #0]
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	6819      	ldr	r1, [r3, #0]
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	461a      	mov	r2, r3
 8002576:	f7ff fa4a 	bl	8001a0e <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800257a:	4b30      	ldr	r3, [pc, #192]	@ (800263c <HAL_ADC_ConfigChannel+0x1b4>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002582:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002586:	d10b      	bne.n	80025a0 <HAL_ADC_ConfigChannel+0x118>
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	695a      	ldr	r2, [r3, #20]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	68db      	ldr	r3, [r3, #12]
 8002592:	089b      	lsrs	r3, r3, #2
 8002594:	f003 0307 	and.w	r3, r3, #7
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	fa02 f303 	lsl.w	r3, r2, r3
 800259e:	e01d      	b.n	80025dc <HAL_ADC_ConfigChannel+0x154>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	f003 0310 	and.w	r3, r3, #16
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d10b      	bne.n	80025c6 <HAL_ADC_ConfigChannel+0x13e>
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	695a      	ldr	r2, [r3, #20]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	089b      	lsrs	r3, r3, #2
 80025ba:	f003 0307 	and.w	r3, r3, #7
 80025be:	005b      	lsls	r3, r3, #1
 80025c0:	fa02 f303 	lsl.w	r3, r2, r3
 80025c4:	e00a      	b.n	80025dc <HAL_ADC_ConfigChannel+0x154>
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	695a      	ldr	r2, [r3, #20]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	089b      	lsrs	r3, r3, #2
 80025d2:	f003 0304 	and.w	r3, r3, #4
 80025d6:	005b      	lsls	r3, r3, #1
 80025d8:	fa02 f303 	lsl.w	r3, r2, r3
 80025dc:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	691b      	ldr	r3, [r3, #16]
 80025e2:	2b04      	cmp	r3, #4
 80025e4:	d02c      	beq.n	8002640 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6818      	ldr	r0, [r3, #0]
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	6919      	ldr	r1, [r3, #16]
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	6a3b      	ldr	r3, [r7, #32]
 80025f4:	f7ff f965 	bl	80018c2 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6818      	ldr	r0, [r3, #0]
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	6919      	ldr	r1, [r3, #16]
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	7e5b      	ldrb	r3, [r3, #25]
 8002604:	2b01      	cmp	r3, #1
 8002606:	d102      	bne.n	800260e <HAL_ADC_ConfigChannel+0x186>
 8002608:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800260c:	e000      	b.n	8002610 <HAL_ADC_ConfigChannel+0x188>
 800260e:	2300      	movs	r3, #0
 8002610:	461a      	mov	r2, r3
 8002612:	f7ff f98f 	bl	8001934 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6818      	ldr	r0, [r3, #0]
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	6919      	ldr	r1, [r3, #16]
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	7e1b      	ldrb	r3, [r3, #24]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d102      	bne.n	800262c <HAL_ADC_ConfigChannel+0x1a4>
 8002626:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800262a:	e000      	b.n	800262e <HAL_ADC_ConfigChannel+0x1a6>
 800262c:	2300      	movs	r3, #0
 800262e:	461a      	mov	r2, r3
 8002630:	f7ff f967 	bl	8001902 <LL_ADC_SetDataRightShift>
 8002634:	e04c      	b.n	80026d0 <HAL_ADC_ConfigChannel+0x248>
 8002636:	bf00      	nop
 8002638:	47ff0000 	.word	0x47ff0000
 800263c:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002646:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	069b      	lsls	r3, r3, #26
 8002650:	429a      	cmp	r2, r3
 8002652:	d107      	bne.n	8002664 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002662:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800266a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	069b      	lsls	r3, r3, #26
 8002674:	429a      	cmp	r2, r3
 8002676:	d107      	bne.n	8002688 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002686:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800268e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	069b      	lsls	r3, r3, #26
 8002698:	429a      	cmp	r2, r3
 800269a:	d107      	bne.n	80026ac <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80026aa:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80026b2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	069b      	lsls	r3, r3, #26
 80026bc:	429a      	cmp	r2, r3
 80026be:	d107      	bne.n	80026d0 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80026ce:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7ff fa7b 	bl	8001bd0 <LL_ADC_IsEnabled>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	f040 81aa 	bne.w	8002a36 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6818      	ldr	r0, [r3, #0]
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	6819      	ldr	r1, [r3, #0]
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	461a      	mov	r2, r3
 80026f0:	f7ff f9b8 	bl	8001a64 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	4a87      	ldr	r2, [pc, #540]	@ (8002918 <HAL_ADC_ConfigChannel+0x490>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	f040 809a 	bne.w	8002834 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4984      	ldr	r1, [pc, #528]	@ (800291c <HAL_ADC_ConfigChannel+0x494>)
 800270a:	428b      	cmp	r3, r1
 800270c:	d147      	bne.n	800279e <HAL_ADC_ConfigChannel+0x316>
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4983      	ldr	r1, [pc, #524]	@ (8002920 <HAL_ADC_ConfigChannel+0x498>)
 8002714:	428b      	cmp	r3, r1
 8002716:	d040      	beq.n	800279a <HAL_ADC_ConfigChannel+0x312>
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4981      	ldr	r1, [pc, #516]	@ (8002924 <HAL_ADC_ConfigChannel+0x49c>)
 800271e:	428b      	cmp	r3, r1
 8002720:	d039      	beq.n	8002796 <HAL_ADC_ConfigChannel+0x30e>
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4980      	ldr	r1, [pc, #512]	@ (8002928 <HAL_ADC_ConfigChannel+0x4a0>)
 8002728:	428b      	cmp	r3, r1
 800272a:	d032      	beq.n	8002792 <HAL_ADC_ConfigChannel+0x30a>
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	497e      	ldr	r1, [pc, #504]	@ (800292c <HAL_ADC_ConfigChannel+0x4a4>)
 8002732:	428b      	cmp	r3, r1
 8002734:	d02b      	beq.n	800278e <HAL_ADC_ConfigChannel+0x306>
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	497d      	ldr	r1, [pc, #500]	@ (8002930 <HAL_ADC_ConfigChannel+0x4a8>)
 800273c:	428b      	cmp	r3, r1
 800273e:	d024      	beq.n	800278a <HAL_ADC_ConfigChannel+0x302>
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	497b      	ldr	r1, [pc, #492]	@ (8002934 <HAL_ADC_ConfigChannel+0x4ac>)
 8002746:	428b      	cmp	r3, r1
 8002748:	d01d      	beq.n	8002786 <HAL_ADC_ConfigChannel+0x2fe>
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	497a      	ldr	r1, [pc, #488]	@ (8002938 <HAL_ADC_ConfigChannel+0x4b0>)
 8002750:	428b      	cmp	r3, r1
 8002752:	d016      	beq.n	8002782 <HAL_ADC_ConfigChannel+0x2fa>
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4978      	ldr	r1, [pc, #480]	@ (800293c <HAL_ADC_ConfigChannel+0x4b4>)
 800275a:	428b      	cmp	r3, r1
 800275c:	d00f      	beq.n	800277e <HAL_ADC_ConfigChannel+0x2f6>
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4977      	ldr	r1, [pc, #476]	@ (8002940 <HAL_ADC_ConfigChannel+0x4b8>)
 8002764:	428b      	cmp	r3, r1
 8002766:	d008      	beq.n	800277a <HAL_ADC_ConfigChannel+0x2f2>
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4975      	ldr	r1, [pc, #468]	@ (8002944 <HAL_ADC_ConfigChannel+0x4bc>)
 800276e:	428b      	cmp	r3, r1
 8002770:	d101      	bne.n	8002776 <HAL_ADC_ConfigChannel+0x2ee>
 8002772:	4b75      	ldr	r3, [pc, #468]	@ (8002948 <HAL_ADC_ConfigChannel+0x4c0>)
 8002774:	e05a      	b.n	800282c <HAL_ADC_ConfigChannel+0x3a4>
 8002776:	2300      	movs	r3, #0
 8002778:	e058      	b.n	800282c <HAL_ADC_ConfigChannel+0x3a4>
 800277a:	4b74      	ldr	r3, [pc, #464]	@ (800294c <HAL_ADC_ConfigChannel+0x4c4>)
 800277c:	e056      	b.n	800282c <HAL_ADC_ConfigChannel+0x3a4>
 800277e:	4b74      	ldr	r3, [pc, #464]	@ (8002950 <HAL_ADC_ConfigChannel+0x4c8>)
 8002780:	e054      	b.n	800282c <HAL_ADC_ConfigChannel+0x3a4>
 8002782:	4b6e      	ldr	r3, [pc, #440]	@ (800293c <HAL_ADC_ConfigChannel+0x4b4>)
 8002784:	e052      	b.n	800282c <HAL_ADC_ConfigChannel+0x3a4>
 8002786:	4b6c      	ldr	r3, [pc, #432]	@ (8002938 <HAL_ADC_ConfigChannel+0x4b0>)
 8002788:	e050      	b.n	800282c <HAL_ADC_ConfigChannel+0x3a4>
 800278a:	4b72      	ldr	r3, [pc, #456]	@ (8002954 <HAL_ADC_ConfigChannel+0x4cc>)
 800278c:	e04e      	b.n	800282c <HAL_ADC_ConfigChannel+0x3a4>
 800278e:	4b72      	ldr	r3, [pc, #456]	@ (8002958 <HAL_ADC_ConfigChannel+0x4d0>)
 8002790:	e04c      	b.n	800282c <HAL_ADC_ConfigChannel+0x3a4>
 8002792:	4b72      	ldr	r3, [pc, #456]	@ (800295c <HAL_ADC_ConfigChannel+0x4d4>)
 8002794:	e04a      	b.n	800282c <HAL_ADC_ConfigChannel+0x3a4>
 8002796:	4b72      	ldr	r3, [pc, #456]	@ (8002960 <HAL_ADC_ConfigChannel+0x4d8>)
 8002798:	e048      	b.n	800282c <HAL_ADC_ConfigChannel+0x3a4>
 800279a:	2301      	movs	r3, #1
 800279c:	e046      	b.n	800282c <HAL_ADC_ConfigChannel+0x3a4>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4970      	ldr	r1, [pc, #448]	@ (8002964 <HAL_ADC_ConfigChannel+0x4dc>)
 80027a4:	428b      	cmp	r3, r1
 80027a6:	d140      	bne.n	800282a <HAL_ADC_ConfigChannel+0x3a2>
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	495c      	ldr	r1, [pc, #368]	@ (8002920 <HAL_ADC_ConfigChannel+0x498>)
 80027ae:	428b      	cmp	r3, r1
 80027b0:	d039      	beq.n	8002826 <HAL_ADC_ConfigChannel+0x39e>
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	495b      	ldr	r1, [pc, #364]	@ (8002924 <HAL_ADC_ConfigChannel+0x49c>)
 80027b8:	428b      	cmp	r3, r1
 80027ba:	d032      	beq.n	8002822 <HAL_ADC_ConfigChannel+0x39a>
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4959      	ldr	r1, [pc, #356]	@ (8002928 <HAL_ADC_ConfigChannel+0x4a0>)
 80027c2:	428b      	cmp	r3, r1
 80027c4:	d02b      	beq.n	800281e <HAL_ADC_ConfigChannel+0x396>
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4958      	ldr	r1, [pc, #352]	@ (800292c <HAL_ADC_ConfigChannel+0x4a4>)
 80027cc:	428b      	cmp	r3, r1
 80027ce:	d024      	beq.n	800281a <HAL_ADC_ConfigChannel+0x392>
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4956      	ldr	r1, [pc, #344]	@ (8002930 <HAL_ADC_ConfigChannel+0x4a8>)
 80027d6:	428b      	cmp	r3, r1
 80027d8:	d01d      	beq.n	8002816 <HAL_ADC_ConfigChannel+0x38e>
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4955      	ldr	r1, [pc, #340]	@ (8002934 <HAL_ADC_ConfigChannel+0x4ac>)
 80027e0:	428b      	cmp	r3, r1
 80027e2:	d016      	beq.n	8002812 <HAL_ADC_ConfigChannel+0x38a>
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4953      	ldr	r1, [pc, #332]	@ (8002938 <HAL_ADC_ConfigChannel+0x4b0>)
 80027ea:	428b      	cmp	r3, r1
 80027ec:	d00f      	beq.n	800280e <HAL_ADC_ConfigChannel+0x386>
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4952      	ldr	r1, [pc, #328]	@ (800293c <HAL_ADC_ConfigChannel+0x4b4>)
 80027f4:	428b      	cmp	r3, r1
 80027f6:	d008      	beq.n	800280a <HAL_ADC_ConfigChannel+0x382>
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4951      	ldr	r1, [pc, #324]	@ (8002944 <HAL_ADC_ConfigChannel+0x4bc>)
 80027fe:	428b      	cmp	r3, r1
 8002800:	d101      	bne.n	8002806 <HAL_ADC_ConfigChannel+0x37e>
 8002802:	4b51      	ldr	r3, [pc, #324]	@ (8002948 <HAL_ADC_ConfigChannel+0x4c0>)
 8002804:	e012      	b.n	800282c <HAL_ADC_ConfigChannel+0x3a4>
 8002806:	2300      	movs	r3, #0
 8002808:	e010      	b.n	800282c <HAL_ADC_ConfigChannel+0x3a4>
 800280a:	4b51      	ldr	r3, [pc, #324]	@ (8002950 <HAL_ADC_ConfigChannel+0x4c8>)
 800280c:	e00e      	b.n	800282c <HAL_ADC_ConfigChannel+0x3a4>
 800280e:	4b4b      	ldr	r3, [pc, #300]	@ (800293c <HAL_ADC_ConfigChannel+0x4b4>)
 8002810:	e00c      	b.n	800282c <HAL_ADC_ConfigChannel+0x3a4>
 8002812:	4b49      	ldr	r3, [pc, #292]	@ (8002938 <HAL_ADC_ConfigChannel+0x4b0>)
 8002814:	e00a      	b.n	800282c <HAL_ADC_ConfigChannel+0x3a4>
 8002816:	4b4f      	ldr	r3, [pc, #316]	@ (8002954 <HAL_ADC_ConfigChannel+0x4cc>)
 8002818:	e008      	b.n	800282c <HAL_ADC_ConfigChannel+0x3a4>
 800281a:	4b4f      	ldr	r3, [pc, #316]	@ (8002958 <HAL_ADC_ConfigChannel+0x4d0>)
 800281c:	e006      	b.n	800282c <HAL_ADC_ConfigChannel+0x3a4>
 800281e:	4b4f      	ldr	r3, [pc, #316]	@ (800295c <HAL_ADC_ConfigChannel+0x4d4>)
 8002820:	e004      	b.n	800282c <HAL_ADC_ConfigChannel+0x3a4>
 8002822:	4b4f      	ldr	r3, [pc, #316]	@ (8002960 <HAL_ADC_ConfigChannel+0x4d8>)
 8002824:	e002      	b.n	800282c <HAL_ADC_ConfigChannel+0x3a4>
 8002826:	2301      	movs	r3, #1
 8002828:	e000      	b.n	800282c <HAL_ADC_ConfigChannel+0x3a4>
 800282a:	2300      	movs	r3, #0
 800282c:	4619      	mov	r1, r3
 800282e:	4610      	mov	r0, r2
 8002830:	f7ff f814 	bl	800185c <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2b00      	cmp	r3, #0
 800283a:	f280 80fc 	bge.w	8002a36 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a36      	ldr	r2, [pc, #216]	@ (800291c <HAL_ADC_ConfigChannel+0x494>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d004      	beq.n	8002852 <HAL_ADC_ConfigChannel+0x3ca>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a45      	ldr	r2, [pc, #276]	@ (8002964 <HAL_ADC_ConfigChannel+0x4dc>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d101      	bne.n	8002856 <HAL_ADC_ConfigChannel+0x3ce>
 8002852:	4b45      	ldr	r3, [pc, #276]	@ (8002968 <HAL_ADC_ConfigChannel+0x4e0>)
 8002854:	e000      	b.n	8002858 <HAL_ADC_ConfigChannel+0x3d0>
 8002856:	4b45      	ldr	r3, [pc, #276]	@ (800296c <HAL_ADC_ConfigChannel+0x4e4>)
 8002858:	4618      	mov	r0, r3
 800285a:	f7fe fff1 	bl	8001840 <LL_ADC_GetCommonPathInternalCh>
 800285e:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a2d      	ldr	r2, [pc, #180]	@ (800291c <HAL_ADC_ConfigChannel+0x494>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d004      	beq.n	8002874 <HAL_ADC_ConfigChannel+0x3ec>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a3d      	ldr	r2, [pc, #244]	@ (8002964 <HAL_ADC_ConfigChannel+0x4dc>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d10e      	bne.n	8002892 <HAL_ADC_ConfigChannel+0x40a>
 8002874:	4829      	ldr	r0, [pc, #164]	@ (800291c <HAL_ADC_ConfigChannel+0x494>)
 8002876:	f7ff f9ab 	bl	8001bd0 <LL_ADC_IsEnabled>
 800287a:	4604      	mov	r4, r0
 800287c:	4839      	ldr	r0, [pc, #228]	@ (8002964 <HAL_ADC_ConfigChannel+0x4dc>)
 800287e:	f7ff f9a7 	bl	8001bd0 <LL_ADC_IsEnabled>
 8002882:	4603      	mov	r3, r0
 8002884:	4323      	orrs	r3, r4
 8002886:	2b00      	cmp	r3, #0
 8002888:	bf0c      	ite	eq
 800288a:	2301      	moveq	r3, #1
 800288c:	2300      	movne	r3, #0
 800288e:	b2db      	uxtb	r3, r3
 8002890:	e008      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x41c>
 8002892:	4837      	ldr	r0, [pc, #220]	@ (8002970 <HAL_ADC_ConfigChannel+0x4e8>)
 8002894:	f7ff f99c 	bl	8001bd0 <LL_ADC_IsEnabled>
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	bf0c      	ite	eq
 800289e:	2301      	moveq	r3, #1
 80028a0:	2300      	movne	r3, #0
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	f000 80b3 	beq.w	8002a10 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a31      	ldr	r2, [pc, #196]	@ (8002974 <HAL_ADC_ConfigChannel+0x4ec>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d165      	bne.n	8002980 <HAL_ADC_ConfigChannel+0x4f8>
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d160      	bne.n	8002980 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a2b      	ldr	r2, [pc, #172]	@ (8002970 <HAL_ADC_ConfigChannel+0x4e8>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	f040 80b6 	bne.w	8002a36 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a13      	ldr	r2, [pc, #76]	@ (800291c <HAL_ADC_ConfigChannel+0x494>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d004      	beq.n	80028de <HAL_ADC_ConfigChannel+0x456>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a22      	ldr	r2, [pc, #136]	@ (8002964 <HAL_ADC_ConfigChannel+0x4dc>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d101      	bne.n	80028e2 <HAL_ADC_ConfigChannel+0x45a>
 80028de:	4a22      	ldr	r2, [pc, #136]	@ (8002968 <HAL_ADC_ConfigChannel+0x4e0>)
 80028e0:	e000      	b.n	80028e4 <HAL_ADC_ConfigChannel+0x45c>
 80028e2:	4a22      	ldr	r2, [pc, #136]	@ (800296c <HAL_ADC_ConfigChannel+0x4e4>)
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80028ea:	4619      	mov	r1, r3
 80028ec:	4610      	mov	r0, r2
 80028ee:	f7fe ff94 	bl	800181a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80028f2:	4b21      	ldr	r3, [pc, #132]	@ (8002978 <HAL_ADC_ConfigChannel+0x4f0>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	099b      	lsrs	r3, r3, #6
 80028f8:	4a20      	ldr	r2, [pc, #128]	@ (800297c <HAL_ADC_ConfigChannel+0x4f4>)
 80028fa:	fba2 2303 	umull	r2, r3, r2, r3
 80028fe:	099b      	lsrs	r3, r3, #6
 8002900:	3301      	adds	r3, #1
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002906:	e002      	b.n	800290e <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	3b01      	subs	r3, #1
 800290c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d1f9      	bne.n	8002908 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002914:	e08f      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x5ae>
 8002916:	bf00      	nop
 8002918:	47ff0000 	.word	0x47ff0000
 800291c:	40022000 	.word	0x40022000
 8002920:	04300002 	.word	0x04300002
 8002924:	08600004 	.word	0x08600004
 8002928:	0c900008 	.word	0x0c900008
 800292c:	10c00010 	.word	0x10c00010
 8002930:	14f00020 	.word	0x14f00020
 8002934:	2a000400 	.word	0x2a000400
 8002938:	2e300800 	.word	0x2e300800
 800293c:	32601000 	.word	0x32601000
 8002940:	43210000 	.word	0x43210000
 8002944:	4b840000 	.word	0x4b840000
 8002948:	4fb80000 	.word	0x4fb80000
 800294c:	47520000 	.word	0x47520000
 8002950:	36902000 	.word	0x36902000
 8002954:	25b00200 	.word	0x25b00200
 8002958:	21800100 	.word	0x21800100
 800295c:	1d500080 	.word	0x1d500080
 8002960:	19200040 	.word	0x19200040
 8002964:	40022100 	.word	0x40022100
 8002968:	40022300 	.word	0x40022300
 800296c:	58026300 	.word	0x58026300
 8002970:	58026000 	.word	0x58026000
 8002974:	cb840000 	.word	0xcb840000
 8002978:	24000000 	.word	0x24000000
 800297c:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a31      	ldr	r2, [pc, #196]	@ (8002a4c <HAL_ADC_ConfigChannel+0x5c4>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d11e      	bne.n	80029c8 <HAL_ADC_ConfigChannel+0x540>
 800298a:	69fb      	ldr	r3, [r7, #28]
 800298c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002990:	2b00      	cmp	r3, #0
 8002992:	d119      	bne.n	80029c8 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a2d      	ldr	r2, [pc, #180]	@ (8002a50 <HAL_ADC_ConfigChannel+0x5c8>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d14b      	bne.n	8002a36 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a2c      	ldr	r2, [pc, #176]	@ (8002a54 <HAL_ADC_ConfigChannel+0x5cc>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d004      	beq.n	80029b2 <HAL_ADC_ConfigChannel+0x52a>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a2a      	ldr	r2, [pc, #168]	@ (8002a58 <HAL_ADC_ConfigChannel+0x5d0>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d101      	bne.n	80029b6 <HAL_ADC_ConfigChannel+0x52e>
 80029b2:	4a2a      	ldr	r2, [pc, #168]	@ (8002a5c <HAL_ADC_ConfigChannel+0x5d4>)
 80029b4:	e000      	b.n	80029b8 <HAL_ADC_ConfigChannel+0x530>
 80029b6:	4a2a      	ldr	r2, [pc, #168]	@ (8002a60 <HAL_ADC_ConfigChannel+0x5d8>)
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029be:	4619      	mov	r1, r3
 80029c0:	4610      	mov	r0, r2
 80029c2:	f7fe ff2a 	bl	800181a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80029c6:	e036      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a25      	ldr	r2, [pc, #148]	@ (8002a64 <HAL_ADC_ConfigChannel+0x5dc>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d131      	bne.n	8002a36 <HAL_ADC_ConfigChannel+0x5ae>
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d12c      	bne.n	8002a36 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002a50 <HAL_ADC_ConfigChannel+0x5c8>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d127      	bne.n	8002a36 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a1a      	ldr	r2, [pc, #104]	@ (8002a54 <HAL_ADC_ConfigChannel+0x5cc>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d004      	beq.n	80029fa <HAL_ADC_ConfigChannel+0x572>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a18      	ldr	r2, [pc, #96]	@ (8002a58 <HAL_ADC_ConfigChannel+0x5d0>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d101      	bne.n	80029fe <HAL_ADC_ConfigChannel+0x576>
 80029fa:	4a18      	ldr	r2, [pc, #96]	@ (8002a5c <HAL_ADC_ConfigChannel+0x5d4>)
 80029fc:	e000      	b.n	8002a00 <HAL_ADC_ConfigChannel+0x578>
 80029fe:	4a18      	ldr	r2, [pc, #96]	@ (8002a60 <HAL_ADC_ConfigChannel+0x5d8>)
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002a06:	4619      	mov	r1, r3
 8002a08:	4610      	mov	r0, r2
 8002a0a:	f7fe ff06 	bl	800181a <LL_ADC_SetCommonPathInternalCh>
 8002a0e:	e012      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a14:	f043 0220 	orr.w	r2, r3, #32
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002a22:	e008      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a28:	f043 0220 	orr.w	r2, r3, #32
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002a3e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3734      	adds	r7, #52	@ 0x34
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd90      	pop	{r4, r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	c7520000 	.word	0xc7520000
 8002a50:	58026000 	.word	0x58026000
 8002a54:	40022000 	.word	0x40022000
 8002a58:	40022100 	.word	0x40022100
 8002a5c:	40022300 	.word	0x40022300
 8002a60:	58026300 	.word	0x58026300
 8002a64:	cfb80000 	.word	0xcfb80000

08002a68 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b088      	sub	sp, #32
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002a72:	2300      	movs	r3, #0
 8002a74:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7ff f8e0 	bl	8001c44 <LL_ADC_REG_IsConversionOngoing>
 8002a84:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7ff f902 	bl	8001c94 <LL_ADC_INJ_IsConversionOngoing>
 8002a90:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d103      	bne.n	8002aa0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	f000 8098 	beq.w	8002bd0 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d02a      	beq.n	8002b04 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	7d5b      	ldrb	r3, [r3, #21]
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d126      	bne.n	8002b04 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	7d1b      	ldrb	r3, [r3, #20]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d122      	bne.n	8002b04 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002ac2:	e014      	b.n	8002aee <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002ac4:	69fb      	ldr	r3, [r7, #28]
 8002ac6:	4a45      	ldr	r2, [pc, #276]	@ (8002bdc <ADC_ConversionStop+0x174>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d90d      	bls.n	8002ae8 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ad0:	f043 0210 	orr.w	r2, r3, #16
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002adc:	f043 0201 	orr.w	r2, r3, #1
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e074      	b.n	8002bd2 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002ae8:	69fb      	ldr	r3, [r7, #28]
 8002aea:	3301      	adds	r3, #1
 8002aec:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002af8:	2b40      	cmp	r3, #64	@ 0x40
 8002afa:	d1e3      	bne.n	8002ac4 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2240      	movs	r2, #64	@ 0x40
 8002b02:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d014      	beq.n	8002b34 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7ff f898 	bl	8001c44 <LL_ADC_REG_IsConversionOngoing>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d00c      	beq.n	8002b34 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7ff f869 	bl	8001bf6 <LL_ADC_IsDisableOngoing>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d104      	bne.n	8002b34 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7ff f874 	bl	8001c1c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d014      	beq.n	8002b64 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7ff f8a8 	bl	8001c94 <LL_ADC_INJ_IsConversionOngoing>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d00c      	beq.n	8002b64 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f7ff f851 	bl	8001bf6 <LL_ADC_IsDisableOngoing>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d104      	bne.n	8002b64 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7ff f884 	bl	8001c6c <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	2b02      	cmp	r3, #2
 8002b68:	d005      	beq.n	8002b76 <ADC_ConversionStop+0x10e>
 8002b6a:	69bb      	ldr	r3, [r7, #24]
 8002b6c:	2b03      	cmp	r3, #3
 8002b6e:	d105      	bne.n	8002b7c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002b70:	230c      	movs	r3, #12
 8002b72:	617b      	str	r3, [r7, #20]
        break;
 8002b74:	e005      	b.n	8002b82 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002b76:	2308      	movs	r3, #8
 8002b78:	617b      	str	r3, [r7, #20]
        break;
 8002b7a:	e002      	b.n	8002b82 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002b7c:	2304      	movs	r3, #4
 8002b7e:	617b      	str	r3, [r7, #20]
        break;
 8002b80:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002b82:	f7fe fdfb 	bl	800177c <HAL_GetTick>
 8002b86:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002b88:	e01b      	b.n	8002bc2 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002b8a:	f7fe fdf7 	bl	800177c <HAL_GetTick>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	2b05      	cmp	r3, #5
 8002b96:	d914      	bls.n	8002bc2 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	689a      	ldr	r2, [r3, #8]
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d00d      	beq.n	8002bc2 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002baa:	f043 0210 	orr.w	r2, r3, #16
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bb6:	f043 0201 	orr.w	r2, r3, #1
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e007      	b.n	8002bd2 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	689a      	ldr	r2, [r3, #8]
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	4013      	ands	r3, r2
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d1dc      	bne.n	8002b8a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3720      	adds	r7, #32
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	000cdbff 	.word	0x000cdbff

08002be0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7fe ffef 	bl	8001bd0 <LL_ADC_IsEnabled>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d16e      	bne.n	8002cd6 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	689a      	ldr	r2, [r3, #8]
 8002bfe:	4b38      	ldr	r3, [pc, #224]	@ (8002ce0 <ADC_Enable+0x100>)
 8002c00:	4013      	ands	r3, r2
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d00d      	beq.n	8002c22 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c0a:	f043 0210 	orr.w	r2, r3, #16
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c16:	f043 0201 	orr.w	r2, r3, #1
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e05a      	b.n	8002cd8 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7fe ffaa 	bl	8001b80 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002c2c:	f7fe fda6 	bl	800177c <HAL_GetTick>
 8002c30:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a2b      	ldr	r2, [pc, #172]	@ (8002ce4 <ADC_Enable+0x104>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d004      	beq.n	8002c46 <ADC_Enable+0x66>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a29      	ldr	r2, [pc, #164]	@ (8002ce8 <ADC_Enable+0x108>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d101      	bne.n	8002c4a <ADC_Enable+0x6a>
 8002c46:	4b29      	ldr	r3, [pc, #164]	@ (8002cec <ADC_Enable+0x10c>)
 8002c48:	e000      	b.n	8002c4c <ADC_Enable+0x6c>
 8002c4a:	4b29      	ldr	r3, [pc, #164]	@ (8002cf0 <ADC_Enable+0x110>)
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7fe ff2d 	bl	8001aac <LL_ADC_GetMultimode>
 8002c52:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a23      	ldr	r2, [pc, #140]	@ (8002ce8 <ADC_Enable+0x108>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d002      	beq.n	8002c64 <ADC_Enable+0x84>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	e000      	b.n	8002c66 <ADC_Enable+0x86>
 8002c64:	4b1f      	ldr	r3, [pc, #124]	@ (8002ce4 <ADC_Enable+0x104>)
 8002c66:	687a      	ldr	r2, [r7, #4]
 8002c68:	6812      	ldr	r2, [r2, #0]
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d02c      	beq.n	8002cc8 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d130      	bne.n	8002cd6 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c74:	e028      	b.n	8002cc8 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7fe ffa8 	bl	8001bd0 <LL_ADC_IsEnabled>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d104      	bne.n	8002c90 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f7fe ff78 	bl	8001b80 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002c90:	f7fe fd74 	bl	800177c <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d914      	bls.n	8002cc8 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0301 	and.w	r3, r3, #1
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d00d      	beq.n	8002cc8 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cb0:	f043 0210 	orr.w	r2, r3, #16
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cbc:	f043 0201 	orr.w	r2, r3, #1
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e007      	b.n	8002cd8 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0301 	and.w	r3, r3, #1
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d1cf      	bne.n	8002c76 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002cd6:	2300      	movs	r3, #0
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	3710      	adds	r7, #16
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}
 8002ce0:	8000003f 	.word	0x8000003f
 8002ce4:	40022000 	.word	0x40022000
 8002ce8:	40022100 	.word	0x40022100
 8002cec:	40022300 	.word	0x40022300
 8002cf0:	58026300 	.word	0x58026300

08002cf4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4618      	mov	r0, r3
 8002d02:	f7fe ff78 	bl	8001bf6 <LL_ADC_IsDisableOngoing>
 8002d06:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7fe ff5f 	bl	8001bd0 <LL_ADC_IsEnabled>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d047      	beq.n	8002da8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d144      	bne.n	8002da8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f003 030d 	and.w	r3, r3, #13
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d10c      	bne.n	8002d46 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4618      	mov	r0, r3
 8002d32:	f7fe ff39 	bl	8001ba8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	2203      	movs	r2, #3
 8002d3c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d3e:	f7fe fd1d 	bl	800177c <HAL_GetTick>
 8002d42:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002d44:	e029      	b.n	8002d9a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d4a:	f043 0210 	orr.w	r2, r3, #16
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d56:	f043 0201 	orr.w	r2, r3, #1
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e023      	b.n	8002daa <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002d62:	f7fe fd0b 	bl	800177c <HAL_GetTick>
 8002d66:	4602      	mov	r2, r0
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d914      	bls.n	8002d9a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d00d      	beq.n	8002d9a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d82:	f043 0210 	orr.w	r2, r3, #16
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d8e:	f043 0201 	orr.w	r2, r3, #1
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e007      	b.n	8002daa <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	f003 0301 	and.w	r3, r3, #1
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d1dc      	bne.n	8002d62 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002da8:	2300      	movs	r3, #0
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3710      	adds	r7, #16
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}

08002db2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002db2:	b580      	push	{r7, lr}
 8002db4:	b084      	sub	sp, #16
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dbe:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dc4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d14b      	bne.n	8002e64 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dd0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 0308 	and.w	r3, r3, #8
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d021      	beq.n	8002e2a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7fe fdbd 	bl	800196a <LL_ADC_REG_IsTriggerSourceSWStart>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d032      	beq.n	8002e5c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d12b      	bne.n	8002e5c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e08:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d11f      	bne.n	8002e5c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e20:	f043 0201 	orr.w	r2, r3, #1
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	655a      	str	r2, [r3, #84]	@ 0x54
 8002e28:	e018      	b.n	8002e5c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	f003 0303 	and.w	r3, r3, #3
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d111      	bne.n	8002e5c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e48:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d105      	bne.n	8002e5c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e54:	f043 0201 	orr.w	r2, r3, #1
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e5c:	68f8      	ldr	r0, [r7, #12]
 8002e5e:	f7fe f9c7 	bl	80011f0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002e62:	e00e      	b.n	8002e82 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e68:	f003 0310 	and.w	r3, r3, #16
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d003      	beq.n	8002e78 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002e70:	68f8      	ldr	r0, [r7, #12]
 8002e72:	f7fe f9ed 	bl	8001250 <HAL_ADC_ErrorCallback>
}
 8002e76:	e004      	b.n	8002e82 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	4798      	blx	r3
}
 8002e82:	bf00      	nop
 8002e84:	3710      	adds	r7, #16
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}

08002e8a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b084      	sub	sp, #16
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e96:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002e98:	68f8      	ldr	r0, [r7, #12]
 8002e9a:	f7fe f98f 	bl	80011bc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002e9e:	bf00      	nop
 8002ea0:	3710      	adds	r7, #16
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}

08002ea6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002ea6:	b580      	push	{r7, lr}
 8002ea8:	b084      	sub	sp, #16
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eb2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eb8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ec4:	f043 0204 	orr.w	r2, r3, #4
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002ecc:	68f8      	ldr	r0, [r7, #12]
 8002ece:	f7fe f9bf 	bl	8001250 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ed2:	bf00      	nop
 8002ed4:	3710      	adds	r7, #16
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
	...

08002edc <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a7a      	ldr	r2, [pc, #488]	@ (80030d4 <ADC_ConfigureBoostMode+0x1f8>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d004      	beq.n	8002ef8 <ADC_ConfigureBoostMode+0x1c>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a79      	ldr	r2, [pc, #484]	@ (80030d8 <ADC_ConfigureBoostMode+0x1fc>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d109      	bne.n	8002f0c <ADC_ConfigureBoostMode+0x30>
 8002ef8:	4b78      	ldr	r3, [pc, #480]	@ (80030dc <ADC_ConfigureBoostMode+0x200>)
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	bf14      	ite	ne
 8002f04:	2301      	movne	r3, #1
 8002f06:	2300      	moveq	r3, #0
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	e008      	b.n	8002f1e <ADC_ConfigureBoostMode+0x42>
 8002f0c:	4b74      	ldr	r3, [pc, #464]	@ (80030e0 <ADC_ConfigureBoostMode+0x204>)
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	bf14      	ite	ne
 8002f18:	2301      	movne	r3, #1
 8002f1a:	2300      	moveq	r3, #0
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d01c      	beq.n	8002f5c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002f22:	f004 fd8f 	bl	8007a44 <HAL_RCC_GetHCLKFreq>
 8002f26:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002f30:	d010      	beq.n	8002f54 <ADC_ConfigureBoostMode+0x78>
 8002f32:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002f36:	d873      	bhi.n	8003020 <ADC_ConfigureBoostMode+0x144>
 8002f38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f3c:	d002      	beq.n	8002f44 <ADC_ConfigureBoostMode+0x68>
 8002f3e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002f42:	d16d      	bne.n	8003020 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	0c1b      	lsrs	r3, r3, #16
 8002f4a:	68fa      	ldr	r2, [r7, #12]
 8002f4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f50:	60fb      	str	r3, [r7, #12]
        break;
 8002f52:	e068      	b.n	8003026 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	089b      	lsrs	r3, r3, #2
 8002f58:	60fb      	str	r3, [r7, #12]
        break;
 8002f5a:	e064      	b.n	8003026 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002f5c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002f60:	f04f 0100 	mov.w	r1, #0
 8002f64:	f005 ffd4 	bl	8008f10 <HAL_RCCEx_GetPeriphCLKFreq>
 8002f68:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002f72:	d051      	beq.n	8003018 <ADC_ConfigureBoostMode+0x13c>
 8002f74:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002f78:	d854      	bhi.n	8003024 <ADC_ConfigureBoostMode+0x148>
 8002f7a:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002f7e:	d047      	beq.n	8003010 <ADC_ConfigureBoostMode+0x134>
 8002f80:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002f84:	d84e      	bhi.n	8003024 <ADC_ConfigureBoostMode+0x148>
 8002f86:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002f8a:	d03d      	beq.n	8003008 <ADC_ConfigureBoostMode+0x12c>
 8002f8c:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002f90:	d848      	bhi.n	8003024 <ADC_ConfigureBoostMode+0x148>
 8002f92:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002f96:	d033      	beq.n	8003000 <ADC_ConfigureBoostMode+0x124>
 8002f98:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002f9c:	d842      	bhi.n	8003024 <ADC_ConfigureBoostMode+0x148>
 8002f9e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002fa2:	d029      	beq.n	8002ff8 <ADC_ConfigureBoostMode+0x11c>
 8002fa4:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002fa8:	d83c      	bhi.n	8003024 <ADC_ConfigureBoostMode+0x148>
 8002faa:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002fae:	d01a      	beq.n	8002fe6 <ADC_ConfigureBoostMode+0x10a>
 8002fb0:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002fb4:	d836      	bhi.n	8003024 <ADC_ConfigureBoostMode+0x148>
 8002fb6:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002fba:	d014      	beq.n	8002fe6 <ADC_ConfigureBoostMode+0x10a>
 8002fbc:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002fc0:	d830      	bhi.n	8003024 <ADC_ConfigureBoostMode+0x148>
 8002fc2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fc6:	d00e      	beq.n	8002fe6 <ADC_ConfigureBoostMode+0x10a>
 8002fc8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fcc:	d82a      	bhi.n	8003024 <ADC_ConfigureBoostMode+0x148>
 8002fce:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002fd2:	d008      	beq.n	8002fe6 <ADC_ConfigureBoostMode+0x10a>
 8002fd4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002fd8:	d824      	bhi.n	8003024 <ADC_ConfigureBoostMode+0x148>
 8002fda:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002fde:	d002      	beq.n	8002fe6 <ADC_ConfigureBoostMode+0x10a>
 8002fe0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002fe4:	d11e      	bne.n	8003024 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	0c9b      	lsrs	r3, r3, #18
 8002fec:	005b      	lsls	r3, r3, #1
 8002fee:	68fa      	ldr	r2, [r7, #12]
 8002ff0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ff4:	60fb      	str	r3, [r7, #12]
        break;
 8002ff6:	e016      	b.n	8003026 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	091b      	lsrs	r3, r3, #4
 8002ffc:	60fb      	str	r3, [r7, #12]
        break;
 8002ffe:	e012      	b.n	8003026 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	095b      	lsrs	r3, r3, #5
 8003004:	60fb      	str	r3, [r7, #12]
        break;
 8003006:	e00e      	b.n	8003026 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	099b      	lsrs	r3, r3, #6
 800300c:	60fb      	str	r3, [r7, #12]
        break;
 800300e:	e00a      	b.n	8003026 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	09db      	lsrs	r3, r3, #7
 8003014:	60fb      	str	r3, [r7, #12]
        break;
 8003016:	e006      	b.n	8003026 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	0a1b      	lsrs	r3, r3, #8
 800301c:	60fb      	str	r3, [r7, #12]
        break;
 800301e:	e002      	b.n	8003026 <ADC_ConfigureBoostMode+0x14a>
        break;
 8003020:	bf00      	nop
 8003022:	e000      	b.n	8003026 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003024:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8003026:	f7fe fbd9 	bl	80017dc <HAL_GetREVID>
 800302a:	4603      	mov	r3, r0
 800302c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003030:	4293      	cmp	r3, r2
 8003032:	d815      	bhi.n	8003060 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	4a2b      	ldr	r2, [pc, #172]	@ (80030e4 <ADC_ConfigureBoostMode+0x208>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d908      	bls.n	800304e <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	689a      	ldr	r2, [r3, #8]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800304a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800304c:	e03e      	b.n	80030cc <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	689a      	ldr	r2, [r3, #8]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800305c:	609a      	str	r2, [r3, #8]
}
 800305e:	e035      	b.n	80030cc <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	085b      	lsrs	r3, r3, #1
 8003064:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	4a1f      	ldr	r2, [pc, #124]	@ (80030e8 <ADC_ConfigureBoostMode+0x20c>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d808      	bhi.n	8003080 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	689a      	ldr	r2, [r3, #8]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800307c:	609a      	str	r2, [r3, #8]
}
 800307e:	e025      	b.n	80030cc <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	4a1a      	ldr	r2, [pc, #104]	@ (80030ec <ADC_ConfigureBoostMode+0x210>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d80a      	bhi.n	800309e <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800309a:	609a      	str	r2, [r3, #8]
}
 800309c:	e016      	b.n	80030cc <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	4a13      	ldr	r2, [pc, #76]	@ (80030f0 <ADC_ConfigureBoostMode+0x214>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d80a      	bhi.n	80030bc <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030b8:	609a      	str	r2, [r3, #8]
}
 80030ba:	e007      	b.n	80030cc <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	689a      	ldr	r2, [r3, #8]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80030ca:	609a      	str	r2, [r3, #8]
}
 80030cc:	bf00      	nop
 80030ce:	3710      	adds	r7, #16
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	40022000 	.word	0x40022000
 80030d8:	40022100 	.word	0x40022100
 80030dc:	40022300 	.word	0x40022300
 80030e0:	58026300 	.word	0x58026300
 80030e4:	01312d00 	.word	0x01312d00
 80030e8:	005f5e10 	.word	0x005f5e10
 80030ec:	00bebc20 	.word	0x00bebc20
 80030f0:	017d7840 	.word	0x017d7840

080030f4 <LL_ADC_IsEnabled>:
{
 80030f4:	b480      	push	{r7}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	f003 0301 	and.w	r3, r3, #1
 8003104:	2b01      	cmp	r3, #1
 8003106:	d101      	bne.n	800310c <LL_ADC_IsEnabled+0x18>
 8003108:	2301      	movs	r3, #1
 800310a:	e000      	b.n	800310e <LL_ADC_IsEnabled+0x1a>
 800310c:	2300      	movs	r3, #0
}
 800310e:	4618      	mov	r0, r3
 8003110:	370c      	adds	r7, #12
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr
	...

0800311c <LL_ADC_StartCalibration>:
{
 800311c:	b480      	push	{r7}
 800311e:	b085      	sub	sp, #20
 8003120:	af00      	add	r7, sp, #0
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	689a      	ldr	r2, [r3, #8]
 800312c:	4b09      	ldr	r3, [pc, #36]	@ (8003154 <LL_ADC_StartCalibration+0x38>)
 800312e:	4013      	ands	r3, r2
 8003130:	68ba      	ldr	r2, [r7, #8]
 8003132:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 8003136:	687a      	ldr	r2, [r7, #4]
 8003138:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800313c:	430a      	orrs	r2, r1
 800313e:	4313      	orrs	r3, r2
 8003140:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	609a      	str	r2, [r3, #8]
}
 8003148:	bf00      	nop
 800314a:	3714      	adds	r7, #20
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr
 8003154:	3ffeffc0 	.word	0x3ffeffc0

08003158 <LL_ADC_IsCalibrationOnGoing>:
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003168:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800316c:	d101      	bne.n	8003172 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800316e:	2301      	movs	r3, #1
 8003170:	e000      	b.n	8003174 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003172:	2300      	movs	r3, #0
}
 8003174:	4618      	mov	r0, r3
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr

08003180 <LL_ADC_REG_StartConversion>:
{
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689a      	ldr	r2, [r3, #8]
 800318c:	4b05      	ldr	r3, [pc, #20]	@ (80031a4 <LL_ADC_REG_StartConversion+0x24>)
 800318e:	4013      	ands	r3, r2
 8003190:	f043 0204 	orr.w	r2, r3, #4
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	609a      	str	r2, [r3, #8]
}
 8003198:	bf00      	nop
 800319a:	370c      	adds	r7, #12
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr
 80031a4:	7fffffc0 	.word	0x7fffffc0

080031a8 <LL_ADC_REG_IsConversionOngoing>:
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	f003 0304 	and.w	r3, r3, #4
 80031b8:	2b04      	cmp	r3, #4
 80031ba:	d101      	bne.n	80031c0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80031bc:	2301      	movs	r3, #1
 80031be:	e000      	b.n	80031c2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80031c0:	2300      	movs	r3, #0
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr
	...

080031d0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b086      	sub	sp, #24
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	60b9      	str	r1, [r7, #8]
 80031da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80031dc:	2300      	movs	r3, #0
 80031de:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d101      	bne.n	80031ee <HAL_ADCEx_Calibration_Start+0x1e>
 80031ea:	2302      	movs	r3, #2
 80031ec:	e04c      	b.n	8003288 <HAL_ADCEx_Calibration_Start+0xb8>
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2201      	movs	r2, #1
 80031f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80031f6:	68f8      	ldr	r0, [r7, #12]
 80031f8:	f7ff fd7c 	bl	8002cf4 <ADC_Disable>
 80031fc:	4603      	mov	r3, r0
 80031fe:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003200:	7dfb      	ldrb	r3, [r7, #23]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d135      	bne.n	8003272 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800320a:	4b21      	ldr	r3, [pc, #132]	@ (8003290 <HAL_ADCEx_Calibration_Start+0xc0>)
 800320c:	4013      	ands	r3, r2
 800320e:	f043 0202 	orr.w	r2, r3, #2
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	68b9      	ldr	r1, [r7, #8]
 800321e:	4618      	mov	r0, r3
 8003220:	f7ff ff7c 	bl	800311c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003224:	e014      	b.n	8003250 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	3301      	adds	r3, #1
 800322a:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	4a19      	ldr	r2, [pc, #100]	@ (8003294 <HAL_ADCEx_Calibration_Start+0xc4>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d30d      	bcc.n	8003250 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003238:	f023 0312 	bic.w	r3, r3, #18
 800323c:	f043 0210 	orr.w	r2, r3, #16
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2200      	movs	r2, #0
 8003248:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e01b      	b.n	8003288 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4618      	mov	r0, r3
 8003256:	f7ff ff7f 	bl	8003158 <LL_ADC_IsCalibrationOnGoing>
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	d1e2      	bne.n	8003226 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003264:	f023 0303 	bic.w	r3, r3, #3
 8003268:	f043 0201 	orr.w	r2, r3, #1
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	655a      	str	r2, [r3, #84]	@ 0x54
 8003270:	e005      	b.n	800327e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003276:	f043 0210 	orr.w	r2, r3, #16
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2200      	movs	r2, #0
 8003282:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003286:	7dfb      	ldrb	r3, [r7, #23]
}
 8003288:	4618      	mov	r0, r3
 800328a:	3718      	adds	r7, #24
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}
 8003290:	ffffeefd 	.word	0xffffeefd
 8003294:	25c3f800 	.word	0x25c3f800

08003298 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, const uint32_t *pData, uint32_t Length)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b0a0      	sub	sp, #128	@ 0x80
 800329c:	af00      	add	r7, sp, #0
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4618      	mov	r0, r3
 80032aa:	f7ff ff7d 	bl	80031a8 <LL_ADC_REG_IsConversionOngoing>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d001      	beq.n	80032b8 <HAL_ADCEx_MultiModeStart_DMA+0x20>
  {
    return HAL_BUSY;
 80032b4:	2302      	movs	r3, #2
 80032b6:	e0b9      	b.n	800342c <HAL_ADCEx_MultiModeStart_DMA+0x194>
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80032be:	2b01      	cmp	r3, #1
 80032c0:	d101      	bne.n	80032c6 <HAL_ADCEx_MultiModeStart_DMA+0x2e>
 80032c2:	2302      	movs	r3, #2
 80032c4:	e0b2      	b.n	800342c <HAL_ADCEx_MultiModeStart_DMA+0x194>
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2201      	movs	r2, #1
 80032ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Case of ADC slave using its own DMA channel: check whether handle selected
       corresponds to ADC master or slave instance */
    if (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) != hadc->Instance)
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a58      	ldr	r2, [pc, #352]	@ (8003434 <HAL_ADCEx_MultiModeStart_DMA+0x19c>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d002      	beq.n	80032de <HAL_ADCEx_MultiModeStart_DMA+0x46>
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	e000      	b.n	80032e0 <HAL_ADCEx_MultiModeStart_DMA+0x48>
 80032de:	4b56      	ldr	r3, [pc, #344]	@ (8003438 <HAL_ADCEx_MultiModeStart_DMA+0x1a0>)
 80032e0:	68fa      	ldr	r2, [r7, #12]
 80032e2:	6812      	ldr	r2, [r2, #0]
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d006      	beq.n	80032f6 <HAL_ADCEx_MultiModeStart_DMA+0x5e>
    {
      /* Case of ADC slave selected: enable ADC instance */
      tmp_hal_status = ADC_Enable(hadc);
 80032e8:	68f8      	ldr	r0, [r7, #12]
 80032ea:	f7ff fc79 	bl	8002be0 <ADC_Enable>
 80032ee:	4603      	mov	r3, r0
 80032f0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80032f4:	e02e      	b.n	8003354 <HAL_ADCEx_MultiModeStart_DMA+0xbc>
    }
    else
    {
      tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80032f6:	2300      	movs	r3, #0
 80032f8:	66bb      	str	r3, [r7, #104]	@ 0x68
      tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80032fa:	2300      	movs	r3, #0
 80032fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
      /* Set a temporary handle of the ADC slave associated to the ADC master   */
      ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a4d      	ldr	r2, [pc, #308]	@ (8003438 <HAL_ADCEx_MultiModeStart_DMA+0x1a0>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d102      	bne.n	800330e <HAL_ADCEx_MultiModeStart_DMA+0x76>
 8003308:	4b4a      	ldr	r3, [pc, #296]	@ (8003434 <HAL_ADCEx_MultiModeStart_DMA+0x19c>)
 800330a:	617b      	str	r3, [r7, #20]
 800330c:	e001      	b.n	8003312 <HAL_ADCEx_MultiModeStart_DMA+0x7a>
 800330e:	2300      	movs	r3, #0
 8003310:	617b      	str	r3, [r7, #20]

      if (tmphadcSlave.Instance == NULL)
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d10b      	bne.n	8003330 <HAL_ADCEx_MultiModeStart_DMA+0x98>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800331c:	f043 0220 	orr.w	r2, r3, #32
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	2200      	movs	r2, #0
 8003328:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e07d      	b.n	800342c <HAL_ADCEx_MultiModeStart_DMA+0x194>
      }

      /* Enable the ADC peripherals: master and slave (in case if not already   */
      /* enabled previously)                                                    */
      tmp_hal_status = ADC_Enable(hadc);
 8003330:	68f8      	ldr	r0, [r7, #12]
 8003332:	f7ff fc55 	bl	8002be0 <ADC_Enable>
 8003336:	4603      	mov	r3, r0
 8003338:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
      if (tmp_hal_status == HAL_OK)
 800333c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8003340:	2b00      	cmp	r3, #0
 8003342:	d107      	bne.n	8003354 <HAL_ADCEx_MultiModeStart_DMA+0xbc>
      {
        tmp_hal_status = ADC_Enable(&tmphadcSlave);
 8003344:	f107 0314 	add.w	r3, r7, #20
 8003348:	4618      	mov	r0, r3
 800334a:	f7ff fc49 	bl	8002be0 <ADC_Enable>
 800334e:	4603      	mov	r3, r0
 8003350:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
      }
    }

    /* Start multimode conversion of ADCs pair */
    if (tmp_hal_status == HAL_OK)
 8003354:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8003358:	2b00      	cmp	r3, #0
 800335a:	d161      	bne.n	8003420 <HAL_ADCEx_MultiModeStart_DMA+0x188>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003360:	4b36      	ldr	r3, [pc, #216]	@ (800343c <HAL_ADCEx_MultiModeStart_DMA+0x1a4>)
 8003362:	4013      	ands	r3, r2
 8003364:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	655a      	str	r2, [r3, #84]	@ 0x54
                        (HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP),
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2200      	movs	r2, #0
 8003370:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003376:	4a32      	ldr	r2, [pc, #200]	@ (8003440 <HAL_ADCEx_MultiModeStart_DMA+0x1a8>)
 8003378:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800337e:	4a31      	ldr	r2, [pc, #196]	@ (8003444 <HAL_ADCEx_MultiModeStart_DMA+0x1ac>)
 8003380:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003386:	4a30      	ldr	r2, [pc, #192]	@ (8003448 <HAL_ADCEx_MultiModeStart_DMA+0x1b0>)
 8003388:	64da      	str	r2, [r3, #76]	@ 0x4c
      /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
      /* start (in case of SW start):                                           */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	221c      	movs	r2, #28
 8003390:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2200      	movs	r2, #0
 8003396:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	685a      	ldr	r2, [r3, #4]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f042 0210 	orr.w	r2, r2, #16
 80033a8:	605a      	str	r2, [r3, #4]

      /* Case of ADC slave using its own DMA channel: check whether handle selected
         corresponds to ADC master or slave instance */
      if (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) != hadc->Instance)
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a21      	ldr	r2, [pc, #132]	@ (8003434 <HAL_ADCEx_MultiModeStart_DMA+0x19c>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d002      	beq.n	80033ba <HAL_ADCEx_MultiModeStart_DMA+0x122>
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	e000      	b.n	80033bc <HAL_ADCEx_MultiModeStart_DMA+0x124>
 80033ba:	4b1f      	ldr	r3, [pc, #124]	@ (8003438 <HAL_ADCEx_MultiModeStart_DMA+0x1a0>)
 80033bc:	68fa      	ldr	r2, [r7, #12]
 80033be:	6812      	ldr	r2, [r2, #0]
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d00d      	beq.n	80033e0 <HAL_ADCEx_MultiModeStart_DMA+0x148>
      {
        /* Case of ADC slave selected: Start the DMA channel. */
        /* Note: Data transfer will start upon next call of this function using handle of ADC master */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	3340      	adds	r3, #64	@ 0x40
 80033ce:	4619      	mov	r1, r3
 80033d0:	68ba      	ldr	r2, [r7, #8]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	f000 fe82 	bl	80040dc <HAL_DMA_Start_IT>
 80033d8:	4603      	mov	r3, r0
 80033da:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80033de:	e023      	b.n	8003428 <HAL_ADCEx_MultiModeStart_DMA+0x190>
      }
      else
      {
        /* Pointer to the common control register  */
        tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a14      	ldr	r2, [pc, #80]	@ (8003438 <HAL_ADCEx_MultiModeStart_DMA+0x1a0>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d004      	beq.n	80033f4 <HAL_ADCEx_MultiModeStart_DMA+0x15c>
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a11      	ldr	r2, [pc, #68]	@ (8003434 <HAL_ADCEx_MultiModeStart_DMA+0x19c>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d101      	bne.n	80033f8 <HAL_ADCEx_MultiModeStart_DMA+0x160>
 80033f4:	4b15      	ldr	r3, [pc, #84]	@ (800344c <HAL_ADCEx_MultiModeStart_DMA+0x1b4>)
 80033f6:	e000      	b.n	80033fa <HAL_ADCEx_MultiModeStart_DMA+0x162>
 80033f8:	4b15      	ldr	r3, [pc, #84]	@ (8003450 <HAL_ADCEx_MultiModeStart_DMA+0x1b8>)
 80033fa:	67bb      	str	r3, [r7, #120]	@ 0x78

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003400:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003402:	330c      	adds	r3, #12
 8003404:	4619      	mov	r1, r3
 8003406:	68ba      	ldr	r2, [r7, #8]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f000 fe67 	bl	80040dc <HAL_DMA_Start_IT>
 800340e:	4603      	mov	r3, r0
 8003410:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
        /* Enable conversion of regular group.                                    */
        /* If software start has been selected, conversion starts immediately.    */
        /* If external trigger has been selected, conversion will start at next   */
        /* trigger event.                                                         */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4618      	mov	r0, r3
 800341a:	f7ff feb1 	bl	8003180 <LL_ADC_REG_StartConversion>
 800341e:	e003      	b.n	8003428 <HAL_ADCEx_MultiModeStart_DMA+0x190>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2200      	movs	r2, #0
 8003424:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    }

    /* Return function status */
    return tmp_hal_status;
 8003428:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
  }
}
 800342c:	4618      	mov	r0, r3
 800342e:	3780      	adds	r7, #128	@ 0x80
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}
 8003434:	40022100 	.word	0x40022100
 8003438:	40022000 	.word	0x40022000
 800343c:	fffff0fe 	.word	0xfffff0fe
 8003440:	08002db3 	.word	0x08002db3
 8003444:	08002e8b 	.word	0x08002e8b
 8003448:	08002ea7 	.word	0x08002ea7
 800344c:	40022300 	.word	0x40022300
 8003450:	58026300 	.word	0x58026300

08003454 <HAL_ADCEx_MultiModeStop_DMA>:
  *         ADC slave, to properly disable the DMA channel.
  * @param hadc ADC handle of ADC master (handle of ADC slave must not be used)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStop_DMA(ADC_HandleTypeDef *hadc)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b0a0      	sub	sp, #128	@ 0x80
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003462:	2b01      	cmp	r3, #1
 8003464:	d101      	bne.n	800346a <HAL_ADCEx_MultiModeStop_DMA+0x16>
 8003466:	2302      	movs	r3, #2
 8003468:	e0b2      	b.n	80035d0 <HAL_ADCEx_MultiModeStop_DMA+0x17c>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2201      	movs	r2, #1
 800346e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50


  /* 1. Stop potential multimode conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003472:	2103      	movs	r1, #3
 8003474:	6878      	ldr	r0, [r7, #4]
 8003476:	f7ff faf7 	bl	8002a68 <ADC_ConversionStop>
 800347a:	4603      	mov	r3, r0
 800347c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003480:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8003484:	2b00      	cmp	r3, #0
 8003486:	f040 809d 	bne.w	80035c4 <HAL_ADCEx_MultiModeStop_DMA+0x170>
  {
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800348a:	2300      	movs	r3, #0
 800348c:	663b      	str	r3, [r7, #96]	@ 0x60
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800348e:	2300      	movs	r3, #0
 8003490:	667b      	str	r3, [r7, #100]	@ 0x64

    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a50      	ldr	r2, [pc, #320]	@ (80035d8 <HAL_ADCEx_MultiModeStop_DMA+0x184>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d102      	bne.n	80034a2 <HAL_ADCEx_MultiModeStop_DMA+0x4e>
 800349c:	4b4f      	ldr	r3, [pc, #316]	@ (80035dc <HAL_ADCEx_MultiModeStop_DMA+0x188>)
 800349e:	60fb      	str	r3, [r7, #12]
 80034a0:	e001      	b.n	80034a6 <HAL_ADCEx_MultiModeStop_DMA+0x52>
 80034a2:	2300      	movs	r3, #0
 80034a4:	60fb      	str	r3, [r7, #12]

    if (tmphadcSlave.Instance == NULL)
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d10b      	bne.n	80034c4 <HAL_ADCEx_MultiModeStop_DMA+0x70>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034b0:	f043 0220 	orr.w	r2, r3, #32
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2200      	movs	r2, #0
 80034bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e085      	b.n	80035d0 <HAL_ADCEx_MultiModeStop_DMA+0x17c>

    /* Procedure to disable the ADC peripheral: wait for conversions          */
    /* effectively stopped (ADC master and ADC slave), then disable ADC       */

    /* 1. Wait for ADC conversion completion for ADC master and ADC slave */
    tickstart = HAL_GetTick();
 80034c4:	f7fe f95a 	bl	800177c <HAL_GetTick>
 80034c8:	6778      	str	r0, [r7, #116]	@ 0x74

    tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7ff fe6b 	bl	80031a8 <LL_ADC_REG_IsConversionOngoing>
 80034d2:	67b8      	str	r0, [r7, #120]	@ 0x78
    while ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 80034d4:	e027      	b.n	8003526 <HAL_ADCEx_MultiModeStop_DMA+0xd2>
           || (tmphadcSlave_conversion_on_going == 1UL)
          )
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80034d6:	f7fe f951 	bl	800177c <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	2b05      	cmp	r3, #5
 80034e2:	d91b      	bls.n	800351c <HAL_ADCEx_MultiModeStop_DMA+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	4618      	mov	r0, r3
 80034e8:	f7ff fe5e 	bl	80031a8 <LL_ADC_REG_IsConversionOngoing>
 80034ec:	67b8      	str	r0, [r7, #120]	@ 0x78

        if((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7ff fe58 	bl	80031a8 <LL_ADC_REG_IsConversionOngoing>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d002      	beq.n	8003504 <HAL_ADCEx_MultiModeStop_DMA+0xb0>
           || (tmphadcSlave_conversion_on_going == 1UL)
 80034fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003500:	2b01      	cmp	r3, #1
 8003502:	d10b      	bne.n	800351c <HAL_ADCEx_MultiModeStop_DMA+0xc8>
          )
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003508:	f043 0210 	orr.w	r2, r3, #16
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2200      	movs	r2, #0
 8003514:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e059      	b.n	80035d0 <HAL_ADCEx_MultiModeStop_DMA+0x17c>
        }
      }

      tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	4618      	mov	r0, r3
 8003520:	f7ff fe42 	bl	80031a8 <LL_ADC_REG_IsConversionOngoing>
 8003524:	67b8      	str	r0, [r7, #120]	@ 0x78
    while ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4618      	mov	r0, r3
 800352c:	f7ff fe3c 	bl	80031a8 <LL_ADC_REG_IsConversionOngoing>
 8003530:	4603      	mov	r3, r0
           || (tmphadcSlave_conversion_on_going == 1UL)
 8003532:	2b01      	cmp	r3, #1
 8003534:	d0cf      	beq.n	80034d6 <HAL_ADCEx_MultiModeStop_DMA+0x82>
 8003536:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003538:	2b01      	cmp	r3, #1
 800353a:	d0cc      	beq.n	80034d6 <HAL_ADCEx_MultiModeStop_DMA+0x82>

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    /* Note: DMA channel of ADC slave should be stopped after this function   */
    /*       with HAL_ADC_Stop_DMA() API.                                     */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003540:	4618      	mov	r0, r3
 8003542:	f001 f835 	bl	80045b0 <HAL_DMA_Abort>
 8003546:	4603      	mov	r3, r0
 8003548:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f

    /* Check if DMA channel effectively disabled */
    if (tmp_hal_status == HAL_ERROR)
 800354c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8003550:	2b01      	cmp	r3, #1
 8003552:	d105      	bne.n	8003560 <HAL_ADCEx_MultiModeStop_DMA+0x10c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003558:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	685a      	ldr	r2, [r3, #4]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f022 0210 	bic.w	r2, r2, #16
 800356e:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripherals: master and slave */
    /* Update "tmp_hal_status" only if DMA channel disabling passed, to keep in */
    /* memory a potential failing status.                                     */
    if (tmp_hal_status == HAL_OK)
 8003570:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8003574:	2b00      	cmp	r3, #0
 8003576:	d115      	bne.n	80035a4 <HAL_ADCEx_MultiModeStop_DMA+0x150>
    {
      tmphadcSlave_disable_status = ADC_Disable(&tmphadcSlave);
 8003578:	f107 030c 	add.w	r3, r7, #12
 800357c:	4618      	mov	r0, r3
 800357e:	f7ff fbb9 	bl	8002cf4 <ADC_Disable>
 8003582:	4603      	mov	r3, r0
 8003584:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
      if ((ADC_Disable(hadc) == HAL_OK)           &&
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f7ff fbb3 	bl	8002cf4 <ADC_Disable>
 800358e:	4603      	mov	r3, r0
 8003590:	2b00      	cmp	r3, #0
 8003592:	d10f      	bne.n	80035b4 <HAL_ADCEx_MultiModeStop_DMA+0x160>
 8003594:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8003598:	2b00      	cmp	r3, #0
 800359a:	d10b      	bne.n	80035b4 <HAL_ADCEx_MultiModeStop_DMA+0x160>
          (tmphadcSlave_disable_status == HAL_OK))
      {
        tmp_hal_status = HAL_OK;
 800359c:	2300      	movs	r3, #0
 800359e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80035a2:	e007      	b.n	80035b4 <HAL_ADCEx_MultiModeStop_DMA+0x160>
      }
    }
    else
    {
      /* In case of error, attempt to disable ADC master and slave without status assert */
      (void) ADC_Disable(hadc);
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f7ff fba5 	bl	8002cf4 <ADC_Disable>
      (void) ADC_Disable(&tmphadcSlave);
 80035aa:	f107 030c 	add.w	r3, r7, #12
 80035ae:	4618      	mov	r0, r3
 80035b0:	f7ff fba0 	bl	8002cf4 <ADC_Disable>
    }

    /* Set ADC state (ADC master) */
    ADC_STATE_CLR_SET(hadc->State,
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80035b8:	4b09      	ldr	r3, [pc, #36]	@ (80035e0 <HAL_ADCEx_MultiModeStop_DMA+0x18c>)
 80035ba:	4013      	ands	r3, r2
 80035bc:	f043 0201 	orr.w	r2, r3, #1
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80035cc:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3780      	adds	r7, #128	@ 0x80
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	40022000 	.word	0x40022000
 80035dc:	40022100 	.word	0x40022100
 80035e0:	ffffeefe 	.word	0xffffeefe

080035e4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80035ec:	bf00      	nop
 80035ee:	370c      	adds	r7, #12
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr

080035f8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003600:	bf00      	nop
 8003602:	370c      	adds	r7, #12
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr

0800360c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800360c:	b480      	push	{r7}
 800360e:	b083      	sub	sp, #12
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003614:	bf00      	nop
 8003616:	370c      	adds	r7, #12
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr

08003620 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003628:	bf00      	nop
 800362a:	370c      	adds	r7, #12
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800363c:	bf00      	nop
 800363e:	370c      	adds	r7, #12
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003648:	b590      	push	{r4, r7, lr}
 800364a:	b09f      	sub	sp, #124	@ 0x7c
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003652:	2300      	movs	r3, #0
 8003654:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800365e:	2b01      	cmp	r3, #1
 8003660:	d101      	bne.n	8003666 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003662:	2302      	movs	r3, #2
 8003664:	e0be      	b.n	80037e4 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2201      	movs	r2, #1
 800366a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800366e:	2300      	movs	r3, #0
 8003670:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003672:	2300      	movs	r3, #0
 8003674:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a5c      	ldr	r2, [pc, #368]	@ (80037ec <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d102      	bne.n	8003686 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003680:	4b5b      	ldr	r3, [pc, #364]	@ (80037f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003682:	60bb      	str	r3, [r7, #8]
 8003684:	e001      	b.n	800368a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003686:	2300      	movs	r3, #0
 8003688:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d10b      	bne.n	80036a8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003694:	f043 0220 	orr.w	r2, r3, #32
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2200      	movs	r2, #0
 80036a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e09d      	b.n	80037e4 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7ff fd7c 	bl	80031a8 <LL_ADC_REG_IsConversionOngoing>
 80036b0:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7ff fd76 	bl	80031a8 <LL_ADC_REG_IsConversionOngoing>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d17f      	bne.n	80037c2 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80036c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d17c      	bne.n	80037c2 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a47      	ldr	r2, [pc, #284]	@ (80037ec <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d004      	beq.n	80036dc <HAL_ADCEx_MultiModeConfigChannel+0x94>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a46      	ldr	r2, [pc, #280]	@ (80037f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d101      	bne.n	80036e0 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80036dc:	4b45      	ldr	r3, [pc, #276]	@ (80037f4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80036de:	e000      	b.n	80036e2 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80036e0:	4b45      	ldr	r3, [pc, #276]	@ (80037f8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80036e2:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d039      	beq.n	8003760 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80036ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	431a      	orrs	r2, r3
 80036fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80036fc:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a3a      	ldr	r2, [pc, #232]	@ (80037ec <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d004      	beq.n	8003712 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a38      	ldr	r2, [pc, #224]	@ (80037f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d10e      	bne.n	8003730 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003712:	4836      	ldr	r0, [pc, #216]	@ (80037ec <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003714:	f7ff fcee 	bl	80030f4 <LL_ADC_IsEnabled>
 8003718:	4604      	mov	r4, r0
 800371a:	4835      	ldr	r0, [pc, #212]	@ (80037f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800371c:	f7ff fcea 	bl	80030f4 <LL_ADC_IsEnabled>
 8003720:	4603      	mov	r3, r0
 8003722:	4323      	orrs	r3, r4
 8003724:	2b00      	cmp	r3, #0
 8003726:	bf0c      	ite	eq
 8003728:	2301      	moveq	r3, #1
 800372a:	2300      	movne	r3, #0
 800372c:	b2db      	uxtb	r3, r3
 800372e:	e008      	b.n	8003742 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8003730:	4832      	ldr	r0, [pc, #200]	@ (80037fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003732:	f7ff fcdf 	bl	80030f4 <LL_ADC_IsEnabled>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	bf0c      	ite	eq
 800373c:	2301      	moveq	r3, #1
 800373e:	2300      	movne	r3, #0
 8003740:	b2db      	uxtb	r3, r3
 8003742:	2b00      	cmp	r3, #0
 8003744:	d047      	beq.n	80037d6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003746:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003748:	689a      	ldr	r2, [r3, #8]
 800374a:	4b2d      	ldr	r3, [pc, #180]	@ (8003800 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800374c:	4013      	ands	r3, r2
 800374e:	683a      	ldr	r2, [r7, #0]
 8003750:	6811      	ldr	r1, [r2, #0]
 8003752:	683a      	ldr	r2, [r7, #0]
 8003754:	6892      	ldr	r2, [r2, #8]
 8003756:	430a      	orrs	r2, r1
 8003758:	431a      	orrs	r2, r3
 800375a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800375c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800375e:	e03a      	b.n	80037d6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003760:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003768:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800376a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a1e      	ldr	r2, [pc, #120]	@ (80037ec <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d004      	beq.n	8003780 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a1d      	ldr	r2, [pc, #116]	@ (80037f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d10e      	bne.n	800379e <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8003780:	481a      	ldr	r0, [pc, #104]	@ (80037ec <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003782:	f7ff fcb7 	bl	80030f4 <LL_ADC_IsEnabled>
 8003786:	4604      	mov	r4, r0
 8003788:	4819      	ldr	r0, [pc, #100]	@ (80037f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800378a:	f7ff fcb3 	bl	80030f4 <LL_ADC_IsEnabled>
 800378e:	4603      	mov	r3, r0
 8003790:	4323      	orrs	r3, r4
 8003792:	2b00      	cmp	r3, #0
 8003794:	bf0c      	ite	eq
 8003796:	2301      	moveq	r3, #1
 8003798:	2300      	movne	r3, #0
 800379a:	b2db      	uxtb	r3, r3
 800379c:	e008      	b.n	80037b0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800379e:	4817      	ldr	r0, [pc, #92]	@ (80037fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80037a0:	f7ff fca8 	bl	80030f4 <LL_ADC_IsEnabled>
 80037a4:	4603      	mov	r3, r0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	bf0c      	ite	eq
 80037aa:	2301      	moveq	r3, #1
 80037ac:	2300      	movne	r3, #0
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d010      	beq.n	80037d6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80037b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80037b6:	689a      	ldr	r2, [r3, #8]
 80037b8:	4b11      	ldr	r3, [pc, #68]	@ (8003800 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80037ba:	4013      	ands	r3, r2
 80037bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80037be:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80037c0:	e009      	b.n	80037d6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037c6:	f043 0220 	orr.w	r2, r3, #32
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80037d4:	e000      	b.n	80037d8 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80037d6:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80037e0:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	377c      	adds	r7, #124	@ 0x7c
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd90      	pop	{r4, r7, pc}
 80037ec:	40022000 	.word	0x40022000
 80037f0:	40022100 	.word	0x40022100
 80037f4:	40022300 	.word	0x40022300
 80037f8:	58026300 	.word	0x58026300
 80037fc:	58026000 	.word	0x58026000
 8003800:	fffff0e0 	.word	0xfffff0e0

08003804 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003804:	b480      	push	{r7}
 8003806:	b085      	sub	sp, #20
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f003 0307 	and.w	r3, r3, #7
 8003812:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003814:	4b0b      	ldr	r3, [pc, #44]	@ (8003844 <__NVIC_SetPriorityGrouping+0x40>)
 8003816:	68db      	ldr	r3, [r3, #12]
 8003818:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800381a:	68ba      	ldr	r2, [r7, #8]
 800381c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003820:	4013      	ands	r3, r2
 8003822:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800382c:	4b06      	ldr	r3, [pc, #24]	@ (8003848 <__NVIC_SetPriorityGrouping+0x44>)
 800382e:	4313      	orrs	r3, r2
 8003830:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003832:	4a04      	ldr	r2, [pc, #16]	@ (8003844 <__NVIC_SetPriorityGrouping+0x40>)
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	60d3      	str	r3, [r2, #12]
}
 8003838:	bf00      	nop
 800383a:	3714      	adds	r7, #20
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr
 8003844:	e000ed00 	.word	0xe000ed00
 8003848:	05fa0000 	.word	0x05fa0000

0800384c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800384c:	b480      	push	{r7}
 800384e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003850:	4b04      	ldr	r3, [pc, #16]	@ (8003864 <__NVIC_GetPriorityGrouping+0x18>)
 8003852:	68db      	ldr	r3, [r3, #12]
 8003854:	0a1b      	lsrs	r3, r3, #8
 8003856:	f003 0307 	and.w	r3, r3, #7
}
 800385a:	4618      	mov	r0, r3
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr
 8003864:	e000ed00 	.word	0xe000ed00

08003868 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	4603      	mov	r3, r0
 8003870:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003872:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003876:	2b00      	cmp	r3, #0
 8003878:	db0b      	blt.n	8003892 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800387a:	88fb      	ldrh	r3, [r7, #6]
 800387c:	f003 021f 	and.w	r2, r3, #31
 8003880:	4907      	ldr	r1, [pc, #28]	@ (80038a0 <__NVIC_EnableIRQ+0x38>)
 8003882:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003886:	095b      	lsrs	r3, r3, #5
 8003888:	2001      	movs	r0, #1
 800388a:	fa00 f202 	lsl.w	r2, r0, r2
 800388e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003892:	bf00      	nop
 8003894:	370c      	adds	r7, #12
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	e000e100 	.word	0xe000e100

080038a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b083      	sub	sp, #12
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	4603      	mov	r3, r0
 80038ac:	6039      	str	r1, [r7, #0]
 80038ae:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80038b0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	db0a      	blt.n	80038ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	b2da      	uxtb	r2, r3
 80038bc:	490c      	ldr	r1, [pc, #48]	@ (80038f0 <__NVIC_SetPriority+0x4c>)
 80038be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80038c2:	0112      	lsls	r2, r2, #4
 80038c4:	b2d2      	uxtb	r2, r2
 80038c6:	440b      	add	r3, r1
 80038c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038cc:	e00a      	b.n	80038e4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	b2da      	uxtb	r2, r3
 80038d2:	4908      	ldr	r1, [pc, #32]	@ (80038f4 <__NVIC_SetPriority+0x50>)
 80038d4:	88fb      	ldrh	r3, [r7, #6]
 80038d6:	f003 030f 	and.w	r3, r3, #15
 80038da:	3b04      	subs	r3, #4
 80038dc:	0112      	lsls	r2, r2, #4
 80038de:	b2d2      	uxtb	r2, r2
 80038e0:	440b      	add	r3, r1
 80038e2:	761a      	strb	r2, [r3, #24]
}
 80038e4:	bf00      	nop
 80038e6:	370c      	adds	r7, #12
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr
 80038f0:	e000e100 	.word	0xe000e100
 80038f4:	e000ed00 	.word	0xe000ed00

080038f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b089      	sub	sp, #36	@ 0x24
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	60f8      	str	r0, [r7, #12]
 8003900:	60b9      	str	r1, [r7, #8]
 8003902:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f003 0307 	and.w	r3, r3, #7
 800390a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	f1c3 0307 	rsb	r3, r3, #7
 8003912:	2b04      	cmp	r3, #4
 8003914:	bf28      	it	cs
 8003916:	2304      	movcs	r3, #4
 8003918:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	3304      	adds	r3, #4
 800391e:	2b06      	cmp	r3, #6
 8003920:	d902      	bls.n	8003928 <NVIC_EncodePriority+0x30>
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	3b03      	subs	r3, #3
 8003926:	e000      	b.n	800392a <NVIC_EncodePriority+0x32>
 8003928:	2300      	movs	r3, #0
 800392a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800392c:	f04f 32ff 	mov.w	r2, #4294967295
 8003930:	69bb      	ldr	r3, [r7, #24]
 8003932:	fa02 f303 	lsl.w	r3, r2, r3
 8003936:	43da      	mvns	r2, r3
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	401a      	ands	r2, r3
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003940:	f04f 31ff 	mov.w	r1, #4294967295
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	fa01 f303 	lsl.w	r3, r1, r3
 800394a:	43d9      	mvns	r1, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003950:	4313      	orrs	r3, r2
         );
}
 8003952:	4618      	mov	r0, r3
 8003954:	3724      	adds	r7, #36	@ 0x24
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr
	...

08003960 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b082      	sub	sp, #8
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	3b01      	subs	r3, #1
 800396c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003970:	d301      	bcc.n	8003976 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003972:	2301      	movs	r3, #1
 8003974:	e00f      	b.n	8003996 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003976:	4a0a      	ldr	r2, [pc, #40]	@ (80039a0 <SysTick_Config+0x40>)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	3b01      	subs	r3, #1
 800397c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800397e:	210f      	movs	r1, #15
 8003980:	f04f 30ff 	mov.w	r0, #4294967295
 8003984:	f7ff ff8e 	bl	80038a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003988:	4b05      	ldr	r3, [pc, #20]	@ (80039a0 <SysTick_Config+0x40>)
 800398a:	2200      	movs	r2, #0
 800398c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800398e:	4b04      	ldr	r3, [pc, #16]	@ (80039a0 <SysTick_Config+0x40>)
 8003990:	2207      	movs	r2, #7
 8003992:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	3708      	adds	r7, #8
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	e000e010 	.word	0xe000e010

080039a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f7ff ff29 	bl	8003804 <__NVIC_SetPriorityGrouping>
}
 80039b2:	bf00      	nop
 80039b4:	3708      	adds	r7, #8
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}

080039ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039ba:	b580      	push	{r7, lr}
 80039bc:	b086      	sub	sp, #24
 80039be:	af00      	add	r7, sp, #0
 80039c0:	4603      	mov	r3, r0
 80039c2:	60b9      	str	r1, [r7, #8]
 80039c4:	607a      	str	r2, [r7, #4]
 80039c6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80039c8:	f7ff ff40 	bl	800384c <__NVIC_GetPriorityGrouping>
 80039cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	68b9      	ldr	r1, [r7, #8]
 80039d2:	6978      	ldr	r0, [r7, #20]
 80039d4:	f7ff ff90 	bl	80038f8 <NVIC_EncodePriority>
 80039d8:	4602      	mov	r2, r0
 80039da:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80039de:	4611      	mov	r1, r2
 80039e0:	4618      	mov	r0, r3
 80039e2:	f7ff ff5f 	bl	80038a4 <__NVIC_SetPriority>
}
 80039e6:	bf00      	nop
 80039e8:	3718      	adds	r7, #24
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}

080039ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039ee:	b580      	push	{r7, lr}
 80039f0:	b082      	sub	sp, #8
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	4603      	mov	r3, r0
 80039f6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7ff ff33 	bl	8003868 <__NVIC_EnableIRQ>
}
 8003a02:	bf00      	nop
 8003a04:	3708      	adds	r7, #8
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a0a:	b580      	push	{r7, lr}
 8003a0c:	b082      	sub	sp, #8
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f7ff ffa4 	bl	8003960 <SysTick_Config>
 8003a18:	4603      	mov	r3, r0
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3708      	adds	r7, #8
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
	...

08003a24 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b086      	sub	sp, #24
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003a2c:	f7fd fea6 	bl	800177c <HAL_GetTick>
 8003a30:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d101      	bne.n	8003a3c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e316      	b.n	800406a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a66      	ldr	r2, [pc, #408]	@ (8003bdc <HAL_DMA_Init+0x1b8>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d04a      	beq.n	8003adc <HAL_DMA_Init+0xb8>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a65      	ldr	r2, [pc, #404]	@ (8003be0 <HAL_DMA_Init+0x1bc>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d045      	beq.n	8003adc <HAL_DMA_Init+0xb8>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a63      	ldr	r2, [pc, #396]	@ (8003be4 <HAL_DMA_Init+0x1c0>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d040      	beq.n	8003adc <HAL_DMA_Init+0xb8>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a62      	ldr	r2, [pc, #392]	@ (8003be8 <HAL_DMA_Init+0x1c4>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d03b      	beq.n	8003adc <HAL_DMA_Init+0xb8>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a60      	ldr	r2, [pc, #384]	@ (8003bec <HAL_DMA_Init+0x1c8>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d036      	beq.n	8003adc <HAL_DMA_Init+0xb8>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a5f      	ldr	r2, [pc, #380]	@ (8003bf0 <HAL_DMA_Init+0x1cc>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d031      	beq.n	8003adc <HAL_DMA_Init+0xb8>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a5d      	ldr	r2, [pc, #372]	@ (8003bf4 <HAL_DMA_Init+0x1d0>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d02c      	beq.n	8003adc <HAL_DMA_Init+0xb8>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a5c      	ldr	r2, [pc, #368]	@ (8003bf8 <HAL_DMA_Init+0x1d4>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d027      	beq.n	8003adc <HAL_DMA_Init+0xb8>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a5a      	ldr	r2, [pc, #360]	@ (8003bfc <HAL_DMA_Init+0x1d8>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d022      	beq.n	8003adc <HAL_DMA_Init+0xb8>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a59      	ldr	r2, [pc, #356]	@ (8003c00 <HAL_DMA_Init+0x1dc>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d01d      	beq.n	8003adc <HAL_DMA_Init+0xb8>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a57      	ldr	r2, [pc, #348]	@ (8003c04 <HAL_DMA_Init+0x1e0>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d018      	beq.n	8003adc <HAL_DMA_Init+0xb8>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a56      	ldr	r2, [pc, #344]	@ (8003c08 <HAL_DMA_Init+0x1e4>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d013      	beq.n	8003adc <HAL_DMA_Init+0xb8>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a54      	ldr	r2, [pc, #336]	@ (8003c0c <HAL_DMA_Init+0x1e8>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d00e      	beq.n	8003adc <HAL_DMA_Init+0xb8>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a53      	ldr	r2, [pc, #332]	@ (8003c10 <HAL_DMA_Init+0x1ec>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d009      	beq.n	8003adc <HAL_DMA_Init+0xb8>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a51      	ldr	r2, [pc, #324]	@ (8003c14 <HAL_DMA_Init+0x1f0>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d004      	beq.n	8003adc <HAL_DMA_Init+0xb8>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a50      	ldr	r2, [pc, #320]	@ (8003c18 <HAL_DMA_Init+0x1f4>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d101      	bne.n	8003ae0 <HAL_DMA_Init+0xbc>
 8003adc:	2301      	movs	r3, #1
 8003ade:	e000      	b.n	8003ae2 <HAL_DMA_Init+0xbe>
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	f000 813b 	beq.w	8003d5e <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2202      	movs	r2, #2
 8003aec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2200      	movs	r2, #0
 8003af4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a37      	ldr	r2, [pc, #220]	@ (8003bdc <HAL_DMA_Init+0x1b8>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d04a      	beq.n	8003b98 <HAL_DMA_Init+0x174>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a36      	ldr	r2, [pc, #216]	@ (8003be0 <HAL_DMA_Init+0x1bc>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d045      	beq.n	8003b98 <HAL_DMA_Init+0x174>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a34      	ldr	r2, [pc, #208]	@ (8003be4 <HAL_DMA_Init+0x1c0>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d040      	beq.n	8003b98 <HAL_DMA_Init+0x174>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a33      	ldr	r2, [pc, #204]	@ (8003be8 <HAL_DMA_Init+0x1c4>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d03b      	beq.n	8003b98 <HAL_DMA_Init+0x174>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a31      	ldr	r2, [pc, #196]	@ (8003bec <HAL_DMA_Init+0x1c8>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d036      	beq.n	8003b98 <HAL_DMA_Init+0x174>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a30      	ldr	r2, [pc, #192]	@ (8003bf0 <HAL_DMA_Init+0x1cc>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d031      	beq.n	8003b98 <HAL_DMA_Init+0x174>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a2e      	ldr	r2, [pc, #184]	@ (8003bf4 <HAL_DMA_Init+0x1d0>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d02c      	beq.n	8003b98 <HAL_DMA_Init+0x174>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a2d      	ldr	r2, [pc, #180]	@ (8003bf8 <HAL_DMA_Init+0x1d4>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d027      	beq.n	8003b98 <HAL_DMA_Init+0x174>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a2b      	ldr	r2, [pc, #172]	@ (8003bfc <HAL_DMA_Init+0x1d8>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d022      	beq.n	8003b98 <HAL_DMA_Init+0x174>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a2a      	ldr	r2, [pc, #168]	@ (8003c00 <HAL_DMA_Init+0x1dc>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d01d      	beq.n	8003b98 <HAL_DMA_Init+0x174>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a28      	ldr	r2, [pc, #160]	@ (8003c04 <HAL_DMA_Init+0x1e0>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d018      	beq.n	8003b98 <HAL_DMA_Init+0x174>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a27      	ldr	r2, [pc, #156]	@ (8003c08 <HAL_DMA_Init+0x1e4>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d013      	beq.n	8003b98 <HAL_DMA_Init+0x174>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a25      	ldr	r2, [pc, #148]	@ (8003c0c <HAL_DMA_Init+0x1e8>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d00e      	beq.n	8003b98 <HAL_DMA_Init+0x174>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a24      	ldr	r2, [pc, #144]	@ (8003c10 <HAL_DMA_Init+0x1ec>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d009      	beq.n	8003b98 <HAL_DMA_Init+0x174>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a22      	ldr	r2, [pc, #136]	@ (8003c14 <HAL_DMA_Init+0x1f0>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d004      	beq.n	8003b98 <HAL_DMA_Init+0x174>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a21      	ldr	r2, [pc, #132]	@ (8003c18 <HAL_DMA_Init+0x1f4>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d108      	bne.n	8003baa <HAL_DMA_Init+0x186>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f022 0201 	bic.w	r2, r2, #1
 8003ba6:	601a      	str	r2, [r3, #0]
 8003ba8:	e007      	b.n	8003bba <HAL_DMA_Init+0x196>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f022 0201 	bic.w	r2, r2, #1
 8003bb8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003bba:	e02f      	b.n	8003c1c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003bbc:	f7fd fdde 	bl	800177c <HAL_GetTick>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	2b05      	cmp	r3, #5
 8003bc8:	d928      	bls.n	8003c1c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2220      	movs	r2, #32
 8003bce:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2203      	movs	r2, #3
 8003bd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e246      	b.n	800406a <HAL_DMA_Init+0x646>
 8003bdc:	40020010 	.word	0x40020010
 8003be0:	40020028 	.word	0x40020028
 8003be4:	40020040 	.word	0x40020040
 8003be8:	40020058 	.word	0x40020058
 8003bec:	40020070 	.word	0x40020070
 8003bf0:	40020088 	.word	0x40020088
 8003bf4:	400200a0 	.word	0x400200a0
 8003bf8:	400200b8 	.word	0x400200b8
 8003bfc:	40020410 	.word	0x40020410
 8003c00:	40020428 	.word	0x40020428
 8003c04:	40020440 	.word	0x40020440
 8003c08:	40020458 	.word	0x40020458
 8003c0c:	40020470 	.word	0x40020470
 8003c10:	40020488 	.word	0x40020488
 8003c14:	400204a0 	.word	0x400204a0
 8003c18:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0301 	and.w	r3, r3, #1
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d1c8      	bne.n	8003bbc <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c32:	697a      	ldr	r2, [r7, #20]
 8003c34:	4b83      	ldr	r3, [pc, #524]	@ (8003e44 <HAL_DMA_Init+0x420>)
 8003c36:	4013      	ands	r3, r2
 8003c38:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003c42:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	691b      	ldr	r3, [r3, #16]
 8003c48:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c4e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	699b      	ldr	r3, [r3, #24]
 8003c54:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c5a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6a1b      	ldr	r3, [r3, #32]
 8003c60:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003c62:	697a      	ldr	r2, [r7, #20]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c6c:	2b04      	cmp	r3, #4
 8003c6e:	d107      	bne.n	8003c80 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	697a      	ldr	r2, [r7, #20]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003c80:	4b71      	ldr	r3, [pc, #452]	@ (8003e48 <HAL_DMA_Init+0x424>)
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	4b71      	ldr	r3, [pc, #452]	@ (8003e4c <HAL_DMA_Init+0x428>)
 8003c86:	4013      	ands	r3, r2
 8003c88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c8c:	d328      	bcc.n	8003ce0 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	2b28      	cmp	r3, #40	@ 0x28
 8003c94:	d903      	bls.n	8003c9e <HAL_DMA_Init+0x27a>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	2b2e      	cmp	r3, #46	@ 0x2e
 8003c9c:	d917      	bls.n	8003cce <HAL_DMA_Init+0x2aa>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	2b3e      	cmp	r3, #62	@ 0x3e
 8003ca4:	d903      	bls.n	8003cae <HAL_DMA_Init+0x28a>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	2b42      	cmp	r3, #66	@ 0x42
 8003cac:	d90f      	bls.n	8003cce <HAL_DMA_Init+0x2aa>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	2b46      	cmp	r3, #70	@ 0x46
 8003cb4:	d903      	bls.n	8003cbe <HAL_DMA_Init+0x29a>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	2b48      	cmp	r3, #72	@ 0x48
 8003cbc:	d907      	bls.n	8003cce <HAL_DMA_Init+0x2aa>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	2b4e      	cmp	r3, #78	@ 0x4e
 8003cc4:	d905      	bls.n	8003cd2 <HAL_DMA_Init+0x2ae>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	2b52      	cmp	r3, #82	@ 0x52
 8003ccc:	d801      	bhi.n	8003cd2 <HAL_DMA_Init+0x2ae>
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e000      	b.n	8003cd4 <HAL_DMA_Init+0x2b0>
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d003      	beq.n	8003ce0 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003cde:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	697a      	ldr	r2, [r7, #20]
 8003ce6:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	695b      	ldr	r3, [r3, #20]
 8003cee:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	f023 0307 	bic.w	r3, r3, #7
 8003cf6:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cfc:	697a      	ldr	r2, [r7, #20]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d06:	2b04      	cmp	r3, #4
 8003d08:	d117      	bne.n	8003d3a <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d0e:	697a      	ldr	r2, [r7, #20]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d00e      	beq.n	8003d3a <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003d1c:	6878      	ldr	r0, [r7, #4]
 8003d1e:	f002 fb3f 	bl	80063a0 <DMA_CheckFifoParam>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d008      	beq.n	8003d3a <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2240      	movs	r2, #64	@ 0x40
 8003d2c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e197      	b.n	800406a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	697a      	ldr	r2, [r7, #20]
 8003d40:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f002 fa7a 	bl	800623c <DMA_CalcBaseAndBitshift>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d50:	f003 031f 	and.w	r3, r3, #31
 8003d54:	223f      	movs	r2, #63	@ 0x3f
 8003d56:	409a      	lsls	r2, r3
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	609a      	str	r2, [r3, #8]
 8003d5c:	e0cd      	b.n	8003efa <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a3b      	ldr	r2, [pc, #236]	@ (8003e50 <HAL_DMA_Init+0x42c>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d022      	beq.n	8003dae <HAL_DMA_Init+0x38a>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a39      	ldr	r2, [pc, #228]	@ (8003e54 <HAL_DMA_Init+0x430>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d01d      	beq.n	8003dae <HAL_DMA_Init+0x38a>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a38      	ldr	r2, [pc, #224]	@ (8003e58 <HAL_DMA_Init+0x434>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d018      	beq.n	8003dae <HAL_DMA_Init+0x38a>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a36      	ldr	r2, [pc, #216]	@ (8003e5c <HAL_DMA_Init+0x438>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d013      	beq.n	8003dae <HAL_DMA_Init+0x38a>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a35      	ldr	r2, [pc, #212]	@ (8003e60 <HAL_DMA_Init+0x43c>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d00e      	beq.n	8003dae <HAL_DMA_Init+0x38a>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a33      	ldr	r2, [pc, #204]	@ (8003e64 <HAL_DMA_Init+0x440>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d009      	beq.n	8003dae <HAL_DMA_Init+0x38a>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a32      	ldr	r2, [pc, #200]	@ (8003e68 <HAL_DMA_Init+0x444>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d004      	beq.n	8003dae <HAL_DMA_Init+0x38a>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a30      	ldr	r2, [pc, #192]	@ (8003e6c <HAL_DMA_Init+0x448>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d101      	bne.n	8003db2 <HAL_DMA_Init+0x38e>
 8003dae:	2301      	movs	r3, #1
 8003db0:	e000      	b.n	8003db4 <HAL_DMA_Init+0x390>
 8003db2:	2300      	movs	r3, #0
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	f000 8097 	beq.w	8003ee8 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a24      	ldr	r2, [pc, #144]	@ (8003e50 <HAL_DMA_Init+0x42c>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d021      	beq.n	8003e08 <HAL_DMA_Init+0x3e4>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a22      	ldr	r2, [pc, #136]	@ (8003e54 <HAL_DMA_Init+0x430>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d01c      	beq.n	8003e08 <HAL_DMA_Init+0x3e4>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a21      	ldr	r2, [pc, #132]	@ (8003e58 <HAL_DMA_Init+0x434>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d017      	beq.n	8003e08 <HAL_DMA_Init+0x3e4>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a1f      	ldr	r2, [pc, #124]	@ (8003e5c <HAL_DMA_Init+0x438>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d012      	beq.n	8003e08 <HAL_DMA_Init+0x3e4>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a1e      	ldr	r2, [pc, #120]	@ (8003e60 <HAL_DMA_Init+0x43c>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d00d      	beq.n	8003e08 <HAL_DMA_Init+0x3e4>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a1c      	ldr	r2, [pc, #112]	@ (8003e64 <HAL_DMA_Init+0x440>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d008      	beq.n	8003e08 <HAL_DMA_Init+0x3e4>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a1b      	ldr	r2, [pc, #108]	@ (8003e68 <HAL_DMA_Init+0x444>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d003      	beq.n	8003e08 <HAL_DMA_Init+0x3e4>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a19      	ldr	r2, [pc, #100]	@ (8003e6c <HAL_DMA_Init+0x448>)
 8003e06:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2202      	movs	r2, #2
 8003e0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2200      	movs	r2, #0
 8003e14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003e20:	697a      	ldr	r2, [r7, #20]
 8003e22:	4b13      	ldr	r3, [pc, #76]	@ (8003e70 <HAL_DMA_Init+0x44c>)
 8003e24:	4013      	ands	r3, r2
 8003e26:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	2b40      	cmp	r3, #64	@ 0x40
 8003e2e:	d021      	beq.n	8003e74 <HAL_DMA_Init+0x450>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	2b80      	cmp	r3, #128	@ 0x80
 8003e36:	d102      	bne.n	8003e3e <HAL_DMA_Init+0x41a>
 8003e38:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003e3c:	e01b      	b.n	8003e76 <HAL_DMA_Init+0x452>
 8003e3e:	2300      	movs	r3, #0
 8003e40:	e019      	b.n	8003e76 <HAL_DMA_Init+0x452>
 8003e42:	bf00      	nop
 8003e44:	fe10803f 	.word	0xfe10803f
 8003e48:	5c001000 	.word	0x5c001000
 8003e4c:	ffff0000 	.word	0xffff0000
 8003e50:	58025408 	.word	0x58025408
 8003e54:	5802541c 	.word	0x5802541c
 8003e58:	58025430 	.word	0x58025430
 8003e5c:	58025444 	.word	0x58025444
 8003e60:	58025458 	.word	0x58025458
 8003e64:	5802546c 	.word	0x5802546c
 8003e68:	58025480 	.word	0x58025480
 8003e6c:	58025494 	.word	0x58025494
 8003e70:	fffe000f 	.word	0xfffe000f
 8003e74:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	68d2      	ldr	r2, [r2, #12]
 8003e7a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003e7c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	691b      	ldr	r3, [r3, #16]
 8003e82:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003e84:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	695b      	ldr	r3, [r3, #20]
 8003e8a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003e8c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	699b      	ldr	r3, [r3, #24]
 8003e92:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003e94:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	69db      	ldr	r3, [r3, #28]
 8003e9a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003e9c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6a1b      	ldr	r3, [r3, #32]
 8003ea2:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003ea4:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003ea6:	697a      	ldr	r2, [r7, #20]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	697a      	ldr	r2, [r7, #20]
 8003eb2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	461a      	mov	r2, r3
 8003eba:	4b6e      	ldr	r3, [pc, #440]	@ (8004074 <HAL_DMA_Init+0x650>)
 8003ebc:	4413      	add	r3, r2
 8003ebe:	4a6e      	ldr	r2, [pc, #440]	@ (8004078 <HAL_DMA_Init+0x654>)
 8003ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec4:	091b      	lsrs	r3, r3, #4
 8003ec6:	009a      	lsls	r2, r3, #2
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003ecc:	6878      	ldr	r0, [r7, #4]
 8003ece:	f002 f9b5 	bl	800623c <DMA_CalcBaseAndBitshift>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eda:	f003 031f 	and.w	r3, r3, #31
 8003ede:	2201      	movs	r2, #1
 8003ee0:	409a      	lsls	r2, r3
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	605a      	str	r2, [r3, #4]
 8003ee6:	e008      	b.n	8003efa <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2240      	movs	r2, #64	@ 0x40
 8003eec:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2203      	movs	r2, #3
 8003ef2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e0b7      	b.n	800406a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a5f      	ldr	r2, [pc, #380]	@ (800407c <HAL_DMA_Init+0x658>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d072      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a5d      	ldr	r2, [pc, #372]	@ (8004080 <HAL_DMA_Init+0x65c>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d06d      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a5c      	ldr	r2, [pc, #368]	@ (8004084 <HAL_DMA_Init+0x660>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d068      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a5a      	ldr	r2, [pc, #360]	@ (8004088 <HAL_DMA_Init+0x664>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d063      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a59      	ldr	r2, [pc, #356]	@ (800408c <HAL_DMA_Init+0x668>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d05e      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a57      	ldr	r2, [pc, #348]	@ (8004090 <HAL_DMA_Init+0x66c>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d059      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a56      	ldr	r2, [pc, #344]	@ (8004094 <HAL_DMA_Init+0x670>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d054      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a54      	ldr	r2, [pc, #336]	@ (8004098 <HAL_DMA_Init+0x674>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d04f      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a53      	ldr	r2, [pc, #332]	@ (800409c <HAL_DMA_Init+0x678>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d04a      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a51      	ldr	r2, [pc, #324]	@ (80040a0 <HAL_DMA_Init+0x67c>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d045      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a50      	ldr	r2, [pc, #320]	@ (80040a4 <HAL_DMA_Init+0x680>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d040      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a4e      	ldr	r2, [pc, #312]	@ (80040a8 <HAL_DMA_Init+0x684>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d03b      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a4d      	ldr	r2, [pc, #308]	@ (80040ac <HAL_DMA_Init+0x688>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d036      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a4b      	ldr	r2, [pc, #300]	@ (80040b0 <HAL_DMA_Init+0x68c>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d031      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a4a      	ldr	r2, [pc, #296]	@ (80040b4 <HAL_DMA_Init+0x690>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d02c      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a48      	ldr	r2, [pc, #288]	@ (80040b8 <HAL_DMA_Init+0x694>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d027      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a47      	ldr	r2, [pc, #284]	@ (80040bc <HAL_DMA_Init+0x698>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d022      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a45      	ldr	r2, [pc, #276]	@ (80040c0 <HAL_DMA_Init+0x69c>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d01d      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a44      	ldr	r2, [pc, #272]	@ (80040c4 <HAL_DMA_Init+0x6a0>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d018      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a42      	ldr	r2, [pc, #264]	@ (80040c8 <HAL_DMA_Init+0x6a4>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d013      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a41      	ldr	r2, [pc, #260]	@ (80040cc <HAL_DMA_Init+0x6a8>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d00e      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a3f      	ldr	r2, [pc, #252]	@ (80040d0 <HAL_DMA_Init+0x6ac>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d009      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a3e      	ldr	r2, [pc, #248]	@ (80040d4 <HAL_DMA_Init+0x6b0>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d004      	beq.n	8003fea <HAL_DMA_Init+0x5c6>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a3c      	ldr	r2, [pc, #240]	@ (80040d8 <HAL_DMA_Init+0x6b4>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d101      	bne.n	8003fee <HAL_DMA_Init+0x5ca>
 8003fea:	2301      	movs	r3, #1
 8003fec:	e000      	b.n	8003ff0 <HAL_DMA_Init+0x5cc>
 8003fee:	2300      	movs	r3, #0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d032      	beq.n	800405a <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f002 fa4f 	bl	8006498 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	2b80      	cmp	r3, #128	@ 0x80
 8004000:	d102      	bne.n	8004008 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2200      	movs	r2, #0
 8004006:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	685a      	ldr	r2, [r3, #4]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004010:	b2d2      	uxtb	r2, r2
 8004012:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004018:	687a      	ldr	r2, [r7, #4]
 800401a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800401c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d010      	beq.n	8004048 <HAL_DMA_Init+0x624>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	2b08      	cmp	r3, #8
 800402c:	d80c      	bhi.n	8004048 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f002 facc 	bl	80065cc <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004038:	2200      	movs	r2, #0
 800403a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004040:	687a      	ldr	r2, [r7, #4]
 8004042:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004044:	605a      	str	r2, [r3, #4]
 8004046:	e008      	b.n	800405a <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2200      	movs	r2, #0
 800405e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2201      	movs	r2, #1
 8004064:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004068:	2300      	movs	r3, #0
}
 800406a:	4618      	mov	r0, r3
 800406c:	3718      	adds	r7, #24
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	a7fdabf8 	.word	0xa7fdabf8
 8004078:	cccccccd 	.word	0xcccccccd
 800407c:	40020010 	.word	0x40020010
 8004080:	40020028 	.word	0x40020028
 8004084:	40020040 	.word	0x40020040
 8004088:	40020058 	.word	0x40020058
 800408c:	40020070 	.word	0x40020070
 8004090:	40020088 	.word	0x40020088
 8004094:	400200a0 	.word	0x400200a0
 8004098:	400200b8 	.word	0x400200b8
 800409c:	40020410 	.word	0x40020410
 80040a0:	40020428 	.word	0x40020428
 80040a4:	40020440 	.word	0x40020440
 80040a8:	40020458 	.word	0x40020458
 80040ac:	40020470 	.word	0x40020470
 80040b0:	40020488 	.word	0x40020488
 80040b4:	400204a0 	.word	0x400204a0
 80040b8:	400204b8 	.word	0x400204b8
 80040bc:	58025408 	.word	0x58025408
 80040c0:	5802541c 	.word	0x5802541c
 80040c4:	58025430 	.word	0x58025430
 80040c8:	58025444 	.word	0x58025444
 80040cc:	58025458 	.word	0x58025458
 80040d0:	5802546c 	.word	0x5802546c
 80040d4:	58025480 	.word	0x58025480
 80040d8:	58025494 	.word	0x58025494

080040dc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b086      	sub	sp, #24
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	60b9      	str	r1, [r7, #8]
 80040e6:	607a      	str	r2, [r7, #4]
 80040e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040ea:	2300      	movs	r3, #0
 80040ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d101      	bne.n	80040f8 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e226      	b.n	8004546 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d101      	bne.n	8004106 <HAL_DMA_Start_IT+0x2a>
 8004102:	2302      	movs	r3, #2
 8004104:	e21f      	b.n	8004546 <HAL_DMA_Start_IT+0x46a>
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2201      	movs	r2, #1
 800410a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004114:	b2db      	uxtb	r3, r3
 8004116:	2b01      	cmp	r3, #1
 8004118:	f040 820a 	bne.w	8004530 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2202      	movs	r2, #2
 8004120:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2200      	movs	r2, #0
 8004128:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a68      	ldr	r2, [pc, #416]	@ (80042d0 <HAL_DMA_Start_IT+0x1f4>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d04a      	beq.n	80041ca <HAL_DMA_Start_IT+0xee>
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a66      	ldr	r2, [pc, #408]	@ (80042d4 <HAL_DMA_Start_IT+0x1f8>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d045      	beq.n	80041ca <HAL_DMA_Start_IT+0xee>
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a65      	ldr	r2, [pc, #404]	@ (80042d8 <HAL_DMA_Start_IT+0x1fc>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d040      	beq.n	80041ca <HAL_DMA_Start_IT+0xee>
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a63      	ldr	r2, [pc, #396]	@ (80042dc <HAL_DMA_Start_IT+0x200>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d03b      	beq.n	80041ca <HAL_DMA_Start_IT+0xee>
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a62      	ldr	r2, [pc, #392]	@ (80042e0 <HAL_DMA_Start_IT+0x204>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d036      	beq.n	80041ca <HAL_DMA_Start_IT+0xee>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a60      	ldr	r2, [pc, #384]	@ (80042e4 <HAL_DMA_Start_IT+0x208>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d031      	beq.n	80041ca <HAL_DMA_Start_IT+0xee>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a5f      	ldr	r2, [pc, #380]	@ (80042e8 <HAL_DMA_Start_IT+0x20c>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d02c      	beq.n	80041ca <HAL_DMA_Start_IT+0xee>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a5d      	ldr	r2, [pc, #372]	@ (80042ec <HAL_DMA_Start_IT+0x210>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d027      	beq.n	80041ca <HAL_DMA_Start_IT+0xee>
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a5c      	ldr	r2, [pc, #368]	@ (80042f0 <HAL_DMA_Start_IT+0x214>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d022      	beq.n	80041ca <HAL_DMA_Start_IT+0xee>
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a5a      	ldr	r2, [pc, #360]	@ (80042f4 <HAL_DMA_Start_IT+0x218>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d01d      	beq.n	80041ca <HAL_DMA_Start_IT+0xee>
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a59      	ldr	r2, [pc, #356]	@ (80042f8 <HAL_DMA_Start_IT+0x21c>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d018      	beq.n	80041ca <HAL_DMA_Start_IT+0xee>
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a57      	ldr	r2, [pc, #348]	@ (80042fc <HAL_DMA_Start_IT+0x220>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d013      	beq.n	80041ca <HAL_DMA_Start_IT+0xee>
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a56      	ldr	r2, [pc, #344]	@ (8004300 <HAL_DMA_Start_IT+0x224>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d00e      	beq.n	80041ca <HAL_DMA_Start_IT+0xee>
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a54      	ldr	r2, [pc, #336]	@ (8004304 <HAL_DMA_Start_IT+0x228>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d009      	beq.n	80041ca <HAL_DMA_Start_IT+0xee>
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a53      	ldr	r2, [pc, #332]	@ (8004308 <HAL_DMA_Start_IT+0x22c>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d004      	beq.n	80041ca <HAL_DMA_Start_IT+0xee>
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a51      	ldr	r2, [pc, #324]	@ (800430c <HAL_DMA_Start_IT+0x230>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d108      	bne.n	80041dc <HAL_DMA_Start_IT+0x100>
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f022 0201 	bic.w	r2, r2, #1
 80041d8:	601a      	str	r2, [r3, #0]
 80041da:	e007      	b.n	80041ec <HAL_DMA_Start_IT+0x110>
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f022 0201 	bic.w	r2, r2, #1
 80041ea:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	68b9      	ldr	r1, [r7, #8]
 80041f2:	68f8      	ldr	r0, [r7, #12]
 80041f4:	f001 fe76 	bl	8005ee4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a34      	ldr	r2, [pc, #208]	@ (80042d0 <HAL_DMA_Start_IT+0x1f4>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d04a      	beq.n	8004298 <HAL_DMA_Start_IT+0x1bc>
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a33      	ldr	r2, [pc, #204]	@ (80042d4 <HAL_DMA_Start_IT+0x1f8>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d045      	beq.n	8004298 <HAL_DMA_Start_IT+0x1bc>
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a31      	ldr	r2, [pc, #196]	@ (80042d8 <HAL_DMA_Start_IT+0x1fc>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d040      	beq.n	8004298 <HAL_DMA_Start_IT+0x1bc>
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a30      	ldr	r2, [pc, #192]	@ (80042dc <HAL_DMA_Start_IT+0x200>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d03b      	beq.n	8004298 <HAL_DMA_Start_IT+0x1bc>
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a2e      	ldr	r2, [pc, #184]	@ (80042e0 <HAL_DMA_Start_IT+0x204>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d036      	beq.n	8004298 <HAL_DMA_Start_IT+0x1bc>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a2d      	ldr	r2, [pc, #180]	@ (80042e4 <HAL_DMA_Start_IT+0x208>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d031      	beq.n	8004298 <HAL_DMA_Start_IT+0x1bc>
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a2b      	ldr	r2, [pc, #172]	@ (80042e8 <HAL_DMA_Start_IT+0x20c>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d02c      	beq.n	8004298 <HAL_DMA_Start_IT+0x1bc>
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a2a      	ldr	r2, [pc, #168]	@ (80042ec <HAL_DMA_Start_IT+0x210>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d027      	beq.n	8004298 <HAL_DMA_Start_IT+0x1bc>
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a28      	ldr	r2, [pc, #160]	@ (80042f0 <HAL_DMA_Start_IT+0x214>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d022      	beq.n	8004298 <HAL_DMA_Start_IT+0x1bc>
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a27      	ldr	r2, [pc, #156]	@ (80042f4 <HAL_DMA_Start_IT+0x218>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d01d      	beq.n	8004298 <HAL_DMA_Start_IT+0x1bc>
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a25      	ldr	r2, [pc, #148]	@ (80042f8 <HAL_DMA_Start_IT+0x21c>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d018      	beq.n	8004298 <HAL_DMA_Start_IT+0x1bc>
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a24      	ldr	r2, [pc, #144]	@ (80042fc <HAL_DMA_Start_IT+0x220>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d013      	beq.n	8004298 <HAL_DMA_Start_IT+0x1bc>
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a22      	ldr	r2, [pc, #136]	@ (8004300 <HAL_DMA_Start_IT+0x224>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d00e      	beq.n	8004298 <HAL_DMA_Start_IT+0x1bc>
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a21      	ldr	r2, [pc, #132]	@ (8004304 <HAL_DMA_Start_IT+0x228>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d009      	beq.n	8004298 <HAL_DMA_Start_IT+0x1bc>
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a1f      	ldr	r2, [pc, #124]	@ (8004308 <HAL_DMA_Start_IT+0x22c>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d004      	beq.n	8004298 <HAL_DMA_Start_IT+0x1bc>
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a1e      	ldr	r2, [pc, #120]	@ (800430c <HAL_DMA_Start_IT+0x230>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d101      	bne.n	800429c <HAL_DMA_Start_IT+0x1c0>
 8004298:	2301      	movs	r3, #1
 800429a:	e000      	b.n	800429e <HAL_DMA_Start_IT+0x1c2>
 800429c:	2300      	movs	r3, #0
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d036      	beq.n	8004310 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f023 021e 	bic.w	r2, r3, #30
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f042 0216 	orr.w	r2, r2, #22
 80042b4:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d03e      	beq.n	800433c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f042 0208 	orr.w	r2, r2, #8
 80042cc:	601a      	str	r2, [r3, #0]
 80042ce:	e035      	b.n	800433c <HAL_DMA_Start_IT+0x260>
 80042d0:	40020010 	.word	0x40020010
 80042d4:	40020028 	.word	0x40020028
 80042d8:	40020040 	.word	0x40020040
 80042dc:	40020058 	.word	0x40020058
 80042e0:	40020070 	.word	0x40020070
 80042e4:	40020088 	.word	0x40020088
 80042e8:	400200a0 	.word	0x400200a0
 80042ec:	400200b8 	.word	0x400200b8
 80042f0:	40020410 	.word	0x40020410
 80042f4:	40020428 	.word	0x40020428
 80042f8:	40020440 	.word	0x40020440
 80042fc:	40020458 	.word	0x40020458
 8004300:	40020470 	.word	0x40020470
 8004304:	40020488 	.word	0x40020488
 8004308:	400204a0 	.word	0x400204a0
 800430c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f023 020e 	bic.w	r2, r3, #14
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f042 020a 	orr.w	r2, r2, #10
 8004322:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004328:	2b00      	cmp	r3, #0
 800432a:	d007      	beq.n	800433c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f042 0204 	orr.w	r2, r2, #4
 800433a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a83      	ldr	r2, [pc, #524]	@ (8004550 <HAL_DMA_Start_IT+0x474>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d072      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a82      	ldr	r2, [pc, #520]	@ (8004554 <HAL_DMA_Start_IT+0x478>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d06d      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a80      	ldr	r2, [pc, #512]	@ (8004558 <HAL_DMA_Start_IT+0x47c>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d068      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a7f      	ldr	r2, [pc, #508]	@ (800455c <HAL_DMA_Start_IT+0x480>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d063      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a7d      	ldr	r2, [pc, #500]	@ (8004560 <HAL_DMA_Start_IT+0x484>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d05e      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a7c      	ldr	r2, [pc, #496]	@ (8004564 <HAL_DMA_Start_IT+0x488>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d059      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a7a      	ldr	r2, [pc, #488]	@ (8004568 <HAL_DMA_Start_IT+0x48c>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d054      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a79      	ldr	r2, [pc, #484]	@ (800456c <HAL_DMA_Start_IT+0x490>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d04f      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a77      	ldr	r2, [pc, #476]	@ (8004570 <HAL_DMA_Start_IT+0x494>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d04a      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a76      	ldr	r2, [pc, #472]	@ (8004574 <HAL_DMA_Start_IT+0x498>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d045      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a74      	ldr	r2, [pc, #464]	@ (8004578 <HAL_DMA_Start_IT+0x49c>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d040      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a73      	ldr	r2, [pc, #460]	@ (800457c <HAL_DMA_Start_IT+0x4a0>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d03b      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a71      	ldr	r2, [pc, #452]	@ (8004580 <HAL_DMA_Start_IT+0x4a4>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d036      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a70      	ldr	r2, [pc, #448]	@ (8004584 <HAL_DMA_Start_IT+0x4a8>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d031      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a6e      	ldr	r2, [pc, #440]	@ (8004588 <HAL_DMA_Start_IT+0x4ac>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d02c      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a6d      	ldr	r2, [pc, #436]	@ (800458c <HAL_DMA_Start_IT+0x4b0>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d027      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a6b      	ldr	r2, [pc, #428]	@ (8004590 <HAL_DMA_Start_IT+0x4b4>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d022      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a6a      	ldr	r2, [pc, #424]	@ (8004594 <HAL_DMA_Start_IT+0x4b8>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d01d      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a68      	ldr	r2, [pc, #416]	@ (8004598 <HAL_DMA_Start_IT+0x4bc>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d018      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a67      	ldr	r2, [pc, #412]	@ (800459c <HAL_DMA_Start_IT+0x4c0>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d013      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a65      	ldr	r2, [pc, #404]	@ (80045a0 <HAL_DMA_Start_IT+0x4c4>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d00e      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a64      	ldr	r2, [pc, #400]	@ (80045a4 <HAL_DMA_Start_IT+0x4c8>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d009      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a62      	ldr	r2, [pc, #392]	@ (80045a8 <HAL_DMA_Start_IT+0x4cc>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d004      	beq.n	800442c <HAL_DMA_Start_IT+0x350>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a61      	ldr	r2, [pc, #388]	@ (80045ac <HAL_DMA_Start_IT+0x4d0>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d101      	bne.n	8004430 <HAL_DMA_Start_IT+0x354>
 800442c:	2301      	movs	r3, #1
 800442e:	e000      	b.n	8004432 <HAL_DMA_Start_IT+0x356>
 8004430:	2300      	movs	r3, #0
 8004432:	2b00      	cmp	r3, #0
 8004434:	d01a      	beq.n	800446c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004440:	2b00      	cmp	r3, #0
 8004442:	d007      	beq.n	8004454 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800444e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004452:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004458:	2b00      	cmp	r3, #0
 800445a:	d007      	beq.n	800446c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004466:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800446a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a37      	ldr	r2, [pc, #220]	@ (8004550 <HAL_DMA_Start_IT+0x474>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d04a      	beq.n	800450c <HAL_DMA_Start_IT+0x430>
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a36      	ldr	r2, [pc, #216]	@ (8004554 <HAL_DMA_Start_IT+0x478>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d045      	beq.n	800450c <HAL_DMA_Start_IT+0x430>
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a34      	ldr	r2, [pc, #208]	@ (8004558 <HAL_DMA_Start_IT+0x47c>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d040      	beq.n	800450c <HAL_DMA_Start_IT+0x430>
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4a33      	ldr	r2, [pc, #204]	@ (800455c <HAL_DMA_Start_IT+0x480>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d03b      	beq.n	800450c <HAL_DMA_Start_IT+0x430>
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a31      	ldr	r2, [pc, #196]	@ (8004560 <HAL_DMA_Start_IT+0x484>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d036      	beq.n	800450c <HAL_DMA_Start_IT+0x430>
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a30      	ldr	r2, [pc, #192]	@ (8004564 <HAL_DMA_Start_IT+0x488>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d031      	beq.n	800450c <HAL_DMA_Start_IT+0x430>
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a2e      	ldr	r2, [pc, #184]	@ (8004568 <HAL_DMA_Start_IT+0x48c>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d02c      	beq.n	800450c <HAL_DMA_Start_IT+0x430>
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a2d      	ldr	r2, [pc, #180]	@ (800456c <HAL_DMA_Start_IT+0x490>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d027      	beq.n	800450c <HAL_DMA_Start_IT+0x430>
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a2b      	ldr	r2, [pc, #172]	@ (8004570 <HAL_DMA_Start_IT+0x494>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d022      	beq.n	800450c <HAL_DMA_Start_IT+0x430>
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a2a      	ldr	r2, [pc, #168]	@ (8004574 <HAL_DMA_Start_IT+0x498>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d01d      	beq.n	800450c <HAL_DMA_Start_IT+0x430>
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a28      	ldr	r2, [pc, #160]	@ (8004578 <HAL_DMA_Start_IT+0x49c>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d018      	beq.n	800450c <HAL_DMA_Start_IT+0x430>
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a27      	ldr	r2, [pc, #156]	@ (800457c <HAL_DMA_Start_IT+0x4a0>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d013      	beq.n	800450c <HAL_DMA_Start_IT+0x430>
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a25      	ldr	r2, [pc, #148]	@ (8004580 <HAL_DMA_Start_IT+0x4a4>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d00e      	beq.n	800450c <HAL_DMA_Start_IT+0x430>
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a24      	ldr	r2, [pc, #144]	@ (8004584 <HAL_DMA_Start_IT+0x4a8>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d009      	beq.n	800450c <HAL_DMA_Start_IT+0x430>
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a22      	ldr	r2, [pc, #136]	@ (8004588 <HAL_DMA_Start_IT+0x4ac>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d004      	beq.n	800450c <HAL_DMA_Start_IT+0x430>
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a21      	ldr	r2, [pc, #132]	@ (800458c <HAL_DMA_Start_IT+0x4b0>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d108      	bne.n	800451e <HAL_DMA_Start_IT+0x442>
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	681a      	ldr	r2, [r3, #0]
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f042 0201 	orr.w	r2, r2, #1
 800451a:	601a      	str	r2, [r3, #0]
 800451c:	e012      	b.n	8004544 <HAL_DMA_Start_IT+0x468>
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f042 0201 	orr.w	r2, r2, #1
 800452c:	601a      	str	r2, [r3, #0]
 800452e:	e009      	b.n	8004544 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004536:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2200      	movs	r2, #0
 800453c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004544:	7dfb      	ldrb	r3, [r7, #23]
}
 8004546:	4618      	mov	r0, r3
 8004548:	3718      	adds	r7, #24
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}
 800454e:	bf00      	nop
 8004550:	40020010 	.word	0x40020010
 8004554:	40020028 	.word	0x40020028
 8004558:	40020040 	.word	0x40020040
 800455c:	40020058 	.word	0x40020058
 8004560:	40020070 	.word	0x40020070
 8004564:	40020088 	.word	0x40020088
 8004568:	400200a0 	.word	0x400200a0
 800456c:	400200b8 	.word	0x400200b8
 8004570:	40020410 	.word	0x40020410
 8004574:	40020428 	.word	0x40020428
 8004578:	40020440 	.word	0x40020440
 800457c:	40020458 	.word	0x40020458
 8004580:	40020470 	.word	0x40020470
 8004584:	40020488 	.word	0x40020488
 8004588:	400204a0 	.word	0x400204a0
 800458c:	400204b8 	.word	0x400204b8
 8004590:	58025408 	.word	0x58025408
 8004594:	5802541c 	.word	0x5802541c
 8004598:	58025430 	.word	0x58025430
 800459c:	58025444 	.word	0x58025444
 80045a0:	58025458 	.word	0x58025458
 80045a4:	5802546c 	.word	0x5802546c
 80045a8:	58025480 	.word	0x58025480
 80045ac:	58025494 	.word	0x58025494

080045b0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b086      	sub	sp, #24
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80045b8:	f7fd f8e0 	bl	800177c <HAL_GetTick>
 80045bc:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d101      	bne.n	80045c8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e2dc      	b.n	8004b82 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	2b02      	cmp	r3, #2
 80045d2:	d008      	beq.n	80045e6 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2280      	movs	r2, #128	@ 0x80
 80045d8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e2cd      	b.n	8004b82 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a76      	ldr	r2, [pc, #472]	@ (80047c4 <HAL_DMA_Abort+0x214>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d04a      	beq.n	8004686 <HAL_DMA_Abort+0xd6>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a74      	ldr	r2, [pc, #464]	@ (80047c8 <HAL_DMA_Abort+0x218>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d045      	beq.n	8004686 <HAL_DMA_Abort+0xd6>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a73      	ldr	r2, [pc, #460]	@ (80047cc <HAL_DMA_Abort+0x21c>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d040      	beq.n	8004686 <HAL_DMA_Abort+0xd6>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a71      	ldr	r2, [pc, #452]	@ (80047d0 <HAL_DMA_Abort+0x220>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d03b      	beq.n	8004686 <HAL_DMA_Abort+0xd6>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a70      	ldr	r2, [pc, #448]	@ (80047d4 <HAL_DMA_Abort+0x224>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d036      	beq.n	8004686 <HAL_DMA_Abort+0xd6>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a6e      	ldr	r2, [pc, #440]	@ (80047d8 <HAL_DMA_Abort+0x228>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d031      	beq.n	8004686 <HAL_DMA_Abort+0xd6>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a6d      	ldr	r2, [pc, #436]	@ (80047dc <HAL_DMA_Abort+0x22c>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d02c      	beq.n	8004686 <HAL_DMA_Abort+0xd6>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a6b      	ldr	r2, [pc, #428]	@ (80047e0 <HAL_DMA_Abort+0x230>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d027      	beq.n	8004686 <HAL_DMA_Abort+0xd6>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a6a      	ldr	r2, [pc, #424]	@ (80047e4 <HAL_DMA_Abort+0x234>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d022      	beq.n	8004686 <HAL_DMA_Abort+0xd6>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a68      	ldr	r2, [pc, #416]	@ (80047e8 <HAL_DMA_Abort+0x238>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d01d      	beq.n	8004686 <HAL_DMA_Abort+0xd6>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a67      	ldr	r2, [pc, #412]	@ (80047ec <HAL_DMA_Abort+0x23c>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d018      	beq.n	8004686 <HAL_DMA_Abort+0xd6>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a65      	ldr	r2, [pc, #404]	@ (80047f0 <HAL_DMA_Abort+0x240>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d013      	beq.n	8004686 <HAL_DMA_Abort+0xd6>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a64      	ldr	r2, [pc, #400]	@ (80047f4 <HAL_DMA_Abort+0x244>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d00e      	beq.n	8004686 <HAL_DMA_Abort+0xd6>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a62      	ldr	r2, [pc, #392]	@ (80047f8 <HAL_DMA_Abort+0x248>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d009      	beq.n	8004686 <HAL_DMA_Abort+0xd6>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a61      	ldr	r2, [pc, #388]	@ (80047fc <HAL_DMA_Abort+0x24c>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d004      	beq.n	8004686 <HAL_DMA_Abort+0xd6>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a5f      	ldr	r2, [pc, #380]	@ (8004800 <HAL_DMA_Abort+0x250>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d101      	bne.n	800468a <HAL_DMA_Abort+0xda>
 8004686:	2301      	movs	r3, #1
 8004688:	e000      	b.n	800468c <HAL_DMA_Abort+0xdc>
 800468a:	2300      	movs	r3, #0
 800468c:	2b00      	cmp	r3, #0
 800468e:	d013      	beq.n	80046b8 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f022 021e 	bic.w	r2, r2, #30
 800469e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	695a      	ldr	r2, [r3, #20]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80046ae:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	617b      	str	r3, [r7, #20]
 80046b6:	e00a      	b.n	80046ce <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f022 020e 	bic.w	r2, r2, #14
 80046c6:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a3c      	ldr	r2, [pc, #240]	@ (80047c4 <HAL_DMA_Abort+0x214>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d072      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a3a      	ldr	r2, [pc, #232]	@ (80047c8 <HAL_DMA_Abort+0x218>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d06d      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a39      	ldr	r2, [pc, #228]	@ (80047cc <HAL_DMA_Abort+0x21c>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d068      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a37      	ldr	r2, [pc, #220]	@ (80047d0 <HAL_DMA_Abort+0x220>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d063      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a36      	ldr	r2, [pc, #216]	@ (80047d4 <HAL_DMA_Abort+0x224>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d05e      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a34      	ldr	r2, [pc, #208]	@ (80047d8 <HAL_DMA_Abort+0x228>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d059      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a33      	ldr	r2, [pc, #204]	@ (80047dc <HAL_DMA_Abort+0x22c>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d054      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a31      	ldr	r2, [pc, #196]	@ (80047e0 <HAL_DMA_Abort+0x230>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d04f      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a30      	ldr	r2, [pc, #192]	@ (80047e4 <HAL_DMA_Abort+0x234>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d04a      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a2e      	ldr	r2, [pc, #184]	@ (80047e8 <HAL_DMA_Abort+0x238>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d045      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a2d      	ldr	r2, [pc, #180]	@ (80047ec <HAL_DMA_Abort+0x23c>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d040      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a2b      	ldr	r2, [pc, #172]	@ (80047f0 <HAL_DMA_Abort+0x240>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d03b      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a2a      	ldr	r2, [pc, #168]	@ (80047f4 <HAL_DMA_Abort+0x244>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d036      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a28      	ldr	r2, [pc, #160]	@ (80047f8 <HAL_DMA_Abort+0x248>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d031      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a27      	ldr	r2, [pc, #156]	@ (80047fc <HAL_DMA_Abort+0x24c>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d02c      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a25      	ldr	r2, [pc, #148]	@ (8004800 <HAL_DMA_Abort+0x250>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d027      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a24      	ldr	r2, [pc, #144]	@ (8004804 <HAL_DMA_Abort+0x254>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d022      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a22      	ldr	r2, [pc, #136]	@ (8004808 <HAL_DMA_Abort+0x258>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d01d      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4a21      	ldr	r2, [pc, #132]	@ (800480c <HAL_DMA_Abort+0x25c>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d018      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a1f      	ldr	r2, [pc, #124]	@ (8004810 <HAL_DMA_Abort+0x260>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d013      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a1e      	ldr	r2, [pc, #120]	@ (8004814 <HAL_DMA_Abort+0x264>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d00e      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a1c      	ldr	r2, [pc, #112]	@ (8004818 <HAL_DMA_Abort+0x268>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d009      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a1b      	ldr	r2, [pc, #108]	@ (800481c <HAL_DMA_Abort+0x26c>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d004      	beq.n	80047be <HAL_DMA_Abort+0x20e>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a19      	ldr	r2, [pc, #100]	@ (8004820 <HAL_DMA_Abort+0x270>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d132      	bne.n	8004824 <HAL_DMA_Abort+0x274>
 80047be:	2301      	movs	r3, #1
 80047c0:	e031      	b.n	8004826 <HAL_DMA_Abort+0x276>
 80047c2:	bf00      	nop
 80047c4:	40020010 	.word	0x40020010
 80047c8:	40020028 	.word	0x40020028
 80047cc:	40020040 	.word	0x40020040
 80047d0:	40020058 	.word	0x40020058
 80047d4:	40020070 	.word	0x40020070
 80047d8:	40020088 	.word	0x40020088
 80047dc:	400200a0 	.word	0x400200a0
 80047e0:	400200b8 	.word	0x400200b8
 80047e4:	40020410 	.word	0x40020410
 80047e8:	40020428 	.word	0x40020428
 80047ec:	40020440 	.word	0x40020440
 80047f0:	40020458 	.word	0x40020458
 80047f4:	40020470 	.word	0x40020470
 80047f8:	40020488 	.word	0x40020488
 80047fc:	400204a0 	.word	0x400204a0
 8004800:	400204b8 	.word	0x400204b8
 8004804:	58025408 	.word	0x58025408
 8004808:	5802541c 	.word	0x5802541c
 800480c:	58025430 	.word	0x58025430
 8004810:	58025444 	.word	0x58025444
 8004814:	58025458 	.word	0x58025458
 8004818:	5802546c 	.word	0x5802546c
 800481c:	58025480 	.word	0x58025480
 8004820:	58025494 	.word	0x58025494
 8004824:	2300      	movs	r3, #0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d007      	beq.n	800483a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004834:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004838:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a6d      	ldr	r2, [pc, #436]	@ (80049f4 <HAL_DMA_Abort+0x444>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d04a      	beq.n	80048da <HAL_DMA_Abort+0x32a>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a6b      	ldr	r2, [pc, #428]	@ (80049f8 <HAL_DMA_Abort+0x448>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d045      	beq.n	80048da <HAL_DMA_Abort+0x32a>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a6a      	ldr	r2, [pc, #424]	@ (80049fc <HAL_DMA_Abort+0x44c>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d040      	beq.n	80048da <HAL_DMA_Abort+0x32a>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a68      	ldr	r2, [pc, #416]	@ (8004a00 <HAL_DMA_Abort+0x450>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d03b      	beq.n	80048da <HAL_DMA_Abort+0x32a>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a67      	ldr	r2, [pc, #412]	@ (8004a04 <HAL_DMA_Abort+0x454>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d036      	beq.n	80048da <HAL_DMA_Abort+0x32a>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a65      	ldr	r2, [pc, #404]	@ (8004a08 <HAL_DMA_Abort+0x458>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d031      	beq.n	80048da <HAL_DMA_Abort+0x32a>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a64      	ldr	r2, [pc, #400]	@ (8004a0c <HAL_DMA_Abort+0x45c>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d02c      	beq.n	80048da <HAL_DMA_Abort+0x32a>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a62      	ldr	r2, [pc, #392]	@ (8004a10 <HAL_DMA_Abort+0x460>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d027      	beq.n	80048da <HAL_DMA_Abort+0x32a>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a61      	ldr	r2, [pc, #388]	@ (8004a14 <HAL_DMA_Abort+0x464>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d022      	beq.n	80048da <HAL_DMA_Abort+0x32a>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a5f      	ldr	r2, [pc, #380]	@ (8004a18 <HAL_DMA_Abort+0x468>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d01d      	beq.n	80048da <HAL_DMA_Abort+0x32a>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a5e      	ldr	r2, [pc, #376]	@ (8004a1c <HAL_DMA_Abort+0x46c>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d018      	beq.n	80048da <HAL_DMA_Abort+0x32a>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a5c      	ldr	r2, [pc, #368]	@ (8004a20 <HAL_DMA_Abort+0x470>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d013      	beq.n	80048da <HAL_DMA_Abort+0x32a>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a5b      	ldr	r2, [pc, #364]	@ (8004a24 <HAL_DMA_Abort+0x474>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d00e      	beq.n	80048da <HAL_DMA_Abort+0x32a>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a59      	ldr	r2, [pc, #356]	@ (8004a28 <HAL_DMA_Abort+0x478>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d009      	beq.n	80048da <HAL_DMA_Abort+0x32a>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a58      	ldr	r2, [pc, #352]	@ (8004a2c <HAL_DMA_Abort+0x47c>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d004      	beq.n	80048da <HAL_DMA_Abort+0x32a>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a56      	ldr	r2, [pc, #344]	@ (8004a30 <HAL_DMA_Abort+0x480>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d108      	bne.n	80048ec <HAL_DMA_Abort+0x33c>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f022 0201 	bic.w	r2, r2, #1
 80048e8:	601a      	str	r2, [r3, #0]
 80048ea:	e007      	b.n	80048fc <HAL_DMA_Abort+0x34c>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f022 0201 	bic.w	r2, r2, #1
 80048fa:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80048fc:	e013      	b.n	8004926 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80048fe:	f7fc ff3d 	bl	800177c <HAL_GetTick>
 8004902:	4602      	mov	r2, r0
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	1ad3      	subs	r3, r2, r3
 8004908:	2b05      	cmp	r3, #5
 800490a:	d90c      	bls.n	8004926 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2220      	movs	r2, #32
 8004910:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2203      	movs	r2, #3
 8004916:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2200      	movs	r2, #0
 800491e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e12d      	b.n	8004b82 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0301 	and.w	r3, r3, #1
 800492e:	2b00      	cmp	r3, #0
 8004930:	d1e5      	bne.n	80048fe <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a2f      	ldr	r2, [pc, #188]	@ (80049f4 <HAL_DMA_Abort+0x444>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d04a      	beq.n	80049d2 <HAL_DMA_Abort+0x422>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a2d      	ldr	r2, [pc, #180]	@ (80049f8 <HAL_DMA_Abort+0x448>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d045      	beq.n	80049d2 <HAL_DMA_Abort+0x422>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a2c      	ldr	r2, [pc, #176]	@ (80049fc <HAL_DMA_Abort+0x44c>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d040      	beq.n	80049d2 <HAL_DMA_Abort+0x422>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a2a      	ldr	r2, [pc, #168]	@ (8004a00 <HAL_DMA_Abort+0x450>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d03b      	beq.n	80049d2 <HAL_DMA_Abort+0x422>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a29      	ldr	r2, [pc, #164]	@ (8004a04 <HAL_DMA_Abort+0x454>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d036      	beq.n	80049d2 <HAL_DMA_Abort+0x422>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a27      	ldr	r2, [pc, #156]	@ (8004a08 <HAL_DMA_Abort+0x458>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d031      	beq.n	80049d2 <HAL_DMA_Abort+0x422>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a26      	ldr	r2, [pc, #152]	@ (8004a0c <HAL_DMA_Abort+0x45c>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d02c      	beq.n	80049d2 <HAL_DMA_Abort+0x422>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a24      	ldr	r2, [pc, #144]	@ (8004a10 <HAL_DMA_Abort+0x460>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d027      	beq.n	80049d2 <HAL_DMA_Abort+0x422>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a23      	ldr	r2, [pc, #140]	@ (8004a14 <HAL_DMA_Abort+0x464>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d022      	beq.n	80049d2 <HAL_DMA_Abort+0x422>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a21      	ldr	r2, [pc, #132]	@ (8004a18 <HAL_DMA_Abort+0x468>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d01d      	beq.n	80049d2 <HAL_DMA_Abort+0x422>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a20      	ldr	r2, [pc, #128]	@ (8004a1c <HAL_DMA_Abort+0x46c>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d018      	beq.n	80049d2 <HAL_DMA_Abort+0x422>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a1e      	ldr	r2, [pc, #120]	@ (8004a20 <HAL_DMA_Abort+0x470>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d013      	beq.n	80049d2 <HAL_DMA_Abort+0x422>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a1d      	ldr	r2, [pc, #116]	@ (8004a24 <HAL_DMA_Abort+0x474>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d00e      	beq.n	80049d2 <HAL_DMA_Abort+0x422>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a1b      	ldr	r2, [pc, #108]	@ (8004a28 <HAL_DMA_Abort+0x478>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d009      	beq.n	80049d2 <HAL_DMA_Abort+0x422>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a1a      	ldr	r2, [pc, #104]	@ (8004a2c <HAL_DMA_Abort+0x47c>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d004      	beq.n	80049d2 <HAL_DMA_Abort+0x422>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a18      	ldr	r2, [pc, #96]	@ (8004a30 <HAL_DMA_Abort+0x480>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d101      	bne.n	80049d6 <HAL_DMA_Abort+0x426>
 80049d2:	2301      	movs	r3, #1
 80049d4:	e000      	b.n	80049d8 <HAL_DMA_Abort+0x428>
 80049d6:	2300      	movs	r3, #0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d02b      	beq.n	8004a34 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049e0:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049e6:	f003 031f 	and.w	r3, r3, #31
 80049ea:	223f      	movs	r2, #63	@ 0x3f
 80049ec:	409a      	lsls	r2, r3
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	609a      	str	r2, [r3, #8]
 80049f2:	e02a      	b.n	8004a4a <HAL_DMA_Abort+0x49a>
 80049f4:	40020010 	.word	0x40020010
 80049f8:	40020028 	.word	0x40020028
 80049fc:	40020040 	.word	0x40020040
 8004a00:	40020058 	.word	0x40020058
 8004a04:	40020070 	.word	0x40020070
 8004a08:	40020088 	.word	0x40020088
 8004a0c:	400200a0 	.word	0x400200a0
 8004a10:	400200b8 	.word	0x400200b8
 8004a14:	40020410 	.word	0x40020410
 8004a18:	40020428 	.word	0x40020428
 8004a1c:	40020440 	.word	0x40020440
 8004a20:	40020458 	.word	0x40020458
 8004a24:	40020470 	.word	0x40020470
 8004a28:	40020488 	.word	0x40020488
 8004a2c:	400204a0 	.word	0x400204a0
 8004a30:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a38:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a3e:	f003 031f 	and.w	r3, r3, #31
 8004a42:	2201      	movs	r2, #1
 8004a44:	409a      	lsls	r2, r3
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a4f      	ldr	r2, [pc, #316]	@ (8004b8c <HAL_DMA_Abort+0x5dc>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d072      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a4d      	ldr	r2, [pc, #308]	@ (8004b90 <HAL_DMA_Abort+0x5e0>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d06d      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a4c      	ldr	r2, [pc, #304]	@ (8004b94 <HAL_DMA_Abort+0x5e4>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d068      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a4a      	ldr	r2, [pc, #296]	@ (8004b98 <HAL_DMA_Abort+0x5e8>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d063      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a49      	ldr	r2, [pc, #292]	@ (8004b9c <HAL_DMA_Abort+0x5ec>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d05e      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a47      	ldr	r2, [pc, #284]	@ (8004ba0 <HAL_DMA_Abort+0x5f0>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d059      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a46      	ldr	r2, [pc, #280]	@ (8004ba4 <HAL_DMA_Abort+0x5f4>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d054      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a44      	ldr	r2, [pc, #272]	@ (8004ba8 <HAL_DMA_Abort+0x5f8>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d04f      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a43      	ldr	r2, [pc, #268]	@ (8004bac <HAL_DMA_Abort+0x5fc>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d04a      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a41      	ldr	r2, [pc, #260]	@ (8004bb0 <HAL_DMA_Abort+0x600>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d045      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a40      	ldr	r2, [pc, #256]	@ (8004bb4 <HAL_DMA_Abort+0x604>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d040      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a3e      	ldr	r2, [pc, #248]	@ (8004bb8 <HAL_DMA_Abort+0x608>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d03b      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a3d      	ldr	r2, [pc, #244]	@ (8004bbc <HAL_DMA_Abort+0x60c>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d036      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a3b      	ldr	r2, [pc, #236]	@ (8004bc0 <HAL_DMA_Abort+0x610>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d031      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a3a      	ldr	r2, [pc, #232]	@ (8004bc4 <HAL_DMA_Abort+0x614>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d02c      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a38      	ldr	r2, [pc, #224]	@ (8004bc8 <HAL_DMA_Abort+0x618>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d027      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a37      	ldr	r2, [pc, #220]	@ (8004bcc <HAL_DMA_Abort+0x61c>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d022      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a35      	ldr	r2, [pc, #212]	@ (8004bd0 <HAL_DMA_Abort+0x620>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d01d      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a34      	ldr	r2, [pc, #208]	@ (8004bd4 <HAL_DMA_Abort+0x624>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d018      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a32      	ldr	r2, [pc, #200]	@ (8004bd8 <HAL_DMA_Abort+0x628>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d013      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a31      	ldr	r2, [pc, #196]	@ (8004bdc <HAL_DMA_Abort+0x62c>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d00e      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a2f      	ldr	r2, [pc, #188]	@ (8004be0 <HAL_DMA_Abort+0x630>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d009      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a2e      	ldr	r2, [pc, #184]	@ (8004be4 <HAL_DMA_Abort+0x634>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d004      	beq.n	8004b3a <HAL_DMA_Abort+0x58a>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a2c      	ldr	r2, [pc, #176]	@ (8004be8 <HAL_DMA_Abort+0x638>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d101      	bne.n	8004b3e <HAL_DMA_Abort+0x58e>
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e000      	b.n	8004b40 <HAL_DMA_Abort+0x590>
 8004b3e:	2300      	movs	r3, #0
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d015      	beq.n	8004b70 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b48:	687a      	ldr	r2, [r7, #4]
 8004b4a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004b4c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d00c      	beq.n	8004b70 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b60:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004b64:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b6a:	687a      	ldr	r2, [r7, #4]
 8004b6c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004b6e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2201      	movs	r2, #1
 8004b74:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8004b80:	2300      	movs	r3, #0
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3718      	adds	r7, #24
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	40020010 	.word	0x40020010
 8004b90:	40020028 	.word	0x40020028
 8004b94:	40020040 	.word	0x40020040
 8004b98:	40020058 	.word	0x40020058
 8004b9c:	40020070 	.word	0x40020070
 8004ba0:	40020088 	.word	0x40020088
 8004ba4:	400200a0 	.word	0x400200a0
 8004ba8:	400200b8 	.word	0x400200b8
 8004bac:	40020410 	.word	0x40020410
 8004bb0:	40020428 	.word	0x40020428
 8004bb4:	40020440 	.word	0x40020440
 8004bb8:	40020458 	.word	0x40020458
 8004bbc:	40020470 	.word	0x40020470
 8004bc0:	40020488 	.word	0x40020488
 8004bc4:	400204a0 	.word	0x400204a0
 8004bc8:	400204b8 	.word	0x400204b8
 8004bcc:	58025408 	.word	0x58025408
 8004bd0:	5802541c 	.word	0x5802541c
 8004bd4:	58025430 	.word	0x58025430
 8004bd8:	58025444 	.word	0x58025444
 8004bdc:	58025458 	.word	0x58025458
 8004be0:	5802546c 	.word	0x5802546c
 8004be4:	58025480 	.word	0x58025480
 8004be8:	58025494 	.word	0x58025494

08004bec <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b084      	sub	sp, #16
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d101      	bne.n	8004bfe <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e237      	b.n	800506e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b02      	cmp	r3, #2
 8004c08:	d004      	beq.n	8004c14 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2280      	movs	r2, #128	@ 0x80
 8004c0e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
 8004c12:	e22c      	b.n	800506e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a5c      	ldr	r2, [pc, #368]	@ (8004d8c <HAL_DMA_Abort_IT+0x1a0>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d04a      	beq.n	8004cb4 <HAL_DMA_Abort_IT+0xc8>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a5b      	ldr	r2, [pc, #364]	@ (8004d90 <HAL_DMA_Abort_IT+0x1a4>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d045      	beq.n	8004cb4 <HAL_DMA_Abort_IT+0xc8>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a59      	ldr	r2, [pc, #356]	@ (8004d94 <HAL_DMA_Abort_IT+0x1a8>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d040      	beq.n	8004cb4 <HAL_DMA_Abort_IT+0xc8>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a58      	ldr	r2, [pc, #352]	@ (8004d98 <HAL_DMA_Abort_IT+0x1ac>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d03b      	beq.n	8004cb4 <HAL_DMA_Abort_IT+0xc8>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a56      	ldr	r2, [pc, #344]	@ (8004d9c <HAL_DMA_Abort_IT+0x1b0>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d036      	beq.n	8004cb4 <HAL_DMA_Abort_IT+0xc8>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a55      	ldr	r2, [pc, #340]	@ (8004da0 <HAL_DMA_Abort_IT+0x1b4>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d031      	beq.n	8004cb4 <HAL_DMA_Abort_IT+0xc8>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a53      	ldr	r2, [pc, #332]	@ (8004da4 <HAL_DMA_Abort_IT+0x1b8>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d02c      	beq.n	8004cb4 <HAL_DMA_Abort_IT+0xc8>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a52      	ldr	r2, [pc, #328]	@ (8004da8 <HAL_DMA_Abort_IT+0x1bc>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d027      	beq.n	8004cb4 <HAL_DMA_Abort_IT+0xc8>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a50      	ldr	r2, [pc, #320]	@ (8004dac <HAL_DMA_Abort_IT+0x1c0>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d022      	beq.n	8004cb4 <HAL_DMA_Abort_IT+0xc8>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a4f      	ldr	r2, [pc, #316]	@ (8004db0 <HAL_DMA_Abort_IT+0x1c4>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d01d      	beq.n	8004cb4 <HAL_DMA_Abort_IT+0xc8>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a4d      	ldr	r2, [pc, #308]	@ (8004db4 <HAL_DMA_Abort_IT+0x1c8>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d018      	beq.n	8004cb4 <HAL_DMA_Abort_IT+0xc8>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a4c      	ldr	r2, [pc, #304]	@ (8004db8 <HAL_DMA_Abort_IT+0x1cc>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d013      	beq.n	8004cb4 <HAL_DMA_Abort_IT+0xc8>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a4a      	ldr	r2, [pc, #296]	@ (8004dbc <HAL_DMA_Abort_IT+0x1d0>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d00e      	beq.n	8004cb4 <HAL_DMA_Abort_IT+0xc8>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a49      	ldr	r2, [pc, #292]	@ (8004dc0 <HAL_DMA_Abort_IT+0x1d4>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d009      	beq.n	8004cb4 <HAL_DMA_Abort_IT+0xc8>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a47      	ldr	r2, [pc, #284]	@ (8004dc4 <HAL_DMA_Abort_IT+0x1d8>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d004      	beq.n	8004cb4 <HAL_DMA_Abort_IT+0xc8>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a46      	ldr	r2, [pc, #280]	@ (8004dc8 <HAL_DMA_Abort_IT+0x1dc>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d101      	bne.n	8004cb8 <HAL_DMA_Abort_IT+0xcc>
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e000      	b.n	8004cba <HAL_DMA_Abort_IT+0xce>
 8004cb8:	2300      	movs	r3, #0
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	f000 8086 	beq.w	8004dcc <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2204      	movs	r2, #4
 8004cc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a2f      	ldr	r2, [pc, #188]	@ (8004d8c <HAL_DMA_Abort_IT+0x1a0>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d04a      	beq.n	8004d68 <HAL_DMA_Abort_IT+0x17c>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a2e      	ldr	r2, [pc, #184]	@ (8004d90 <HAL_DMA_Abort_IT+0x1a4>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d045      	beq.n	8004d68 <HAL_DMA_Abort_IT+0x17c>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a2c      	ldr	r2, [pc, #176]	@ (8004d94 <HAL_DMA_Abort_IT+0x1a8>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d040      	beq.n	8004d68 <HAL_DMA_Abort_IT+0x17c>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a2b      	ldr	r2, [pc, #172]	@ (8004d98 <HAL_DMA_Abort_IT+0x1ac>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d03b      	beq.n	8004d68 <HAL_DMA_Abort_IT+0x17c>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a29      	ldr	r2, [pc, #164]	@ (8004d9c <HAL_DMA_Abort_IT+0x1b0>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d036      	beq.n	8004d68 <HAL_DMA_Abort_IT+0x17c>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a28      	ldr	r2, [pc, #160]	@ (8004da0 <HAL_DMA_Abort_IT+0x1b4>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d031      	beq.n	8004d68 <HAL_DMA_Abort_IT+0x17c>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a26      	ldr	r2, [pc, #152]	@ (8004da4 <HAL_DMA_Abort_IT+0x1b8>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d02c      	beq.n	8004d68 <HAL_DMA_Abort_IT+0x17c>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a25      	ldr	r2, [pc, #148]	@ (8004da8 <HAL_DMA_Abort_IT+0x1bc>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d027      	beq.n	8004d68 <HAL_DMA_Abort_IT+0x17c>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a23      	ldr	r2, [pc, #140]	@ (8004dac <HAL_DMA_Abort_IT+0x1c0>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d022      	beq.n	8004d68 <HAL_DMA_Abort_IT+0x17c>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a22      	ldr	r2, [pc, #136]	@ (8004db0 <HAL_DMA_Abort_IT+0x1c4>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d01d      	beq.n	8004d68 <HAL_DMA_Abort_IT+0x17c>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a20      	ldr	r2, [pc, #128]	@ (8004db4 <HAL_DMA_Abort_IT+0x1c8>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d018      	beq.n	8004d68 <HAL_DMA_Abort_IT+0x17c>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a1f      	ldr	r2, [pc, #124]	@ (8004db8 <HAL_DMA_Abort_IT+0x1cc>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d013      	beq.n	8004d68 <HAL_DMA_Abort_IT+0x17c>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a1d      	ldr	r2, [pc, #116]	@ (8004dbc <HAL_DMA_Abort_IT+0x1d0>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d00e      	beq.n	8004d68 <HAL_DMA_Abort_IT+0x17c>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a1c      	ldr	r2, [pc, #112]	@ (8004dc0 <HAL_DMA_Abort_IT+0x1d4>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d009      	beq.n	8004d68 <HAL_DMA_Abort_IT+0x17c>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a1a      	ldr	r2, [pc, #104]	@ (8004dc4 <HAL_DMA_Abort_IT+0x1d8>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d004      	beq.n	8004d68 <HAL_DMA_Abort_IT+0x17c>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a19      	ldr	r2, [pc, #100]	@ (8004dc8 <HAL_DMA_Abort_IT+0x1dc>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d108      	bne.n	8004d7a <HAL_DMA_Abort_IT+0x18e>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f022 0201 	bic.w	r2, r2, #1
 8004d76:	601a      	str	r2, [r3, #0]
 8004d78:	e178      	b.n	800506c <HAL_DMA_Abort_IT+0x480>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f022 0201 	bic.w	r2, r2, #1
 8004d88:	601a      	str	r2, [r3, #0]
 8004d8a:	e16f      	b.n	800506c <HAL_DMA_Abort_IT+0x480>
 8004d8c:	40020010 	.word	0x40020010
 8004d90:	40020028 	.word	0x40020028
 8004d94:	40020040 	.word	0x40020040
 8004d98:	40020058 	.word	0x40020058
 8004d9c:	40020070 	.word	0x40020070
 8004da0:	40020088 	.word	0x40020088
 8004da4:	400200a0 	.word	0x400200a0
 8004da8:	400200b8 	.word	0x400200b8
 8004dac:	40020410 	.word	0x40020410
 8004db0:	40020428 	.word	0x40020428
 8004db4:	40020440 	.word	0x40020440
 8004db8:	40020458 	.word	0x40020458
 8004dbc:	40020470 	.word	0x40020470
 8004dc0:	40020488 	.word	0x40020488
 8004dc4:	400204a0 	.word	0x400204a0
 8004dc8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f022 020e 	bic.w	r2, r2, #14
 8004dda:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a6c      	ldr	r2, [pc, #432]	@ (8004f94 <HAL_DMA_Abort_IT+0x3a8>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d04a      	beq.n	8004e7c <HAL_DMA_Abort_IT+0x290>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a6b      	ldr	r2, [pc, #428]	@ (8004f98 <HAL_DMA_Abort_IT+0x3ac>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d045      	beq.n	8004e7c <HAL_DMA_Abort_IT+0x290>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a69      	ldr	r2, [pc, #420]	@ (8004f9c <HAL_DMA_Abort_IT+0x3b0>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d040      	beq.n	8004e7c <HAL_DMA_Abort_IT+0x290>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a68      	ldr	r2, [pc, #416]	@ (8004fa0 <HAL_DMA_Abort_IT+0x3b4>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d03b      	beq.n	8004e7c <HAL_DMA_Abort_IT+0x290>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a66      	ldr	r2, [pc, #408]	@ (8004fa4 <HAL_DMA_Abort_IT+0x3b8>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d036      	beq.n	8004e7c <HAL_DMA_Abort_IT+0x290>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a65      	ldr	r2, [pc, #404]	@ (8004fa8 <HAL_DMA_Abort_IT+0x3bc>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d031      	beq.n	8004e7c <HAL_DMA_Abort_IT+0x290>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a63      	ldr	r2, [pc, #396]	@ (8004fac <HAL_DMA_Abort_IT+0x3c0>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d02c      	beq.n	8004e7c <HAL_DMA_Abort_IT+0x290>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a62      	ldr	r2, [pc, #392]	@ (8004fb0 <HAL_DMA_Abort_IT+0x3c4>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d027      	beq.n	8004e7c <HAL_DMA_Abort_IT+0x290>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a60      	ldr	r2, [pc, #384]	@ (8004fb4 <HAL_DMA_Abort_IT+0x3c8>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d022      	beq.n	8004e7c <HAL_DMA_Abort_IT+0x290>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a5f      	ldr	r2, [pc, #380]	@ (8004fb8 <HAL_DMA_Abort_IT+0x3cc>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d01d      	beq.n	8004e7c <HAL_DMA_Abort_IT+0x290>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a5d      	ldr	r2, [pc, #372]	@ (8004fbc <HAL_DMA_Abort_IT+0x3d0>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d018      	beq.n	8004e7c <HAL_DMA_Abort_IT+0x290>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a5c      	ldr	r2, [pc, #368]	@ (8004fc0 <HAL_DMA_Abort_IT+0x3d4>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d013      	beq.n	8004e7c <HAL_DMA_Abort_IT+0x290>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a5a      	ldr	r2, [pc, #360]	@ (8004fc4 <HAL_DMA_Abort_IT+0x3d8>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d00e      	beq.n	8004e7c <HAL_DMA_Abort_IT+0x290>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a59      	ldr	r2, [pc, #356]	@ (8004fc8 <HAL_DMA_Abort_IT+0x3dc>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d009      	beq.n	8004e7c <HAL_DMA_Abort_IT+0x290>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a57      	ldr	r2, [pc, #348]	@ (8004fcc <HAL_DMA_Abort_IT+0x3e0>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d004      	beq.n	8004e7c <HAL_DMA_Abort_IT+0x290>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a56      	ldr	r2, [pc, #344]	@ (8004fd0 <HAL_DMA_Abort_IT+0x3e4>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d108      	bne.n	8004e8e <HAL_DMA_Abort_IT+0x2a2>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f022 0201 	bic.w	r2, r2, #1
 8004e8a:	601a      	str	r2, [r3, #0]
 8004e8c:	e007      	b.n	8004e9e <HAL_DMA_Abort_IT+0x2b2>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f022 0201 	bic.w	r2, r2, #1
 8004e9c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a3c      	ldr	r2, [pc, #240]	@ (8004f94 <HAL_DMA_Abort_IT+0x3a8>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d072      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a3a      	ldr	r2, [pc, #232]	@ (8004f98 <HAL_DMA_Abort_IT+0x3ac>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d06d      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a39      	ldr	r2, [pc, #228]	@ (8004f9c <HAL_DMA_Abort_IT+0x3b0>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d068      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a37      	ldr	r2, [pc, #220]	@ (8004fa0 <HAL_DMA_Abort_IT+0x3b4>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d063      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a36      	ldr	r2, [pc, #216]	@ (8004fa4 <HAL_DMA_Abort_IT+0x3b8>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d05e      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a34      	ldr	r2, [pc, #208]	@ (8004fa8 <HAL_DMA_Abort_IT+0x3bc>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d059      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a33      	ldr	r2, [pc, #204]	@ (8004fac <HAL_DMA_Abort_IT+0x3c0>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d054      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a31      	ldr	r2, [pc, #196]	@ (8004fb0 <HAL_DMA_Abort_IT+0x3c4>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d04f      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a30      	ldr	r2, [pc, #192]	@ (8004fb4 <HAL_DMA_Abort_IT+0x3c8>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d04a      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a2e      	ldr	r2, [pc, #184]	@ (8004fb8 <HAL_DMA_Abort_IT+0x3cc>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d045      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a2d      	ldr	r2, [pc, #180]	@ (8004fbc <HAL_DMA_Abort_IT+0x3d0>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d040      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a2b      	ldr	r2, [pc, #172]	@ (8004fc0 <HAL_DMA_Abort_IT+0x3d4>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d03b      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a2a      	ldr	r2, [pc, #168]	@ (8004fc4 <HAL_DMA_Abort_IT+0x3d8>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d036      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a28      	ldr	r2, [pc, #160]	@ (8004fc8 <HAL_DMA_Abort_IT+0x3dc>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d031      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a27      	ldr	r2, [pc, #156]	@ (8004fcc <HAL_DMA_Abort_IT+0x3e0>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d02c      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a25      	ldr	r2, [pc, #148]	@ (8004fd0 <HAL_DMA_Abort_IT+0x3e4>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d027      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a24      	ldr	r2, [pc, #144]	@ (8004fd4 <HAL_DMA_Abort_IT+0x3e8>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d022      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a22      	ldr	r2, [pc, #136]	@ (8004fd8 <HAL_DMA_Abort_IT+0x3ec>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d01d      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a21      	ldr	r2, [pc, #132]	@ (8004fdc <HAL_DMA_Abort_IT+0x3f0>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d018      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a1f      	ldr	r2, [pc, #124]	@ (8004fe0 <HAL_DMA_Abort_IT+0x3f4>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d013      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a1e      	ldr	r2, [pc, #120]	@ (8004fe4 <HAL_DMA_Abort_IT+0x3f8>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d00e      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a1c      	ldr	r2, [pc, #112]	@ (8004fe8 <HAL_DMA_Abort_IT+0x3fc>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d009      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a1b      	ldr	r2, [pc, #108]	@ (8004fec <HAL_DMA_Abort_IT+0x400>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d004      	beq.n	8004f8e <HAL_DMA_Abort_IT+0x3a2>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a19      	ldr	r2, [pc, #100]	@ (8004ff0 <HAL_DMA_Abort_IT+0x404>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d132      	bne.n	8004ff4 <HAL_DMA_Abort_IT+0x408>
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e031      	b.n	8004ff6 <HAL_DMA_Abort_IT+0x40a>
 8004f92:	bf00      	nop
 8004f94:	40020010 	.word	0x40020010
 8004f98:	40020028 	.word	0x40020028
 8004f9c:	40020040 	.word	0x40020040
 8004fa0:	40020058 	.word	0x40020058
 8004fa4:	40020070 	.word	0x40020070
 8004fa8:	40020088 	.word	0x40020088
 8004fac:	400200a0 	.word	0x400200a0
 8004fb0:	400200b8 	.word	0x400200b8
 8004fb4:	40020410 	.word	0x40020410
 8004fb8:	40020428 	.word	0x40020428
 8004fbc:	40020440 	.word	0x40020440
 8004fc0:	40020458 	.word	0x40020458
 8004fc4:	40020470 	.word	0x40020470
 8004fc8:	40020488 	.word	0x40020488
 8004fcc:	400204a0 	.word	0x400204a0
 8004fd0:	400204b8 	.word	0x400204b8
 8004fd4:	58025408 	.word	0x58025408
 8004fd8:	5802541c 	.word	0x5802541c
 8004fdc:	58025430 	.word	0x58025430
 8004fe0:	58025444 	.word	0x58025444
 8004fe4:	58025458 	.word	0x58025458
 8004fe8:	5802546c 	.word	0x5802546c
 8004fec:	58025480 	.word	0x58025480
 8004ff0:	58025494 	.word	0x58025494
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d028      	beq.n	800504c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005004:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005008:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800500e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005014:	f003 031f 	and.w	r3, r3, #31
 8005018:	2201      	movs	r2, #1
 800501a:	409a      	lsls	r2, r3
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005028:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800502e:	2b00      	cmp	r3, #0
 8005030:	d00c      	beq.n	800504c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800503c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005040:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800504a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2200      	movs	r2, #0
 8005058:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005060:	2b00      	cmp	r3, #0
 8005062:	d003      	beq.n	800506c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	3710      	adds	r7, #16
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop

08005078 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b08a      	sub	sp, #40	@ 0x28
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005080:	2300      	movs	r3, #0
 8005082:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005084:	4b67      	ldr	r3, [pc, #412]	@ (8005224 <HAL_DMA_IRQHandler+0x1ac>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a67      	ldr	r2, [pc, #412]	@ (8005228 <HAL_DMA_IRQHandler+0x1b0>)
 800508a:	fba2 2303 	umull	r2, r3, r2, r3
 800508e:	0a9b      	lsrs	r3, r3, #10
 8005090:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005096:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800509c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800509e:	6a3b      	ldr	r3, [r7, #32]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80050a4:	69fb      	ldr	r3, [r7, #28]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a5f      	ldr	r2, [pc, #380]	@ (800522c <HAL_DMA_IRQHandler+0x1b4>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d04a      	beq.n	800514a <HAL_DMA_IRQHandler+0xd2>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a5d      	ldr	r2, [pc, #372]	@ (8005230 <HAL_DMA_IRQHandler+0x1b8>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d045      	beq.n	800514a <HAL_DMA_IRQHandler+0xd2>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a5c      	ldr	r2, [pc, #368]	@ (8005234 <HAL_DMA_IRQHandler+0x1bc>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d040      	beq.n	800514a <HAL_DMA_IRQHandler+0xd2>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a5a      	ldr	r2, [pc, #360]	@ (8005238 <HAL_DMA_IRQHandler+0x1c0>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d03b      	beq.n	800514a <HAL_DMA_IRQHandler+0xd2>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a59      	ldr	r2, [pc, #356]	@ (800523c <HAL_DMA_IRQHandler+0x1c4>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d036      	beq.n	800514a <HAL_DMA_IRQHandler+0xd2>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a57      	ldr	r2, [pc, #348]	@ (8005240 <HAL_DMA_IRQHandler+0x1c8>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d031      	beq.n	800514a <HAL_DMA_IRQHandler+0xd2>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a56      	ldr	r2, [pc, #344]	@ (8005244 <HAL_DMA_IRQHandler+0x1cc>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d02c      	beq.n	800514a <HAL_DMA_IRQHandler+0xd2>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a54      	ldr	r2, [pc, #336]	@ (8005248 <HAL_DMA_IRQHandler+0x1d0>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d027      	beq.n	800514a <HAL_DMA_IRQHandler+0xd2>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a53      	ldr	r2, [pc, #332]	@ (800524c <HAL_DMA_IRQHandler+0x1d4>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d022      	beq.n	800514a <HAL_DMA_IRQHandler+0xd2>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a51      	ldr	r2, [pc, #324]	@ (8005250 <HAL_DMA_IRQHandler+0x1d8>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d01d      	beq.n	800514a <HAL_DMA_IRQHandler+0xd2>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a50      	ldr	r2, [pc, #320]	@ (8005254 <HAL_DMA_IRQHandler+0x1dc>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d018      	beq.n	800514a <HAL_DMA_IRQHandler+0xd2>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a4e      	ldr	r2, [pc, #312]	@ (8005258 <HAL_DMA_IRQHandler+0x1e0>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d013      	beq.n	800514a <HAL_DMA_IRQHandler+0xd2>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a4d      	ldr	r2, [pc, #308]	@ (800525c <HAL_DMA_IRQHandler+0x1e4>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d00e      	beq.n	800514a <HAL_DMA_IRQHandler+0xd2>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a4b      	ldr	r2, [pc, #300]	@ (8005260 <HAL_DMA_IRQHandler+0x1e8>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d009      	beq.n	800514a <HAL_DMA_IRQHandler+0xd2>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a4a      	ldr	r2, [pc, #296]	@ (8005264 <HAL_DMA_IRQHandler+0x1ec>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d004      	beq.n	800514a <HAL_DMA_IRQHandler+0xd2>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a48      	ldr	r2, [pc, #288]	@ (8005268 <HAL_DMA_IRQHandler+0x1f0>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d101      	bne.n	800514e <HAL_DMA_IRQHandler+0xd6>
 800514a:	2301      	movs	r3, #1
 800514c:	e000      	b.n	8005150 <HAL_DMA_IRQHandler+0xd8>
 800514e:	2300      	movs	r3, #0
 8005150:	2b00      	cmp	r3, #0
 8005152:	f000 842b 	beq.w	80059ac <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800515a:	f003 031f 	and.w	r3, r3, #31
 800515e:	2208      	movs	r2, #8
 8005160:	409a      	lsls	r2, r3
 8005162:	69bb      	ldr	r3, [r7, #24]
 8005164:	4013      	ands	r3, r2
 8005166:	2b00      	cmp	r3, #0
 8005168:	f000 80a2 	beq.w	80052b0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a2e      	ldr	r2, [pc, #184]	@ (800522c <HAL_DMA_IRQHandler+0x1b4>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d04a      	beq.n	800520c <HAL_DMA_IRQHandler+0x194>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a2d      	ldr	r2, [pc, #180]	@ (8005230 <HAL_DMA_IRQHandler+0x1b8>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d045      	beq.n	800520c <HAL_DMA_IRQHandler+0x194>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a2b      	ldr	r2, [pc, #172]	@ (8005234 <HAL_DMA_IRQHandler+0x1bc>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d040      	beq.n	800520c <HAL_DMA_IRQHandler+0x194>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a2a      	ldr	r2, [pc, #168]	@ (8005238 <HAL_DMA_IRQHandler+0x1c0>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d03b      	beq.n	800520c <HAL_DMA_IRQHandler+0x194>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a28      	ldr	r2, [pc, #160]	@ (800523c <HAL_DMA_IRQHandler+0x1c4>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d036      	beq.n	800520c <HAL_DMA_IRQHandler+0x194>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a27      	ldr	r2, [pc, #156]	@ (8005240 <HAL_DMA_IRQHandler+0x1c8>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d031      	beq.n	800520c <HAL_DMA_IRQHandler+0x194>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a25      	ldr	r2, [pc, #148]	@ (8005244 <HAL_DMA_IRQHandler+0x1cc>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d02c      	beq.n	800520c <HAL_DMA_IRQHandler+0x194>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a24      	ldr	r2, [pc, #144]	@ (8005248 <HAL_DMA_IRQHandler+0x1d0>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d027      	beq.n	800520c <HAL_DMA_IRQHandler+0x194>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a22      	ldr	r2, [pc, #136]	@ (800524c <HAL_DMA_IRQHandler+0x1d4>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d022      	beq.n	800520c <HAL_DMA_IRQHandler+0x194>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a21      	ldr	r2, [pc, #132]	@ (8005250 <HAL_DMA_IRQHandler+0x1d8>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d01d      	beq.n	800520c <HAL_DMA_IRQHandler+0x194>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a1f      	ldr	r2, [pc, #124]	@ (8005254 <HAL_DMA_IRQHandler+0x1dc>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d018      	beq.n	800520c <HAL_DMA_IRQHandler+0x194>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a1e      	ldr	r2, [pc, #120]	@ (8005258 <HAL_DMA_IRQHandler+0x1e0>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d013      	beq.n	800520c <HAL_DMA_IRQHandler+0x194>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a1c      	ldr	r2, [pc, #112]	@ (800525c <HAL_DMA_IRQHandler+0x1e4>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d00e      	beq.n	800520c <HAL_DMA_IRQHandler+0x194>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a1b      	ldr	r2, [pc, #108]	@ (8005260 <HAL_DMA_IRQHandler+0x1e8>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d009      	beq.n	800520c <HAL_DMA_IRQHandler+0x194>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a19      	ldr	r2, [pc, #100]	@ (8005264 <HAL_DMA_IRQHandler+0x1ec>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d004      	beq.n	800520c <HAL_DMA_IRQHandler+0x194>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a18      	ldr	r2, [pc, #96]	@ (8005268 <HAL_DMA_IRQHandler+0x1f0>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d12f      	bne.n	800526c <HAL_DMA_IRQHandler+0x1f4>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f003 0304 	and.w	r3, r3, #4
 8005216:	2b00      	cmp	r3, #0
 8005218:	bf14      	ite	ne
 800521a:	2301      	movne	r3, #1
 800521c:	2300      	moveq	r3, #0
 800521e:	b2db      	uxtb	r3, r3
 8005220:	e02e      	b.n	8005280 <HAL_DMA_IRQHandler+0x208>
 8005222:	bf00      	nop
 8005224:	24000000 	.word	0x24000000
 8005228:	1b4e81b5 	.word	0x1b4e81b5
 800522c:	40020010 	.word	0x40020010
 8005230:	40020028 	.word	0x40020028
 8005234:	40020040 	.word	0x40020040
 8005238:	40020058 	.word	0x40020058
 800523c:	40020070 	.word	0x40020070
 8005240:	40020088 	.word	0x40020088
 8005244:	400200a0 	.word	0x400200a0
 8005248:	400200b8 	.word	0x400200b8
 800524c:	40020410 	.word	0x40020410
 8005250:	40020428 	.word	0x40020428
 8005254:	40020440 	.word	0x40020440
 8005258:	40020458 	.word	0x40020458
 800525c:	40020470 	.word	0x40020470
 8005260:	40020488 	.word	0x40020488
 8005264:	400204a0 	.word	0x400204a0
 8005268:	400204b8 	.word	0x400204b8
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 0308 	and.w	r3, r3, #8
 8005276:	2b00      	cmp	r3, #0
 8005278:	bf14      	ite	ne
 800527a:	2301      	movne	r3, #1
 800527c:	2300      	moveq	r3, #0
 800527e:	b2db      	uxtb	r3, r3
 8005280:	2b00      	cmp	r3, #0
 8005282:	d015      	beq.n	80052b0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f022 0204 	bic.w	r2, r2, #4
 8005292:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005298:	f003 031f 	and.w	r3, r3, #31
 800529c:	2208      	movs	r2, #8
 800529e:	409a      	lsls	r2, r3
 80052a0:	6a3b      	ldr	r3, [r7, #32]
 80052a2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052a8:	f043 0201 	orr.w	r2, r3, #1
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052b4:	f003 031f 	and.w	r3, r3, #31
 80052b8:	69ba      	ldr	r2, [r7, #24]
 80052ba:	fa22 f303 	lsr.w	r3, r2, r3
 80052be:	f003 0301 	and.w	r3, r3, #1
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d06e      	beq.n	80053a4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a69      	ldr	r2, [pc, #420]	@ (8005470 <HAL_DMA_IRQHandler+0x3f8>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d04a      	beq.n	8005366 <HAL_DMA_IRQHandler+0x2ee>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a67      	ldr	r2, [pc, #412]	@ (8005474 <HAL_DMA_IRQHandler+0x3fc>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d045      	beq.n	8005366 <HAL_DMA_IRQHandler+0x2ee>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a66      	ldr	r2, [pc, #408]	@ (8005478 <HAL_DMA_IRQHandler+0x400>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d040      	beq.n	8005366 <HAL_DMA_IRQHandler+0x2ee>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a64      	ldr	r2, [pc, #400]	@ (800547c <HAL_DMA_IRQHandler+0x404>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d03b      	beq.n	8005366 <HAL_DMA_IRQHandler+0x2ee>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4a63      	ldr	r2, [pc, #396]	@ (8005480 <HAL_DMA_IRQHandler+0x408>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d036      	beq.n	8005366 <HAL_DMA_IRQHandler+0x2ee>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4a61      	ldr	r2, [pc, #388]	@ (8005484 <HAL_DMA_IRQHandler+0x40c>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d031      	beq.n	8005366 <HAL_DMA_IRQHandler+0x2ee>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a60      	ldr	r2, [pc, #384]	@ (8005488 <HAL_DMA_IRQHandler+0x410>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d02c      	beq.n	8005366 <HAL_DMA_IRQHandler+0x2ee>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a5e      	ldr	r2, [pc, #376]	@ (800548c <HAL_DMA_IRQHandler+0x414>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d027      	beq.n	8005366 <HAL_DMA_IRQHandler+0x2ee>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4a5d      	ldr	r2, [pc, #372]	@ (8005490 <HAL_DMA_IRQHandler+0x418>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d022      	beq.n	8005366 <HAL_DMA_IRQHandler+0x2ee>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a5b      	ldr	r2, [pc, #364]	@ (8005494 <HAL_DMA_IRQHandler+0x41c>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d01d      	beq.n	8005366 <HAL_DMA_IRQHandler+0x2ee>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a5a      	ldr	r2, [pc, #360]	@ (8005498 <HAL_DMA_IRQHandler+0x420>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d018      	beq.n	8005366 <HAL_DMA_IRQHandler+0x2ee>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a58      	ldr	r2, [pc, #352]	@ (800549c <HAL_DMA_IRQHandler+0x424>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d013      	beq.n	8005366 <HAL_DMA_IRQHandler+0x2ee>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a57      	ldr	r2, [pc, #348]	@ (80054a0 <HAL_DMA_IRQHandler+0x428>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d00e      	beq.n	8005366 <HAL_DMA_IRQHandler+0x2ee>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a55      	ldr	r2, [pc, #340]	@ (80054a4 <HAL_DMA_IRQHandler+0x42c>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d009      	beq.n	8005366 <HAL_DMA_IRQHandler+0x2ee>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a54      	ldr	r2, [pc, #336]	@ (80054a8 <HAL_DMA_IRQHandler+0x430>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d004      	beq.n	8005366 <HAL_DMA_IRQHandler+0x2ee>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a52      	ldr	r2, [pc, #328]	@ (80054ac <HAL_DMA_IRQHandler+0x434>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d10a      	bne.n	800537c <HAL_DMA_IRQHandler+0x304>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	695b      	ldr	r3, [r3, #20]
 800536c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005370:	2b00      	cmp	r3, #0
 8005372:	bf14      	ite	ne
 8005374:	2301      	movne	r3, #1
 8005376:	2300      	moveq	r3, #0
 8005378:	b2db      	uxtb	r3, r3
 800537a:	e003      	b.n	8005384 <HAL_DMA_IRQHandler+0x30c>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2300      	movs	r3, #0
 8005384:	2b00      	cmp	r3, #0
 8005386:	d00d      	beq.n	80053a4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800538c:	f003 031f 	and.w	r3, r3, #31
 8005390:	2201      	movs	r2, #1
 8005392:	409a      	lsls	r2, r3
 8005394:	6a3b      	ldr	r3, [r7, #32]
 8005396:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800539c:	f043 0202 	orr.w	r2, r3, #2
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053a8:	f003 031f 	and.w	r3, r3, #31
 80053ac:	2204      	movs	r2, #4
 80053ae:	409a      	lsls	r2, r3
 80053b0:	69bb      	ldr	r3, [r7, #24]
 80053b2:	4013      	ands	r3, r2
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	f000 808f 	beq.w	80054d8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a2c      	ldr	r2, [pc, #176]	@ (8005470 <HAL_DMA_IRQHandler+0x3f8>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d04a      	beq.n	800545a <HAL_DMA_IRQHandler+0x3e2>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a2a      	ldr	r2, [pc, #168]	@ (8005474 <HAL_DMA_IRQHandler+0x3fc>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d045      	beq.n	800545a <HAL_DMA_IRQHandler+0x3e2>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a29      	ldr	r2, [pc, #164]	@ (8005478 <HAL_DMA_IRQHandler+0x400>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d040      	beq.n	800545a <HAL_DMA_IRQHandler+0x3e2>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a27      	ldr	r2, [pc, #156]	@ (800547c <HAL_DMA_IRQHandler+0x404>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d03b      	beq.n	800545a <HAL_DMA_IRQHandler+0x3e2>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a26      	ldr	r2, [pc, #152]	@ (8005480 <HAL_DMA_IRQHandler+0x408>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d036      	beq.n	800545a <HAL_DMA_IRQHandler+0x3e2>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a24      	ldr	r2, [pc, #144]	@ (8005484 <HAL_DMA_IRQHandler+0x40c>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d031      	beq.n	800545a <HAL_DMA_IRQHandler+0x3e2>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a23      	ldr	r2, [pc, #140]	@ (8005488 <HAL_DMA_IRQHandler+0x410>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d02c      	beq.n	800545a <HAL_DMA_IRQHandler+0x3e2>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a21      	ldr	r2, [pc, #132]	@ (800548c <HAL_DMA_IRQHandler+0x414>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d027      	beq.n	800545a <HAL_DMA_IRQHandler+0x3e2>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a20      	ldr	r2, [pc, #128]	@ (8005490 <HAL_DMA_IRQHandler+0x418>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d022      	beq.n	800545a <HAL_DMA_IRQHandler+0x3e2>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a1e      	ldr	r2, [pc, #120]	@ (8005494 <HAL_DMA_IRQHandler+0x41c>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d01d      	beq.n	800545a <HAL_DMA_IRQHandler+0x3e2>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a1d      	ldr	r2, [pc, #116]	@ (8005498 <HAL_DMA_IRQHandler+0x420>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d018      	beq.n	800545a <HAL_DMA_IRQHandler+0x3e2>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a1b      	ldr	r2, [pc, #108]	@ (800549c <HAL_DMA_IRQHandler+0x424>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d013      	beq.n	800545a <HAL_DMA_IRQHandler+0x3e2>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a1a      	ldr	r2, [pc, #104]	@ (80054a0 <HAL_DMA_IRQHandler+0x428>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d00e      	beq.n	800545a <HAL_DMA_IRQHandler+0x3e2>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a18      	ldr	r2, [pc, #96]	@ (80054a4 <HAL_DMA_IRQHandler+0x42c>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d009      	beq.n	800545a <HAL_DMA_IRQHandler+0x3e2>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a17      	ldr	r2, [pc, #92]	@ (80054a8 <HAL_DMA_IRQHandler+0x430>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d004      	beq.n	800545a <HAL_DMA_IRQHandler+0x3e2>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a15      	ldr	r2, [pc, #84]	@ (80054ac <HAL_DMA_IRQHandler+0x434>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d12a      	bne.n	80054b0 <HAL_DMA_IRQHandler+0x438>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f003 0302 	and.w	r3, r3, #2
 8005464:	2b00      	cmp	r3, #0
 8005466:	bf14      	ite	ne
 8005468:	2301      	movne	r3, #1
 800546a:	2300      	moveq	r3, #0
 800546c:	b2db      	uxtb	r3, r3
 800546e:	e023      	b.n	80054b8 <HAL_DMA_IRQHandler+0x440>
 8005470:	40020010 	.word	0x40020010
 8005474:	40020028 	.word	0x40020028
 8005478:	40020040 	.word	0x40020040
 800547c:	40020058 	.word	0x40020058
 8005480:	40020070 	.word	0x40020070
 8005484:	40020088 	.word	0x40020088
 8005488:	400200a0 	.word	0x400200a0
 800548c:	400200b8 	.word	0x400200b8
 8005490:	40020410 	.word	0x40020410
 8005494:	40020428 	.word	0x40020428
 8005498:	40020440 	.word	0x40020440
 800549c:	40020458 	.word	0x40020458
 80054a0:	40020470 	.word	0x40020470
 80054a4:	40020488 	.word	0x40020488
 80054a8:	400204a0 	.word	0x400204a0
 80054ac:	400204b8 	.word	0x400204b8
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	2300      	movs	r3, #0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d00d      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054c0:	f003 031f 	and.w	r3, r3, #31
 80054c4:	2204      	movs	r2, #4
 80054c6:	409a      	lsls	r2, r3
 80054c8:	6a3b      	ldr	r3, [r7, #32]
 80054ca:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054d0:	f043 0204 	orr.w	r2, r3, #4
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054dc:	f003 031f 	and.w	r3, r3, #31
 80054e0:	2210      	movs	r2, #16
 80054e2:	409a      	lsls	r2, r3
 80054e4:	69bb      	ldr	r3, [r7, #24]
 80054e6:	4013      	ands	r3, r2
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	f000 80a6 	beq.w	800563a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a85      	ldr	r2, [pc, #532]	@ (8005708 <HAL_DMA_IRQHandler+0x690>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d04a      	beq.n	800558e <HAL_DMA_IRQHandler+0x516>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a83      	ldr	r2, [pc, #524]	@ (800570c <HAL_DMA_IRQHandler+0x694>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d045      	beq.n	800558e <HAL_DMA_IRQHandler+0x516>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a82      	ldr	r2, [pc, #520]	@ (8005710 <HAL_DMA_IRQHandler+0x698>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d040      	beq.n	800558e <HAL_DMA_IRQHandler+0x516>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a80      	ldr	r2, [pc, #512]	@ (8005714 <HAL_DMA_IRQHandler+0x69c>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d03b      	beq.n	800558e <HAL_DMA_IRQHandler+0x516>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a7f      	ldr	r2, [pc, #508]	@ (8005718 <HAL_DMA_IRQHandler+0x6a0>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d036      	beq.n	800558e <HAL_DMA_IRQHandler+0x516>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a7d      	ldr	r2, [pc, #500]	@ (800571c <HAL_DMA_IRQHandler+0x6a4>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d031      	beq.n	800558e <HAL_DMA_IRQHandler+0x516>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a7c      	ldr	r2, [pc, #496]	@ (8005720 <HAL_DMA_IRQHandler+0x6a8>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d02c      	beq.n	800558e <HAL_DMA_IRQHandler+0x516>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a7a      	ldr	r2, [pc, #488]	@ (8005724 <HAL_DMA_IRQHandler+0x6ac>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d027      	beq.n	800558e <HAL_DMA_IRQHandler+0x516>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a79      	ldr	r2, [pc, #484]	@ (8005728 <HAL_DMA_IRQHandler+0x6b0>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d022      	beq.n	800558e <HAL_DMA_IRQHandler+0x516>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a77      	ldr	r2, [pc, #476]	@ (800572c <HAL_DMA_IRQHandler+0x6b4>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d01d      	beq.n	800558e <HAL_DMA_IRQHandler+0x516>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4a76      	ldr	r2, [pc, #472]	@ (8005730 <HAL_DMA_IRQHandler+0x6b8>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d018      	beq.n	800558e <HAL_DMA_IRQHandler+0x516>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a74      	ldr	r2, [pc, #464]	@ (8005734 <HAL_DMA_IRQHandler+0x6bc>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d013      	beq.n	800558e <HAL_DMA_IRQHandler+0x516>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a73      	ldr	r2, [pc, #460]	@ (8005738 <HAL_DMA_IRQHandler+0x6c0>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d00e      	beq.n	800558e <HAL_DMA_IRQHandler+0x516>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a71      	ldr	r2, [pc, #452]	@ (800573c <HAL_DMA_IRQHandler+0x6c4>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d009      	beq.n	800558e <HAL_DMA_IRQHandler+0x516>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a70      	ldr	r2, [pc, #448]	@ (8005740 <HAL_DMA_IRQHandler+0x6c8>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d004      	beq.n	800558e <HAL_DMA_IRQHandler+0x516>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a6e      	ldr	r2, [pc, #440]	@ (8005744 <HAL_DMA_IRQHandler+0x6cc>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d10a      	bne.n	80055a4 <HAL_DMA_IRQHandler+0x52c>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 0308 	and.w	r3, r3, #8
 8005598:	2b00      	cmp	r3, #0
 800559a:	bf14      	ite	ne
 800559c:	2301      	movne	r3, #1
 800559e:	2300      	moveq	r3, #0
 80055a0:	b2db      	uxtb	r3, r3
 80055a2:	e009      	b.n	80055b8 <HAL_DMA_IRQHandler+0x540>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0304 	and.w	r3, r3, #4
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	bf14      	ite	ne
 80055b2:	2301      	movne	r3, #1
 80055b4:	2300      	moveq	r3, #0
 80055b6:	b2db      	uxtb	r3, r3
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d03e      	beq.n	800563a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055c0:	f003 031f 	and.w	r3, r3, #31
 80055c4:	2210      	movs	r2, #16
 80055c6:	409a      	lsls	r2, r3
 80055c8:	6a3b      	ldr	r3, [r7, #32]
 80055ca:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d018      	beq.n	800560c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d108      	bne.n	80055fa <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d024      	beq.n	800563a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	4798      	blx	r3
 80055f8:	e01f      	b.n	800563a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d01b      	beq.n	800563a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	4798      	blx	r3
 800560a:	e016      	b.n	800563a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005616:	2b00      	cmp	r3, #0
 8005618:	d107      	bne.n	800562a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f022 0208 	bic.w	r2, r2, #8
 8005628:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800562e:	2b00      	cmp	r3, #0
 8005630:	d003      	beq.n	800563a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800563e:	f003 031f 	and.w	r3, r3, #31
 8005642:	2220      	movs	r2, #32
 8005644:	409a      	lsls	r2, r3
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	4013      	ands	r3, r2
 800564a:	2b00      	cmp	r3, #0
 800564c:	f000 8110 	beq.w	8005870 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a2c      	ldr	r2, [pc, #176]	@ (8005708 <HAL_DMA_IRQHandler+0x690>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d04a      	beq.n	80056f0 <HAL_DMA_IRQHandler+0x678>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a2b      	ldr	r2, [pc, #172]	@ (800570c <HAL_DMA_IRQHandler+0x694>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d045      	beq.n	80056f0 <HAL_DMA_IRQHandler+0x678>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a29      	ldr	r2, [pc, #164]	@ (8005710 <HAL_DMA_IRQHandler+0x698>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d040      	beq.n	80056f0 <HAL_DMA_IRQHandler+0x678>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a28      	ldr	r2, [pc, #160]	@ (8005714 <HAL_DMA_IRQHandler+0x69c>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d03b      	beq.n	80056f0 <HAL_DMA_IRQHandler+0x678>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a26      	ldr	r2, [pc, #152]	@ (8005718 <HAL_DMA_IRQHandler+0x6a0>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d036      	beq.n	80056f0 <HAL_DMA_IRQHandler+0x678>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a25      	ldr	r2, [pc, #148]	@ (800571c <HAL_DMA_IRQHandler+0x6a4>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d031      	beq.n	80056f0 <HAL_DMA_IRQHandler+0x678>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a23      	ldr	r2, [pc, #140]	@ (8005720 <HAL_DMA_IRQHandler+0x6a8>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d02c      	beq.n	80056f0 <HAL_DMA_IRQHandler+0x678>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a22      	ldr	r2, [pc, #136]	@ (8005724 <HAL_DMA_IRQHandler+0x6ac>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d027      	beq.n	80056f0 <HAL_DMA_IRQHandler+0x678>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a20      	ldr	r2, [pc, #128]	@ (8005728 <HAL_DMA_IRQHandler+0x6b0>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d022      	beq.n	80056f0 <HAL_DMA_IRQHandler+0x678>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a1f      	ldr	r2, [pc, #124]	@ (800572c <HAL_DMA_IRQHandler+0x6b4>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d01d      	beq.n	80056f0 <HAL_DMA_IRQHandler+0x678>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a1d      	ldr	r2, [pc, #116]	@ (8005730 <HAL_DMA_IRQHandler+0x6b8>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d018      	beq.n	80056f0 <HAL_DMA_IRQHandler+0x678>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a1c      	ldr	r2, [pc, #112]	@ (8005734 <HAL_DMA_IRQHandler+0x6bc>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d013      	beq.n	80056f0 <HAL_DMA_IRQHandler+0x678>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a1a      	ldr	r2, [pc, #104]	@ (8005738 <HAL_DMA_IRQHandler+0x6c0>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d00e      	beq.n	80056f0 <HAL_DMA_IRQHandler+0x678>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a19      	ldr	r2, [pc, #100]	@ (800573c <HAL_DMA_IRQHandler+0x6c4>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d009      	beq.n	80056f0 <HAL_DMA_IRQHandler+0x678>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a17      	ldr	r2, [pc, #92]	@ (8005740 <HAL_DMA_IRQHandler+0x6c8>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d004      	beq.n	80056f0 <HAL_DMA_IRQHandler+0x678>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a16      	ldr	r2, [pc, #88]	@ (8005744 <HAL_DMA_IRQHandler+0x6cc>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d12b      	bne.n	8005748 <HAL_DMA_IRQHandler+0x6d0>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f003 0310 	and.w	r3, r3, #16
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	bf14      	ite	ne
 80056fe:	2301      	movne	r3, #1
 8005700:	2300      	moveq	r3, #0
 8005702:	b2db      	uxtb	r3, r3
 8005704:	e02a      	b.n	800575c <HAL_DMA_IRQHandler+0x6e4>
 8005706:	bf00      	nop
 8005708:	40020010 	.word	0x40020010
 800570c:	40020028 	.word	0x40020028
 8005710:	40020040 	.word	0x40020040
 8005714:	40020058 	.word	0x40020058
 8005718:	40020070 	.word	0x40020070
 800571c:	40020088 	.word	0x40020088
 8005720:	400200a0 	.word	0x400200a0
 8005724:	400200b8 	.word	0x400200b8
 8005728:	40020410 	.word	0x40020410
 800572c:	40020428 	.word	0x40020428
 8005730:	40020440 	.word	0x40020440
 8005734:	40020458 	.word	0x40020458
 8005738:	40020470 	.word	0x40020470
 800573c:	40020488 	.word	0x40020488
 8005740:	400204a0 	.word	0x400204a0
 8005744:	400204b8 	.word	0x400204b8
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 0302 	and.w	r3, r3, #2
 8005752:	2b00      	cmp	r3, #0
 8005754:	bf14      	ite	ne
 8005756:	2301      	movne	r3, #1
 8005758:	2300      	moveq	r3, #0
 800575a:	b2db      	uxtb	r3, r3
 800575c:	2b00      	cmp	r3, #0
 800575e:	f000 8087 	beq.w	8005870 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005766:	f003 031f 	and.w	r3, r3, #31
 800576a:	2220      	movs	r2, #32
 800576c:	409a      	lsls	r2, r3
 800576e:	6a3b      	ldr	r3, [r7, #32]
 8005770:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005778:	b2db      	uxtb	r3, r3
 800577a:	2b04      	cmp	r3, #4
 800577c:	d139      	bne.n	80057f2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f022 0216 	bic.w	r2, r2, #22
 800578c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	695a      	ldr	r2, [r3, #20]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800579c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d103      	bne.n	80057ae <HAL_DMA_IRQHandler+0x736>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d007      	beq.n	80057be <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f022 0208 	bic.w	r2, r2, #8
 80057bc:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057c2:	f003 031f 	and.w	r3, r3, #31
 80057c6:	223f      	movs	r2, #63	@ 0x3f
 80057c8:	409a      	lsls	r2, r3
 80057ca:	6a3b      	ldr	r3, [r7, #32]
 80057cc:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2201      	movs	r2, #1
 80057d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2200      	movs	r2, #0
 80057da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	f000 834a 	beq.w	8005e7c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	4798      	blx	r3
          }
          return;
 80057f0:	e344      	b.n	8005e7c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d018      	beq.n	8005832 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800580a:	2b00      	cmp	r3, #0
 800580c:	d108      	bne.n	8005820 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005812:	2b00      	cmp	r3, #0
 8005814:	d02c      	beq.n	8005870 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	4798      	blx	r3
 800581e:	e027      	b.n	8005870 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005824:	2b00      	cmp	r3, #0
 8005826:	d023      	beq.n	8005870 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800582c:	6878      	ldr	r0, [r7, #4]
 800582e:	4798      	blx	r3
 8005830:	e01e      	b.n	8005870 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800583c:	2b00      	cmp	r3, #0
 800583e:	d10f      	bne.n	8005860 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	681a      	ldr	r2, [r3, #0]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f022 0210 	bic.w	r2, r2, #16
 800584e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2201      	movs	r2, #1
 8005854:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2200      	movs	r2, #0
 800585c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005864:	2b00      	cmp	r3, #0
 8005866:	d003      	beq.n	8005870 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005874:	2b00      	cmp	r3, #0
 8005876:	f000 8306 	beq.w	8005e86 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800587e:	f003 0301 	and.w	r3, r3, #1
 8005882:	2b00      	cmp	r3, #0
 8005884:	f000 8088 	beq.w	8005998 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2204      	movs	r2, #4
 800588c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a7a      	ldr	r2, [pc, #488]	@ (8005a80 <HAL_DMA_IRQHandler+0xa08>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d04a      	beq.n	8005930 <HAL_DMA_IRQHandler+0x8b8>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a79      	ldr	r2, [pc, #484]	@ (8005a84 <HAL_DMA_IRQHandler+0xa0c>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d045      	beq.n	8005930 <HAL_DMA_IRQHandler+0x8b8>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a77      	ldr	r2, [pc, #476]	@ (8005a88 <HAL_DMA_IRQHandler+0xa10>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d040      	beq.n	8005930 <HAL_DMA_IRQHandler+0x8b8>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4a76      	ldr	r2, [pc, #472]	@ (8005a8c <HAL_DMA_IRQHandler+0xa14>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d03b      	beq.n	8005930 <HAL_DMA_IRQHandler+0x8b8>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a74      	ldr	r2, [pc, #464]	@ (8005a90 <HAL_DMA_IRQHandler+0xa18>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d036      	beq.n	8005930 <HAL_DMA_IRQHandler+0x8b8>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4a73      	ldr	r2, [pc, #460]	@ (8005a94 <HAL_DMA_IRQHandler+0xa1c>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d031      	beq.n	8005930 <HAL_DMA_IRQHandler+0x8b8>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a71      	ldr	r2, [pc, #452]	@ (8005a98 <HAL_DMA_IRQHandler+0xa20>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d02c      	beq.n	8005930 <HAL_DMA_IRQHandler+0x8b8>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a70      	ldr	r2, [pc, #448]	@ (8005a9c <HAL_DMA_IRQHandler+0xa24>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d027      	beq.n	8005930 <HAL_DMA_IRQHandler+0x8b8>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a6e      	ldr	r2, [pc, #440]	@ (8005aa0 <HAL_DMA_IRQHandler+0xa28>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d022      	beq.n	8005930 <HAL_DMA_IRQHandler+0x8b8>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a6d      	ldr	r2, [pc, #436]	@ (8005aa4 <HAL_DMA_IRQHandler+0xa2c>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d01d      	beq.n	8005930 <HAL_DMA_IRQHandler+0x8b8>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4a6b      	ldr	r2, [pc, #428]	@ (8005aa8 <HAL_DMA_IRQHandler+0xa30>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d018      	beq.n	8005930 <HAL_DMA_IRQHandler+0x8b8>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4a6a      	ldr	r2, [pc, #424]	@ (8005aac <HAL_DMA_IRQHandler+0xa34>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d013      	beq.n	8005930 <HAL_DMA_IRQHandler+0x8b8>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a68      	ldr	r2, [pc, #416]	@ (8005ab0 <HAL_DMA_IRQHandler+0xa38>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d00e      	beq.n	8005930 <HAL_DMA_IRQHandler+0x8b8>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4a67      	ldr	r2, [pc, #412]	@ (8005ab4 <HAL_DMA_IRQHandler+0xa3c>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d009      	beq.n	8005930 <HAL_DMA_IRQHandler+0x8b8>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a65      	ldr	r2, [pc, #404]	@ (8005ab8 <HAL_DMA_IRQHandler+0xa40>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d004      	beq.n	8005930 <HAL_DMA_IRQHandler+0x8b8>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a64      	ldr	r2, [pc, #400]	@ (8005abc <HAL_DMA_IRQHandler+0xa44>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d108      	bne.n	8005942 <HAL_DMA_IRQHandler+0x8ca>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f022 0201 	bic.w	r2, r2, #1
 800593e:	601a      	str	r2, [r3, #0]
 8005940:	e007      	b.n	8005952 <HAL_DMA_IRQHandler+0x8da>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	681a      	ldr	r2, [r3, #0]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f022 0201 	bic.w	r2, r2, #1
 8005950:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	3301      	adds	r3, #1
 8005956:	60fb      	str	r3, [r7, #12]
 8005958:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800595a:	429a      	cmp	r2, r3
 800595c:	d307      	bcc.n	800596e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 0301 	and.w	r3, r3, #1
 8005968:	2b00      	cmp	r3, #0
 800596a:	d1f2      	bne.n	8005952 <HAL_DMA_IRQHandler+0x8da>
 800596c:	e000      	b.n	8005970 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800596e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f003 0301 	and.w	r3, r3, #1
 800597a:	2b00      	cmp	r3, #0
 800597c:	d004      	beq.n	8005988 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2203      	movs	r2, #3
 8005982:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8005986:	e003      	b.n	8005990 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2200      	movs	r2, #0
 8005994:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800599c:	2b00      	cmp	r3, #0
 800599e:	f000 8272 	beq.w	8005e86 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	4798      	blx	r3
 80059aa:	e26c      	b.n	8005e86 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a43      	ldr	r2, [pc, #268]	@ (8005ac0 <HAL_DMA_IRQHandler+0xa48>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d022      	beq.n	80059fc <HAL_DMA_IRQHandler+0x984>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a42      	ldr	r2, [pc, #264]	@ (8005ac4 <HAL_DMA_IRQHandler+0xa4c>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d01d      	beq.n	80059fc <HAL_DMA_IRQHandler+0x984>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a40      	ldr	r2, [pc, #256]	@ (8005ac8 <HAL_DMA_IRQHandler+0xa50>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d018      	beq.n	80059fc <HAL_DMA_IRQHandler+0x984>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a3f      	ldr	r2, [pc, #252]	@ (8005acc <HAL_DMA_IRQHandler+0xa54>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d013      	beq.n	80059fc <HAL_DMA_IRQHandler+0x984>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a3d      	ldr	r2, [pc, #244]	@ (8005ad0 <HAL_DMA_IRQHandler+0xa58>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d00e      	beq.n	80059fc <HAL_DMA_IRQHandler+0x984>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a3c      	ldr	r2, [pc, #240]	@ (8005ad4 <HAL_DMA_IRQHandler+0xa5c>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d009      	beq.n	80059fc <HAL_DMA_IRQHandler+0x984>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a3a      	ldr	r2, [pc, #232]	@ (8005ad8 <HAL_DMA_IRQHandler+0xa60>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d004      	beq.n	80059fc <HAL_DMA_IRQHandler+0x984>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a39      	ldr	r2, [pc, #228]	@ (8005adc <HAL_DMA_IRQHandler+0xa64>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d101      	bne.n	8005a00 <HAL_DMA_IRQHandler+0x988>
 80059fc:	2301      	movs	r3, #1
 80059fe:	e000      	b.n	8005a02 <HAL_DMA_IRQHandler+0x98a>
 8005a00:	2300      	movs	r3, #0
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	f000 823f 	beq.w	8005e86 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a14:	f003 031f 	and.w	r3, r3, #31
 8005a18:	2204      	movs	r2, #4
 8005a1a:	409a      	lsls	r2, r3
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	4013      	ands	r3, r2
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	f000 80cd 	beq.w	8005bc0 <HAL_DMA_IRQHandler+0xb48>
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	f003 0304 	and.w	r3, r3, #4
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	f000 80c7 	beq.w	8005bc0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a36:	f003 031f 	and.w	r3, r3, #31
 8005a3a:	2204      	movs	r2, #4
 8005a3c:	409a      	lsls	r2, r3
 8005a3e:	69fb      	ldr	r3, [r7, #28]
 8005a40:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d049      	beq.n	8005ae0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d109      	bne.n	8005a6a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	f000 8210 	beq.w	8005e80 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a64:	6878      	ldr	r0, [r7, #4]
 8005a66:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a68:	e20a      	b.n	8005e80 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	f000 8206 	beq.w	8005e80 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a7c:	e200      	b.n	8005e80 <HAL_DMA_IRQHandler+0xe08>
 8005a7e:	bf00      	nop
 8005a80:	40020010 	.word	0x40020010
 8005a84:	40020028 	.word	0x40020028
 8005a88:	40020040 	.word	0x40020040
 8005a8c:	40020058 	.word	0x40020058
 8005a90:	40020070 	.word	0x40020070
 8005a94:	40020088 	.word	0x40020088
 8005a98:	400200a0 	.word	0x400200a0
 8005a9c:	400200b8 	.word	0x400200b8
 8005aa0:	40020410 	.word	0x40020410
 8005aa4:	40020428 	.word	0x40020428
 8005aa8:	40020440 	.word	0x40020440
 8005aac:	40020458 	.word	0x40020458
 8005ab0:	40020470 	.word	0x40020470
 8005ab4:	40020488 	.word	0x40020488
 8005ab8:	400204a0 	.word	0x400204a0
 8005abc:	400204b8 	.word	0x400204b8
 8005ac0:	58025408 	.word	0x58025408
 8005ac4:	5802541c 	.word	0x5802541c
 8005ac8:	58025430 	.word	0x58025430
 8005acc:	58025444 	.word	0x58025444
 8005ad0:	58025458 	.word	0x58025458
 8005ad4:	5802546c 	.word	0x5802546c
 8005ad8:	58025480 	.word	0x58025480
 8005adc:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	f003 0320 	and.w	r3, r3, #32
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d160      	bne.n	8005bac <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a7f      	ldr	r2, [pc, #508]	@ (8005cec <HAL_DMA_IRQHandler+0xc74>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d04a      	beq.n	8005b8a <HAL_DMA_IRQHandler+0xb12>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a7d      	ldr	r2, [pc, #500]	@ (8005cf0 <HAL_DMA_IRQHandler+0xc78>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d045      	beq.n	8005b8a <HAL_DMA_IRQHandler+0xb12>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a7c      	ldr	r2, [pc, #496]	@ (8005cf4 <HAL_DMA_IRQHandler+0xc7c>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d040      	beq.n	8005b8a <HAL_DMA_IRQHandler+0xb12>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a7a      	ldr	r2, [pc, #488]	@ (8005cf8 <HAL_DMA_IRQHandler+0xc80>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d03b      	beq.n	8005b8a <HAL_DMA_IRQHandler+0xb12>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a79      	ldr	r2, [pc, #484]	@ (8005cfc <HAL_DMA_IRQHandler+0xc84>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d036      	beq.n	8005b8a <HAL_DMA_IRQHandler+0xb12>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a77      	ldr	r2, [pc, #476]	@ (8005d00 <HAL_DMA_IRQHandler+0xc88>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d031      	beq.n	8005b8a <HAL_DMA_IRQHandler+0xb12>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a76      	ldr	r2, [pc, #472]	@ (8005d04 <HAL_DMA_IRQHandler+0xc8c>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d02c      	beq.n	8005b8a <HAL_DMA_IRQHandler+0xb12>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a74      	ldr	r2, [pc, #464]	@ (8005d08 <HAL_DMA_IRQHandler+0xc90>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d027      	beq.n	8005b8a <HAL_DMA_IRQHandler+0xb12>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a73      	ldr	r2, [pc, #460]	@ (8005d0c <HAL_DMA_IRQHandler+0xc94>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d022      	beq.n	8005b8a <HAL_DMA_IRQHandler+0xb12>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a71      	ldr	r2, [pc, #452]	@ (8005d10 <HAL_DMA_IRQHandler+0xc98>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d01d      	beq.n	8005b8a <HAL_DMA_IRQHandler+0xb12>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a70      	ldr	r2, [pc, #448]	@ (8005d14 <HAL_DMA_IRQHandler+0xc9c>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d018      	beq.n	8005b8a <HAL_DMA_IRQHandler+0xb12>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a6e      	ldr	r2, [pc, #440]	@ (8005d18 <HAL_DMA_IRQHandler+0xca0>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d013      	beq.n	8005b8a <HAL_DMA_IRQHandler+0xb12>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a6d      	ldr	r2, [pc, #436]	@ (8005d1c <HAL_DMA_IRQHandler+0xca4>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d00e      	beq.n	8005b8a <HAL_DMA_IRQHandler+0xb12>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a6b      	ldr	r2, [pc, #428]	@ (8005d20 <HAL_DMA_IRQHandler+0xca8>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d009      	beq.n	8005b8a <HAL_DMA_IRQHandler+0xb12>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a6a      	ldr	r2, [pc, #424]	@ (8005d24 <HAL_DMA_IRQHandler+0xcac>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d004      	beq.n	8005b8a <HAL_DMA_IRQHandler+0xb12>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a68      	ldr	r2, [pc, #416]	@ (8005d28 <HAL_DMA_IRQHandler+0xcb0>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d108      	bne.n	8005b9c <HAL_DMA_IRQHandler+0xb24>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f022 0208 	bic.w	r2, r2, #8
 8005b98:	601a      	str	r2, [r3, #0]
 8005b9a:	e007      	b.n	8005bac <HAL_DMA_IRQHandler+0xb34>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f022 0204 	bic.w	r2, r2, #4
 8005baa:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	f000 8165 	beq.w	8005e80 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005bbe:	e15f      	b.n	8005e80 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bc4:	f003 031f 	and.w	r3, r3, #31
 8005bc8:	2202      	movs	r2, #2
 8005bca:	409a      	lsls	r2, r3
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	4013      	ands	r3, r2
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	f000 80c5 	beq.w	8005d60 <HAL_DMA_IRQHandler+0xce8>
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	f003 0302 	and.w	r3, r3, #2
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	f000 80bf 	beq.w	8005d60 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005be6:	f003 031f 	and.w	r3, r3, #31
 8005bea:	2202      	movs	r2, #2
 8005bec:	409a      	lsls	r2, r3
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d018      	beq.n	8005c2e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005bfc:	693b      	ldr	r3, [r7, #16]
 8005bfe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d109      	bne.n	8005c1a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	f000 813a 	beq.w	8005e84 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005c18:	e134      	b.n	8005e84 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	f000 8130 	beq.w	8005e84 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005c2c:	e12a      	b.n	8005e84 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	f003 0320 	and.w	r3, r3, #32
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	f040 8089 	bne.w	8005d4c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a2b      	ldr	r2, [pc, #172]	@ (8005cec <HAL_DMA_IRQHandler+0xc74>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d04a      	beq.n	8005cda <HAL_DMA_IRQHandler+0xc62>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a29      	ldr	r2, [pc, #164]	@ (8005cf0 <HAL_DMA_IRQHandler+0xc78>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d045      	beq.n	8005cda <HAL_DMA_IRQHandler+0xc62>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	4a28      	ldr	r2, [pc, #160]	@ (8005cf4 <HAL_DMA_IRQHandler+0xc7c>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d040      	beq.n	8005cda <HAL_DMA_IRQHandler+0xc62>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a26      	ldr	r2, [pc, #152]	@ (8005cf8 <HAL_DMA_IRQHandler+0xc80>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d03b      	beq.n	8005cda <HAL_DMA_IRQHandler+0xc62>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a25      	ldr	r2, [pc, #148]	@ (8005cfc <HAL_DMA_IRQHandler+0xc84>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d036      	beq.n	8005cda <HAL_DMA_IRQHandler+0xc62>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a23      	ldr	r2, [pc, #140]	@ (8005d00 <HAL_DMA_IRQHandler+0xc88>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d031      	beq.n	8005cda <HAL_DMA_IRQHandler+0xc62>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a22      	ldr	r2, [pc, #136]	@ (8005d04 <HAL_DMA_IRQHandler+0xc8c>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d02c      	beq.n	8005cda <HAL_DMA_IRQHandler+0xc62>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a20      	ldr	r2, [pc, #128]	@ (8005d08 <HAL_DMA_IRQHandler+0xc90>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d027      	beq.n	8005cda <HAL_DMA_IRQHandler+0xc62>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a1f      	ldr	r2, [pc, #124]	@ (8005d0c <HAL_DMA_IRQHandler+0xc94>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d022      	beq.n	8005cda <HAL_DMA_IRQHandler+0xc62>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a1d      	ldr	r2, [pc, #116]	@ (8005d10 <HAL_DMA_IRQHandler+0xc98>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d01d      	beq.n	8005cda <HAL_DMA_IRQHandler+0xc62>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a1c      	ldr	r2, [pc, #112]	@ (8005d14 <HAL_DMA_IRQHandler+0xc9c>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d018      	beq.n	8005cda <HAL_DMA_IRQHandler+0xc62>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a1a      	ldr	r2, [pc, #104]	@ (8005d18 <HAL_DMA_IRQHandler+0xca0>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d013      	beq.n	8005cda <HAL_DMA_IRQHandler+0xc62>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a19      	ldr	r2, [pc, #100]	@ (8005d1c <HAL_DMA_IRQHandler+0xca4>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d00e      	beq.n	8005cda <HAL_DMA_IRQHandler+0xc62>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a17      	ldr	r2, [pc, #92]	@ (8005d20 <HAL_DMA_IRQHandler+0xca8>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d009      	beq.n	8005cda <HAL_DMA_IRQHandler+0xc62>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a16      	ldr	r2, [pc, #88]	@ (8005d24 <HAL_DMA_IRQHandler+0xcac>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d004      	beq.n	8005cda <HAL_DMA_IRQHandler+0xc62>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a14      	ldr	r2, [pc, #80]	@ (8005d28 <HAL_DMA_IRQHandler+0xcb0>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d128      	bne.n	8005d2c <HAL_DMA_IRQHandler+0xcb4>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f022 0214 	bic.w	r2, r2, #20
 8005ce8:	601a      	str	r2, [r3, #0]
 8005cea:	e027      	b.n	8005d3c <HAL_DMA_IRQHandler+0xcc4>
 8005cec:	40020010 	.word	0x40020010
 8005cf0:	40020028 	.word	0x40020028
 8005cf4:	40020040 	.word	0x40020040
 8005cf8:	40020058 	.word	0x40020058
 8005cfc:	40020070 	.word	0x40020070
 8005d00:	40020088 	.word	0x40020088
 8005d04:	400200a0 	.word	0x400200a0
 8005d08:	400200b8 	.word	0x400200b8
 8005d0c:	40020410 	.word	0x40020410
 8005d10:	40020428 	.word	0x40020428
 8005d14:	40020440 	.word	0x40020440
 8005d18:	40020458 	.word	0x40020458
 8005d1c:	40020470 	.word	0x40020470
 8005d20:	40020488 	.word	0x40020488
 8005d24:	400204a0 	.word	0x400204a0
 8005d28:	400204b8 	.word	0x400204b8
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f022 020a 	bic.w	r2, r2, #10
 8005d3a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2200      	movs	r2, #0
 8005d48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	f000 8097 	beq.w	8005e84 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005d5e:	e091      	b.n	8005e84 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d64:	f003 031f 	and.w	r3, r3, #31
 8005d68:	2208      	movs	r2, #8
 8005d6a:	409a      	lsls	r2, r3
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	4013      	ands	r3, r2
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	f000 8088 	beq.w	8005e86 <HAL_DMA_IRQHandler+0xe0e>
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	f003 0308 	and.w	r3, r3, #8
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	f000 8082 	beq.w	8005e86 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4a41      	ldr	r2, [pc, #260]	@ (8005e8c <HAL_DMA_IRQHandler+0xe14>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d04a      	beq.n	8005e22 <HAL_DMA_IRQHandler+0xdaa>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4a3f      	ldr	r2, [pc, #252]	@ (8005e90 <HAL_DMA_IRQHandler+0xe18>)
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d045      	beq.n	8005e22 <HAL_DMA_IRQHandler+0xdaa>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4a3e      	ldr	r2, [pc, #248]	@ (8005e94 <HAL_DMA_IRQHandler+0xe1c>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d040      	beq.n	8005e22 <HAL_DMA_IRQHandler+0xdaa>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a3c      	ldr	r2, [pc, #240]	@ (8005e98 <HAL_DMA_IRQHandler+0xe20>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d03b      	beq.n	8005e22 <HAL_DMA_IRQHandler+0xdaa>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a3b      	ldr	r2, [pc, #236]	@ (8005e9c <HAL_DMA_IRQHandler+0xe24>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d036      	beq.n	8005e22 <HAL_DMA_IRQHandler+0xdaa>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a39      	ldr	r2, [pc, #228]	@ (8005ea0 <HAL_DMA_IRQHandler+0xe28>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d031      	beq.n	8005e22 <HAL_DMA_IRQHandler+0xdaa>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a38      	ldr	r2, [pc, #224]	@ (8005ea4 <HAL_DMA_IRQHandler+0xe2c>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d02c      	beq.n	8005e22 <HAL_DMA_IRQHandler+0xdaa>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a36      	ldr	r2, [pc, #216]	@ (8005ea8 <HAL_DMA_IRQHandler+0xe30>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d027      	beq.n	8005e22 <HAL_DMA_IRQHandler+0xdaa>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a35      	ldr	r2, [pc, #212]	@ (8005eac <HAL_DMA_IRQHandler+0xe34>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d022      	beq.n	8005e22 <HAL_DMA_IRQHandler+0xdaa>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a33      	ldr	r2, [pc, #204]	@ (8005eb0 <HAL_DMA_IRQHandler+0xe38>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d01d      	beq.n	8005e22 <HAL_DMA_IRQHandler+0xdaa>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a32      	ldr	r2, [pc, #200]	@ (8005eb4 <HAL_DMA_IRQHandler+0xe3c>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d018      	beq.n	8005e22 <HAL_DMA_IRQHandler+0xdaa>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a30      	ldr	r2, [pc, #192]	@ (8005eb8 <HAL_DMA_IRQHandler+0xe40>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d013      	beq.n	8005e22 <HAL_DMA_IRQHandler+0xdaa>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a2f      	ldr	r2, [pc, #188]	@ (8005ebc <HAL_DMA_IRQHandler+0xe44>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d00e      	beq.n	8005e22 <HAL_DMA_IRQHandler+0xdaa>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a2d      	ldr	r2, [pc, #180]	@ (8005ec0 <HAL_DMA_IRQHandler+0xe48>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d009      	beq.n	8005e22 <HAL_DMA_IRQHandler+0xdaa>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a2c      	ldr	r2, [pc, #176]	@ (8005ec4 <HAL_DMA_IRQHandler+0xe4c>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d004      	beq.n	8005e22 <HAL_DMA_IRQHandler+0xdaa>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a2a      	ldr	r2, [pc, #168]	@ (8005ec8 <HAL_DMA_IRQHandler+0xe50>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d108      	bne.n	8005e34 <HAL_DMA_IRQHandler+0xdbc>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f022 021c 	bic.w	r2, r2, #28
 8005e30:	601a      	str	r2, [r3, #0]
 8005e32:	e007      	b.n	8005e44 <HAL_DMA_IRQHandler+0xdcc>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	681a      	ldr	r2, [r3, #0]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f022 020e 	bic.w	r2, r2, #14
 8005e42:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e48:	f003 031f 	and.w	r3, r3, #31
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	409a      	lsls	r2, r3
 8005e50:	69fb      	ldr	r3, [r7, #28]
 8005e52:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2201      	movs	r2, #1
 8005e58:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2200      	movs	r2, #0
 8005e66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d009      	beq.n	8005e86 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	4798      	blx	r3
 8005e7a:	e004      	b.n	8005e86 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005e7c:	bf00      	nop
 8005e7e:	e002      	b.n	8005e86 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005e80:	bf00      	nop
 8005e82:	e000      	b.n	8005e86 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005e84:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005e86:	3728      	adds	r7, #40	@ 0x28
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}
 8005e8c:	40020010 	.word	0x40020010
 8005e90:	40020028 	.word	0x40020028
 8005e94:	40020040 	.word	0x40020040
 8005e98:	40020058 	.word	0x40020058
 8005e9c:	40020070 	.word	0x40020070
 8005ea0:	40020088 	.word	0x40020088
 8005ea4:	400200a0 	.word	0x400200a0
 8005ea8:	400200b8 	.word	0x400200b8
 8005eac:	40020410 	.word	0x40020410
 8005eb0:	40020428 	.word	0x40020428
 8005eb4:	40020440 	.word	0x40020440
 8005eb8:	40020458 	.word	0x40020458
 8005ebc:	40020470 	.word	0x40020470
 8005ec0:	40020488 	.word	0x40020488
 8005ec4:	400204a0 	.word	0x400204a0
 8005ec8:	400204b8 	.word	0x400204b8

08005ecc <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b083      	sub	sp, #12
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	370c      	adds	r7, #12
 8005edc:	46bd      	mov	sp, r7
 8005ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee2:	4770      	bx	lr

08005ee4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b087      	sub	sp, #28
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	60f8      	str	r0, [r7, #12]
 8005eec:	60b9      	str	r1, [r7, #8]
 8005eee:	607a      	str	r2, [r7, #4]
 8005ef0:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ef6:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005efc:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4a7f      	ldr	r2, [pc, #508]	@ (8006100 <DMA_SetConfig+0x21c>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d072      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a7d      	ldr	r2, [pc, #500]	@ (8006104 <DMA_SetConfig+0x220>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d06d      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a7c      	ldr	r2, [pc, #496]	@ (8006108 <DMA_SetConfig+0x224>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d068      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a7a      	ldr	r2, [pc, #488]	@ (800610c <DMA_SetConfig+0x228>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d063      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a79      	ldr	r2, [pc, #484]	@ (8006110 <DMA_SetConfig+0x22c>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d05e      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a77      	ldr	r2, [pc, #476]	@ (8006114 <DMA_SetConfig+0x230>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d059      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a76      	ldr	r2, [pc, #472]	@ (8006118 <DMA_SetConfig+0x234>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d054      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a74      	ldr	r2, [pc, #464]	@ (800611c <DMA_SetConfig+0x238>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d04f      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4a73      	ldr	r2, [pc, #460]	@ (8006120 <DMA_SetConfig+0x23c>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d04a      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a71      	ldr	r2, [pc, #452]	@ (8006124 <DMA_SetConfig+0x240>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d045      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a70      	ldr	r2, [pc, #448]	@ (8006128 <DMA_SetConfig+0x244>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d040      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a6e      	ldr	r2, [pc, #440]	@ (800612c <DMA_SetConfig+0x248>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d03b      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a6d      	ldr	r2, [pc, #436]	@ (8006130 <DMA_SetConfig+0x24c>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d036      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a6b      	ldr	r2, [pc, #428]	@ (8006134 <DMA_SetConfig+0x250>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d031      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a6a      	ldr	r2, [pc, #424]	@ (8006138 <DMA_SetConfig+0x254>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d02c      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a68      	ldr	r2, [pc, #416]	@ (800613c <DMA_SetConfig+0x258>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d027      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a67      	ldr	r2, [pc, #412]	@ (8006140 <DMA_SetConfig+0x25c>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d022      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a65      	ldr	r2, [pc, #404]	@ (8006144 <DMA_SetConfig+0x260>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d01d      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a64      	ldr	r2, [pc, #400]	@ (8006148 <DMA_SetConfig+0x264>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d018      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a62      	ldr	r2, [pc, #392]	@ (800614c <DMA_SetConfig+0x268>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d013      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a61      	ldr	r2, [pc, #388]	@ (8006150 <DMA_SetConfig+0x26c>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d00e      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a5f      	ldr	r2, [pc, #380]	@ (8006154 <DMA_SetConfig+0x270>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d009      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a5e      	ldr	r2, [pc, #376]	@ (8006158 <DMA_SetConfig+0x274>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d004      	beq.n	8005fee <DMA_SetConfig+0x10a>
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a5c      	ldr	r2, [pc, #368]	@ (800615c <DMA_SetConfig+0x278>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d101      	bne.n	8005ff2 <DMA_SetConfig+0x10e>
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e000      	b.n	8005ff4 <DMA_SetConfig+0x110>
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d00d      	beq.n	8006014 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ffc:	68fa      	ldr	r2, [r7, #12]
 8005ffe:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006000:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006006:	2b00      	cmp	r3, #0
 8006008:	d004      	beq.n	8006014 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800600e:	68fa      	ldr	r2, [r7, #12]
 8006010:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006012:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a39      	ldr	r2, [pc, #228]	@ (8006100 <DMA_SetConfig+0x21c>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d04a      	beq.n	80060b4 <DMA_SetConfig+0x1d0>
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a38      	ldr	r2, [pc, #224]	@ (8006104 <DMA_SetConfig+0x220>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d045      	beq.n	80060b4 <DMA_SetConfig+0x1d0>
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a36      	ldr	r2, [pc, #216]	@ (8006108 <DMA_SetConfig+0x224>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d040      	beq.n	80060b4 <DMA_SetConfig+0x1d0>
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a35      	ldr	r2, [pc, #212]	@ (800610c <DMA_SetConfig+0x228>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d03b      	beq.n	80060b4 <DMA_SetConfig+0x1d0>
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a33      	ldr	r2, [pc, #204]	@ (8006110 <DMA_SetConfig+0x22c>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d036      	beq.n	80060b4 <DMA_SetConfig+0x1d0>
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a32      	ldr	r2, [pc, #200]	@ (8006114 <DMA_SetConfig+0x230>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d031      	beq.n	80060b4 <DMA_SetConfig+0x1d0>
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a30      	ldr	r2, [pc, #192]	@ (8006118 <DMA_SetConfig+0x234>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d02c      	beq.n	80060b4 <DMA_SetConfig+0x1d0>
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a2f      	ldr	r2, [pc, #188]	@ (800611c <DMA_SetConfig+0x238>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d027      	beq.n	80060b4 <DMA_SetConfig+0x1d0>
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a2d      	ldr	r2, [pc, #180]	@ (8006120 <DMA_SetConfig+0x23c>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d022      	beq.n	80060b4 <DMA_SetConfig+0x1d0>
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4a2c      	ldr	r2, [pc, #176]	@ (8006124 <DMA_SetConfig+0x240>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d01d      	beq.n	80060b4 <DMA_SetConfig+0x1d0>
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a2a      	ldr	r2, [pc, #168]	@ (8006128 <DMA_SetConfig+0x244>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d018      	beq.n	80060b4 <DMA_SetConfig+0x1d0>
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a29      	ldr	r2, [pc, #164]	@ (800612c <DMA_SetConfig+0x248>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d013      	beq.n	80060b4 <DMA_SetConfig+0x1d0>
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a27      	ldr	r2, [pc, #156]	@ (8006130 <DMA_SetConfig+0x24c>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d00e      	beq.n	80060b4 <DMA_SetConfig+0x1d0>
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a26      	ldr	r2, [pc, #152]	@ (8006134 <DMA_SetConfig+0x250>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d009      	beq.n	80060b4 <DMA_SetConfig+0x1d0>
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a24      	ldr	r2, [pc, #144]	@ (8006138 <DMA_SetConfig+0x254>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d004      	beq.n	80060b4 <DMA_SetConfig+0x1d0>
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a23      	ldr	r2, [pc, #140]	@ (800613c <DMA_SetConfig+0x258>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d101      	bne.n	80060b8 <DMA_SetConfig+0x1d4>
 80060b4:	2301      	movs	r3, #1
 80060b6:	e000      	b.n	80060ba <DMA_SetConfig+0x1d6>
 80060b8:	2300      	movs	r3, #0
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d059      	beq.n	8006172 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060c2:	f003 031f 	and.w	r3, r3, #31
 80060c6:	223f      	movs	r2, #63	@ 0x3f
 80060c8:	409a      	lsls	r2, r3
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80060dc:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	683a      	ldr	r2, [r7, #0]
 80060e4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	2b40      	cmp	r3, #64	@ 0x40
 80060ec:	d138      	bne.n	8006160 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	68ba      	ldr	r2, [r7, #8]
 80060fc:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80060fe:	e086      	b.n	800620e <DMA_SetConfig+0x32a>
 8006100:	40020010 	.word	0x40020010
 8006104:	40020028 	.word	0x40020028
 8006108:	40020040 	.word	0x40020040
 800610c:	40020058 	.word	0x40020058
 8006110:	40020070 	.word	0x40020070
 8006114:	40020088 	.word	0x40020088
 8006118:	400200a0 	.word	0x400200a0
 800611c:	400200b8 	.word	0x400200b8
 8006120:	40020410 	.word	0x40020410
 8006124:	40020428 	.word	0x40020428
 8006128:	40020440 	.word	0x40020440
 800612c:	40020458 	.word	0x40020458
 8006130:	40020470 	.word	0x40020470
 8006134:	40020488 	.word	0x40020488
 8006138:	400204a0 	.word	0x400204a0
 800613c:	400204b8 	.word	0x400204b8
 8006140:	58025408 	.word	0x58025408
 8006144:	5802541c 	.word	0x5802541c
 8006148:	58025430 	.word	0x58025430
 800614c:	58025444 	.word	0x58025444
 8006150:	58025458 	.word	0x58025458
 8006154:	5802546c 	.word	0x5802546c
 8006158:	58025480 	.word	0x58025480
 800615c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	68ba      	ldr	r2, [r7, #8]
 8006166:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	687a      	ldr	r2, [r7, #4]
 800616e:	60da      	str	r2, [r3, #12]
}
 8006170:	e04d      	b.n	800620e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a29      	ldr	r2, [pc, #164]	@ (800621c <DMA_SetConfig+0x338>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d022      	beq.n	80061c2 <DMA_SetConfig+0x2de>
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a27      	ldr	r2, [pc, #156]	@ (8006220 <DMA_SetConfig+0x33c>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d01d      	beq.n	80061c2 <DMA_SetConfig+0x2de>
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a26      	ldr	r2, [pc, #152]	@ (8006224 <DMA_SetConfig+0x340>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d018      	beq.n	80061c2 <DMA_SetConfig+0x2de>
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a24      	ldr	r2, [pc, #144]	@ (8006228 <DMA_SetConfig+0x344>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d013      	beq.n	80061c2 <DMA_SetConfig+0x2de>
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4a23      	ldr	r2, [pc, #140]	@ (800622c <DMA_SetConfig+0x348>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d00e      	beq.n	80061c2 <DMA_SetConfig+0x2de>
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a21      	ldr	r2, [pc, #132]	@ (8006230 <DMA_SetConfig+0x34c>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d009      	beq.n	80061c2 <DMA_SetConfig+0x2de>
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a20      	ldr	r2, [pc, #128]	@ (8006234 <DMA_SetConfig+0x350>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d004      	beq.n	80061c2 <DMA_SetConfig+0x2de>
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a1e      	ldr	r2, [pc, #120]	@ (8006238 <DMA_SetConfig+0x354>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d101      	bne.n	80061c6 <DMA_SetConfig+0x2e2>
 80061c2:	2301      	movs	r3, #1
 80061c4:	e000      	b.n	80061c8 <DMA_SetConfig+0x2e4>
 80061c6:	2300      	movs	r3, #0
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d020      	beq.n	800620e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061d0:	f003 031f 	and.w	r3, r3, #31
 80061d4:	2201      	movs	r2, #1
 80061d6:	409a      	lsls	r2, r3
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	683a      	ldr	r2, [r7, #0]
 80061e2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	2b40      	cmp	r3, #64	@ 0x40
 80061ea:	d108      	bne.n	80061fe <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	687a      	ldr	r2, [r7, #4]
 80061f2:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	68ba      	ldr	r2, [r7, #8]
 80061fa:	60da      	str	r2, [r3, #12]
}
 80061fc:	e007      	b.n	800620e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	68ba      	ldr	r2, [r7, #8]
 8006204:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	687a      	ldr	r2, [r7, #4]
 800620c:	60da      	str	r2, [r3, #12]
}
 800620e:	bf00      	nop
 8006210:	371c      	adds	r7, #28
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr
 800621a:	bf00      	nop
 800621c:	58025408 	.word	0x58025408
 8006220:	5802541c 	.word	0x5802541c
 8006224:	58025430 	.word	0x58025430
 8006228:	58025444 	.word	0x58025444
 800622c:	58025458 	.word	0x58025458
 8006230:	5802546c 	.word	0x5802546c
 8006234:	58025480 	.word	0x58025480
 8006238:	58025494 	.word	0x58025494

0800623c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800623c:	b480      	push	{r7}
 800623e:	b085      	sub	sp, #20
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a42      	ldr	r2, [pc, #264]	@ (8006354 <DMA_CalcBaseAndBitshift+0x118>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d04a      	beq.n	80062e4 <DMA_CalcBaseAndBitshift+0xa8>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a41      	ldr	r2, [pc, #260]	@ (8006358 <DMA_CalcBaseAndBitshift+0x11c>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d045      	beq.n	80062e4 <DMA_CalcBaseAndBitshift+0xa8>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4a3f      	ldr	r2, [pc, #252]	@ (800635c <DMA_CalcBaseAndBitshift+0x120>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d040      	beq.n	80062e4 <DMA_CalcBaseAndBitshift+0xa8>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a3e      	ldr	r2, [pc, #248]	@ (8006360 <DMA_CalcBaseAndBitshift+0x124>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d03b      	beq.n	80062e4 <DMA_CalcBaseAndBitshift+0xa8>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a3c      	ldr	r2, [pc, #240]	@ (8006364 <DMA_CalcBaseAndBitshift+0x128>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d036      	beq.n	80062e4 <DMA_CalcBaseAndBitshift+0xa8>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4a3b      	ldr	r2, [pc, #236]	@ (8006368 <DMA_CalcBaseAndBitshift+0x12c>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d031      	beq.n	80062e4 <DMA_CalcBaseAndBitshift+0xa8>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a39      	ldr	r2, [pc, #228]	@ (800636c <DMA_CalcBaseAndBitshift+0x130>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d02c      	beq.n	80062e4 <DMA_CalcBaseAndBitshift+0xa8>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a38      	ldr	r2, [pc, #224]	@ (8006370 <DMA_CalcBaseAndBitshift+0x134>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d027      	beq.n	80062e4 <DMA_CalcBaseAndBitshift+0xa8>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4a36      	ldr	r2, [pc, #216]	@ (8006374 <DMA_CalcBaseAndBitshift+0x138>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d022      	beq.n	80062e4 <DMA_CalcBaseAndBitshift+0xa8>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4a35      	ldr	r2, [pc, #212]	@ (8006378 <DMA_CalcBaseAndBitshift+0x13c>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d01d      	beq.n	80062e4 <DMA_CalcBaseAndBitshift+0xa8>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4a33      	ldr	r2, [pc, #204]	@ (800637c <DMA_CalcBaseAndBitshift+0x140>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d018      	beq.n	80062e4 <DMA_CalcBaseAndBitshift+0xa8>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a32      	ldr	r2, [pc, #200]	@ (8006380 <DMA_CalcBaseAndBitshift+0x144>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d013      	beq.n	80062e4 <DMA_CalcBaseAndBitshift+0xa8>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a30      	ldr	r2, [pc, #192]	@ (8006384 <DMA_CalcBaseAndBitshift+0x148>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d00e      	beq.n	80062e4 <DMA_CalcBaseAndBitshift+0xa8>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a2f      	ldr	r2, [pc, #188]	@ (8006388 <DMA_CalcBaseAndBitshift+0x14c>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d009      	beq.n	80062e4 <DMA_CalcBaseAndBitshift+0xa8>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a2d      	ldr	r2, [pc, #180]	@ (800638c <DMA_CalcBaseAndBitshift+0x150>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d004      	beq.n	80062e4 <DMA_CalcBaseAndBitshift+0xa8>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a2c      	ldr	r2, [pc, #176]	@ (8006390 <DMA_CalcBaseAndBitshift+0x154>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d101      	bne.n	80062e8 <DMA_CalcBaseAndBitshift+0xac>
 80062e4:	2301      	movs	r3, #1
 80062e6:	e000      	b.n	80062ea <DMA_CalcBaseAndBitshift+0xae>
 80062e8:	2300      	movs	r3, #0
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d024      	beq.n	8006338 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	3b10      	subs	r3, #16
 80062f6:	4a27      	ldr	r2, [pc, #156]	@ (8006394 <DMA_CalcBaseAndBitshift+0x158>)
 80062f8:	fba2 2303 	umull	r2, r3, r2, r3
 80062fc:	091b      	lsrs	r3, r3, #4
 80062fe:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	f003 0307 	and.w	r3, r3, #7
 8006306:	4a24      	ldr	r2, [pc, #144]	@ (8006398 <DMA_CalcBaseAndBitshift+0x15c>)
 8006308:	5cd3      	ldrb	r3, [r2, r3]
 800630a:	461a      	mov	r2, r3
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	2b03      	cmp	r3, #3
 8006314:	d908      	bls.n	8006328 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	461a      	mov	r2, r3
 800631c:	4b1f      	ldr	r3, [pc, #124]	@ (800639c <DMA_CalcBaseAndBitshift+0x160>)
 800631e:	4013      	ands	r3, r2
 8006320:	1d1a      	adds	r2, r3, #4
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	659a      	str	r2, [r3, #88]	@ 0x58
 8006326:	e00d      	b.n	8006344 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	461a      	mov	r2, r3
 800632e:	4b1b      	ldr	r3, [pc, #108]	@ (800639c <DMA_CalcBaseAndBitshift+0x160>)
 8006330:	4013      	ands	r3, r2
 8006332:	687a      	ldr	r2, [r7, #4]
 8006334:	6593      	str	r3, [r2, #88]	@ 0x58
 8006336:	e005      	b.n	8006344 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006348:	4618      	mov	r0, r3
 800634a:	3714      	adds	r7, #20
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr
 8006354:	40020010 	.word	0x40020010
 8006358:	40020028 	.word	0x40020028
 800635c:	40020040 	.word	0x40020040
 8006360:	40020058 	.word	0x40020058
 8006364:	40020070 	.word	0x40020070
 8006368:	40020088 	.word	0x40020088
 800636c:	400200a0 	.word	0x400200a0
 8006370:	400200b8 	.word	0x400200b8
 8006374:	40020410 	.word	0x40020410
 8006378:	40020428 	.word	0x40020428
 800637c:	40020440 	.word	0x40020440
 8006380:	40020458 	.word	0x40020458
 8006384:	40020470 	.word	0x40020470
 8006388:	40020488 	.word	0x40020488
 800638c:	400204a0 	.word	0x400204a0
 8006390:	400204b8 	.word	0x400204b8
 8006394:	aaaaaaab 	.word	0xaaaaaaab
 8006398:	0800c88c 	.word	0x0800c88c
 800639c:	fffffc00 	.word	0xfffffc00

080063a0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b085      	sub	sp, #20
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063a8:	2300      	movs	r3, #0
 80063aa:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	699b      	ldr	r3, [r3, #24]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d120      	bne.n	80063f6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063b8:	2b03      	cmp	r3, #3
 80063ba:	d858      	bhi.n	800646e <DMA_CheckFifoParam+0xce>
 80063bc:	a201      	add	r2, pc, #4	@ (adr r2, 80063c4 <DMA_CheckFifoParam+0x24>)
 80063be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063c2:	bf00      	nop
 80063c4:	080063d5 	.word	0x080063d5
 80063c8:	080063e7 	.word	0x080063e7
 80063cc:	080063d5 	.word	0x080063d5
 80063d0:	0800646f 	.word	0x0800646f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d048      	beq.n	8006472 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80063e0:	2301      	movs	r3, #1
 80063e2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80063e4:	e045      	b.n	8006472 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063ea:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80063ee:	d142      	bne.n	8006476 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80063f0:	2301      	movs	r3, #1
 80063f2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80063f4:	e03f      	b.n	8006476 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	699b      	ldr	r3, [r3, #24]
 80063fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063fe:	d123      	bne.n	8006448 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006404:	2b03      	cmp	r3, #3
 8006406:	d838      	bhi.n	800647a <DMA_CheckFifoParam+0xda>
 8006408:	a201      	add	r2, pc, #4	@ (adr r2, 8006410 <DMA_CheckFifoParam+0x70>)
 800640a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800640e:	bf00      	nop
 8006410:	08006421 	.word	0x08006421
 8006414:	08006427 	.word	0x08006427
 8006418:	08006421 	.word	0x08006421
 800641c:	08006439 	.word	0x08006439
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006420:	2301      	movs	r3, #1
 8006422:	73fb      	strb	r3, [r7, #15]
        break;
 8006424:	e030      	b.n	8006488 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800642a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800642e:	2b00      	cmp	r3, #0
 8006430:	d025      	beq.n	800647e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8006432:	2301      	movs	r3, #1
 8006434:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006436:	e022      	b.n	800647e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800643c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006440:	d11f      	bne.n	8006482 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006446:	e01c      	b.n	8006482 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800644c:	2b02      	cmp	r3, #2
 800644e:	d902      	bls.n	8006456 <DMA_CheckFifoParam+0xb6>
 8006450:	2b03      	cmp	r3, #3
 8006452:	d003      	beq.n	800645c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006454:	e018      	b.n	8006488 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	73fb      	strb	r3, [r7, #15]
        break;
 800645a:	e015      	b.n	8006488 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006460:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006464:	2b00      	cmp	r3, #0
 8006466:	d00e      	beq.n	8006486 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	73fb      	strb	r3, [r7, #15]
    break;
 800646c:	e00b      	b.n	8006486 <DMA_CheckFifoParam+0xe6>
        break;
 800646e:	bf00      	nop
 8006470:	e00a      	b.n	8006488 <DMA_CheckFifoParam+0xe8>
        break;
 8006472:	bf00      	nop
 8006474:	e008      	b.n	8006488 <DMA_CheckFifoParam+0xe8>
        break;
 8006476:	bf00      	nop
 8006478:	e006      	b.n	8006488 <DMA_CheckFifoParam+0xe8>
        break;
 800647a:	bf00      	nop
 800647c:	e004      	b.n	8006488 <DMA_CheckFifoParam+0xe8>
        break;
 800647e:	bf00      	nop
 8006480:	e002      	b.n	8006488 <DMA_CheckFifoParam+0xe8>
        break;
 8006482:	bf00      	nop
 8006484:	e000      	b.n	8006488 <DMA_CheckFifoParam+0xe8>
    break;
 8006486:	bf00      	nop
    }
  }

  return status;
 8006488:	7bfb      	ldrb	r3, [r7, #15]
}
 800648a:	4618      	mov	r0, r3
 800648c:	3714      	adds	r7, #20
 800648e:	46bd      	mov	sp, r7
 8006490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006494:	4770      	bx	lr
 8006496:	bf00      	nop

08006498 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006498:	b480      	push	{r7}
 800649a:	b085      	sub	sp, #20
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a38      	ldr	r2, [pc, #224]	@ (800658c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d022      	beq.n	80064f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4a36      	ldr	r2, [pc, #216]	@ (8006590 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d01d      	beq.n	80064f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a35      	ldr	r2, [pc, #212]	@ (8006594 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d018      	beq.n	80064f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a33      	ldr	r2, [pc, #204]	@ (8006598 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d013      	beq.n	80064f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a32      	ldr	r2, [pc, #200]	@ (800659c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d00e      	beq.n	80064f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a30      	ldr	r2, [pc, #192]	@ (80065a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d009      	beq.n	80064f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4a2f      	ldr	r2, [pc, #188]	@ (80065a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d004      	beq.n	80064f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a2d      	ldr	r2, [pc, #180]	@ (80065a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d101      	bne.n	80064fa <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80064f6:	2301      	movs	r3, #1
 80064f8:	e000      	b.n	80064fc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80064fa:	2300      	movs	r3, #0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d01a      	beq.n	8006536 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	b2db      	uxtb	r3, r3
 8006506:	3b08      	subs	r3, #8
 8006508:	4a28      	ldr	r2, [pc, #160]	@ (80065ac <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800650a:	fba2 2303 	umull	r2, r3, r2, r3
 800650e:	091b      	lsrs	r3, r3, #4
 8006510:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8006512:	68fa      	ldr	r2, [r7, #12]
 8006514:	4b26      	ldr	r3, [pc, #152]	@ (80065b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8006516:	4413      	add	r3, r2
 8006518:	009b      	lsls	r3, r3, #2
 800651a:	461a      	mov	r2, r3
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	4a24      	ldr	r2, [pc, #144]	@ (80065b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006524:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	f003 031f 	and.w	r3, r3, #31
 800652c:	2201      	movs	r2, #1
 800652e:	409a      	lsls	r2, r3
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006534:	e024      	b.n	8006580 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	b2db      	uxtb	r3, r3
 800653c:	3b10      	subs	r3, #16
 800653e:	4a1e      	ldr	r2, [pc, #120]	@ (80065b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006540:	fba2 2303 	umull	r2, r3, r2, r3
 8006544:	091b      	lsrs	r3, r3, #4
 8006546:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	4a1c      	ldr	r2, [pc, #112]	@ (80065bc <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d806      	bhi.n	800655e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	4a1b      	ldr	r2, [pc, #108]	@ (80065c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d902      	bls.n	800655e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	3308      	adds	r3, #8
 800655c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800655e:	68fa      	ldr	r2, [r7, #12]
 8006560:	4b18      	ldr	r3, [pc, #96]	@ (80065c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8006562:	4413      	add	r3, r2
 8006564:	009b      	lsls	r3, r3, #2
 8006566:	461a      	mov	r2, r3
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	4a16      	ldr	r2, [pc, #88]	@ (80065c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006570:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	f003 031f 	and.w	r3, r3, #31
 8006578:	2201      	movs	r2, #1
 800657a:	409a      	lsls	r2, r3
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006580:	bf00      	nop
 8006582:	3714      	adds	r7, #20
 8006584:	46bd      	mov	sp, r7
 8006586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658a:	4770      	bx	lr
 800658c:	58025408 	.word	0x58025408
 8006590:	5802541c 	.word	0x5802541c
 8006594:	58025430 	.word	0x58025430
 8006598:	58025444 	.word	0x58025444
 800659c:	58025458 	.word	0x58025458
 80065a0:	5802546c 	.word	0x5802546c
 80065a4:	58025480 	.word	0x58025480
 80065a8:	58025494 	.word	0x58025494
 80065ac:	cccccccd 	.word	0xcccccccd
 80065b0:	16009600 	.word	0x16009600
 80065b4:	58025880 	.word	0x58025880
 80065b8:	aaaaaaab 	.word	0xaaaaaaab
 80065bc:	400204b8 	.word	0x400204b8
 80065c0:	4002040f 	.word	0x4002040f
 80065c4:	10008200 	.word	0x10008200
 80065c8:	40020880 	.word	0x40020880

080065cc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b085      	sub	sp, #20
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d04a      	beq.n	8006678 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2b08      	cmp	r3, #8
 80065e6:	d847      	bhi.n	8006678 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a25      	ldr	r2, [pc, #148]	@ (8006684 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d022      	beq.n	8006638 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a24      	ldr	r2, [pc, #144]	@ (8006688 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d01d      	beq.n	8006638 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a22      	ldr	r2, [pc, #136]	@ (800668c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d018      	beq.n	8006638 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a21      	ldr	r2, [pc, #132]	@ (8006690 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d013      	beq.n	8006638 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a1f      	ldr	r2, [pc, #124]	@ (8006694 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d00e      	beq.n	8006638 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a1e      	ldr	r2, [pc, #120]	@ (8006698 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d009      	beq.n	8006638 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a1c      	ldr	r2, [pc, #112]	@ (800669c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d004      	beq.n	8006638 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a1b      	ldr	r2, [pc, #108]	@ (80066a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d101      	bne.n	800663c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006638:	2301      	movs	r3, #1
 800663a:	e000      	b.n	800663e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800663c:	2300      	movs	r3, #0
 800663e:	2b00      	cmp	r3, #0
 8006640:	d00a      	beq.n	8006658 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8006642:	68fa      	ldr	r2, [r7, #12]
 8006644:	4b17      	ldr	r3, [pc, #92]	@ (80066a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006646:	4413      	add	r3, r2
 8006648:	009b      	lsls	r3, r3, #2
 800664a:	461a      	mov	r2, r3
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	4a15      	ldr	r2, [pc, #84]	@ (80066a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006654:	671a      	str	r2, [r3, #112]	@ 0x70
 8006656:	e009      	b.n	800666c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006658:	68fa      	ldr	r2, [r7, #12]
 800665a:	4b14      	ldr	r3, [pc, #80]	@ (80066ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800665c:	4413      	add	r3, r2
 800665e:	009b      	lsls	r3, r3, #2
 8006660:	461a      	mov	r2, r3
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	4a11      	ldr	r2, [pc, #68]	@ (80066b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800666a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	3b01      	subs	r3, #1
 8006670:	2201      	movs	r2, #1
 8006672:	409a      	lsls	r2, r3
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8006678:	bf00      	nop
 800667a:	3714      	adds	r7, #20
 800667c:	46bd      	mov	sp, r7
 800667e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006682:	4770      	bx	lr
 8006684:	58025408 	.word	0x58025408
 8006688:	5802541c 	.word	0x5802541c
 800668c:	58025430 	.word	0x58025430
 8006690:	58025444 	.word	0x58025444
 8006694:	58025458 	.word	0x58025458
 8006698:	5802546c 	.word	0x5802546c
 800669c:	58025480 	.word	0x58025480
 80066a0:	58025494 	.word	0x58025494
 80066a4:	1600963f 	.word	0x1600963f
 80066a8:	58025940 	.word	0x58025940
 80066ac:	1000823f 	.word	0x1000823f
 80066b0:	40020940 	.word	0x40020940

080066b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b089      	sub	sp, #36	@ 0x24
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
 80066bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80066be:	2300      	movs	r3, #0
 80066c0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80066c2:	4b89      	ldr	r3, [pc, #548]	@ (80068e8 <HAL_GPIO_Init+0x234>)
 80066c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80066c6:	e194      	b.n	80069f2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	2101      	movs	r1, #1
 80066ce:	69fb      	ldr	r3, [r7, #28]
 80066d0:	fa01 f303 	lsl.w	r3, r1, r3
 80066d4:	4013      	ands	r3, r2
 80066d6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	f000 8186 	beq.w	80069ec <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	f003 0303 	and.w	r3, r3, #3
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d005      	beq.n	80066f8 <HAL_GPIO_Init+0x44>
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	f003 0303 	and.w	r3, r3, #3
 80066f4:	2b02      	cmp	r3, #2
 80066f6:	d130      	bne.n	800675a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	005b      	lsls	r3, r3, #1
 8006702:	2203      	movs	r2, #3
 8006704:	fa02 f303 	lsl.w	r3, r2, r3
 8006708:	43db      	mvns	r3, r3
 800670a:	69ba      	ldr	r2, [r7, #24]
 800670c:	4013      	ands	r3, r2
 800670e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	68da      	ldr	r2, [r3, #12]
 8006714:	69fb      	ldr	r3, [r7, #28]
 8006716:	005b      	lsls	r3, r3, #1
 8006718:	fa02 f303 	lsl.w	r3, r2, r3
 800671c:	69ba      	ldr	r2, [r7, #24]
 800671e:	4313      	orrs	r3, r2
 8006720:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	69ba      	ldr	r2, [r7, #24]
 8006726:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800672e:	2201      	movs	r2, #1
 8006730:	69fb      	ldr	r3, [r7, #28]
 8006732:	fa02 f303 	lsl.w	r3, r2, r3
 8006736:	43db      	mvns	r3, r3
 8006738:	69ba      	ldr	r2, [r7, #24]
 800673a:	4013      	ands	r3, r2
 800673c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	091b      	lsrs	r3, r3, #4
 8006744:	f003 0201 	and.w	r2, r3, #1
 8006748:	69fb      	ldr	r3, [r7, #28]
 800674a:	fa02 f303 	lsl.w	r3, r2, r3
 800674e:	69ba      	ldr	r2, [r7, #24]
 8006750:	4313      	orrs	r3, r2
 8006752:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	69ba      	ldr	r2, [r7, #24]
 8006758:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	f003 0303 	and.w	r3, r3, #3
 8006762:	2b03      	cmp	r3, #3
 8006764:	d017      	beq.n	8006796 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	68db      	ldr	r3, [r3, #12]
 800676a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800676c:	69fb      	ldr	r3, [r7, #28]
 800676e:	005b      	lsls	r3, r3, #1
 8006770:	2203      	movs	r2, #3
 8006772:	fa02 f303 	lsl.w	r3, r2, r3
 8006776:	43db      	mvns	r3, r3
 8006778:	69ba      	ldr	r2, [r7, #24]
 800677a:	4013      	ands	r3, r2
 800677c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	689a      	ldr	r2, [r3, #8]
 8006782:	69fb      	ldr	r3, [r7, #28]
 8006784:	005b      	lsls	r3, r3, #1
 8006786:	fa02 f303 	lsl.w	r3, r2, r3
 800678a:	69ba      	ldr	r2, [r7, #24]
 800678c:	4313      	orrs	r3, r2
 800678e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	69ba      	ldr	r2, [r7, #24]
 8006794:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	f003 0303 	and.w	r3, r3, #3
 800679e:	2b02      	cmp	r3, #2
 80067a0:	d123      	bne.n	80067ea <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80067a2:	69fb      	ldr	r3, [r7, #28]
 80067a4:	08da      	lsrs	r2, r3, #3
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	3208      	adds	r2, #8
 80067aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80067b0:	69fb      	ldr	r3, [r7, #28]
 80067b2:	f003 0307 	and.w	r3, r3, #7
 80067b6:	009b      	lsls	r3, r3, #2
 80067b8:	220f      	movs	r2, #15
 80067ba:	fa02 f303 	lsl.w	r3, r2, r3
 80067be:	43db      	mvns	r3, r3
 80067c0:	69ba      	ldr	r2, [r7, #24]
 80067c2:	4013      	ands	r3, r2
 80067c4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	691a      	ldr	r2, [r3, #16]
 80067ca:	69fb      	ldr	r3, [r7, #28]
 80067cc:	f003 0307 	and.w	r3, r3, #7
 80067d0:	009b      	lsls	r3, r3, #2
 80067d2:	fa02 f303 	lsl.w	r3, r2, r3
 80067d6:	69ba      	ldr	r2, [r7, #24]
 80067d8:	4313      	orrs	r3, r2
 80067da:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80067dc:	69fb      	ldr	r3, [r7, #28]
 80067de:	08da      	lsrs	r2, r3, #3
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	3208      	adds	r2, #8
 80067e4:	69b9      	ldr	r1, [r7, #24]
 80067e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80067f0:	69fb      	ldr	r3, [r7, #28]
 80067f2:	005b      	lsls	r3, r3, #1
 80067f4:	2203      	movs	r2, #3
 80067f6:	fa02 f303 	lsl.w	r3, r2, r3
 80067fa:	43db      	mvns	r3, r3
 80067fc:	69ba      	ldr	r2, [r7, #24]
 80067fe:	4013      	ands	r3, r2
 8006800:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	685b      	ldr	r3, [r3, #4]
 8006806:	f003 0203 	and.w	r2, r3, #3
 800680a:	69fb      	ldr	r3, [r7, #28]
 800680c:	005b      	lsls	r3, r3, #1
 800680e:	fa02 f303 	lsl.w	r3, r2, r3
 8006812:	69ba      	ldr	r2, [r7, #24]
 8006814:	4313      	orrs	r3, r2
 8006816:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	69ba      	ldr	r2, [r7, #24]
 800681c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006826:	2b00      	cmp	r3, #0
 8006828:	f000 80e0 	beq.w	80069ec <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800682c:	4b2f      	ldr	r3, [pc, #188]	@ (80068ec <HAL_GPIO_Init+0x238>)
 800682e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006832:	4a2e      	ldr	r2, [pc, #184]	@ (80068ec <HAL_GPIO_Init+0x238>)
 8006834:	f043 0302 	orr.w	r3, r3, #2
 8006838:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800683c:	4b2b      	ldr	r3, [pc, #172]	@ (80068ec <HAL_GPIO_Init+0x238>)
 800683e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006842:	f003 0302 	and.w	r3, r3, #2
 8006846:	60fb      	str	r3, [r7, #12]
 8006848:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800684a:	4a29      	ldr	r2, [pc, #164]	@ (80068f0 <HAL_GPIO_Init+0x23c>)
 800684c:	69fb      	ldr	r3, [r7, #28]
 800684e:	089b      	lsrs	r3, r3, #2
 8006850:	3302      	adds	r3, #2
 8006852:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006856:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006858:	69fb      	ldr	r3, [r7, #28]
 800685a:	f003 0303 	and.w	r3, r3, #3
 800685e:	009b      	lsls	r3, r3, #2
 8006860:	220f      	movs	r2, #15
 8006862:	fa02 f303 	lsl.w	r3, r2, r3
 8006866:	43db      	mvns	r3, r3
 8006868:	69ba      	ldr	r2, [r7, #24]
 800686a:	4013      	ands	r3, r2
 800686c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	4a20      	ldr	r2, [pc, #128]	@ (80068f4 <HAL_GPIO_Init+0x240>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d052      	beq.n	800691c <HAL_GPIO_Init+0x268>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	4a1f      	ldr	r2, [pc, #124]	@ (80068f8 <HAL_GPIO_Init+0x244>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d031      	beq.n	80068e2 <HAL_GPIO_Init+0x22e>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	4a1e      	ldr	r2, [pc, #120]	@ (80068fc <HAL_GPIO_Init+0x248>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d02b      	beq.n	80068de <HAL_GPIO_Init+0x22a>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	4a1d      	ldr	r2, [pc, #116]	@ (8006900 <HAL_GPIO_Init+0x24c>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d025      	beq.n	80068da <HAL_GPIO_Init+0x226>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4a1c      	ldr	r2, [pc, #112]	@ (8006904 <HAL_GPIO_Init+0x250>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d01f      	beq.n	80068d6 <HAL_GPIO_Init+0x222>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a1b      	ldr	r2, [pc, #108]	@ (8006908 <HAL_GPIO_Init+0x254>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d019      	beq.n	80068d2 <HAL_GPIO_Init+0x21e>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	4a1a      	ldr	r2, [pc, #104]	@ (800690c <HAL_GPIO_Init+0x258>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d013      	beq.n	80068ce <HAL_GPIO_Init+0x21a>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	4a19      	ldr	r2, [pc, #100]	@ (8006910 <HAL_GPIO_Init+0x25c>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d00d      	beq.n	80068ca <HAL_GPIO_Init+0x216>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	4a18      	ldr	r2, [pc, #96]	@ (8006914 <HAL_GPIO_Init+0x260>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d007      	beq.n	80068c6 <HAL_GPIO_Init+0x212>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	4a17      	ldr	r2, [pc, #92]	@ (8006918 <HAL_GPIO_Init+0x264>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d101      	bne.n	80068c2 <HAL_GPIO_Init+0x20e>
 80068be:	2309      	movs	r3, #9
 80068c0:	e02d      	b.n	800691e <HAL_GPIO_Init+0x26a>
 80068c2:	230a      	movs	r3, #10
 80068c4:	e02b      	b.n	800691e <HAL_GPIO_Init+0x26a>
 80068c6:	2308      	movs	r3, #8
 80068c8:	e029      	b.n	800691e <HAL_GPIO_Init+0x26a>
 80068ca:	2307      	movs	r3, #7
 80068cc:	e027      	b.n	800691e <HAL_GPIO_Init+0x26a>
 80068ce:	2306      	movs	r3, #6
 80068d0:	e025      	b.n	800691e <HAL_GPIO_Init+0x26a>
 80068d2:	2305      	movs	r3, #5
 80068d4:	e023      	b.n	800691e <HAL_GPIO_Init+0x26a>
 80068d6:	2304      	movs	r3, #4
 80068d8:	e021      	b.n	800691e <HAL_GPIO_Init+0x26a>
 80068da:	2303      	movs	r3, #3
 80068dc:	e01f      	b.n	800691e <HAL_GPIO_Init+0x26a>
 80068de:	2302      	movs	r3, #2
 80068e0:	e01d      	b.n	800691e <HAL_GPIO_Init+0x26a>
 80068e2:	2301      	movs	r3, #1
 80068e4:	e01b      	b.n	800691e <HAL_GPIO_Init+0x26a>
 80068e6:	bf00      	nop
 80068e8:	58000080 	.word	0x58000080
 80068ec:	58024400 	.word	0x58024400
 80068f0:	58000400 	.word	0x58000400
 80068f4:	58020000 	.word	0x58020000
 80068f8:	58020400 	.word	0x58020400
 80068fc:	58020800 	.word	0x58020800
 8006900:	58020c00 	.word	0x58020c00
 8006904:	58021000 	.word	0x58021000
 8006908:	58021400 	.word	0x58021400
 800690c:	58021800 	.word	0x58021800
 8006910:	58021c00 	.word	0x58021c00
 8006914:	58022000 	.word	0x58022000
 8006918:	58022400 	.word	0x58022400
 800691c:	2300      	movs	r3, #0
 800691e:	69fa      	ldr	r2, [r7, #28]
 8006920:	f002 0203 	and.w	r2, r2, #3
 8006924:	0092      	lsls	r2, r2, #2
 8006926:	4093      	lsls	r3, r2
 8006928:	69ba      	ldr	r2, [r7, #24]
 800692a:	4313      	orrs	r3, r2
 800692c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800692e:	4938      	ldr	r1, [pc, #224]	@ (8006a10 <HAL_GPIO_Init+0x35c>)
 8006930:	69fb      	ldr	r3, [r7, #28]
 8006932:	089b      	lsrs	r3, r3, #2
 8006934:	3302      	adds	r3, #2
 8006936:	69ba      	ldr	r2, [r7, #24]
 8006938:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800693c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006944:	693b      	ldr	r3, [r7, #16]
 8006946:	43db      	mvns	r3, r3
 8006948:	69ba      	ldr	r2, [r7, #24]
 800694a:	4013      	ands	r3, r2
 800694c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	685b      	ldr	r3, [r3, #4]
 8006952:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006956:	2b00      	cmp	r3, #0
 8006958:	d003      	beq.n	8006962 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800695a:	69ba      	ldr	r2, [r7, #24]
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	4313      	orrs	r3, r2
 8006960:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006962:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006966:	69bb      	ldr	r3, [r7, #24]
 8006968:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800696a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006972:	693b      	ldr	r3, [r7, #16]
 8006974:	43db      	mvns	r3, r3
 8006976:	69ba      	ldr	r2, [r7, #24]
 8006978:	4013      	ands	r3, r2
 800697a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006984:	2b00      	cmp	r3, #0
 8006986:	d003      	beq.n	8006990 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006988:	69ba      	ldr	r2, [r7, #24]
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	4313      	orrs	r3, r2
 800698e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006990:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006994:	69bb      	ldr	r3, [r7, #24]
 8006996:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	43db      	mvns	r3, r3
 80069a2:	69ba      	ldr	r2, [r7, #24]
 80069a4:	4013      	ands	r3, r2
 80069a6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	685b      	ldr	r3, [r3, #4]
 80069ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d003      	beq.n	80069bc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80069b4:	69ba      	ldr	r2, [r7, #24]
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	4313      	orrs	r3, r2
 80069ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	69ba      	ldr	r2, [r7, #24]
 80069c0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	43db      	mvns	r3, r3
 80069cc:	69ba      	ldr	r2, [r7, #24]
 80069ce:	4013      	ands	r3, r2
 80069d0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d003      	beq.n	80069e6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80069de:	69ba      	ldr	r2, [r7, #24]
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	4313      	orrs	r3, r2
 80069e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	69ba      	ldr	r2, [r7, #24]
 80069ea:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80069ec:	69fb      	ldr	r3, [r7, #28]
 80069ee:	3301      	adds	r3, #1
 80069f0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	681a      	ldr	r2, [r3, #0]
 80069f6:	69fb      	ldr	r3, [r7, #28]
 80069f8:	fa22 f303 	lsr.w	r3, r2, r3
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	f47f ae63 	bne.w	80066c8 <HAL_GPIO_Init+0x14>
  }
}
 8006a02:	bf00      	nop
 8006a04:	bf00      	nop
 8006a06:	3724      	adds	r7, #36	@ 0x24
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0e:	4770      	bx	lr
 8006a10:	58000400 	.word	0x58000400

08006a14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b083      	sub	sp, #12
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
 8006a1c:	460b      	mov	r3, r1
 8006a1e:	807b      	strh	r3, [r7, #2]
 8006a20:	4613      	mov	r3, r2
 8006a22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006a24:	787b      	ldrb	r3, [r7, #1]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d003      	beq.n	8006a32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006a2a:	887a      	ldrh	r2, [r7, #2]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006a30:	e003      	b.n	8006a3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006a32:	887b      	ldrh	r3, [r7, #2]
 8006a34:	041a      	lsls	r2, r3, #16
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	619a      	str	r2, [r3, #24]
}
 8006a3a:	bf00      	nop
 8006a3c:	370c      	adds	r7, #12
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr

08006a46 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006a46:	b480      	push	{r7}
 8006a48:	b085      	sub	sp, #20
 8006a4a:	af00      	add	r7, sp, #0
 8006a4c:	6078      	str	r0, [r7, #4]
 8006a4e:	460b      	mov	r3, r1
 8006a50:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	695b      	ldr	r3, [r3, #20]
 8006a56:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006a58:	887a      	ldrh	r2, [r7, #2]
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	4013      	ands	r3, r2
 8006a5e:	041a      	lsls	r2, r3, #16
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	43d9      	mvns	r1, r3
 8006a64:	887b      	ldrh	r3, [r7, #2]
 8006a66:	400b      	ands	r3, r1
 8006a68:	431a      	orrs	r2, r3
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	619a      	str	r2, [r3, #24]
}
 8006a6e:	bf00      	nop
 8006a70:	3714      	adds	r7, #20
 8006a72:	46bd      	mov	sp, r7
 8006a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a78:	4770      	bx	lr
	...

08006a7c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b084      	sub	sp, #16
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8006a84:	4b29      	ldr	r3, [pc, #164]	@ (8006b2c <HAL_PWREx_ConfigSupply+0xb0>)
 8006a86:	68db      	ldr	r3, [r3, #12]
 8006a88:	f003 0307 	and.w	r3, r3, #7
 8006a8c:	2b06      	cmp	r3, #6
 8006a8e:	d00a      	beq.n	8006aa6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006a90:	4b26      	ldr	r3, [pc, #152]	@ (8006b2c <HAL_PWREx_ConfigSupply+0xb0>)
 8006a92:	68db      	ldr	r3, [r3, #12]
 8006a94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006a98:	687a      	ldr	r2, [r7, #4]
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d001      	beq.n	8006aa2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e040      	b.n	8006b24 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	e03e      	b.n	8006b24 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006aa6:	4b21      	ldr	r3, [pc, #132]	@ (8006b2c <HAL_PWREx_ConfigSupply+0xb0>)
 8006aa8:	68db      	ldr	r3, [r3, #12]
 8006aaa:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8006aae:	491f      	ldr	r1, [pc, #124]	@ (8006b2c <HAL_PWREx_ConfigSupply+0xb0>)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006ab6:	f7fa fe61 	bl	800177c <HAL_GetTick>
 8006aba:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006abc:	e009      	b.n	8006ad2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006abe:	f7fa fe5d 	bl	800177c <HAL_GetTick>
 8006ac2:	4602      	mov	r2, r0
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	1ad3      	subs	r3, r2, r3
 8006ac8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006acc:	d901      	bls.n	8006ad2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006ace:	2301      	movs	r3, #1
 8006ad0:	e028      	b.n	8006b24 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006ad2:	4b16      	ldr	r3, [pc, #88]	@ (8006b2c <HAL_PWREx_ConfigSupply+0xb0>)
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006ada:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ade:	d1ee      	bne.n	8006abe <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2b1e      	cmp	r3, #30
 8006ae4:	d008      	beq.n	8006af8 <HAL_PWREx_ConfigSupply+0x7c>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2b2e      	cmp	r3, #46	@ 0x2e
 8006aea:	d005      	beq.n	8006af8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2b1d      	cmp	r3, #29
 8006af0:	d002      	beq.n	8006af8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2b2d      	cmp	r3, #45	@ 0x2d
 8006af6:	d114      	bne.n	8006b22 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8006af8:	f7fa fe40 	bl	800177c <HAL_GetTick>
 8006afc:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8006afe:	e009      	b.n	8006b14 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006b00:	f7fa fe3c 	bl	800177c <HAL_GetTick>
 8006b04:	4602      	mov	r2, r0
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	1ad3      	subs	r3, r2, r3
 8006b0a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006b0e:	d901      	bls.n	8006b14 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8006b10:	2301      	movs	r3, #1
 8006b12:	e007      	b.n	8006b24 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8006b14:	4b05      	ldr	r3, [pc, #20]	@ (8006b2c <HAL_PWREx_ConfigSupply+0xb0>)
 8006b16:	68db      	ldr	r3, [r3, #12]
 8006b18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b20:	d1ee      	bne.n	8006b00 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006b22:	2300      	movs	r3, #0
}
 8006b24:	4618      	mov	r0, r3
 8006b26:	3710      	adds	r7, #16
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	bd80      	pop	{r7, pc}
 8006b2c:	58024800 	.word	0x58024800

08006b30 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b08c      	sub	sp, #48	@ 0x30
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d102      	bne.n	8006b44 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	f000 bc48 	b.w	80073d4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f003 0301 	and.w	r3, r3, #1
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	f000 8088 	beq.w	8006c62 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b52:	4b99      	ldr	r3, [pc, #612]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006b54:	691b      	ldr	r3, [r3, #16]
 8006b56:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006b5c:	4b96      	ldr	r3, [pc, #600]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b60:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b64:	2b10      	cmp	r3, #16
 8006b66:	d007      	beq.n	8006b78 <HAL_RCC_OscConfig+0x48>
 8006b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b6a:	2b18      	cmp	r3, #24
 8006b6c:	d111      	bne.n	8006b92 <HAL_RCC_OscConfig+0x62>
 8006b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b70:	f003 0303 	and.w	r3, r3, #3
 8006b74:	2b02      	cmp	r3, #2
 8006b76:	d10c      	bne.n	8006b92 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b78:	4b8f      	ldr	r3, [pc, #572]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d06d      	beq.n	8006c60 <HAL_RCC_OscConfig+0x130>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d169      	bne.n	8006c60 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	f000 bc21 	b.w	80073d4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b9a:	d106      	bne.n	8006baa <HAL_RCC_OscConfig+0x7a>
 8006b9c:	4b86      	ldr	r3, [pc, #536]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a85      	ldr	r2, [pc, #532]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006ba2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ba6:	6013      	str	r3, [r2, #0]
 8006ba8:	e02e      	b.n	8006c08 <HAL_RCC_OscConfig+0xd8>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	685b      	ldr	r3, [r3, #4]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d10c      	bne.n	8006bcc <HAL_RCC_OscConfig+0x9c>
 8006bb2:	4b81      	ldr	r3, [pc, #516]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4a80      	ldr	r2, [pc, #512]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006bb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bbc:	6013      	str	r3, [r2, #0]
 8006bbe:	4b7e      	ldr	r3, [pc, #504]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a7d      	ldr	r2, [pc, #500]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006bc4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006bc8:	6013      	str	r3, [r2, #0]
 8006bca:	e01d      	b.n	8006c08 <HAL_RCC_OscConfig+0xd8>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	685b      	ldr	r3, [r3, #4]
 8006bd0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006bd4:	d10c      	bne.n	8006bf0 <HAL_RCC_OscConfig+0xc0>
 8006bd6:	4b78      	ldr	r3, [pc, #480]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4a77      	ldr	r2, [pc, #476]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006bdc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006be0:	6013      	str	r3, [r2, #0]
 8006be2:	4b75      	ldr	r3, [pc, #468]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a74      	ldr	r2, [pc, #464]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006be8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bec:	6013      	str	r3, [r2, #0]
 8006bee:	e00b      	b.n	8006c08 <HAL_RCC_OscConfig+0xd8>
 8006bf0:	4b71      	ldr	r3, [pc, #452]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a70      	ldr	r2, [pc, #448]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006bf6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bfa:	6013      	str	r3, [r2, #0]
 8006bfc:	4b6e      	ldr	r3, [pc, #440]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a6d      	ldr	r2, [pc, #436]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006c02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006c06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d013      	beq.n	8006c38 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c10:	f7fa fdb4 	bl	800177c <HAL_GetTick>
 8006c14:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006c16:	e008      	b.n	8006c2a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006c18:	f7fa fdb0 	bl	800177c <HAL_GetTick>
 8006c1c:	4602      	mov	r2, r0
 8006c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c20:	1ad3      	subs	r3, r2, r3
 8006c22:	2b64      	cmp	r3, #100	@ 0x64
 8006c24:	d901      	bls.n	8006c2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006c26:	2303      	movs	r3, #3
 8006c28:	e3d4      	b.n	80073d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006c2a:	4b63      	ldr	r3, [pc, #396]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d0f0      	beq.n	8006c18 <HAL_RCC_OscConfig+0xe8>
 8006c36:	e014      	b.n	8006c62 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c38:	f7fa fda0 	bl	800177c <HAL_GetTick>
 8006c3c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006c3e:	e008      	b.n	8006c52 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006c40:	f7fa fd9c 	bl	800177c <HAL_GetTick>
 8006c44:	4602      	mov	r2, r0
 8006c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c48:	1ad3      	subs	r3, r2, r3
 8006c4a:	2b64      	cmp	r3, #100	@ 0x64
 8006c4c:	d901      	bls.n	8006c52 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006c4e:	2303      	movs	r3, #3
 8006c50:	e3c0      	b.n	80073d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006c52:	4b59      	ldr	r3, [pc, #356]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d1f0      	bne.n	8006c40 <HAL_RCC_OscConfig+0x110>
 8006c5e:	e000      	b.n	8006c62 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f003 0302 	and.w	r3, r3, #2
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	f000 80ca 	beq.w	8006e04 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006c70:	4b51      	ldr	r3, [pc, #324]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006c72:	691b      	ldr	r3, [r3, #16]
 8006c74:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006c78:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006c7a:	4b4f      	ldr	r3, [pc, #316]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006c7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c7e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006c80:	6a3b      	ldr	r3, [r7, #32]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d007      	beq.n	8006c96 <HAL_RCC_OscConfig+0x166>
 8006c86:	6a3b      	ldr	r3, [r7, #32]
 8006c88:	2b18      	cmp	r3, #24
 8006c8a:	d156      	bne.n	8006d3a <HAL_RCC_OscConfig+0x20a>
 8006c8c:	69fb      	ldr	r3, [r7, #28]
 8006c8e:	f003 0303 	and.w	r3, r3, #3
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d151      	bne.n	8006d3a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006c96:	4b48      	ldr	r3, [pc, #288]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f003 0304 	and.w	r3, r3, #4
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d005      	beq.n	8006cae <HAL_RCC_OscConfig+0x17e>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	68db      	ldr	r3, [r3, #12]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d101      	bne.n	8006cae <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8006caa:	2301      	movs	r3, #1
 8006cac:	e392      	b.n	80073d4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006cae:	4b42      	ldr	r3, [pc, #264]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f023 0219 	bic.w	r2, r3, #25
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	68db      	ldr	r3, [r3, #12]
 8006cba:	493f      	ldr	r1, [pc, #252]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cc0:	f7fa fd5c 	bl	800177c <HAL_GetTick>
 8006cc4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006cc6:	e008      	b.n	8006cda <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006cc8:	f7fa fd58 	bl	800177c <HAL_GetTick>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd0:	1ad3      	subs	r3, r2, r3
 8006cd2:	2b02      	cmp	r3, #2
 8006cd4:	d901      	bls.n	8006cda <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006cd6:	2303      	movs	r3, #3
 8006cd8:	e37c      	b.n	80073d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006cda:	4b37      	ldr	r3, [pc, #220]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f003 0304 	and.w	r3, r3, #4
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d0f0      	beq.n	8006cc8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ce6:	f7fa fd79 	bl	80017dc <HAL_GetREVID>
 8006cea:	4603      	mov	r3, r0
 8006cec:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d817      	bhi.n	8006d24 <HAL_RCC_OscConfig+0x1f4>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	691b      	ldr	r3, [r3, #16]
 8006cf8:	2b40      	cmp	r3, #64	@ 0x40
 8006cfa:	d108      	bne.n	8006d0e <HAL_RCC_OscConfig+0x1de>
 8006cfc:	4b2e      	ldr	r3, [pc, #184]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006d04:	4a2c      	ldr	r2, [pc, #176]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006d06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d0a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006d0c:	e07a      	b.n	8006e04 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d0e:	4b2a      	ldr	r3, [pc, #168]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	691b      	ldr	r3, [r3, #16]
 8006d1a:	031b      	lsls	r3, r3, #12
 8006d1c:	4926      	ldr	r1, [pc, #152]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006d22:	e06f      	b.n	8006e04 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d24:	4b24      	ldr	r3, [pc, #144]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	691b      	ldr	r3, [r3, #16]
 8006d30:	061b      	lsls	r3, r3, #24
 8006d32:	4921      	ldr	r1, [pc, #132]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006d34:	4313      	orrs	r3, r2
 8006d36:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006d38:	e064      	b.n	8006e04 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	68db      	ldr	r3, [r3, #12]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d047      	beq.n	8006dd2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006d42:	4b1d      	ldr	r3, [pc, #116]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f023 0219 	bic.w	r2, r3, #25
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	68db      	ldr	r3, [r3, #12]
 8006d4e:	491a      	ldr	r1, [pc, #104]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006d50:	4313      	orrs	r3, r2
 8006d52:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d54:	f7fa fd12 	bl	800177c <HAL_GetTick>
 8006d58:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006d5a:	e008      	b.n	8006d6e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d5c:	f7fa fd0e 	bl	800177c <HAL_GetTick>
 8006d60:	4602      	mov	r2, r0
 8006d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d64:	1ad3      	subs	r3, r2, r3
 8006d66:	2b02      	cmp	r3, #2
 8006d68:	d901      	bls.n	8006d6e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e332      	b.n	80073d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006d6e:	4b12      	ldr	r3, [pc, #72]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f003 0304 	and.w	r3, r3, #4
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d0f0      	beq.n	8006d5c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d7a:	f7fa fd2f 	bl	80017dc <HAL_GetREVID>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d819      	bhi.n	8006dbc <HAL_RCC_OscConfig+0x28c>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	691b      	ldr	r3, [r3, #16]
 8006d8c:	2b40      	cmp	r3, #64	@ 0x40
 8006d8e:	d108      	bne.n	8006da2 <HAL_RCC_OscConfig+0x272>
 8006d90:	4b09      	ldr	r3, [pc, #36]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006d98:	4a07      	ldr	r2, [pc, #28]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006d9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d9e:	6053      	str	r3, [r2, #4]
 8006da0:	e030      	b.n	8006e04 <HAL_RCC_OscConfig+0x2d4>
 8006da2:	4b05      	ldr	r3, [pc, #20]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	691b      	ldr	r3, [r3, #16]
 8006dae:	031b      	lsls	r3, r3, #12
 8006db0:	4901      	ldr	r1, [pc, #4]	@ (8006db8 <HAL_RCC_OscConfig+0x288>)
 8006db2:	4313      	orrs	r3, r2
 8006db4:	604b      	str	r3, [r1, #4]
 8006db6:	e025      	b.n	8006e04 <HAL_RCC_OscConfig+0x2d4>
 8006db8:	58024400 	.word	0x58024400
 8006dbc:	4b9a      	ldr	r3, [pc, #616]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	691b      	ldr	r3, [r3, #16]
 8006dc8:	061b      	lsls	r3, r3, #24
 8006dca:	4997      	ldr	r1, [pc, #604]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	604b      	str	r3, [r1, #4]
 8006dd0:	e018      	b.n	8006e04 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006dd2:	4b95      	ldr	r3, [pc, #596]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a94      	ldr	r2, [pc, #592]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006dd8:	f023 0301 	bic.w	r3, r3, #1
 8006ddc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dde:	f7fa fccd 	bl	800177c <HAL_GetTick>
 8006de2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006de4:	e008      	b.n	8006df8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006de6:	f7fa fcc9 	bl	800177c <HAL_GetTick>
 8006dea:	4602      	mov	r2, r0
 8006dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dee:	1ad3      	subs	r3, r2, r3
 8006df0:	2b02      	cmp	r3, #2
 8006df2:	d901      	bls.n	8006df8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8006df4:	2303      	movs	r3, #3
 8006df6:	e2ed      	b.n	80073d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006df8:	4b8b      	ldr	r3, [pc, #556]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f003 0304 	and.w	r3, r3, #4
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d1f0      	bne.n	8006de6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f003 0310 	and.w	r3, r3, #16
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	f000 80a9 	beq.w	8006f64 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006e12:	4b85      	ldr	r3, [pc, #532]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006e14:	691b      	ldr	r3, [r3, #16]
 8006e16:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006e1a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006e1c:	4b82      	ldr	r3, [pc, #520]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e20:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006e22:	69bb      	ldr	r3, [r7, #24]
 8006e24:	2b08      	cmp	r3, #8
 8006e26:	d007      	beq.n	8006e38 <HAL_RCC_OscConfig+0x308>
 8006e28:	69bb      	ldr	r3, [r7, #24]
 8006e2a:	2b18      	cmp	r3, #24
 8006e2c:	d13a      	bne.n	8006ea4 <HAL_RCC_OscConfig+0x374>
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	f003 0303 	and.w	r3, r3, #3
 8006e34:	2b01      	cmp	r3, #1
 8006e36:	d135      	bne.n	8006ea4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006e38:	4b7b      	ldr	r3, [pc, #492]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d005      	beq.n	8006e50 <HAL_RCC_OscConfig+0x320>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	69db      	ldr	r3, [r3, #28]
 8006e48:	2b80      	cmp	r3, #128	@ 0x80
 8006e4a:	d001      	beq.n	8006e50 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	e2c1      	b.n	80073d4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006e50:	f7fa fcc4 	bl	80017dc <HAL_GetREVID>
 8006e54:	4603      	mov	r3, r0
 8006e56:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d817      	bhi.n	8006e8e <HAL_RCC_OscConfig+0x35e>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6a1b      	ldr	r3, [r3, #32]
 8006e62:	2b20      	cmp	r3, #32
 8006e64:	d108      	bne.n	8006e78 <HAL_RCC_OscConfig+0x348>
 8006e66:	4b70      	ldr	r3, [pc, #448]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006e6e:	4a6e      	ldr	r2, [pc, #440]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006e70:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006e74:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006e76:	e075      	b.n	8006f64 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006e78:	4b6b      	ldr	r3, [pc, #428]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006e7a:	685b      	ldr	r3, [r3, #4]
 8006e7c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6a1b      	ldr	r3, [r3, #32]
 8006e84:	069b      	lsls	r3, r3, #26
 8006e86:	4968      	ldr	r1, [pc, #416]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006e8c:	e06a      	b.n	8006f64 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006e8e:	4b66      	ldr	r3, [pc, #408]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006e90:	68db      	ldr	r3, [r3, #12]
 8006e92:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6a1b      	ldr	r3, [r3, #32]
 8006e9a:	061b      	lsls	r3, r3, #24
 8006e9c:	4962      	ldr	r1, [pc, #392]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006ea2:	e05f      	b.n	8006f64 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	69db      	ldr	r3, [r3, #28]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d042      	beq.n	8006f32 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006eac:	4b5e      	ldr	r3, [pc, #376]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a5d      	ldr	r2, [pc, #372]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006eb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006eb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006eb8:	f7fa fc60 	bl	800177c <HAL_GetTick>
 8006ebc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006ebe:	e008      	b.n	8006ed2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006ec0:	f7fa fc5c 	bl	800177c <HAL_GetTick>
 8006ec4:	4602      	mov	r2, r0
 8006ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec8:	1ad3      	subs	r3, r2, r3
 8006eca:	2b02      	cmp	r3, #2
 8006ecc:	d901      	bls.n	8006ed2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8006ece:	2303      	movs	r3, #3
 8006ed0:	e280      	b.n	80073d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006ed2:	4b55      	ldr	r3, [pc, #340]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d0f0      	beq.n	8006ec0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006ede:	f7fa fc7d 	bl	80017dc <HAL_GetREVID>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d817      	bhi.n	8006f1c <HAL_RCC_OscConfig+0x3ec>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6a1b      	ldr	r3, [r3, #32]
 8006ef0:	2b20      	cmp	r3, #32
 8006ef2:	d108      	bne.n	8006f06 <HAL_RCC_OscConfig+0x3d6>
 8006ef4:	4b4c      	ldr	r3, [pc, #304]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006efc:	4a4a      	ldr	r2, [pc, #296]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006efe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006f02:	6053      	str	r3, [r2, #4]
 8006f04:	e02e      	b.n	8006f64 <HAL_RCC_OscConfig+0x434>
 8006f06:	4b48      	ldr	r3, [pc, #288]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6a1b      	ldr	r3, [r3, #32]
 8006f12:	069b      	lsls	r3, r3, #26
 8006f14:	4944      	ldr	r1, [pc, #272]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006f16:	4313      	orrs	r3, r2
 8006f18:	604b      	str	r3, [r1, #4]
 8006f1a:	e023      	b.n	8006f64 <HAL_RCC_OscConfig+0x434>
 8006f1c:	4b42      	ldr	r3, [pc, #264]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006f1e:	68db      	ldr	r3, [r3, #12]
 8006f20:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6a1b      	ldr	r3, [r3, #32]
 8006f28:	061b      	lsls	r3, r3, #24
 8006f2a:	493f      	ldr	r1, [pc, #252]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	60cb      	str	r3, [r1, #12]
 8006f30:	e018      	b.n	8006f64 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006f32:	4b3d      	ldr	r3, [pc, #244]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	4a3c      	ldr	r2, [pc, #240]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006f38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f3e:	f7fa fc1d 	bl	800177c <HAL_GetTick>
 8006f42:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006f44:	e008      	b.n	8006f58 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006f46:	f7fa fc19 	bl	800177c <HAL_GetTick>
 8006f4a:	4602      	mov	r2, r0
 8006f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f4e:	1ad3      	subs	r3, r2, r3
 8006f50:	2b02      	cmp	r3, #2
 8006f52:	d901      	bls.n	8006f58 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006f54:	2303      	movs	r3, #3
 8006f56:	e23d      	b.n	80073d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006f58:	4b33      	ldr	r3, [pc, #204]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d1f0      	bne.n	8006f46 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f003 0308 	and.w	r3, r3, #8
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d036      	beq.n	8006fde <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	695b      	ldr	r3, [r3, #20]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d019      	beq.n	8006fac <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f78:	4b2b      	ldr	r3, [pc, #172]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006f7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f7c:	4a2a      	ldr	r2, [pc, #168]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006f7e:	f043 0301 	orr.w	r3, r3, #1
 8006f82:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f84:	f7fa fbfa 	bl	800177c <HAL_GetTick>
 8006f88:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006f8a:	e008      	b.n	8006f9e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f8c:	f7fa fbf6 	bl	800177c <HAL_GetTick>
 8006f90:	4602      	mov	r2, r0
 8006f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f94:	1ad3      	subs	r3, r2, r3
 8006f96:	2b02      	cmp	r3, #2
 8006f98:	d901      	bls.n	8006f9e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8006f9a:	2303      	movs	r3, #3
 8006f9c:	e21a      	b.n	80073d4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006f9e:	4b22      	ldr	r3, [pc, #136]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006fa0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fa2:	f003 0302 	and.w	r3, r3, #2
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d0f0      	beq.n	8006f8c <HAL_RCC_OscConfig+0x45c>
 8006faa:	e018      	b.n	8006fde <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006fac:	4b1e      	ldr	r3, [pc, #120]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006fae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fb0:	4a1d      	ldr	r2, [pc, #116]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006fb2:	f023 0301 	bic.w	r3, r3, #1
 8006fb6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fb8:	f7fa fbe0 	bl	800177c <HAL_GetTick>
 8006fbc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006fbe:	e008      	b.n	8006fd2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006fc0:	f7fa fbdc 	bl	800177c <HAL_GetTick>
 8006fc4:	4602      	mov	r2, r0
 8006fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fc8:	1ad3      	subs	r3, r2, r3
 8006fca:	2b02      	cmp	r3, #2
 8006fcc:	d901      	bls.n	8006fd2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8006fce:	2303      	movs	r3, #3
 8006fd0:	e200      	b.n	80073d4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006fd2:	4b15      	ldr	r3, [pc, #84]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006fd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fd6:	f003 0302 	and.w	r3, r3, #2
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d1f0      	bne.n	8006fc0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f003 0320 	and.w	r3, r3, #32
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d039      	beq.n	800705e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	699b      	ldr	r3, [r3, #24]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d01c      	beq.n	800702c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4a0c      	ldr	r2, [pc, #48]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 8006ff8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006ffc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006ffe:	f7fa fbbd 	bl	800177c <HAL_GetTick>
 8007002:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007004:	e008      	b.n	8007018 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007006:	f7fa fbb9 	bl	800177c <HAL_GetTick>
 800700a:	4602      	mov	r2, r0
 800700c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800700e:	1ad3      	subs	r3, r2, r3
 8007010:	2b02      	cmp	r3, #2
 8007012:	d901      	bls.n	8007018 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8007014:	2303      	movs	r3, #3
 8007016:	e1dd      	b.n	80073d4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007018:	4b03      	ldr	r3, [pc, #12]	@ (8007028 <HAL_RCC_OscConfig+0x4f8>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007020:	2b00      	cmp	r3, #0
 8007022:	d0f0      	beq.n	8007006 <HAL_RCC_OscConfig+0x4d6>
 8007024:	e01b      	b.n	800705e <HAL_RCC_OscConfig+0x52e>
 8007026:	bf00      	nop
 8007028:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800702c:	4b9b      	ldr	r3, [pc, #620]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a9a      	ldr	r2, [pc, #616]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 8007032:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007036:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007038:	f7fa fba0 	bl	800177c <HAL_GetTick>
 800703c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800703e:	e008      	b.n	8007052 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007040:	f7fa fb9c 	bl	800177c <HAL_GetTick>
 8007044:	4602      	mov	r2, r0
 8007046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007048:	1ad3      	subs	r3, r2, r3
 800704a:	2b02      	cmp	r3, #2
 800704c:	d901      	bls.n	8007052 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800704e:	2303      	movs	r3, #3
 8007050:	e1c0      	b.n	80073d4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007052:	4b92      	ldr	r3, [pc, #584]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800705a:	2b00      	cmp	r3, #0
 800705c:	d1f0      	bne.n	8007040 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f003 0304 	and.w	r3, r3, #4
 8007066:	2b00      	cmp	r3, #0
 8007068:	f000 8081 	beq.w	800716e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800706c:	4b8c      	ldr	r3, [pc, #560]	@ (80072a0 <HAL_RCC_OscConfig+0x770>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4a8b      	ldr	r2, [pc, #556]	@ (80072a0 <HAL_RCC_OscConfig+0x770>)
 8007072:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007076:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007078:	f7fa fb80 	bl	800177c <HAL_GetTick>
 800707c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800707e:	e008      	b.n	8007092 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007080:	f7fa fb7c 	bl	800177c <HAL_GetTick>
 8007084:	4602      	mov	r2, r0
 8007086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007088:	1ad3      	subs	r3, r2, r3
 800708a:	2b64      	cmp	r3, #100	@ 0x64
 800708c:	d901      	bls.n	8007092 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800708e:	2303      	movs	r3, #3
 8007090:	e1a0      	b.n	80073d4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007092:	4b83      	ldr	r3, [pc, #524]	@ (80072a0 <HAL_RCC_OscConfig+0x770>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800709a:	2b00      	cmp	r3, #0
 800709c:	d0f0      	beq.n	8007080 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	2b01      	cmp	r3, #1
 80070a4:	d106      	bne.n	80070b4 <HAL_RCC_OscConfig+0x584>
 80070a6:	4b7d      	ldr	r3, [pc, #500]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 80070a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070aa:	4a7c      	ldr	r2, [pc, #496]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 80070ac:	f043 0301 	orr.w	r3, r3, #1
 80070b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80070b2:	e02d      	b.n	8007110 <HAL_RCC_OscConfig+0x5e0>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	689b      	ldr	r3, [r3, #8]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d10c      	bne.n	80070d6 <HAL_RCC_OscConfig+0x5a6>
 80070bc:	4b77      	ldr	r3, [pc, #476]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 80070be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070c0:	4a76      	ldr	r2, [pc, #472]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 80070c2:	f023 0301 	bic.w	r3, r3, #1
 80070c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80070c8:	4b74      	ldr	r3, [pc, #464]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 80070ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070cc:	4a73      	ldr	r2, [pc, #460]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 80070ce:	f023 0304 	bic.w	r3, r3, #4
 80070d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80070d4:	e01c      	b.n	8007110 <HAL_RCC_OscConfig+0x5e0>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	689b      	ldr	r3, [r3, #8]
 80070da:	2b05      	cmp	r3, #5
 80070dc:	d10c      	bne.n	80070f8 <HAL_RCC_OscConfig+0x5c8>
 80070de:	4b6f      	ldr	r3, [pc, #444]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 80070e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070e2:	4a6e      	ldr	r2, [pc, #440]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 80070e4:	f043 0304 	orr.w	r3, r3, #4
 80070e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80070ea:	4b6c      	ldr	r3, [pc, #432]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 80070ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070ee:	4a6b      	ldr	r2, [pc, #428]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 80070f0:	f043 0301 	orr.w	r3, r3, #1
 80070f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80070f6:	e00b      	b.n	8007110 <HAL_RCC_OscConfig+0x5e0>
 80070f8:	4b68      	ldr	r3, [pc, #416]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 80070fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070fc:	4a67      	ldr	r2, [pc, #412]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 80070fe:	f023 0301 	bic.w	r3, r3, #1
 8007102:	6713      	str	r3, [r2, #112]	@ 0x70
 8007104:	4b65      	ldr	r3, [pc, #404]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 8007106:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007108:	4a64      	ldr	r2, [pc, #400]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 800710a:	f023 0304 	bic.w	r3, r3, #4
 800710e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d015      	beq.n	8007144 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007118:	f7fa fb30 	bl	800177c <HAL_GetTick>
 800711c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800711e:	e00a      	b.n	8007136 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007120:	f7fa fb2c 	bl	800177c <HAL_GetTick>
 8007124:	4602      	mov	r2, r0
 8007126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007128:	1ad3      	subs	r3, r2, r3
 800712a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800712e:	4293      	cmp	r3, r2
 8007130:	d901      	bls.n	8007136 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8007132:	2303      	movs	r3, #3
 8007134:	e14e      	b.n	80073d4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007136:	4b59      	ldr	r3, [pc, #356]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 8007138:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800713a:	f003 0302 	and.w	r3, r3, #2
 800713e:	2b00      	cmp	r3, #0
 8007140:	d0ee      	beq.n	8007120 <HAL_RCC_OscConfig+0x5f0>
 8007142:	e014      	b.n	800716e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007144:	f7fa fb1a 	bl	800177c <HAL_GetTick>
 8007148:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800714a:	e00a      	b.n	8007162 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800714c:	f7fa fb16 	bl	800177c <HAL_GetTick>
 8007150:	4602      	mov	r2, r0
 8007152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007154:	1ad3      	subs	r3, r2, r3
 8007156:	f241 3288 	movw	r2, #5000	@ 0x1388
 800715a:	4293      	cmp	r3, r2
 800715c:	d901      	bls.n	8007162 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800715e:	2303      	movs	r3, #3
 8007160:	e138      	b.n	80073d4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007162:	4b4e      	ldr	r3, [pc, #312]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 8007164:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007166:	f003 0302 	and.w	r3, r3, #2
 800716a:	2b00      	cmp	r3, #0
 800716c:	d1ee      	bne.n	800714c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007172:	2b00      	cmp	r3, #0
 8007174:	f000 812d 	beq.w	80073d2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007178:	4b48      	ldr	r3, [pc, #288]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 800717a:	691b      	ldr	r3, [r3, #16]
 800717c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007180:	2b18      	cmp	r3, #24
 8007182:	f000 80bd 	beq.w	8007300 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800718a:	2b02      	cmp	r3, #2
 800718c:	f040 809e 	bne.w	80072cc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007190:	4b42      	ldr	r3, [pc, #264]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4a41      	ldr	r2, [pc, #260]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 8007196:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800719a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800719c:	f7fa faee 	bl	800177c <HAL_GetTick>
 80071a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80071a2:	e008      	b.n	80071b6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80071a4:	f7fa faea 	bl	800177c <HAL_GetTick>
 80071a8:	4602      	mov	r2, r0
 80071aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ac:	1ad3      	subs	r3, r2, r3
 80071ae:	2b02      	cmp	r3, #2
 80071b0:	d901      	bls.n	80071b6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80071b2:	2303      	movs	r3, #3
 80071b4:	e10e      	b.n	80073d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80071b6:	4b39      	ldr	r3, [pc, #228]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d1f0      	bne.n	80071a4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80071c2:	4b36      	ldr	r3, [pc, #216]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 80071c4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80071c6:	4b37      	ldr	r3, [pc, #220]	@ (80072a4 <HAL_RCC_OscConfig+0x774>)
 80071c8:	4013      	ands	r3, r2
 80071ca:	687a      	ldr	r2, [r7, #4]
 80071cc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80071ce:	687a      	ldr	r2, [r7, #4]
 80071d0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80071d2:	0112      	lsls	r2, r2, #4
 80071d4:	430a      	orrs	r2, r1
 80071d6:	4931      	ldr	r1, [pc, #196]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 80071d8:	4313      	orrs	r3, r2
 80071da:	628b      	str	r3, [r1, #40]	@ 0x28
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071e0:	3b01      	subs	r3, #1
 80071e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071ea:	3b01      	subs	r3, #1
 80071ec:	025b      	lsls	r3, r3, #9
 80071ee:	b29b      	uxth	r3, r3
 80071f0:	431a      	orrs	r2, r3
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071f6:	3b01      	subs	r3, #1
 80071f8:	041b      	lsls	r3, r3, #16
 80071fa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80071fe:	431a      	orrs	r2, r3
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007204:	3b01      	subs	r3, #1
 8007206:	061b      	lsls	r3, r3, #24
 8007208:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800720c:	4923      	ldr	r1, [pc, #140]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 800720e:	4313      	orrs	r3, r2
 8007210:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8007212:	4b22      	ldr	r3, [pc, #136]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 8007214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007216:	4a21      	ldr	r2, [pc, #132]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 8007218:	f023 0301 	bic.w	r3, r3, #1
 800721c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800721e:	4b1f      	ldr	r3, [pc, #124]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 8007220:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007222:	4b21      	ldr	r3, [pc, #132]	@ (80072a8 <HAL_RCC_OscConfig+0x778>)
 8007224:	4013      	ands	r3, r2
 8007226:	687a      	ldr	r2, [r7, #4]
 8007228:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800722a:	00d2      	lsls	r2, r2, #3
 800722c:	491b      	ldr	r1, [pc, #108]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 800722e:	4313      	orrs	r3, r2
 8007230:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007232:	4b1a      	ldr	r3, [pc, #104]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 8007234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007236:	f023 020c 	bic.w	r2, r3, #12
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800723e:	4917      	ldr	r1, [pc, #92]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 8007240:	4313      	orrs	r3, r2
 8007242:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007244:	4b15      	ldr	r3, [pc, #84]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 8007246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007248:	f023 0202 	bic.w	r2, r3, #2
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007250:	4912      	ldr	r1, [pc, #72]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 8007252:	4313      	orrs	r3, r2
 8007254:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007256:	4b11      	ldr	r3, [pc, #68]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 8007258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800725a:	4a10      	ldr	r2, [pc, #64]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 800725c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007260:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007262:	4b0e      	ldr	r3, [pc, #56]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 8007264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007266:	4a0d      	ldr	r2, [pc, #52]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 8007268:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800726c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800726e:	4b0b      	ldr	r3, [pc, #44]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 8007270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007272:	4a0a      	ldr	r2, [pc, #40]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 8007274:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007278:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800727a:	4b08      	ldr	r3, [pc, #32]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 800727c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800727e:	4a07      	ldr	r2, [pc, #28]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 8007280:	f043 0301 	orr.w	r3, r3, #1
 8007284:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007286:	4b05      	ldr	r3, [pc, #20]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a04      	ldr	r2, [pc, #16]	@ (800729c <HAL_RCC_OscConfig+0x76c>)
 800728c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007290:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007292:	f7fa fa73 	bl	800177c <HAL_GetTick>
 8007296:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007298:	e011      	b.n	80072be <HAL_RCC_OscConfig+0x78e>
 800729a:	bf00      	nop
 800729c:	58024400 	.word	0x58024400
 80072a0:	58024800 	.word	0x58024800
 80072a4:	fffffc0c 	.word	0xfffffc0c
 80072a8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072ac:	f7fa fa66 	bl	800177c <HAL_GetTick>
 80072b0:	4602      	mov	r2, r0
 80072b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b4:	1ad3      	subs	r3, r2, r3
 80072b6:	2b02      	cmp	r3, #2
 80072b8:	d901      	bls.n	80072be <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80072ba:	2303      	movs	r3, #3
 80072bc:	e08a      	b.n	80073d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80072be:	4b47      	ldr	r3, [pc, #284]	@ (80073dc <HAL_RCC_OscConfig+0x8ac>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d0f0      	beq.n	80072ac <HAL_RCC_OscConfig+0x77c>
 80072ca:	e082      	b.n	80073d2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072cc:	4b43      	ldr	r3, [pc, #268]	@ (80073dc <HAL_RCC_OscConfig+0x8ac>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4a42      	ldr	r2, [pc, #264]	@ (80073dc <HAL_RCC_OscConfig+0x8ac>)
 80072d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80072d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072d8:	f7fa fa50 	bl	800177c <HAL_GetTick>
 80072dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80072de:	e008      	b.n	80072f2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072e0:	f7fa fa4c 	bl	800177c <HAL_GetTick>
 80072e4:	4602      	mov	r2, r0
 80072e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072e8:	1ad3      	subs	r3, r2, r3
 80072ea:	2b02      	cmp	r3, #2
 80072ec:	d901      	bls.n	80072f2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80072ee:	2303      	movs	r3, #3
 80072f0:	e070      	b.n	80073d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80072f2:	4b3a      	ldr	r3, [pc, #232]	@ (80073dc <HAL_RCC_OscConfig+0x8ac>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d1f0      	bne.n	80072e0 <HAL_RCC_OscConfig+0x7b0>
 80072fe:	e068      	b.n	80073d2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007300:	4b36      	ldr	r3, [pc, #216]	@ (80073dc <HAL_RCC_OscConfig+0x8ac>)
 8007302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007304:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007306:	4b35      	ldr	r3, [pc, #212]	@ (80073dc <HAL_RCC_OscConfig+0x8ac>)
 8007308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800730a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007310:	2b01      	cmp	r3, #1
 8007312:	d031      	beq.n	8007378 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007314:	693b      	ldr	r3, [r7, #16]
 8007316:	f003 0203 	and.w	r2, r3, #3
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800731e:	429a      	cmp	r2, r3
 8007320:	d12a      	bne.n	8007378 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007322:	693b      	ldr	r3, [r7, #16]
 8007324:	091b      	lsrs	r3, r3, #4
 8007326:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800732e:	429a      	cmp	r2, r3
 8007330:	d122      	bne.n	8007378 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800733c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800733e:	429a      	cmp	r2, r3
 8007340:	d11a      	bne.n	8007378 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	0a5b      	lsrs	r3, r3, #9
 8007346:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800734e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007350:	429a      	cmp	r2, r3
 8007352:	d111      	bne.n	8007378 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	0c1b      	lsrs	r3, r3, #16
 8007358:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007360:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007362:	429a      	cmp	r2, r3
 8007364:	d108      	bne.n	8007378 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	0e1b      	lsrs	r3, r3, #24
 800736a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007372:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007374:	429a      	cmp	r2, r3
 8007376:	d001      	beq.n	800737c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8007378:	2301      	movs	r3, #1
 800737a:	e02b      	b.n	80073d4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800737c:	4b17      	ldr	r3, [pc, #92]	@ (80073dc <HAL_RCC_OscConfig+0x8ac>)
 800737e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007380:	08db      	lsrs	r3, r3, #3
 8007382:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007386:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800738c:	693a      	ldr	r2, [r7, #16]
 800738e:	429a      	cmp	r2, r3
 8007390:	d01f      	beq.n	80073d2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8007392:	4b12      	ldr	r3, [pc, #72]	@ (80073dc <HAL_RCC_OscConfig+0x8ac>)
 8007394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007396:	4a11      	ldr	r2, [pc, #68]	@ (80073dc <HAL_RCC_OscConfig+0x8ac>)
 8007398:	f023 0301 	bic.w	r3, r3, #1
 800739c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800739e:	f7fa f9ed 	bl	800177c <HAL_GetTick>
 80073a2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80073a4:	bf00      	nop
 80073a6:	f7fa f9e9 	bl	800177c <HAL_GetTick>
 80073aa:	4602      	mov	r2, r0
 80073ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d0f9      	beq.n	80073a6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80073b2:	4b0a      	ldr	r3, [pc, #40]	@ (80073dc <HAL_RCC_OscConfig+0x8ac>)
 80073b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80073b6:	4b0a      	ldr	r3, [pc, #40]	@ (80073e0 <HAL_RCC_OscConfig+0x8b0>)
 80073b8:	4013      	ands	r3, r2
 80073ba:	687a      	ldr	r2, [r7, #4]
 80073bc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80073be:	00d2      	lsls	r2, r2, #3
 80073c0:	4906      	ldr	r1, [pc, #24]	@ (80073dc <HAL_RCC_OscConfig+0x8ac>)
 80073c2:	4313      	orrs	r3, r2
 80073c4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80073c6:	4b05      	ldr	r3, [pc, #20]	@ (80073dc <HAL_RCC_OscConfig+0x8ac>)
 80073c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073ca:	4a04      	ldr	r2, [pc, #16]	@ (80073dc <HAL_RCC_OscConfig+0x8ac>)
 80073cc:	f043 0301 	orr.w	r3, r3, #1
 80073d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80073d2:	2300      	movs	r3, #0
}
 80073d4:	4618      	mov	r0, r3
 80073d6:	3730      	adds	r7, #48	@ 0x30
 80073d8:	46bd      	mov	sp, r7
 80073da:	bd80      	pop	{r7, pc}
 80073dc:	58024400 	.word	0x58024400
 80073e0:	ffff0007 	.word	0xffff0007

080073e4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b086      	sub	sp, #24
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
 80073ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d101      	bne.n	80073f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80073f4:	2301      	movs	r3, #1
 80073f6:	e19c      	b.n	8007732 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80073f8:	4b8a      	ldr	r3, [pc, #552]	@ (8007624 <HAL_RCC_ClockConfig+0x240>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f003 030f 	and.w	r3, r3, #15
 8007400:	683a      	ldr	r2, [r7, #0]
 8007402:	429a      	cmp	r2, r3
 8007404:	d910      	bls.n	8007428 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007406:	4b87      	ldr	r3, [pc, #540]	@ (8007624 <HAL_RCC_ClockConfig+0x240>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f023 020f 	bic.w	r2, r3, #15
 800740e:	4985      	ldr	r1, [pc, #532]	@ (8007624 <HAL_RCC_ClockConfig+0x240>)
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	4313      	orrs	r3, r2
 8007414:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007416:	4b83      	ldr	r3, [pc, #524]	@ (8007624 <HAL_RCC_ClockConfig+0x240>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f003 030f 	and.w	r3, r3, #15
 800741e:	683a      	ldr	r2, [r7, #0]
 8007420:	429a      	cmp	r2, r3
 8007422:	d001      	beq.n	8007428 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007424:	2301      	movs	r3, #1
 8007426:	e184      	b.n	8007732 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f003 0304 	and.w	r3, r3, #4
 8007430:	2b00      	cmp	r3, #0
 8007432:	d010      	beq.n	8007456 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	691a      	ldr	r2, [r3, #16]
 8007438:	4b7b      	ldr	r3, [pc, #492]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 800743a:	699b      	ldr	r3, [r3, #24]
 800743c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007440:	429a      	cmp	r2, r3
 8007442:	d908      	bls.n	8007456 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007444:	4b78      	ldr	r3, [pc, #480]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 8007446:	699b      	ldr	r3, [r3, #24]
 8007448:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	691b      	ldr	r3, [r3, #16]
 8007450:	4975      	ldr	r1, [pc, #468]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 8007452:	4313      	orrs	r3, r2
 8007454:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f003 0308 	and.w	r3, r3, #8
 800745e:	2b00      	cmp	r3, #0
 8007460:	d010      	beq.n	8007484 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	695a      	ldr	r2, [r3, #20]
 8007466:	4b70      	ldr	r3, [pc, #448]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 8007468:	69db      	ldr	r3, [r3, #28]
 800746a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800746e:	429a      	cmp	r2, r3
 8007470:	d908      	bls.n	8007484 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007472:	4b6d      	ldr	r3, [pc, #436]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 8007474:	69db      	ldr	r3, [r3, #28]
 8007476:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	695b      	ldr	r3, [r3, #20]
 800747e:	496a      	ldr	r1, [pc, #424]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 8007480:	4313      	orrs	r3, r2
 8007482:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f003 0310 	and.w	r3, r3, #16
 800748c:	2b00      	cmp	r3, #0
 800748e:	d010      	beq.n	80074b2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	699a      	ldr	r2, [r3, #24]
 8007494:	4b64      	ldr	r3, [pc, #400]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 8007496:	69db      	ldr	r3, [r3, #28]
 8007498:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800749c:	429a      	cmp	r2, r3
 800749e:	d908      	bls.n	80074b2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80074a0:	4b61      	ldr	r3, [pc, #388]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 80074a2:	69db      	ldr	r3, [r3, #28]
 80074a4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	699b      	ldr	r3, [r3, #24]
 80074ac:	495e      	ldr	r1, [pc, #376]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 80074ae:	4313      	orrs	r3, r2
 80074b0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f003 0320 	and.w	r3, r3, #32
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d010      	beq.n	80074e0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	69da      	ldr	r2, [r3, #28]
 80074c2:	4b59      	ldr	r3, [pc, #356]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 80074c4:	6a1b      	ldr	r3, [r3, #32]
 80074c6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80074ca:	429a      	cmp	r2, r3
 80074cc:	d908      	bls.n	80074e0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80074ce:	4b56      	ldr	r3, [pc, #344]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 80074d0:	6a1b      	ldr	r3, [r3, #32]
 80074d2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	69db      	ldr	r3, [r3, #28]
 80074da:	4953      	ldr	r1, [pc, #332]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 80074dc:	4313      	orrs	r3, r2
 80074de:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f003 0302 	and.w	r3, r3, #2
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d010      	beq.n	800750e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	68da      	ldr	r2, [r3, #12]
 80074f0:	4b4d      	ldr	r3, [pc, #308]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 80074f2:	699b      	ldr	r3, [r3, #24]
 80074f4:	f003 030f 	and.w	r3, r3, #15
 80074f8:	429a      	cmp	r2, r3
 80074fa:	d908      	bls.n	800750e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80074fc:	4b4a      	ldr	r3, [pc, #296]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 80074fe:	699b      	ldr	r3, [r3, #24]
 8007500:	f023 020f 	bic.w	r2, r3, #15
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	68db      	ldr	r3, [r3, #12]
 8007508:	4947      	ldr	r1, [pc, #284]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 800750a:	4313      	orrs	r3, r2
 800750c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f003 0301 	and.w	r3, r3, #1
 8007516:	2b00      	cmp	r3, #0
 8007518:	d055      	beq.n	80075c6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800751a:	4b43      	ldr	r3, [pc, #268]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 800751c:	699b      	ldr	r3, [r3, #24]
 800751e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	689b      	ldr	r3, [r3, #8]
 8007526:	4940      	ldr	r1, [pc, #256]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 8007528:	4313      	orrs	r3, r2
 800752a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	685b      	ldr	r3, [r3, #4]
 8007530:	2b02      	cmp	r3, #2
 8007532:	d107      	bne.n	8007544 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007534:	4b3c      	ldr	r3, [pc, #240]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800753c:	2b00      	cmp	r3, #0
 800753e:	d121      	bne.n	8007584 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007540:	2301      	movs	r3, #1
 8007542:	e0f6      	b.n	8007732 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	685b      	ldr	r3, [r3, #4]
 8007548:	2b03      	cmp	r3, #3
 800754a:	d107      	bne.n	800755c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800754c:	4b36      	ldr	r3, [pc, #216]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007554:	2b00      	cmp	r3, #0
 8007556:	d115      	bne.n	8007584 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007558:	2301      	movs	r3, #1
 800755a:	e0ea      	b.n	8007732 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	2b01      	cmp	r3, #1
 8007562:	d107      	bne.n	8007574 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007564:	4b30      	ldr	r3, [pc, #192]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800756c:	2b00      	cmp	r3, #0
 800756e:	d109      	bne.n	8007584 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007570:	2301      	movs	r3, #1
 8007572:	e0de      	b.n	8007732 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007574:	4b2c      	ldr	r3, [pc, #176]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f003 0304 	and.w	r3, r3, #4
 800757c:	2b00      	cmp	r3, #0
 800757e:	d101      	bne.n	8007584 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007580:	2301      	movs	r3, #1
 8007582:	e0d6      	b.n	8007732 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007584:	4b28      	ldr	r3, [pc, #160]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 8007586:	691b      	ldr	r3, [r3, #16]
 8007588:	f023 0207 	bic.w	r2, r3, #7
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	4925      	ldr	r1, [pc, #148]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 8007592:	4313      	orrs	r3, r2
 8007594:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007596:	f7fa f8f1 	bl	800177c <HAL_GetTick>
 800759a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800759c:	e00a      	b.n	80075b4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800759e:	f7fa f8ed 	bl	800177c <HAL_GetTick>
 80075a2:	4602      	mov	r2, r0
 80075a4:	697b      	ldr	r3, [r7, #20]
 80075a6:	1ad3      	subs	r3, r2, r3
 80075a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075ac:	4293      	cmp	r3, r2
 80075ae:	d901      	bls.n	80075b4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80075b0:	2303      	movs	r3, #3
 80075b2:	e0be      	b.n	8007732 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80075b4:	4b1c      	ldr	r3, [pc, #112]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 80075b6:	691b      	ldr	r3, [r3, #16]
 80075b8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	00db      	lsls	r3, r3, #3
 80075c2:	429a      	cmp	r2, r3
 80075c4:	d1eb      	bne.n	800759e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f003 0302 	and.w	r3, r3, #2
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d010      	beq.n	80075f4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	68da      	ldr	r2, [r3, #12]
 80075d6:	4b14      	ldr	r3, [pc, #80]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 80075d8:	699b      	ldr	r3, [r3, #24]
 80075da:	f003 030f 	and.w	r3, r3, #15
 80075de:	429a      	cmp	r2, r3
 80075e0:	d208      	bcs.n	80075f4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80075e2:	4b11      	ldr	r3, [pc, #68]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 80075e4:	699b      	ldr	r3, [r3, #24]
 80075e6:	f023 020f 	bic.w	r2, r3, #15
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	68db      	ldr	r3, [r3, #12]
 80075ee:	490e      	ldr	r1, [pc, #56]	@ (8007628 <HAL_RCC_ClockConfig+0x244>)
 80075f0:	4313      	orrs	r3, r2
 80075f2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80075f4:	4b0b      	ldr	r3, [pc, #44]	@ (8007624 <HAL_RCC_ClockConfig+0x240>)
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f003 030f 	and.w	r3, r3, #15
 80075fc:	683a      	ldr	r2, [r7, #0]
 80075fe:	429a      	cmp	r2, r3
 8007600:	d214      	bcs.n	800762c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007602:	4b08      	ldr	r3, [pc, #32]	@ (8007624 <HAL_RCC_ClockConfig+0x240>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f023 020f 	bic.w	r2, r3, #15
 800760a:	4906      	ldr	r1, [pc, #24]	@ (8007624 <HAL_RCC_ClockConfig+0x240>)
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	4313      	orrs	r3, r2
 8007610:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007612:	4b04      	ldr	r3, [pc, #16]	@ (8007624 <HAL_RCC_ClockConfig+0x240>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f003 030f 	and.w	r3, r3, #15
 800761a:	683a      	ldr	r2, [r7, #0]
 800761c:	429a      	cmp	r2, r3
 800761e:	d005      	beq.n	800762c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007620:	2301      	movs	r3, #1
 8007622:	e086      	b.n	8007732 <HAL_RCC_ClockConfig+0x34e>
 8007624:	52002000 	.word	0x52002000
 8007628:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f003 0304 	and.w	r3, r3, #4
 8007634:	2b00      	cmp	r3, #0
 8007636:	d010      	beq.n	800765a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	691a      	ldr	r2, [r3, #16]
 800763c:	4b3f      	ldr	r3, [pc, #252]	@ (800773c <HAL_RCC_ClockConfig+0x358>)
 800763e:	699b      	ldr	r3, [r3, #24]
 8007640:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007644:	429a      	cmp	r2, r3
 8007646:	d208      	bcs.n	800765a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007648:	4b3c      	ldr	r3, [pc, #240]	@ (800773c <HAL_RCC_ClockConfig+0x358>)
 800764a:	699b      	ldr	r3, [r3, #24]
 800764c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	691b      	ldr	r3, [r3, #16]
 8007654:	4939      	ldr	r1, [pc, #228]	@ (800773c <HAL_RCC_ClockConfig+0x358>)
 8007656:	4313      	orrs	r3, r2
 8007658:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f003 0308 	and.w	r3, r3, #8
 8007662:	2b00      	cmp	r3, #0
 8007664:	d010      	beq.n	8007688 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	695a      	ldr	r2, [r3, #20]
 800766a:	4b34      	ldr	r3, [pc, #208]	@ (800773c <HAL_RCC_ClockConfig+0x358>)
 800766c:	69db      	ldr	r3, [r3, #28]
 800766e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007672:	429a      	cmp	r2, r3
 8007674:	d208      	bcs.n	8007688 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007676:	4b31      	ldr	r3, [pc, #196]	@ (800773c <HAL_RCC_ClockConfig+0x358>)
 8007678:	69db      	ldr	r3, [r3, #28]
 800767a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	695b      	ldr	r3, [r3, #20]
 8007682:	492e      	ldr	r1, [pc, #184]	@ (800773c <HAL_RCC_ClockConfig+0x358>)
 8007684:	4313      	orrs	r3, r2
 8007686:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f003 0310 	and.w	r3, r3, #16
 8007690:	2b00      	cmp	r3, #0
 8007692:	d010      	beq.n	80076b6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	699a      	ldr	r2, [r3, #24]
 8007698:	4b28      	ldr	r3, [pc, #160]	@ (800773c <HAL_RCC_ClockConfig+0x358>)
 800769a:	69db      	ldr	r3, [r3, #28]
 800769c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80076a0:	429a      	cmp	r2, r3
 80076a2:	d208      	bcs.n	80076b6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80076a4:	4b25      	ldr	r3, [pc, #148]	@ (800773c <HAL_RCC_ClockConfig+0x358>)
 80076a6:	69db      	ldr	r3, [r3, #28]
 80076a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	699b      	ldr	r3, [r3, #24]
 80076b0:	4922      	ldr	r1, [pc, #136]	@ (800773c <HAL_RCC_ClockConfig+0x358>)
 80076b2:	4313      	orrs	r3, r2
 80076b4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f003 0320 	and.w	r3, r3, #32
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d010      	beq.n	80076e4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	69da      	ldr	r2, [r3, #28]
 80076c6:	4b1d      	ldr	r3, [pc, #116]	@ (800773c <HAL_RCC_ClockConfig+0x358>)
 80076c8:	6a1b      	ldr	r3, [r3, #32]
 80076ca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d208      	bcs.n	80076e4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80076d2:	4b1a      	ldr	r3, [pc, #104]	@ (800773c <HAL_RCC_ClockConfig+0x358>)
 80076d4:	6a1b      	ldr	r3, [r3, #32]
 80076d6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	69db      	ldr	r3, [r3, #28]
 80076de:	4917      	ldr	r1, [pc, #92]	@ (800773c <HAL_RCC_ClockConfig+0x358>)
 80076e0:	4313      	orrs	r3, r2
 80076e2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80076e4:	f000 f834 	bl	8007750 <HAL_RCC_GetSysClockFreq>
 80076e8:	4602      	mov	r2, r0
 80076ea:	4b14      	ldr	r3, [pc, #80]	@ (800773c <HAL_RCC_ClockConfig+0x358>)
 80076ec:	699b      	ldr	r3, [r3, #24]
 80076ee:	0a1b      	lsrs	r3, r3, #8
 80076f0:	f003 030f 	and.w	r3, r3, #15
 80076f4:	4912      	ldr	r1, [pc, #72]	@ (8007740 <HAL_RCC_ClockConfig+0x35c>)
 80076f6:	5ccb      	ldrb	r3, [r1, r3]
 80076f8:	f003 031f 	and.w	r3, r3, #31
 80076fc:	fa22 f303 	lsr.w	r3, r2, r3
 8007700:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007702:	4b0e      	ldr	r3, [pc, #56]	@ (800773c <HAL_RCC_ClockConfig+0x358>)
 8007704:	699b      	ldr	r3, [r3, #24]
 8007706:	f003 030f 	and.w	r3, r3, #15
 800770a:	4a0d      	ldr	r2, [pc, #52]	@ (8007740 <HAL_RCC_ClockConfig+0x35c>)
 800770c:	5cd3      	ldrb	r3, [r2, r3]
 800770e:	f003 031f 	and.w	r3, r3, #31
 8007712:	693a      	ldr	r2, [r7, #16]
 8007714:	fa22 f303 	lsr.w	r3, r2, r3
 8007718:	4a0a      	ldr	r2, [pc, #40]	@ (8007744 <HAL_RCC_ClockConfig+0x360>)
 800771a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800771c:	4a0a      	ldr	r2, [pc, #40]	@ (8007748 <HAL_RCC_ClockConfig+0x364>)
 800771e:	693b      	ldr	r3, [r7, #16]
 8007720:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8007722:	4b0a      	ldr	r3, [pc, #40]	@ (800774c <HAL_RCC_ClockConfig+0x368>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	4618      	mov	r0, r3
 8007728:	f7f9 ffde 	bl	80016e8 <HAL_InitTick>
 800772c:	4603      	mov	r3, r0
 800772e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8007730:	7bfb      	ldrb	r3, [r7, #15]
}
 8007732:	4618      	mov	r0, r3
 8007734:	3718      	adds	r7, #24
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop
 800773c:	58024400 	.word	0x58024400
 8007740:	0800c87c 	.word	0x0800c87c
 8007744:	24000004 	.word	0x24000004
 8007748:	24000000 	.word	0x24000000
 800774c:	24000008 	.word	0x24000008

08007750 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007750:	b480      	push	{r7}
 8007752:	b089      	sub	sp, #36	@ 0x24
 8007754:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007756:	4bb3      	ldr	r3, [pc, #716]	@ (8007a24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007758:	691b      	ldr	r3, [r3, #16]
 800775a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800775e:	2b18      	cmp	r3, #24
 8007760:	f200 8155 	bhi.w	8007a0e <HAL_RCC_GetSysClockFreq+0x2be>
 8007764:	a201      	add	r2, pc, #4	@ (adr r2, 800776c <HAL_RCC_GetSysClockFreq+0x1c>)
 8007766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800776a:	bf00      	nop
 800776c:	080077d1 	.word	0x080077d1
 8007770:	08007a0f 	.word	0x08007a0f
 8007774:	08007a0f 	.word	0x08007a0f
 8007778:	08007a0f 	.word	0x08007a0f
 800777c:	08007a0f 	.word	0x08007a0f
 8007780:	08007a0f 	.word	0x08007a0f
 8007784:	08007a0f 	.word	0x08007a0f
 8007788:	08007a0f 	.word	0x08007a0f
 800778c:	080077f7 	.word	0x080077f7
 8007790:	08007a0f 	.word	0x08007a0f
 8007794:	08007a0f 	.word	0x08007a0f
 8007798:	08007a0f 	.word	0x08007a0f
 800779c:	08007a0f 	.word	0x08007a0f
 80077a0:	08007a0f 	.word	0x08007a0f
 80077a4:	08007a0f 	.word	0x08007a0f
 80077a8:	08007a0f 	.word	0x08007a0f
 80077ac:	080077fd 	.word	0x080077fd
 80077b0:	08007a0f 	.word	0x08007a0f
 80077b4:	08007a0f 	.word	0x08007a0f
 80077b8:	08007a0f 	.word	0x08007a0f
 80077bc:	08007a0f 	.word	0x08007a0f
 80077c0:	08007a0f 	.word	0x08007a0f
 80077c4:	08007a0f 	.word	0x08007a0f
 80077c8:	08007a0f 	.word	0x08007a0f
 80077cc:	08007803 	.word	0x08007803
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80077d0:	4b94      	ldr	r3, [pc, #592]	@ (8007a24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f003 0320 	and.w	r3, r3, #32
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d009      	beq.n	80077f0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80077dc:	4b91      	ldr	r3, [pc, #580]	@ (8007a24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	08db      	lsrs	r3, r3, #3
 80077e2:	f003 0303 	and.w	r3, r3, #3
 80077e6:	4a90      	ldr	r2, [pc, #576]	@ (8007a28 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80077e8:	fa22 f303 	lsr.w	r3, r2, r3
 80077ec:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80077ee:	e111      	b.n	8007a14 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80077f0:	4b8d      	ldr	r3, [pc, #564]	@ (8007a28 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80077f2:	61bb      	str	r3, [r7, #24]
      break;
 80077f4:	e10e      	b.n	8007a14 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80077f6:	4b8d      	ldr	r3, [pc, #564]	@ (8007a2c <HAL_RCC_GetSysClockFreq+0x2dc>)
 80077f8:	61bb      	str	r3, [r7, #24]
      break;
 80077fa:	e10b      	b.n	8007a14 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80077fc:	4b8c      	ldr	r3, [pc, #560]	@ (8007a30 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80077fe:	61bb      	str	r3, [r7, #24]
      break;
 8007800:	e108      	b.n	8007a14 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007802:	4b88      	ldr	r3, [pc, #544]	@ (8007a24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007806:	f003 0303 	and.w	r3, r3, #3
 800780a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800780c:	4b85      	ldr	r3, [pc, #532]	@ (8007a24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800780e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007810:	091b      	lsrs	r3, r3, #4
 8007812:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007816:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007818:	4b82      	ldr	r3, [pc, #520]	@ (8007a24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800781a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800781c:	f003 0301 	and.w	r3, r3, #1
 8007820:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007822:	4b80      	ldr	r3, [pc, #512]	@ (8007a24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007824:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007826:	08db      	lsrs	r3, r3, #3
 8007828:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800782c:	68fa      	ldr	r2, [r7, #12]
 800782e:	fb02 f303 	mul.w	r3, r2, r3
 8007832:	ee07 3a90 	vmov	s15, r3
 8007836:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800783a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800783e:	693b      	ldr	r3, [r7, #16]
 8007840:	2b00      	cmp	r3, #0
 8007842:	f000 80e1 	beq.w	8007a08 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	2b02      	cmp	r3, #2
 800784a:	f000 8083 	beq.w	8007954 <HAL_RCC_GetSysClockFreq+0x204>
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	2b02      	cmp	r3, #2
 8007852:	f200 80a1 	bhi.w	8007998 <HAL_RCC_GetSysClockFreq+0x248>
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d003      	beq.n	8007864 <HAL_RCC_GetSysClockFreq+0x114>
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	2b01      	cmp	r3, #1
 8007860:	d056      	beq.n	8007910 <HAL_RCC_GetSysClockFreq+0x1c0>
 8007862:	e099      	b.n	8007998 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007864:	4b6f      	ldr	r3, [pc, #444]	@ (8007a24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f003 0320 	and.w	r3, r3, #32
 800786c:	2b00      	cmp	r3, #0
 800786e:	d02d      	beq.n	80078cc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007870:	4b6c      	ldr	r3, [pc, #432]	@ (8007a24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	08db      	lsrs	r3, r3, #3
 8007876:	f003 0303 	and.w	r3, r3, #3
 800787a:	4a6b      	ldr	r2, [pc, #428]	@ (8007a28 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800787c:	fa22 f303 	lsr.w	r3, r2, r3
 8007880:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	ee07 3a90 	vmov	s15, r3
 8007888:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	ee07 3a90 	vmov	s15, r3
 8007892:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007896:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800789a:	4b62      	ldr	r3, [pc, #392]	@ (8007a24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800789c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800789e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078a2:	ee07 3a90 	vmov	s15, r3
 80078a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80078ae:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8007a34 <HAL_RCC_GetSysClockFreq+0x2e4>
 80078b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078c6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80078ca:	e087      	b.n	80079dc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	ee07 3a90 	vmov	s15, r3
 80078d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078d6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8007a38 <HAL_RCC_GetSysClockFreq+0x2e8>
 80078da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078de:	4b51      	ldr	r3, [pc, #324]	@ (8007a24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80078e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078e6:	ee07 3a90 	vmov	s15, r3
 80078ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80078f2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8007a34 <HAL_RCC_GetSysClockFreq+0x2e4>
 80078f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007902:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007906:	ee67 7a27 	vmul.f32	s15, s14, s15
 800790a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800790e:	e065      	b.n	80079dc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007910:	693b      	ldr	r3, [r7, #16]
 8007912:	ee07 3a90 	vmov	s15, r3
 8007916:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800791a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8007a3c <HAL_RCC_GetSysClockFreq+0x2ec>
 800791e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007922:	4b40      	ldr	r3, [pc, #256]	@ (8007a24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007926:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800792a:	ee07 3a90 	vmov	s15, r3
 800792e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007932:	ed97 6a02 	vldr	s12, [r7, #8]
 8007936:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8007a34 <HAL_RCC_GetSysClockFreq+0x2e4>
 800793a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800793e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007942:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007946:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800794a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800794e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007952:	e043      	b.n	80079dc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	ee07 3a90 	vmov	s15, r3
 800795a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800795e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8007a40 <HAL_RCC_GetSysClockFreq+0x2f0>
 8007962:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007966:	4b2f      	ldr	r3, [pc, #188]	@ (8007a24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800796a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800796e:	ee07 3a90 	vmov	s15, r3
 8007972:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007976:	ed97 6a02 	vldr	s12, [r7, #8]
 800797a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8007a34 <HAL_RCC_GetSysClockFreq+0x2e4>
 800797e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007982:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007986:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800798a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800798e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007992:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007996:	e021      	b.n	80079dc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007998:	693b      	ldr	r3, [r7, #16]
 800799a:	ee07 3a90 	vmov	s15, r3
 800799e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079a2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007a3c <HAL_RCC_GetSysClockFreq+0x2ec>
 80079a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079aa:	4b1e      	ldr	r3, [pc, #120]	@ (8007a24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80079ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079b2:	ee07 3a90 	vmov	s15, r3
 80079b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80079be:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8007a34 <HAL_RCC_GetSysClockFreq+0x2e4>
 80079c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80079ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80079da:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80079dc:	4b11      	ldr	r3, [pc, #68]	@ (8007a24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80079de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079e0:	0a5b      	lsrs	r3, r3, #9
 80079e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079e6:	3301      	adds	r3, #1
 80079e8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	ee07 3a90 	vmov	s15, r3
 80079f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80079f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80079f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a00:	ee17 3a90 	vmov	r3, s15
 8007a04:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8007a06:	e005      	b.n	8007a14 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007a08:	2300      	movs	r3, #0
 8007a0a:	61bb      	str	r3, [r7, #24]
      break;
 8007a0c:	e002      	b.n	8007a14 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8007a0e:	4b07      	ldr	r3, [pc, #28]	@ (8007a2c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007a10:	61bb      	str	r3, [r7, #24]
      break;
 8007a12:	bf00      	nop
  }

  return sysclockfreq;
 8007a14:	69bb      	ldr	r3, [r7, #24]
}
 8007a16:	4618      	mov	r0, r3
 8007a18:	3724      	adds	r7, #36	@ 0x24
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a20:	4770      	bx	lr
 8007a22:	bf00      	nop
 8007a24:	58024400 	.word	0x58024400
 8007a28:	03d09000 	.word	0x03d09000
 8007a2c:	003d0900 	.word	0x003d0900
 8007a30:	017d7840 	.word	0x017d7840
 8007a34:	46000000 	.word	0x46000000
 8007a38:	4c742400 	.word	0x4c742400
 8007a3c:	4a742400 	.word	0x4a742400
 8007a40:	4bbebc20 	.word	0x4bbebc20

08007a44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b082      	sub	sp, #8
 8007a48:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007a4a:	f7ff fe81 	bl	8007750 <HAL_RCC_GetSysClockFreq>
 8007a4e:	4602      	mov	r2, r0
 8007a50:	4b10      	ldr	r3, [pc, #64]	@ (8007a94 <HAL_RCC_GetHCLKFreq+0x50>)
 8007a52:	699b      	ldr	r3, [r3, #24]
 8007a54:	0a1b      	lsrs	r3, r3, #8
 8007a56:	f003 030f 	and.w	r3, r3, #15
 8007a5a:	490f      	ldr	r1, [pc, #60]	@ (8007a98 <HAL_RCC_GetHCLKFreq+0x54>)
 8007a5c:	5ccb      	ldrb	r3, [r1, r3]
 8007a5e:	f003 031f 	and.w	r3, r3, #31
 8007a62:	fa22 f303 	lsr.w	r3, r2, r3
 8007a66:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007a68:	4b0a      	ldr	r3, [pc, #40]	@ (8007a94 <HAL_RCC_GetHCLKFreq+0x50>)
 8007a6a:	699b      	ldr	r3, [r3, #24]
 8007a6c:	f003 030f 	and.w	r3, r3, #15
 8007a70:	4a09      	ldr	r2, [pc, #36]	@ (8007a98 <HAL_RCC_GetHCLKFreq+0x54>)
 8007a72:	5cd3      	ldrb	r3, [r2, r3]
 8007a74:	f003 031f 	and.w	r3, r3, #31
 8007a78:	687a      	ldr	r2, [r7, #4]
 8007a7a:	fa22 f303 	lsr.w	r3, r2, r3
 8007a7e:	4a07      	ldr	r2, [pc, #28]	@ (8007a9c <HAL_RCC_GetHCLKFreq+0x58>)
 8007a80:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007a82:	4a07      	ldr	r2, [pc, #28]	@ (8007aa0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007a88:	4b04      	ldr	r3, [pc, #16]	@ (8007a9c <HAL_RCC_GetHCLKFreq+0x58>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3708      	adds	r7, #8
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}
 8007a94:	58024400 	.word	0x58024400
 8007a98:	0800c87c 	.word	0x0800c87c
 8007a9c:	24000004 	.word	0x24000004
 8007aa0:	24000000 	.word	0x24000000

08007aa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007aa8:	f7ff ffcc 	bl	8007a44 <HAL_RCC_GetHCLKFreq>
 8007aac:	4602      	mov	r2, r0
 8007aae:	4b06      	ldr	r3, [pc, #24]	@ (8007ac8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007ab0:	69db      	ldr	r3, [r3, #28]
 8007ab2:	091b      	lsrs	r3, r3, #4
 8007ab4:	f003 0307 	and.w	r3, r3, #7
 8007ab8:	4904      	ldr	r1, [pc, #16]	@ (8007acc <HAL_RCC_GetPCLK1Freq+0x28>)
 8007aba:	5ccb      	ldrb	r3, [r1, r3]
 8007abc:	f003 031f 	and.w	r3, r3, #31
 8007ac0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	bd80      	pop	{r7, pc}
 8007ac8:	58024400 	.word	0x58024400
 8007acc:	0800c87c 	.word	0x0800c87c

08007ad0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007ad4:	f7ff ffb6 	bl	8007a44 <HAL_RCC_GetHCLKFreq>
 8007ad8:	4602      	mov	r2, r0
 8007ada:	4b06      	ldr	r3, [pc, #24]	@ (8007af4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007adc:	69db      	ldr	r3, [r3, #28]
 8007ade:	0a1b      	lsrs	r3, r3, #8
 8007ae0:	f003 0307 	and.w	r3, r3, #7
 8007ae4:	4904      	ldr	r1, [pc, #16]	@ (8007af8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007ae6:	5ccb      	ldrb	r3, [r1, r3]
 8007ae8:	f003 031f 	and.w	r3, r3, #31
 8007aec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007af0:	4618      	mov	r0, r3
 8007af2:	bd80      	pop	{r7, pc}
 8007af4:	58024400 	.word	0x58024400
 8007af8:	0800c87c 	.word	0x0800c87c

08007afc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007afc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b00:	b0ca      	sub	sp, #296	@ 0x128
 8007b02:	af00      	add	r7, sp, #0
 8007b04:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007b08:	2300      	movs	r3, #0
 8007b0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007b0e:	2300      	movs	r3, #0
 8007b10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007b14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b1c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8007b20:	2500      	movs	r5, #0
 8007b22:	ea54 0305 	orrs.w	r3, r4, r5
 8007b26:	d049      	beq.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007b28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b2c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007b2e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007b32:	d02f      	beq.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007b34:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007b38:	d828      	bhi.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007b3a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007b3e:	d01a      	beq.n	8007b76 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007b40:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007b44:	d822      	bhi.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d003      	beq.n	8007b52 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007b4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007b4e:	d007      	beq.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007b50:	e01c      	b.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b52:	4bb8      	ldr	r3, [pc, #736]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b56:	4ab7      	ldr	r2, [pc, #732]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007b58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b5c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007b5e:	e01a      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007b60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b64:	3308      	adds	r3, #8
 8007b66:	2102      	movs	r1, #2
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f002 fb61 	bl	800a230 <RCCEx_PLL2_Config>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007b74:	e00f      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007b76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b7a:	3328      	adds	r3, #40	@ 0x28
 8007b7c:	2102      	movs	r1, #2
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f002 fc08 	bl	800a394 <RCCEx_PLL3_Config>
 8007b84:	4603      	mov	r3, r0
 8007b86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007b8a:	e004      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007b92:	e000      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8007b94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d10a      	bne.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007b9e:	4ba5      	ldr	r3, [pc, #660]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007ba0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ba2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007ba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007baa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007bac:	4aa1      	ldr	r2, [pc, #644]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007bae:	430b      	orrs	r3, r1
 8007bb0:	6513      	str	r3, [r2, #80]	@ 0x50
 8007bb2:	e003      	b.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007bb8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007bbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bc4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8007bc8:	f04f 0900 	mov.w	r9, #0
 8007bcc:	ea58 0309 	orrs.w	r3, r8, r9
 8007bd0:	d047      	beq.n	8007c62 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8007bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bd8:	2b04      	cmp	r3, #4
 8007bda:	d82a      	bhi.n	8007c32 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8007bdc:	a201      	add	r2, pc, #4	@ (adr r2, 8007be4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8007bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007be2:	bf00      	nop
 8007be4:	08007bf9 	.word	0x08007bf9
 8007be8:	08007c07 	.word	0x08007c07
 8007bec:	08007c1d 	.word	0x08007c1d
 8007bf0:	08007c3b 	.word	0x08007c3b
 8007bf4:	08007c3b 	.word	0x08007c3b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007bf8:	4b8e      	ldr	r3, [pc, #568]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bfc:	4a8d      	ldr	r2, [pc, #564]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007bfe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007c02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007c04:	e01a      	b.n	8007c3c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007c06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c0a:	3308      	adds	r3, #8
 8007c0c:	2100      	movs	r1, #0
 8007c0e:	4618      	mov	r0, r3
 8007c10:	f002 fb0e 	bl	800a230 <RCCEx_PLL2_Config>
 8007c14:	4603      	mov	r3, r0
 8007c16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007c1a:	e00f      	b.n	8007c3c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007c1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c20:	3328      	adds	r3, #40	@ 0x28
 8007c22:	2100      	movs	r1, #0
 8007c24:	4618      	mov	r0, r3
 8007c26:	f002 fbb5 	bl	800a394 <RCCEx_PLL3_Config>
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007c30:	e004      	b.n	8007c3c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c32:	2301      	movs	r3, #1
 8007c34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007c38:	e000      	b.n	8007c3c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8007c3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d10a      	bne.n	8007c5a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007c44:	4b7b      	ldr	r3, [pc, #492]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007c46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c48:	f023 0107 	bic.w	r1, r3, #7
 8007c4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c52:	4a78      	ldr	r2, [pc, #480]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007c54:	430b      	orrs	r3, r1
 8007c56:	6513      	str	r3, [r2, #80]	@ 0x50
 8007c58:	e003      	b.n	8007c62 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007c62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c6a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8007c6e:	f04f 0b00 	mov.w	fp, #0
 8007c72:	ea5a 030b 	orrs.w	r3, sl, fp
 8007c76:	d04c      	beq.n	8007d12 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8007c78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c82:	d030      	beq.n	8007ce6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8007c84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c88:	d829      	bhi.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007c8a:	2bc0      	cmp	r3, #192	@ 0xc0
 8007c8c:	d02d      	beq.n	8007cea <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8007c8e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007c90:	d825      	bhi.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007c92:	2b80      	cmp	r3, #128	@ 0x80
 8007c94:	d018      	beq.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8007c96:	2b80      	cmp	r3, #128	@ 0x80
 8007c98:	d821      	bhi.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d002      	beq.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8007c9e:	2b40      	cmp	r3, #64	@ 0x40
 8007ca0:	d007      	beq.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8007ca2:	e01c      	b.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ca4:	4b63      	ldr	r3, [pc, #396]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ca8:	4a62      	ldr	r2, [pc, #392]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007caa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007cae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007cb0:	e01c      	b.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cb6:	3308      	adds	r3, #8
 8007cb8:	2100      	movs	r1, #0
 8007cba:	4618      	mov	r0, r3
 8007cbc:	f002 fab8 	bl	800a230 <RCCEx_PLL2_Config>
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007cc6:	e011      	b.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ccc:	3328      	adds	r3, #40	@ 0x28
 8007cce:	2100      	movs	r1, #0
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	f002 fb5f 	bl	800a394 <RCCEx_PLL3_Config>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007cdc:	e006      	b.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007cde:	2301      	movs	r3, #1
 8007ce0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007ce4:	e002      	b.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007ce6:	bf00      	nop
 8007ce8:	e000      	b.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007cea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007cec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d10a      	bne.n	8007d0a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007cf4:	4b4f      	ldr	r3, [pc, #316]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007cf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cf8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8007cfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d02:	4a4c      	ldr	r2, [pc, #304]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007d04:	430b      	orrs	r3, r1
 8007d06:	6513      	str	r3, [r2, #80]	@ 0x50
 8007d08:	e003      	b.n	8007d12 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d1a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8007d1e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8007d22:	2300      	movs	r3, #0
 8007d24:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8007d28:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8007d2c:	460b      	mov	r3, r1
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	d053      	beq.n	8007dda <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d36:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007d3a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007d3e:	d035      	beq.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8007d40:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007d44:	d82e      	bhi.n	8007da4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007d46:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007d4a:	d031      	beq.n	8007db0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8007d4c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007d50:	d828      	bhi.n	8007da4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007d52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007d56:	d01a      	beq.n	8007d8e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8007d58:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007d5c:	d822      	bhi.n	8007da4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d003      	beq.n	8007d6a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8007d62:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007d66:	d007      	beq.n	8007d78 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8007d68:	e01c      	b.n	8007da4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d6a:	4b32      	ldr	r3, [pc, #200]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d6e:	4a31      	ldr	r2, [pc, #196]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007d70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007d74:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007d76:	e01c      	b.n	8007db2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007d78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d7c:	3308      	adds	r3, #8
 8007d7e:	2100      	movs	r1, #0
 8007d80:	4618      	mov	r0, r3
 8007d82:	f002 fa55 	bl	800a230 <RCCEx_PLL2_Config>
 8007d86:	4603      	mov	r3, r0
 8007d88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007d8c:	e011      	b.n	8007db2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d92:	3328      	adds	r3, #40	@ 0x28
 8007d94:	2100      	movs	r1, #0
 8007d96:	4618      	mov	r0, r3
 8007d98:	f002 fafc 	bl	800a394 <RCCEx_PLL3_Config>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007da2:	e006      	b.n	8007db2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007da4:	2301      	movs	r3, #1
 8007da6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007daa:	e002      	b.n	8007db2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8007dac:	bf00      	nop
 8007dae:	e000      	b.n	8007db2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8007db0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007db2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d10b      	bne.n	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007dba:	4b1e      	ldr	r3, [pc, #120]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007dbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dbe:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dc6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007dca:	4a1a      	ldr	r2, [pc, #104]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007dcc:	430b      	orrs	r3, r1
 8007dce:	6593      	str	r3, [r2, #88]	@ 0x58
 8007dd0:	e003      	b.n	8007dda <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007dd6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007de6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007dea:	2300      	movs	r3, #0
 8007dec:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8007df0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8007df4:	460b      	mov	r3, r1
 8007df6:	4313      	orrs	r3, r2
 8007df8:	d056      	beq.n	8007ea8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8007dfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dfe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007e02:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007e06:	d038      	beq.n	8007e7a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8007e08:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007e0c:	d831      	bhi.n	8007e72 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007e0e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007e12:	d034      	beq.n	8007e7e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8007e14:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007e18:	d82b      	bhi.n	8007e72 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007e1a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007e1e:	d01d      	beq.n	8007e5c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8007e20:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007e24:	d825      	bhi.n	8007e72 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d006      	beq.n	8007e38 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8007e2a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e2e:	d00a      	beq.n	8007e46 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8007e30:	e01f      	b.n	8007e72 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007e32:	bf00      	nop
 8007e34:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e38:	4ba2      	ldr	r3, [pc, #648]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e3c:	4aa1      	ldr	r2, [pc, #644]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007e3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007e42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007e44:	e01c      	b.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007e46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e4a:	3308      	adds	r3, #8
 8007e4c:	2100      	movs	r1, #0
 8007e4e:	4618      	mov	r0, r3
 8007e50:	f002 f9ee 	bl	800a230 <RCCEx_PLL2_Config>
 8007e54:	4603      	mov	r3, r0
 8007e56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007e5a:	e011      	b.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007e5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e60:	3328      	adds	r3, #40	@ 0x28
 8007e62:	2100      	movs	r1, #0
 8007e64:	4618      	mov	r0, r3
 8007e66:	f002 fa95 	bl	800a394 <RCCEx_PLL3_Config>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007e70:	e006      	b.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007e72:	2301      	movs	r3, #1
 8007e74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007e78:	e002      	b.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8007e7a:	bf00      	nop
 8007e7c:	e000      	b.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8007e7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d10b      	bne.n	8007ea0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007e88:	4b8e      	ldr	r3, [pc, #568]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007e8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e8c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007e90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e94:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007e98:	4a8a      	ldr	r2, [pc, #552]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007e9a:	430b      	orrs	r3, r1
 8007e9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8007e9e:	e003      	b.n	8007ea8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ea0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ea4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007ea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eb0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007eb4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007eb8:	2300      	movs	r3, #0
 8007eba:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007ebe:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8007ec2:	460b      	mov	r3, r1
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	d03a      	beq.n	8007f3e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8007ec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ece:	2b30      	cmp	r3, #48	@ 0x30
 8007ed0:	d01f      	beq.n	8007f12 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8007ed2:	2b30      	cmp	r3, #48	@ 0x30
 8007ed4:	d819      	bhi.n	8007f0a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8007ed6:	2b20      	cmp	r3, #32
 8007ed8:	d00c      	beq.n	8007ef4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8007eda:	2b20      	cmp	r3, #32
 8007edc:	d815      	bhi.n	8007f0a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d019      	beq.n	8007f16 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8007ee2:	2b10      	cmp	r3, #16
 8007ee4:	d111      	bne.n	8007f0a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ee6:	4b77      	ldr	r3, [pc, #476]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eea:	4a76      	ldr	r2, [pc, #472]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007eec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ef0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007ef2:	e011      	b.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007ef4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ef8:	3308      	adds	r3, #8
 8007efa:	2102      	movs	r1, #2
 8007efc:	4618      	mov	r0, r3
 8007efe:	f002 f997 	bl	800a230 <RCCEx_PLL2_Config>
 8007f02:	4603      	mov	r3, r0
 8007f04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007f08:	e006      	b.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007f10:	e002      	b.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007f12:	bf00      	nop
 8007f14:	e000      	b.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007f16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d10a      	bne.n	8007f36 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007f20:	4b68      	ldr	r3, [pc, #416]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007f22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f24:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007f28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f2e:	4a65      	ldr	r2, [pc, #404]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007f30:	430b      	orrs	r3, r1
 8007f32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007f34:	e003      	b.n	8007f3e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007f3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f46:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007f4a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007f4e:	2300      	movs	r3, #0
 8007f50:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007f54:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007f58:	460b      	mov	r3, r1
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	d051      	beq.n	8008002 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8007f5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f64:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007f68:	d035      	beq.n	8007fd6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8007f6a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007f6e:	d82e      	bhi.n	8007fce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007f70:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007f74:	d031      	beq.n	8007fda <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8007f76:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007f7a:	d828      	bhi.n	8007fce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007f7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f80:	d01a      	beq.n	8007fb8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8007f82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f86:	d822      	bhi.n	8007fce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d003      	beq.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8007f8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f90:	d007      	beq.n	8007fa2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8007f92:	e01c      	b.n	8007fce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f94:	4b4b      	ldr	r3, [pc, #300]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007f96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f98:	4a4a      	ldr	r2, [pc, #296]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007f9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007fa0:	e01c      	b.n	8007fdc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fa6:	3308      	adds	r3, #8
 8007fa8:	2100      	movs	r1, #0
 8007faa:	4618      	mov	r0, r3
 8007fac:	f002 f940 	bl	800a230 <RCCEx_PLL2_Config>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007fb6:	e011      	b.n	8007fdc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007fb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fbc:	3328      	adds	r3, #40	@ 0x28
 8007fbe:	2100      	movs	r1, #0
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	f002 f9e7 	bl	800a394 <RCCEx_PLL3_Config>
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007fcc:	e006      	b.n	8007fdc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007fce:	2301      	movs	r3, #1
 8007fd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007fd4:	e002      	b.n	8007fdc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8007fd6:	bf00      	nop
 8007fd8:	e000      	b.n	8007fdc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8007fda:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007fdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d10a      	bne.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007fe4:	4b37      	ldr	r3, [pc, #220]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007fe6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fe8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007fec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ff0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ff2:	4a34      	ldr	r2, [pc, #208]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007ff4:	430b      	orrs	r3, r1
 8007ff6:	6513      	str	r3, [r2, #80]	@ 0x50
 8007ff8:	e003      	b.n	8008002 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ffa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ffe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008002:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800800a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800800e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008012:	2300      	movs	r3, #0
 8008014:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008018:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800801c:	460b      	mov	r3, r1
 800801e:	4313      	orrs	r3, r2
 8008020:	d056      	beq.n	80080d0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8008022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008026:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008028:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800802c:	d033      	beq.n	8008096 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800802e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008032:	d82c      	bhi.n	800808e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008034:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008038:	d02f      	beq.n	800809a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800803a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800803e:	d826      	bhi.n	800808e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008040:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008044:	d02b      	beq.n	800809e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8008046:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800804a:	d820      	bhi.n	800808e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800804c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008050:	d012      	beq.n	8008078 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8008052:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008056:	d81a      	bhi.n	800808e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008058:	2b00      	cmp	r3, #0
 800805a:	d022      	beq.n	80080a2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800805c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008060:	d115      	bne.n	800808e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008066:	3308      	adds	r3, #8
 8008068:	2101      	movs	r1, #1
 800806a:	4618      	mov	r0, r3
 800806c:	f002 f8e0 	bl	800a230 <RCCEx_PLL2_Config>
 8008070:	4603      	mov	r3, r0
 8008072:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008076:	e015      	b.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008078:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800807c:	3328      	adds	r3, #40	@ 0x28
 800807e:	2101      	movs	r1, #1
 8008080:	4618      	mov	r0, r3
 8008082:	f002 f987 	bl	800a394 <RCCEx_PLL3_Config>
 8008086:	4603      	mov	r3, r0
 8008088:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800808c:	e00a      	b.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800808e:	2301      	movs	r3, #1
 8008090:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008094:	e006      	b.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008096:	bf00      	nop
 8008098:	e004      	b.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800809a:	bf00      	nop
 800809c:	e002      	b.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800809e:	bf00      	nop
 80080a0:	e000      	b.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80080a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d10d      	bne.n	80080c8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80080ac:	4b05      	ldr	r3, [pc, #20]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80080ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080b0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80080b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80080ba:	4a02      	ldr	r2, [pc, #8]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80080bc:	430b      	orrs	r3, r1
 80080be:	6513      	str	r3, [r2, #80]	@ 0x50
 80080c0:	e006      	b.n	80080d0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80080c2:	bf00      	nop
 80080c4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80080d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80080dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80080e0:	2300      	movs	r3, #0
 80080e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80080e6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80080ea:	460b      	mov	r3, r1
 80080ec:	4313      	orrs	r3, r2
 80080ee:	d055      	beq.n	800819c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80080f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080f4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80080f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80080fc:	d033      	beq.n	8008166 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80080fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008102:	d82c      	bhi.n	800815e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008104:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008108:	d02f      	beq.n	800816a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800810a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800810e:	d826      	bhi.n	800815e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008110:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008114:	d02b      	beq.n	800816e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8008116:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800811a:	d820      	bhi.n	800815e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800811c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008120:	d012      	beq.n	8008148 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8008122:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008126:	d81a      	bhi.n	800815e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008128:	2b00      	cmp	r3, #0
 800812a:	d022      	beq.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800812c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008130:	d115      	bne.n	800815e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008132:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008136:	3308      	adds	r3, #8
 8008138:	2101      	movs	r1, #1
 800813a:	4618      	mov	r0, r3
 800813c:	f002 f878 	bl	800a230 <RCCEx_PLL2_Config>
 8008140:	4603      	mov	r3, r0
 8008142:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008146:	e015      	b.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008148:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800814c:	3328      	adds	r3, #40	@ 0x28
 800814e:	2101      	movs	r1, #1
 8008150:	4618      	mov	r0, r3
 8008152:	f002 f91f 	bl	800a394 <RCCEx_PLL3_Config>
 8008156:	4603      	mov	r3, r0
 8008158:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800815c:	e00a      	b.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800815e:	2301      	movs	r3, #1
 8008160:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008164:	e006      	b.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008166:	bf00      	nop
 8008168:	e004      	b.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800816a:	bf00      	nop
 800816c:	e002      	b.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800816e:	bf00      	nop
 8008170:	e000      	b.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008172:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008174:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008178:	2b00      	cmp	r3, #0
 800817a:	d10b      	bne.n	8008194 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800817c:	4ba3      	ldr	r3, [pc, #652]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800817e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008180:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008188:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800818c:	4a9f      	ldr	r2, [pc, #636]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800818e:	430b      	orrs	r3, r1
 8008190:	6593      	str	r3, [r2, #88]	@ 0x58
 8008192:	e003      	b.n	800819c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008194:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008198:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800819c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081a4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80081a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80081ac:	2300      	movs	r3, #0
 80081ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80081b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80081b6:	460b      	mov	r3, r1
 80081b8:	4313      	orrs	r3, r2
 80081ba:	d037      	beq.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80081bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80081c6:	d00e      	beq.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80081c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80081cc:	d816      	bhi.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0x700>
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d018      	beq.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80081d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80081d6:	d111      	bne.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081d8:	4b8c      	ldr	r3, [pc, #560]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80081da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081dc:	4a8b      	ldr	r2, [pc, #556]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80081de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80081e4:	e00f      	b.n	8008206 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80081e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081ea:	3308      	adds	r3, #8
 80081ec:	2101      	movs	r1, #1
 80081ee:	4618      	mov	r0, r3
 80081f0:	f002 f81e 	bl	800a230 <RCCEx_PLL2_Config>
 80081f4:	4603      	mov	r3, r0
 80081f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80081fa:	e004      	b.n	8008206 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80081fc:	2301      	movs	r3, #1
 80081fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008202:	e000      	b.n	8008206 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8008204:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008206:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800820a:	2b00      	cmp	r3, #0
 800820c:	d10a      	bne.n	8008224 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800820e:	4b7f      	ldr	r3, [pc, #508]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008210:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008212:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800821a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800821c:	4a7b      	ldr	r2, [pc, #492]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800821e:	430b      	orrs	r3, r1
 8008220:	6513      	str	r3, [r2, #80]	@ 0x50
 8008222:	e003      	b.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008224:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008228:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800822c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008234:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008238:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800823c:	2300      	movs	r3, #0
 800823e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008242:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8008246:	460b      	mov	r3, r1
 8008248:	4313      	orrs	r3, r2
 800824a:	d039      	beq.n	80082c0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800824c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008250:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008252:	2b03      	cmp	r3, #3
 8008254:	d81c      	bhi.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8008256:	a201      	add	r2, pc, #4	@ (adr r2, 800825c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8008258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800825c:	08008299 	.word	0x08008299
 8008260:	0800826d 	.word	0x0800826d
 8008264:	0800827b 	.word	0x0800827b
 8008268:	08008299 	.word	0x08008299
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800826c:	4b67      	ldr	r3, [pc, #412]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800826e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008270:	4a66      	ldr	r2, [pc, #408]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008272:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008276:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008278:	e00f      	b.n	800829a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800827a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800827e:	3308      	adds	r3, #8
 8008280:	2102      	movs	r1, #2
 8008282:	4618      	mov	r0, r3
 8008284:	f001 ffd4 	bl	800a230 <RCCEx_PLL2_Config>
 8008288:	4603      	mov	r3, r0
 800828a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800828e:	e004      	b.n	800829a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008290:	2301      	movs	r3, #1
 8008292:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008296:	e000      	b.n	800829a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8008298:	bf00      	nop
    }

    if (ret == HAL_OK)
 800829a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d10a      	bne.n	80082b8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80082a2:	4b5a      	ldr	r3, [pc, #360]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80082a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80082a6:	f023 0103 	bic.w	r1, r3, #3
 80082aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082b0:	4a56      	ldr	r2, [pc, #344]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80082b2:	430b      	orrs	r3, r1
 80082b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80082b6:	e003      	b.n	80082c0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80082c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082c8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80082cc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80082d0:	2300      	movs	r3, #0
 80082d2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80082d6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80082da:	460b      	mov	r3, r1
 80082dc:	4313      	orrs	r3, r2
 80082de:	f000 809f 	beq.w	8008420 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80082e2:	4b4b      	ldr	r3, [pc, #300]	@ (8008410 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	4a4a      	ldr	r2, [pc, #296]	@ (8008410 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80082e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80082ec:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80082ee:	f7f9 fa45 	bl	800177c <HAL_GetTick>
 80082f2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80082f6:	e00b      	b.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80082f8:	f7f9 fa40 	bl	800177c <HAL_GetTick>
 80082fc:	4602      	mov	r2, r0
 80082fe:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8008302:	1ad3      	subs	r3, r2, r3
 8008304:	2b64      	cmp	r3, #100	@ 0x64
 8008306:	d903      	bls.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8008308:	2303      	movs	r3, #3
 800830a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800830e:	e005      	b.n	800831c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008310:	4b3f      	ldr	r3, [pc, #252]	@ (8008410 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008318:	2b00      	cmp	r3, #0
 800831a:	d0ed      	beq.n	80082f8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800831c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008320:	2b00      	cmp	r3, #0
 8008322:	d179      	bne.n	8008418 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008324:	4b39      	ldr	r3, [pc, #228]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008326:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008328:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800832c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008330:	4053      	eors	r3, r2
 8008332:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008336:	2b00      	cmp	r3, #0
 8008338:	d015      	beq.n	8008366 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800833a:	4b34      	ldr	r3, [pc, #208]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800833c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800833e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008342:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008346:	4b31      	ldr	r3, [pc, #196]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008348:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800834a:	4a30      	ldr	r2, [pc, #192]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800834c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008350:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008352:	4b2e      	ldr	r3, [pc, #184]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008354:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008356:	4a2d      	ldr	r2, [pc, #180]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008358:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800835c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800835e:	4a2b      	ldr	r2, [pc, #172]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008360:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8008364:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800836a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800836e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008372:	d118      	bne.n	80083a6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008374:	f7f9 fa02 	bl	800177c <HAL_GetTick>
 8008378:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800837c:	e00d      	b.n	800839a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800837e:	f7f9 f9fd 	bl	800177c <HAL_GetTick>
 8008382:	4602      	mov	r2, r0
 8008384:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8008388:	1ad2      	subs	r2, r2, r3
 800838a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800838e:	429a      	cmp	r2, r3
 8008390:	d903      	bls.n	800839a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8008392:	2303      	movs	r3, #3
 8008394:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8008398:	e005      	b.n	80083a6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800839a:	4b1c      	ldr	r3, [pc, #112]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800839c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800839e:	f003 0302 	and.w	r3, r3, #2
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d0eb      	beq.n	800837e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80083a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d129      	bne.n	8008402 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80083ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083b2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80083b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80083ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80083be:	d10e      	bne.n	80083de <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80083c0:	4b12      	ldr	r3, [pc, #72]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80083c2:	691b      	ldr	r3, [r3, #16]
 80083c4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80083c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083cc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80083d0:	091a      	lsrs	r2, r3, #4
 80083d2:	4b10      	ldr	r3, [pc, #64]	@ (8008414 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80083d4:	4013      	ands	r3, r2
 80083d6:	4a0d      	ldr	r2, [pc, #52]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80083d8:	430b      	orrs	r3, r1
 80083da:	6113      	str	r3, [r2, #16]
 80083dc:	e005      	b.n	80083ea <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80083de:	4b0b      	ldr	r3, [pc, #44]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80083e0:	691b      	ldr	r3, [r3, #16]
 80083e2:	4a0a      	ldr	r2, [pc, #40]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80083e4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80083e8:	6113      	str	r3, [r2, #16]
 80083ea:	4b08      	ldr	r3, [pc, #32]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80083ec:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80083ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083f2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80083f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80083fa:	4a04      	ldr	r2, [pc, #16]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80083fc:	430b      	orrs	r3, r1
 80083fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8008400:	e00e      	b.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008402:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008406:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800840a:	e009      	b.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800840c:	58024400 	.word	0x58024400
 8008410:	58024800 	.word	0x58024800
 8008414:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008418:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800841c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008428:	f002 0301 	and.w	r3, r2, #1
 800842c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008430:	2300      	movs	r3, #0
 8008432:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008436:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800843a:	460b      	mov	r3, r1
 800843c:	4313      	orrs	r3, r2
 800843e:	f000 8089 	beq.w	8008554 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8008442:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008446:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008448:	2b28      	cmp	r3, #40	@ 0x28
 800844a:	d86b      	bhi.n	8008524 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800844c:	a201      	add	r2, pc, #4	@ (adr r2, 8008454 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800844e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008452:	bf00      	nop
 8008454:	0800852d 	.word	0x0800852d
 8008458:	08008525 	.word	0x08008525
 800845c:	08008525 	.word	0x08008525
 8008460:	08008525 	.word	0x08008525
 8008464:	08008525 	.word	0x08008525
 8008468:	08008525 	.word	0x08008525
 800846c:	08008525 	.word	0x08008525
 8008470:	08008525 	.word	0x08008525
 8008474:	080084f9 	.word	0x080084f9
 8008478:	08008525 	.word	0x08008525
 800847c:	08008525 	.word	0x08008525
 8008480:	08008525 	.word	0x08008525
 8008484:	08008525 	.word	0x08008525
 8008488:	08008525 	.word	0x08008525
 800848c:	08008525 	.word	0x08008525
 8008490:	08008525 	.word	0x08008525
 8008494:	0800850f 	.word	0x0800850f
 8008498:	08008525 	.word	0x08008525
 800849c:	08008525 	.word	0x08008525
 80084a0:	08008525 	.word	0x08008525
 80084a4:	08008525 	.word	0x08008525
 80084a8:	08008525 	.word	0x08008525
 80084ac:	08008525 	.word	0x08008525
 80084b0:	08008525 	.word	0x08008525
 80084b4:	0800852d 	.word	0x0800852d
 80084b8:	08008525 	.word	0x08008525
 80084bc:	08008525 	.word	0x08008525
 80084c0:	08008525 	.word	0x08008525
 80084c4:	08008525 	.word	0x08008525
 80084c8:	08008525 	.word	0x08008525
 80084cc:	08008525 	.word	0x08008525
 80084d0:	08008525 	.word	0x08008525
 80084d4:	0800852d 	.word	0x0800852d
 80084d8:	08008525 	.word	0x08008525
 80084dc:	08008525 	.word	0x08008525
 80084e0:	08008525 	.word	0x08008525
 80084e4:	08008525 	.word	0x08008525
 80084e8:	08008525 	.word	0x08008525
 80084ec:	08008525 	.word	0x08008525
 80084f0:	08008525 	.word	0x08008525
 80084f4:	0800852d 	.word	0x0800852d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80084f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084fc:	3308      	adds	r3, #8
 80084fe:	2101      	movs	r1, #1
 8008500:	4618      	mov	r0, r3
 8008502:	f001 fe95 	bl	800a230 <RCCEx_PLL2_Config>
 8008506:	4603      	mov	r3, r0
 8008508:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800850c:	e00f      	b.n	800852e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800850e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008512:	3328      	adds	r3, #40	@ 0x28
 8008514:	2101      	movs	r1, #1
 8008516:	4618      	mov	r0, r3
 8008518:	f001 ff3c 	bl	800a394 <RCCEx_PLL3_Config>
 800851c:	4603      	mov	r3, r0
 800851e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008522:	e004      	b.n	800852e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008524:	2301      	movs	r3, #1
 8008526:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800852a:	e000      	b.n	800852e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800852c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800852e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008532:	2b00      	cmp	r3, #0
 8008534:	d10a      	bne.n	800854c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008536:	4bbf      	ldr	r3, [pc, #764]	@ (8008834 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008538:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800853a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800853e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008542:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008544:	4abb      	ldr	r2, [pc, #748]	@ (8008834 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008546:	430b      	orrs	r3, r1
 8008548:	6553      	str	r3, [r2, #84]	@ 0x54
 800854a:	e003      	b.n	8008554 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800854c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008550:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008554:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800855c:	f002 0302 	and.w	r3, r2, #2
 8008560:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008564:	2300      	movs	r3, #0
 8008566:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800856a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800856e:	460b      	mov	r3, r1
 8008570:	4313      	orrs	r3, r2
 8008572:	d041      	beq.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8008574:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008578:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800857a:	2b05      	cmp	r3, #5
 800857c:	d824      	bhi.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800857e:	a201      	add	r2, pc, #4	@ (adr r2, 8008584 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8008580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008584:	080085d1 	.word	0x080085d1
 8008588:	0800859d 	.word	0x0800859d
 800858c:	080085b3 	.word	0x080085b3
 8008590:	080085d1 	.word	0x080085d1
 8008594:	080085d1 	.word	0x080085d1
 8008598:	080085d1 	.word	0x080085d1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800859c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085a0:	3308      	adds	r3, #8
 80085a2:	2101      	movs	r1, #1
 80085a4:	4618      	mov	r0, r3
 80085a6:	f001 fe43 	bl	800a230 <RCCEx_PLL2_Config>
 80085aa:	4603      	mov	r3, r0
 80085ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80085b0:	e00f      	b.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80085b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085b6:	3328      	adds	r3, #40	@ 0x28
 80085b8:	2101      	movs	r1, #1
 80085ba:	4618      	mov	r0, r3
 80085bc:	f001 feea 	bl	800a394 <RCCEx_PLL3_Config>
 80085c0:	4603      	mov	r3, r0
 80085c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80085c6:	e004      	b.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80085c8:	2301      	movs	r3, #1
 80085ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80085ce:	e000      	b.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80085d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80085d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d10a      	bne.n	80085f0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80085da:	4b96      	ldr	r3, [pc, #600]	@ (8008834 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80085dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085de:	f023 0107 	bic.w	r1, r3, #7
 80085e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80085e8:	4a92      	ldr	r2, [pc, #584]	@ (8008834 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80085ea:	430b      	orrs	r3, r1
 80085ec:	6553      	str	r3, [r2, #84]	@ 0x54
 80085ee:	e003      	b.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80085f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008600:	f002 0304 	and.w	r3, r2, #4
 8008604:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008608:	2300      	movs	r3, #0
 800860a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800860e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8008612:	460b      	mov	r3, r1
 8008614:	4313      	orrs	r3, r2
 8008616:	d044      	beq.n	80086a2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8008618:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800861c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008620:	2b05      	cmp	r3, #5
 8008622:	d825      	bhi.n	8008670 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8008624:	a201      	add	r2, pc, #4	@ (adr r2, 800862c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8008626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800862a:	bf00      	nop
 800862c:	08008679 	.word	0x08008679
 8008630:	08008645 	.word	0x08008645
 8008634:	0800865b 	.word	0x0800865b
 8008638:	08008679 	.word	0x08008679
 800863c:	08008679 	.word	0x08008679
 8008640:	08008679 	.word	0x08008679
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008648:	3308      	adds	r3, #8
 800864a:	2101      	movs	r1, #1
 800864c:	4618      	mov	r0, r3
 800864e:	f001 fdef 	bl	800a230 <RCCEx_PLL2_Config>
 8008652:	4603      	mov	r3, r0
 8008654:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008658:	e00f      	b.n	800867a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800865a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800865e:	3328      	adds	r3, #40	@ 0x28
 8008660:	2101      	movs	r1, #1
 8008662:	4618      	mov	r0, r3
 8008664:	f001 fe96 	bl	800a394 <RCCEx_PLL3_Config>
 8008668:	4603      	mov	r3, r0
 800866a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800866e:	e004      	b.n	800867a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008670:	2301      	movs	r3, #1
 8008672:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008676:	e000      	b.n	800867a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8008678:	bf00      	nop
    }

    if (ret == HAL_OK)
 800867a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800867e:	2b00      	cmp	r3, #0
 8008680:	d10b      	bne.n	800869a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008682:	4b6c      	ldr	r3, [pc, #432]	@ (8008834 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008684:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008686:	f023 0107 	bic.w	r1, r3, #7
 800868a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800868e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008692:	4a68      	ldr	r2, [pc, #416]	@ (8008834 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008694:	430b      	orrs	r3, r1
 8008696:	6593      	str	r3, [r2, #88]	@ 0x58
 8008698:	e003      	b.n	80086a2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800869a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800869e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80086a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086aa:	f002 0320 	and.w	r3, r2, #32
 80086ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80086b2:	2300      	movs	r3, #0
 80086b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80086b8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80086bc:	460b      	mov	r3, r1
 80086be:	4313      	orrs	r3, r2
 80086c0:	d055      	beq.n	800876e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80086c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80086ce:	d033      	beq.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80086d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80086d4:	d82c      	bhi.n	8008730 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80086d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086da:	d02f      	beq.n	800873c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80086dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086e0:	d826      	bhi.n	8008730 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80086e2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80086e6:	d02b      	beq.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80086e8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80086ec:	d820      	bhi.n	8008730 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80086ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086f2:	d012      	beq.n	800871a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80086f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086f8:	d81a      	bhi.n	8008730 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d022      	beq.n	8008744 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80086fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008702:	d115      	bne.n	8008730 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008704:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008708:	3308      	adds	r3, #8
 800870a:	2100      	movs	r1, #0
 800870c:	4618      	mov	r0, r3
 800870e:	f001 fd8f 	bl	800a230 <RCCEx_PLL2_Config>
 8008712:	4603      	mov	r3, r0
 8008714:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008718:	e015      	b.n	8008746 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800871a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800871e:	3328      	adds	r3, #40	@ 0x28
 8008720:	2102      	movs	r1, #2
 8008722:	4618      	mov	r0, r3
 8008724:	f001 fe36 	bl	800a394 <RCCEx_PLL3_Config>
 8008728:	4603      	mov	r3, r0
 800872a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800872e:	e00a      	b.n	8008746 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008730:	2301      	movs	r3, #1
 8008732:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008736:	e006      	b.n	8008746 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008738:	bf00      	nop
 800873a:	e004      	b.n	8008746 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800873c:	bf00      	nop
 800873e:	e002      	b.n	8008746 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008740:	bf00      	nop
 8008742:	e000      	b.n	8008746 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008744:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008746:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800874a:	2b00      	cmp	r3, #0
 800874c:	d10b      	bne.n	8008766 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800874e:	4b39      	ldr	r3, [pc, #228]	@ (8008834 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008752:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008756:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800875a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800875e:	4a35      	ldr	r2, [pc, #212]	@ (8008834 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008760:	430b      	orrs	r3, r1
 8008762:	6553      	str	r3, [r2, #84]	@ 0x54
 8008764:	e003      	b.n	800876e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008766:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800876a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800876e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008776:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800877a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800877e:	2300      	movs	r3, #0
 8008780:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008784:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8008788:	460b      	mov	r3, r1
 800878a:	4313      	orrs	r3, r2
 800878c:	d058      	beq.n	8008840 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800878e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008792:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008796:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800879a:	d033      	beq.n	8008804 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800879c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80087a0:	d82c      	bhi.n	80087fc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80087a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087a6:	d02f      	beq.n	8008808 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80087a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087ac:	d826      	bhi.n	80087fc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80087ae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80087b2:	d02b      	beq.n	800880c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80087b4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80087b8:	d820      	bhi.n	80087fc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80087ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80087be:	d012      	beq.n	80087e6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80087c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80087c4:	d81a      	bhi.n	80087fc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d022      	beq.n	8008810 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80087ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087ce:	d115      	bne.n	80087fc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80087d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087d4:	3308      	adds	r3, #8
 80087d6:	2100      	movs	r1, #0
 80087d8:	4618      	mov	r0, r3
 80087da:	f001 fd29 	bl	800a230 <RCCEx_PLL2_Config>
 80087de:	4603      	mov	r3, r0
 80087e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80087e4:	e015      	b.n	8008812 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80087e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087ea:	3328      	adds	r3, #40	@ 0x28
 80087ec:	2102      	movs	r1, #2
 80087ee:	4618      	mov	r0, r3
 80087f0:	f001 fdd0 	bl	800a394 <RCCEx_PLL3_Config>
 80087f4:	4603      	mov	r3, r0
 80087f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80087fa:	e00a      	b.n	8008812 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80087fc:	2301      	movs	r3, #1
 80087fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008802:	e006      	b.n	8008812 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008804:	bf00      	nop
 8008806:	e004      	b.n	8008812 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008808:	bf00      	nop
 800880a:	e002      	b.n	8008812 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800880c:	bf00      	nop
 800880e:	e000      	b.n	8008812 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008810:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008812:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008816:	2b00      	cmp	r3, #0
 8008818:	d10e      	bne.n	8008838 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800881a:	4b06      	ldr	r3, [pc, #24]	@ (8008834 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800881c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800881e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8008822:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008826:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800882a:	4a02      	ldr	r2, [pc, #8]	@ (8008834 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800882c:	430b      	orrs	r3, r1
 800882e:	6593      	str	r3, [r2, #88]	@ 0x58
 8008830:	e006      	b.n	8008840 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8008832:	bf00      	nop
 8008834:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008838:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800883c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008840:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008848:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800884c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008850:	2300      	movs	r3, #0
 8008852:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008856:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800885a:	460b      	mov	r3, r1
 800885c:	4313      	orrs	r3, r2
 800885e:	d055      	beq.n	800890c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8008860:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008864:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008868:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800886c:	d033      	beq.n	80088d6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800886e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008872:	d82c      	bhi.n	80088ce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008874:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008878:	d02f      	beq.n	80088da <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800887a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800887e:	d826      	bhi.n	80088ce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008880:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008884:	d02b      	beq.n	80088de <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8008886:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800888a:	d820      	bhi.n	80088ce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800888c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008890:	d012      	beq.n	80088b8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8008892:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008896:	d81a      	bhi.n	80088ce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008898:	2b00      	cmp	r3, #0
 800889a:	d022      	beq.n	80088e2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800889c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80088a0:	d115      	bne.n	80088ce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80088a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088a6:	3308      	adds	r3, #8
 80088a8:	2100      	movs	r1, #0
 80088aa:	4618      	mov	r0, r3
 80088ac:	f001 fcc0 	bl	800a230 <RCCEx_PLL2_Config>
 80088b0:	4603      	mov	r3, r0
 80088b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80088b6:	e015      	b.n	80088e4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80088b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088bc:	3328      	adds	r3, #40	@ 0x28
 80088be:	2102      	movs	r1, #2
 80088c0:	4618      	mov	r0, r3
 80088c2:	f001 fd67 	bl	800a394 <RCCEx_PLL3_Config>
 80088c6:	4603      	mov	r3, r0
 80088c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80088cc:	e00a      	b.n	80088e4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80088ce:	2301      	movs	r3, #1
 80088d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80088d4:	e006      	b.n	80088e4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80088d6:	bf00      	nop
 80088d8:	e004      	b.n	80088e4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80088da:	bf00      	nop
 80088dc:	e002      	b.n	80088e4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80088de:	bf00      	nop
 80088e0:	e000      	b.n	80088e4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80088e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80088e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d10b      	bne.n	8008904 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80088ec:	4ba1      	ldr	r3, [pc, #644]	@ (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80088ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088f0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80088f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088f8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80088fc:	4a9d      	ldr	r2, [pc, #628]	@ (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80088fe:	430b      	orrs	r3, r1
 8008900:	6593      	str	r3, [r2, #88]	@ 0x58
 8008902:	e003      	b.n	800890c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008904:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008908:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800890c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008914:	f002 0308 	and.w	r3, r2, #8
 8008918:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800891c:	2300      	movs	r3, #0
 800891e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008922:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008926:	460b      	mov	r3, r1
 8008928:	4313      	orrs	r3, r2
 800892a:	d01e      	beq.n	800896a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800892c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008930:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008934:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008938:	d10c      	bne.n	8008954 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800893a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800893e:	3328      	adds	r3, #40	@ 0x28
 8008940:	2102      	movs	r1, #2
 8008942:	4618      	mov	r0, r3
 8008944:	f001 fd26 	bl	800a394 <RCCEx_PLL3_Config>
 8008948:	4603      	mov	r3, r0
 800894a:	2b00      	cmp	r3, #0
 800894c:	d002      	beq.n	8008954 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800894e:	2301      	movs	r3, #1
 8008950:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008954:	4b87      	ldr	r3, [pc, #540]	@ (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008956:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008958:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800895c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008960:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008964:	4a83      	ldr	r2, [pc, #524]	@ (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008966:	430b      	orrs	r3, r1
 8008968:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800896a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800896e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008972:	f002 0310 	and.w	r3, r2, #16
 8008976:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800897a:	2300      	movs	r3, #0
 800897c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008980:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8008984:	460b      	mov	r3, r1
 8008986:	4313      	orrs	r3, r2
 8008988:	d01e      	beq.n	80089c8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800898a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800898e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008992:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008996:	d10c      	bne.n	80089b2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800899c:	3328      	adds	r3, #40	@ 0x28
 800899e:	2102      	movs	r1, #2
 80089a0:	4618      	mov	r0, r3
 80089a2:	f001 fcf7 	bl	800a394 <RCCEx_PLL3_Config>
 80089a6:	4603      	mov	r3, r0
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d002      	beq.n	80089b2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80089ac:	2301      	movs	r3, #1
 80089ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80089b2:	4b70      	ldr	r3, [pc, #448]	@ (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80089b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089b6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80089ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80089c2:	4a6c      	ldr	r2, [pc, #432]	@ (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80089c4:	430b      	orrs	r3, r1
 80089c6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80089c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089d0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80089d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80089d8:	2300      	movs	r3, #0
 80089da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80089de:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80089e2:	460b      	mov	r3, r1
 80089e4:	4313      	orrs	r3, r2
 80089e6:	d03e      	beq.n	8008a66 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80089e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089ec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80089f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089f4:	d022      	beq.n	8008a3c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80089f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089fa:	d81b      	bhi.n	8008a34 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d003      	beq.n	8008a08 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8008a00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a04:	d00b      	beq.n	8008a1e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8008a06:	e015      	b.n	8008a34 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a0c:	3308      	adds	r3, #8
 8008a0e:	2100      	movs	r1, #0
 8008a10:	4618      	mov	r0, r3
 8008a12:	f001 fc0d 	bl	800a230 <RCCEx_PLL2_Config>
 8008a16:	4603      	mov	r3, r0
 8008a18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008a1c:	e00f      	b.n	8008a3e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a22:	3328      	adds	r3, #40	@ 0x28
 8008a24:	2102      	movs	r1, #2
 8008a26:	4618      	mov	r0, r3
 8008a28:	f001 fcb4 	bl	800a394 <RCCEx_PLL3_Config>
 8008a2c:	4603      	mov	r3, r0
 8008a2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008a32:	e004      	b.n	8008a3e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008a34:	2301      	movs	r3, #1
 8008a36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008a3a:	e000      	b.n	8008a3e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8008a3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d10b      	bne.n	8008a5e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008a46:	4b4b      	ldr	r3, [pc, #300]	@ (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a4a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8008a4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a52:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008a56:	4a47      	ldr	r2, [pc, #284]	@ (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008a58:	430b      	orrs	r3, r1
 8008a5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8008a5c:	e003      	b.n	8008a66 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008a62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a6e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008a72:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008a74:	2300      	movs	r3, #0
 8008a76:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008a78:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8008a7c:	460b      	mov	r3, r1
 8008a7e:	4313      	orrs	r3, r2
 8008a80:	d03b      	beq.n	8008afa <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8008a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a8a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008a8e:	d01f      	beq.n	8008ad0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8008a90:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008a94:	d818      	bhi.n	8008ac8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8008a96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008a9a:	d003      	beq.n	8008aa4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8008a9c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008aa0:	d007      	beq.n	8008ab2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8008aa2:	e011      	b.n	8008ac8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008aa4:	4b33      	ldr	r3, [pc, #204]	@ (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aa8:	4a32      	ldr	r2, [pc, #200]	@ (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008aaa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008aae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8008ab0:	e00f      	b.n	8008ad2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008ab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ab6:	3328      	adds	r3, #40	@ 0x28
 8008ab8:	2101      	movs	r1, #1
 8008aba:	4618      	mov	r0, r3
 8008abc:	f001 fc6a 	bl	800a394 <RCCEx_PLL3_Config>
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8008ac6:	e004      	b.n	8008ad2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008ac8:	2301      	movs	r3, #1
 8008aca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008ace:	e000      	b.n	8008ad2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8008ad0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ad2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d10b      	bne.n	8008af2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008ada:	4b26      	ldr	r3, [pc, #152]	@ (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008adc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ade:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008ae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008aea:	4a22      	ldr	r2, [pc, #136]	@ (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008aec:	430b      	orrs	r3, r1
 8008aee:	6553      	str	r3, [r2, #84]	@ 0x54
 8008af0:	e003      	b.n	8008afa <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008af2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008af6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b02:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8008b06:	673b      	str	r3, [r7, #112]	@ 0x70
 8008b08:	2300      	movs	r3, #0
 8008b0a:	677b      	str	r3, [r7, #116]	@ 0x74
 8008b0c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008b10:	460b      	mov	r3, r1
 8008b12:	4313      	orrs	r3, r2
 8008b14:	d034      	beq.n	8008b80 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8008b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d003      	beq.n	8008b28 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8008b20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b24:	d007      	beq.n	8008b36 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8008b26:	e011      	b.n	8008b4c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008b28:	4b12      	ldr	r3, [pc, #72]	@ (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b2c:	4a11      	ldr	r2, [pc, #68]	@ (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008b2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008b32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008b34:	e00e      	b.n	8008b54 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008b36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b3a:	3308      	adds	r3, #8
 8008b3c:	2102      	movs	r1, #2
 8008b3e:	4618      	mov	r0, r3
 8008b40:	f001 fb76 	bl	800a230 <RCCEx_PLL2_Config>
 8008b44:	4603      	mov	r3, r0
 8008b46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008b4a:	e003      	b.n	8008b54 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008b52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d10d      	bne.n	8008b78 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008b5c:	4b05      	ldr	r3, [pc, #20]	@ (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008b5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b60:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008b64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b6a:	4a02      	ldr	r2, [pc, #8]	@ (8008b74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008b6c:	430b      	orrs	r3, r1
 8008b6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008b70:	e006      	b.n	8008b80 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8008b72:	bf00      	nop
 8008b74:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b7c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008b80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b88:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008b8c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008b8e:	2300      	movs	r3, #0
 8008b90:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008b92:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008b96:	460b      	mov	r3, r1
 8008b98:	4313      	orrs	r3, r2
 8008b9a:	d00c      	beq.n	8008bb6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008b9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ba0:	3328      	adds	r3, #40	@ 0x28
 8008ba2:	2102      	movs	r1, #2
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	f001 fbf5 	bl	800a394 <RCCEx_PLL3_Config>
 8008baa:	4603      	mov	r3, r0
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d002      	beq.n	8008bb6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8008bb0:	2301      	movs	r3, #1
 8008bb2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008bb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bbe:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8008bc2:	663b      	str	r3, [r7, #96]	@ 0x60
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	667b      	str	r3, [r7, #100]	@ 0x64
 8008bc8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008bcc:	460b      	mov	r3, r1
 8008bce:	4313      	orrs	r3, r2
 8008bd0:	d038      	beq.n	8008c44 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8008bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008bda:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008bde:	d018      	beq.n	8008c12 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8008be0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008be4:	d811      	bhi.n	8008c0a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008be6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bea:	d014      	beq.n	8008c16 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8008bec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bf0:	d80b      	bhi.n	8008c0a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d011      	beq.n	8008c1a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8008bf6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008bfa:	d106      	bne.n	8008c0a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008bfc:	4bc3      	ldr	r3, [pc, #780]	@ (8008f0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c00:	4ac2      	ldr	r2, [pc, #776]	@ (8008f0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008c02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008c06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8008c08:	e008      	b.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008c10:	e004      	b.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008c12:	bf00      	nop
 8008c14:	e002      	b.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008c16:	bf00      	nop
 8008c18:	e000      	b.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008c1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008c1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d10b      	bne.n	8008c3c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008c24:	4bb9      	ldr	r3, [pc, #740]	@ (8008f0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008c26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c28:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008c2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c34:	4ab5      	ldr	r2, [pc, #724]	@ (8008f0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008c36:	430b      	orrs	r3, r1
 8008c38:	6553      	str	r3, [r2, #84]	@ 0x54
 8008c3a:	e003      	b.n	8008c44 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008c44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c4c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008c50:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008c52:	2300      	movs	r3, #0
 8008c54:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008c56:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008c5a:	460b      	mov	r3, r1
 8008c5c:	4313      	orrs	r3, r2
 8008c5e:	d009      	beq.n	8008c74 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008c60:	4baa      	ldr	r3, [pc, #680]	@ (8008f0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008c62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c64:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008c68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c6e:	4aa7      	ldr	r2, [pc, #668]	@ (8008f0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008c70:	430b      	orrs	r3, r1
 8008c72:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8008c74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c7c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8008c80:	653b      	str	r3, [r7, #80]	@ 0x50
 8008c82:	2300      	movs	r3, #0
 8008c84:	657b      	str	r3, [r7, #84]	@ 0x54
 8008c86:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008c8a:	460b      	mov	r3, r1
 8008c8c:	4313      	orrs	r3, r2
 8008c8e:	d00a      	beq.n	8008ca6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008c90:	4b9e      	ldr	r3, [pc, #632]	@ (8008f0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008c92:	691b      	ldr	r3, [r3, #16]
 8008c94:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8008c98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c9c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008ca0:	4a9a      	ldr	r2, [pc, #616]	@ (8008f0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008ca2:	430b      	orrs	r3, r1
 8008ca4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cae:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008cb2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008cb8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008cbc:	460b      	mov	r3, r1
 8008cbe:	4313      	orrs	r3, r2
 8008cc0:	d009      	beq.n	8008cd6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008cc2:	4b92      	ldr	r3, [pc, #584]	@ (8008f0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008cc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008cc6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8008cca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008cd0:	4a8e      	ldr	r2, [pc, #568]	@ (8008f0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008cd2:	430b      	orrs	r3, r1
 8008cd4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008cd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cde:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008ce2:	643b      	str	r3, [r7, #64]	@ 0x40
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ce8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008cec:	460b      	mov	r3, r1
 8008cee:	4313      	orrs	r3, r2
 8008cf0:	d00e      	beq.n	8008d10 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008cf2:	4b86      	ldr	r3, [pc, #536]	@ (8008f0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008cf4:	691b      	ldr	r3, [r3, #16]
 8008cf6:	4a85      	ldr	r2, [pc, #532]	@ (8008f0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008cf8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008cfc:	6113      	str	r3, [r2, #16]
 8008cfe:	4b83      	ldr	r3, [pc, #524]	@ (8008f0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008d00:	6919      	ldr	r1, [r3, #16]
 8008d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d06:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008d0a:	4a80      	ldr	r2, [pc, #512]	@ (8008f0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008d0c:	430b      	orrs	r3, r1
 8008d0e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008d10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d18:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8008d1c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008d1e:	2300      	movs	r3, #0
 8008d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008d22:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008d26:	460b      	mov	r3, r1
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	d009      	beq.n	8008d40 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008d2c:	4b77      	ldr	r3, [pc, #476]	@ (8008f0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008d2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d30:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008d34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d3a:	4a74      	ldr	r2, [pc, #464]	@ (8008f0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008d3c:	430b      	orrs	r3, r1
 8008d3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008d40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d48:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008d4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d4e:	2300      	movs	r3, #0
 8008d50:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d52:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008d56:	460b      	mov	r3, r1
 8008d58:	4313      	orrs	r3, r2
 8008d5a:	d00a      	beq.n	8008d72 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008d5c:	4b6b      	ldr	r3, [pc, #428]	@ (8008f0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008d5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d60:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008d64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008d6c:	4a67      	ldr	r2, [pc, #412]	@ (8008f0c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008d6e:	430b      	orrs	r3, r1
 8008d70:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d7a:	2100      	movs	r1, #0
 8008d7c:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008d7e:	f003 0301 	and.w	r3, r3, #1
 8008d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d84:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008d88:	460b      	mov	r3, r1
 8008d8a:	4313      	orrs	r3, r2
 8008d8c:	d011      	beq.n	8008db2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d92:	3308      	adds	r3, #8
 8008d94:	2100      	movs	r1, #0
 8008d96:	4618      	mov	r0, r3
 8008d98:	f001 fa4a 	bl	800a230 <RCCEx_PLL2_Config>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008da2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d003      	beq.n	8008db2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008daa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008dae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008db2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dba:	2100      	movs	r1, #0
 8008dbc:	6239      	str	r1, [r7, #32]
 8008dbe:	f003 0302 	and.w	r3, r3, #2
 8008dc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8008dc4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008dc8:	460b      	mov	r3, r1
 8008dca:	4313      	orrs	r3, r2
 8008dcc:	d011      	beq.n	8008df2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008dce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008dd2:	3308      	adds	r3, #8
 8008dd4:	2101      	movs	r1, #1
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	f001 fa2a 	bl	800a230 <RCCEx_PLL2_Config>
 8008ddc:	4603      	mov	r3, r0
 8008dde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008de2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d003      	beq.n	8008df2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008dea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008dee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008df2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dfa:	2100      	movs	r1, #0
 8008dfc:	61b9      	str	r1, [r7, #24]
 8008dfe:	f003 0304 	and.w	r3, r3, #4
 8008e02:	61fb      	str	r3, [r7, #28]
 8008e04:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008e08:	460b      	mov	r3, r1
 8008e0a:	4313      	orrs	r3, r2
 8008e0c:	d011      	beq.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e12:	3308      	adds	r3, #8
 8008e14:	2102      	movs	r1, #2
 8008e16:	4618      	mov	r0, r3
 8008e18:	f001 fa0a 	bl	800a230 <RCCEx_PLL2_Config>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008e22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d003      	beq.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e3a:	2100      	movs	r1, #0
 8008e3c:	6139      	str	r1, [r7, #16]
 8008e3e:	f003 0308 	and.w	r3, r3, #8
 8008e42:	617b      	str	r3, [r7, #20]
 8008e44:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008e48:	460b      	mov	r3, r1
 8008e4a:	4313      	orrs	r3, r2
 8008e4c:	d011      	beq.n	8008e72 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008e4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e52:	3328      	adds	r3, #40	@ 0x28
 8008e54:	2100      	movs	r1, #0
 8008e56:	4618      	mov	r0, r3
 8008e58:	f001 fa9c 	bl	800a394 <RCCEx_PLL3_Config>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8008e62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d003      	beq.n	8008e72 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e7a:	2100      	movs	r1, #0
 8008e7c:	60b9      	str	r1, [r7, #8]
 8008e7e:	f003 0310 	and.w	r3, r3, #16
 8008e82:	60fb      	str	r3, [r7, #12]
 8008e84:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008e88:	460b      	mov	r3, r1
 8008e8a:	4313      	orrs	r3, r2
 8008e8c:	d011      	beq.n	8008eb2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008e8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e92:	3328      	adds	r3, #40	@ 0x28
 8008e94:	2101      	movs	r1, #1
 8008e96:	4618      	mov	r0, r3
 8008e98:	f001 fa7c 	bl	800a394 <RCCEx_PLL3_Config>
 8008e9c:	4603      	mov	r3, r0
 8008e9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008ea2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d003      	beq.n	8008eb2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008eaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008eae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eba:	2100      	movs	r1, #0
 8008ebc:	6039      	str	r1, [r7, #0]
 8008ebe:	f003 0320 	and.w	r3, r3, #32
 8008ec2:	607b      	str	r3, [r7, #4]
 8008ec4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008ec8:	460b      	mov	r3, r1
 8008eca:	4313      	orrs	r3, r2
 8008ecc:	d011      	beq.n	8008ef2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008ece:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ed2:	3328      	adds	r3, #40	@ 0x28
 8008ed4:	2102      	movs	r1, #2
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	f001 fa5c 	bl	800a394 <RCCEx_PLL3_Config>
 8008edc:	4603      	mov	r3, r0
 8008ede:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008ee2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d003      	beq.n	8008ef2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008eea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008eee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8008ef2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d101      	bne.n	8008efe <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8008efa:	2300      	movs	r3, #0
 8008efc:	e000      	b.n	8008f00 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8008efe:	2301      	movs	r3, #1
}
 8008f00:	4618      	mov	r0, r3
 8008f02:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8008f06:	46bd      	mov	sp, r7
 8008f08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f0c:	58024400 	.word	0x58024400

08008f10 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b090      	sub	sp, #64	@ 0x40
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008f1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f1e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8008f22:	430b      	orrs	r3, r1
 8008f24:	f040 8094 	bne.w	8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8008f28:	4b9e      	ldr	r3, [pc, #632]	@ (80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008f2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f2c:	f003 0307 	and.w	r3, r3, #7
 8008f30:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f34:	2b04      	cmp	r3, #4
 8008f36:	f200 8087 	bhi.w	8009048 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8008f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8008f40 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8008f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f40:	08008f55 	.word	0x08008f55
 8008f44:	08008f7d 	.word	0x08008f7d
 8008f48:	08008fa5 	.word	0x08008fa5
 8008f4c:	08009041 	.word	0x08009041
 8008f50:	08008fcd 	.word	0x08008fcd
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008f54:	4b93      	ldr	r3, [pc, #588]	@ (80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f5c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008f60:	d108      	bne.n	8008f74 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008f62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008f66:	4618      	mov	r0, r3
 8008f68:	f001 f810 	bl	8009f8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008f70:	f000 bd45 	b.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008f74:	2300      	movs	r3, #0
 8008f76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f78:	f000 bd41 	b.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008f7c:	4b89      	ldr	r3, [pc, #548]	@ (80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008f88:	d108      	bne.n	8008f9c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f8a:	f107 0318 	add.w	r3, r7, #24
 8008f8e:	4618      	mov	r0, r3
 8008f90:	f000 fd54 	bl	8009a3c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008f94:	69bb      	ldr	r3, [r7, #24]
 8008f96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008f98:	f000 bd31 	b.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fa0:	f000 bd2d 	b.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008fa4:	4b7f      	ldr	r3, [pc, #508]	@ (80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008fac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008fb0:	d108      	bne.n	8008fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008fb2:	f107 030c 	add.w	r3, r7, #12
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	f000 fe94 	bl	8009ce4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008fc0:	f000 bd1d 	b.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fc8:	f000 bd19 	b.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008fcc:	4b75      	ldr	r3, [pc, #468]	@ (80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008fce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008fd0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008fd4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008fd6:	4b73      	ldr	r3, [pc, #460]	@ (80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f003 0304 	and.w	r3, r3, #4
 8008fde:	2b04      	cmp	r3, #4
 8008fe0:	d10c      	bne.n	8008ffc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8008fe2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d109      	bne.n	8008ffc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008fe8:	4b6e      	ldr	r3, [pc, #440]	@ (80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	08db      	lsrs	r3, r3, #3
 8008fee:	f003 0303 	and.w	r3, r3, #3
 8008ff2:	4a6d      	ldr	r2, [pc, #436]	@ (80091a8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008ff4:	fa22 f303 	lsr.w	r3, r2, r3
 8008ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ffa:	e01f      	b.n	800903c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008ffc:	4b69      	ldr	r3, [pc, #420]	@ (80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009004:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009008:	d106      	bne.n	8009018 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800900a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800900c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009010:	d102      	bne.n	8009018 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009012:	4b66      	ldr	r3, [pc, #408]	@ (80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8009014:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009016:	e011      	b.n	800903c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009018:	4b62      	ldr	r3, [pc, #392]	@ (80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009020:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009024:	d106      	bne.n	8009034 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8009026:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009028:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800902c:	d102      	bne.n	8009034 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800902e:	4b60      	ldr	r3, [pc, #384]	@ (80091b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8009030:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009032:	e003      	b.n	800903c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009034:	2300      	movs	r3, #0
 8009036:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009038:	f000 bce1 	b.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800903c:	f000 bcdf 	b.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009040:	4b5c      	ldr	r3, [pc, #368]	@ (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8009042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009044:	f000 bcdb 	b.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009048:	2300      	movs	r3, #0
 800904a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800904c:	f000 bcd7 	b.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8009050:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009054:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8009058:	430b      	orrs	r3, r1
 800905a:	f040 80ad 	bne.w	80091b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800905e:	4b51      	ldr	r3, [pc, #324]	@ (80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009060:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009062:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8009066:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800906a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800906e:	d056      	beq.n	800911e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8009070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009072:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009076:	f200 8090 	bhi.w	800919a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800907a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800907c:	2bc0      	cmp	r3, #192	@ 0xc0
 800907e:	f000 8088 	beq.w	8009192 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8009082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009084:	2bc0      	cmp	r3, #192	@ 0xc0
 8009086:	f200 8088 	bhi.w	800919a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800908a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800908c:	2b80      	cmp	r3, #128	@ 0x80
 800908e:	d032      	beq.n	80090f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8009090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009092:	2b80      	cmp	r3, #128	@ 0x80
 8009094:	f200 8081 	bhi.w	800919a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8009098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800909a:	2b00      	cmp	r3, #0
 800909c:	d003      	beq.n	80090a6 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800909e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a0:	2b40      	cmp	r3, #64	@ 0x40
 80090a2:	d014      	beq.n	80090ce <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 80090a4:	e079      	b.n	800919a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80090a6:	4b3f      	ldr	r3, [pc, #252]	@ (80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80090ae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80090b2:	d108      	bne.n	80090c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80090b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80090b8:	4618      	mov	r0, r3
 80090ba:	f000 ff67 	bl	8009f8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80090be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80090c2:	f000 bc9c 	b.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80090c6:	2300      	movs	r3, #0
 80090c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80090ca:	f000 bc98 	b.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80090ce:	4b35      	ldr	r3, [pc, #212]	@ (80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80090d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80090da:	d108      	bne.n	80090ee <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80090dc:	f107 0318 	add.w	r3, r7, #24
 80090e0:	4618      	mov	r0, r3
 80090e2:	f000 fcab 	bl	8009a3c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80090e6:	69bb      	ldr	r3, [r7, #24]
 80090e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80090ea:	f000 bc88 	b.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80090ee:	2300      	movs	r3, #0
 80090f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80090f2:	f000 bc84 	b.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80090f6:	4b2b      	ldr	r3, [pc, #172]	@ (80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80090fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009102:	d108      	bne.n	8009116 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009104:	f107 030c 	add.w	r3, r7, #12
 8009108:	4618      	mov	r0, r3
 800910a:	f000 fdeb 	bl	8009ce4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009112:	f000 bc74 	b.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009116:	2300      	movs	r3, #0
 8009118:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800911a:	f000 bc70 	b.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800911e:	4b21      	ldr	r3, [pc, #132]	@ (80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009122:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009126:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009128:	4b1e      	ldr	r3, [pc, #120]	@ (80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f003 0304 	and.w	r3, r3, #4
 8009130:	2b04      	cmp	r3, #4
 8009132:	d10c      	bne.n	800914e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8009134:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009136:	2b00      	cmp	r3, #0
 8009138:	d109      	bne.n	800914e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800913a:	4b1a      	ldr	r3, [pc, #104]	@ (80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	08db      	lsrs	r3, r3, #3
 8009140:	f003 0303 	and.w	r3, r3, #3
 8009144:	4a18      	ldr	r2, [pc, #96]	@ (80091a8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8009146:	fa22 f303 	lsr.w	r3, r2, r3
 800914a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800914c:	e01f      	b.n	800918e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800914e:	4b15      	ldr	r3, [pc, #84]	@ (80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009156:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800915a:	d106      	bne.n	800916a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800915c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800915e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009162:	d102      	bne.n	800916a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009164:	4b11      	ldr	r3, [pc, #68]	@ (80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8009166:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009168:	e011      	b.n	800918e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800916a:	4b0e      	ldr	r3, [pc, #56]	@ (80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009172:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009176:	d106      	bne.n	8009186 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8009178:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800917a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800917e:	d102      	bne.n	8009186 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009180:	4b0b      	ldr	r3, [pc, #44]	@ (80091b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8009182:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009184:	e003      	b.n	800918e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009186:	2300      	movs	r3, #0
 8009188:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800918a:	f000 bc38 	b.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800918e:	f000 bc36 	b.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009192:	4b08      	ldr	r3, [pc, #32]	@ (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8009194:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009196:	f000 bc32 	b.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800919a:	2300      	movs	r3, #0
 800919c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800919e:	f000 bc2e 	b.w	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80091a2:	bf00      	nop
 80091a4:	58024400 	.word	0x58024400
 80091a8:	03d09000 	.word	0x03d09000
 80091ac:	003d0900 	.word	0x003d0900
 80091b0:	017d7840 	.word	0x017d7840
 80091b4:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80091b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80091bc:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80091c0:	430b      	orrs	r3, r1
 80091c2:	f040 809c 	bne.w	80092fe <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80091c6:	4b9e      	ldr	r3, [pc, #632]	@ (8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80091c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091ca:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80091ce:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80091d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091d2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80091d6:	d054      	beq.n	8009282 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80091d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091da:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80091de:	f200 808b 	bhi.w	80092f8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80091e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091e4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80091e8:	f000 8083 	beq.w	80092f2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80091ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ee:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80091f2:	f200 8081 	bhi.w	80092f8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80091f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80091fc:	d02f      	beq.n	800925e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80091fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009200:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009204:	d878      	bhi.n	80092f8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8009206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009208:	2b00      	cmp	r3, #0
 800920a:	d004      	beq.n	8009216 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800920c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800920e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009212:	d012      	beq.n	800923a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8009214:	e070      	b.n	80092f8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009216:	4b8a      	ldr	r3, [pc, #552]	@ (8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800921e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009222:	d107      	bne.n	8009234 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009224:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009228:	4618      	mov	r0, r3
 800922a:	f000 feaf 	bl	8009f8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800922e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009230:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009232:	e3e4      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009234:	2300      	movs	r3, #0
 8009236:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009238:	e3e1      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800923a:	4b81      	ldr	r3, [pc, #516]	@ (8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009242:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009246:	d107      	bne.n	8009258 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009248:	f107 0318 	add.w	r3, r7, #24
 800924c:	4618      	mov	r0, r3
 800924e:	f000 fbf5 	bl	8009a3c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009252:	69bb      	ldr	r3, [r7, #24]
 8009254:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009256:	e3d2      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009258:	2300      	movs	r3, #0
 800925a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800925c:	e3cf      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800925e:	4b78      	ldr	r3, [pc, #480]	@ (8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009266:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800926a:	d107      	bne.n	800927c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800926c:	f107 030c 	add.w	r3, r7, #12
 8009270:	4618      	mov	r0, r3
 8009272:	f000 fd37 	bl	8009ce4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800927a:	e3c0      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800927c:	2300      	movs	r3, #0
 800927e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009280:	e3bd      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009282:	4b6f      	ldr	r3, [pc, #444]	@ (8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009284:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009286:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800928a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800928c:	4b6c      	ldr	r3, [pc, #432]	@ (8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	f003 0304 	and.w	r3, r3, #4
 8009294:	2b04      	cmp	r3, #4
 8009296:	d10c      	bne.n	80092b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8009298:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800929a:	2b00      	cmp	r3, #0
 800929c:	d109      	bne.n	80092b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800929e:	4b68      	ldr	r3, [pc, #416]	@ (8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	08db      	lsrs	r3, r3, #3
 80092a4:	f003 0303 	and.w	r3, r3, #3
 80092a8:	4a66      	ldr	r2, [pc, #408]	@ (8009444 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80092aa:	fa22 f303 	lsr.w	r3, r2, r3
 80092ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80092b0:	e01e      	b.n	80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80092b2:	4b63      	ldr	r3, [pc, #396]	@ (8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80092be:	d106      	bne.n	80092ce <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80092c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80092c6:	d102      	bne.n	80092ce <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80092c8:	4b5f      	ldr	r3, [pc, #380]	@ (8009448 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80092ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80092cc:	e010      	b.n	80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80092ce:	4b5c      	ldr	r3, [pc, #368]	@ (8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80092da:	d106      	bne.n	80092ea <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 80092dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092e2:	d102      	bne.n	80092ea <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80092e4:	4b59      	ldr	r3, [pc, #356]	@ (800944c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80092e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80092e8:	e002      	b.n	80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80092ea:	2300      	movs	r3, #0
 80092ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80092ee:	e386      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80092f0:	e385      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80092f2:	4b57      	ldr	r3, [pc, #348]	@ (8009450 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80092f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092f6:	e382      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80092f8:	2300      	movs	r3, #0
 80092fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092fc:	e37f      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80092fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009302:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8009306:	430b      	orrs	r3, r1
 8009308:	f040 80a7 	bne.w	800945a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800930c:	4b4c      	ldr	r3, [pc, #304]	@ (8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800930e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009310:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8009314:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009318:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800931c:	d055      	beq.n	80093ca <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800931e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009320:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009324:	f200 8096 	bhi.w	8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8009328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800932a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800932e:	f000 8084 	beq.w	800943a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8009332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009334:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009338:	f200 808c 	bhi.w	8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800933c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800933e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009342:	d030      	beq.n	80093a6 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8009344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009346:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800934a:	f200 8083 	bhi.w	8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800934e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009350:	2b00      	cmp	r3, #0
 8009352:	d004      	beq.n	800935e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8009354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009356:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800935a:	d012      	beq.n	8009382 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800935c:	e07a      	b.n	8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800935e:	4b38      	ldr	r3, [pc, #224]	@ (8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009366:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800936a:	d107      	bne.n	800937c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800936c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009370:	4618      	mov	r0, r3
 8009372:	f000 fe0b 	bl	8009f8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009378:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800937a:	e340      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800937c:	2300      	movs	r3, #0
 800937e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009380:	e33d      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009382:	4b2f      	ldr	r3, [pc, #188]	@ (8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800938a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800938e:	d107      	bne.n	80093a0 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009390:	f107 0318 	add.w	r3, r7, #24
 8009394:	4618      	mov	r0, r3
 8009396:	f000 fb51 	bl	8009a3c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800939a:	69bb      	ldr	r3, [r7, #24]
 800939c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800939e:	e32e      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80093a0:	2300      	movs	r3, #0
 80093a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093a4:	e32b      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80093a6:	4b26      	ldr	r3, [pc, #152]	@ (8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80093ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80093b2:	d107      	bne.n	80093c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80093b4:	f107 030c 	add.w	r3, r7, #12
 80093b8:	4618      	mov	r0, r3
 80093ba:	f000 fc93 	bl	8009ce4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80093c2:	e31c      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80093c4:	2300      	movs	r3, #0
 80093c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093c8:	e319      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80093ca:	4b1d      	ldr	r3, [pc, #116]	@ (8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80093cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80093ce:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80093d2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80093d4:	4b1a      	ldr	r3, [pc, #104]	@ (8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	f003 0304 	and.w	r3, r3, #4
 80093dc:	2b04      	cmp	r3, #4
 80093de:	d10c      	bne.n	80093fa <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80093e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d109      	bne.n	80093fa <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80093e6:	4b16      	ldr	r3, [pc, #88]	@ (8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	08db      	lsrs	r3, r3, #3
 80093ec:	f003 0303 	and.w	r3, r3, #3
 80093f0:	4a14      	ldr	r2, [pc, #80]	@ (8009444 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80093f2:	fa22 f303 	lsr.w	r3, r2, r3
 80093f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80093f8:	e01e      	b.n	8009438 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80093fa:	4b11      	ldr	r3, [pc, #68]	@ (8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009402:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009406:	d106      	bne.n	8009416 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8009408:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800940a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800940e:	d102      	bne.n	8009416 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009410:	4b0d      	ldr	r3, [pc, #52]	@ (8009448 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8009412:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009414:	e010      	b.n	8009438 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009416:	4b0a      	ldr	r3, [pc, #40]	@ (8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800941e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009422:	d106      	bne.n	8009432 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8009424:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009426:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800942a:	d102      	bne.n	8009432 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800942c:	4b07      	ldr	r3, [pc, #28]	@ (800944c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800942e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009430:	e002      	b.n	8009438 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009432:	2300      	movs	r3, #0
 8009434:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009436:	e2e2      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009438:	e2e1      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800943a:	4b05      	ldr	r3, [pc, #20]	@ (8009450 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800943c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800943e:	e2de      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009440:	58024400 	.word	0x58024400
 8009444:	03d09000 	.word	0x03d09000
 8009448:	003d0900 	.word	0x003d0900
 800944c:	017d7840 	.word	0x017d7840
 8009450:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8009454:	2300      	movs	r3, #0
 8009456:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009458:	e2d1      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800945a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800945e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8009462:	430b      	orrs	r3, r1
 8009464:	f040 809c 	bne.w	80095a0 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8009468:	4b93      	ldr	r3, [pc, #588]	@ (80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800946a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800946c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8009470:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009474:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009478:	d054      	beq.n	8009524 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800947a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800947c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009480:	f200 808b 	bhi.w	800959a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8009484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009486:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800948a:	f000 8083 	beq.w	8009594 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800948e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009490:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009494:	f200 8081 	bhi.w	800959a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8009498:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800949a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800949e:	d02f      	beq.n	8009500 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 80094a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80094a6:	d878      	bhi.n	800959a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80094a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d004      	beq.n	80094b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80094ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80094b4:	d012      	beq.n	80094dc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 80094b6:	e070      	b.n	800959a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80094b8:	4b7f      	ldr	r3, [pc, #508]	@ (80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80094c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80094c4:	d107      	bne.n	80094d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80094c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80094ca:	4618      	mov	r0, r3
 80094cc:	f000 fd5e 	bl	8009f8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80094d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80094d4:	e293      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80094d6:	2300      	movs	r3, #0
 80094d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094da:	e290      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80094dc:	4b76      	ldr	r3, [pc, #472]	@ (80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80094e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80094e8:	d107      	bne.n	80094fa <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80094ea:	f107 0318 	add.w	r3, r7, #24
 80094ee:	4618      	mov	r0, r3
 80094f0:	f000 faa4 	bl	8009a3c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80094f4:	69bb      	ldr	r3, [r7, #24]
 80094f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80094f8:	e281      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80094fa:	2300      	movs	r3, #0
 80094fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094fe:	e27e      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009500:	4b6d      	ldr	r3, [pc, #436]	@ (80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009508:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800950c:	d107      	bne.n	800951e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800950e:	f107 030c 	add.w	r3, r7, #12
 8009512:	4618      	mov	r0, r3
 8009514:	f000 fbe6 	bl	8009ce4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800951c:	e26f      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800951e:	2300      	movs	r3, #0
 8009520:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009522:	e26c      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009524:	4b64      	ldr	r3, [pc, #400]	@ (80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009526:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009528:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800952c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800952e:	4b62      	ldr	r3, [pc, #392]	@ (80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	f003 0304 	and.w	r3, r3, #4
 8009536:	2b04      	cmp	r3, #4
 8009538:	d10c      	bne.n	8009554 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800953a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800953c:	2b00      	cmp	r3, #0
 800953e:	d109      	bne.n	8009554 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009540:	4b5d      	ldr	r3, [pc, #372]	@ (80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	08db      	lsrs	r3, r3, #3
 8009546:	f003 0303 	and.w	r3, r3, #3
 800954a:	4a5c      	ldr	r2, [pc, #368]	@ (80096bc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800954c:	fa22 f303 	lsr.w	r3, r2, r3
 8009550:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009552:	e01e      	b.n	8009592 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009554:	4b58      	ldr	r3, [pc, #352]	@ (80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800955c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009560:	d106      	bne.n	8009570 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8009562:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009564:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009568:	d102      	bne.n	8009570 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800956a:	4b55      	ldr	r3, [pc, #340]	@ (80096c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800956c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800956e:	e010      	b.n	8009592 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009570:	4b51      	ldr	r3, [pc, #324]	@ (80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009578:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800957c:	d106      	bne.n	800958c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800957e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009580:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009584:	d102      	bne.n	800958c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009586:	4b4f      	ldr	r3, [pc, #316]	@ (80096c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8009588:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800958a:	e002      	b.n	8009592 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800958c:	2300      	movs	r3, #0
 800958e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009590:	e235      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009592:	e234      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009594:	4b4c      	ldr	r3, [pc, #304]	@ (80096c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8009596:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009598:	e231      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800959a:	2300      	movs	r3, #0
 800959c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800959e:	e22e      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80095a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80095a4:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80095a8:	430b      	orrs	r3, r1
 80095aa:	f040 808f 	bne.w	80096cc <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80095ae:	4b42      	ldr	r3, [pc, #264]	@ (80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80095b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095b2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80095b6:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80095b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80095be:	d06b      	beq.n	8009698 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80095c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095c2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80095c6:	d874      	bhi.n	80096b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80095c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80095ce:	d056      	beq.n	800967e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 80095d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095d2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80095d6:	d86c      	bhi.n	80096b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80095d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80095de:	d03b      	beq.n	8009658 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 80095e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095e2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80095e6:	d864      	bhi.n	80096b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80095e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80095ee:	d021      	beq.n	8009634 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80095f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80095f6:	d85c      	bhi.n	80096b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80095f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d004      	beq.n	8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 80095fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009600:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009604:	d004      	beq.n	8009610 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8009606:	e054      	b.n	80096b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8009608:	f7fe fa4c 	bl	8007aa4 <HAL_RCC_GetPCLK1Freq>
 800960c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800960e:	e1f6      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009610:	4b29      	ldr	r3, [pc, #164]	@ (80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009618:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800961c:	d107      	bne.n	800962e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800961e:	f107 0318 	add.w	r3, r7, #24
 8009622:	4618      	mov	r0, r3
 8009624:	f000 fa0a 	bl	8009a3c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009628:	69fb      	ldr	r3, [r7, #28]
 800962a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800962c:	e1e7      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800962e:	2300      	movs	r3, #0
 8009630:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009632:	e1e4      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009634:	4b20      	ldr	r3, [pc, #128]	@ (80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800963c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009640:	d107      	bne.n	8009652 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009642:	f107 030c 	add.w	r3, r7, #12
 8009646:	4618      	mov	r0, r3
 8009648:	f000 fb4c 	bl	8009ce4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800964c:	693b      	ldr	r3, [r7, #16]
 800964e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009650:	e1d5      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009652:	2300      	movs	r3, #0
 8009654:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009656:	e1d2      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009658:	4b17      	ldr	r3, [pc, #92]	@ (80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f003 0304 	and.w	r3, r3, #4
 8009660:	2b04      	cmp	r3, #4
 8009662:	d109      	bne.n	8009678 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009664:	4b14      	ldr	r3, [pc, #80]	@ (80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	08db      	lsrs	r3, r3, #3
 800966a:	f003 0303 	and.w	r3, r3, #3
 800966e:	4a13      	ldr	r2, [pc, #76]	@ (80096bc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8009670:	fa22 f303 	lsr.w	r3, r2, r3
 8009674:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009676:	e1c2      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009678:	2300      	movs	r3, #0
 800967a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800967c:	e1bf      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800967e:	4b0e      	ldr	r3, [pc, #56]	@ (80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009686:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800968a:	d102      	bne.n	8009692 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800968c:	4b0c      	ldr	r3, [pc, #48]	@ (80096c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800968e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009690:	e1b5      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009692:	2300      	movs	r3, #0
 8009694:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009696:	e1b2      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009698:	4b07      	ldr	r3, [pc, #28]	@ (80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80096a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80096a4:	d102      	bne.n	80096ac <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 80096a6:	4b07      	ldr	r3, [pc, #28]	@ (80096c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80096a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80096aa:	e1a8      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80096ac:	2300      	movs	r3, #0
 80096ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096b0:	e1a5      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80096b2:	2300      	movs	r3, #0
 80096b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096b6:	e1a2      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80096b8:	58024400 	.word	0x58024400
 80096bc:	03d09000 	.word	0x03d09000
 80096c0:	003d0900 	.word	0x003d0900
 80096c4:	017d7840 	.word	0x017d7840
 80096c8:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80096cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80096d0:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80096d4:	430b      	orrs	r3, r1
 80096d6:	d173      	bne.n	80097c0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80096d8:	4b9c      	ldr	r3, [pc, #624]	@ (800994c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80096da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80096e0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80096e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80096e8:	d02f      	beq.n	800974a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 80096ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80096f0:	d863      	bhi.n	80097ba <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 80096f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d004      	beq.n	8009702 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 80096f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80096fe:	d012      	beq.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8009700:	e05b      	b.n	80097ba <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009702:	4b92      	ldr	r3, [pc, #584]	@ (800994c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800970a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800970e:	d107      	bne.n	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009710:	f107 0318 	add.w	r3, r7, #24
 8009714:	4618      	mov	r0, r3
 8009716:	f000 f991 	bl	8009a3c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800971a:	69bb      	ldr	r3, [r7, #24]
 800971c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800971e:	e16e      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009720:	2300      	movs	r3, #0
 8009722:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009724:	e16b      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009726:	4b89      	ldr	r3, [pc, #548]	@ (800994c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800972e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009732:	d107      	bne.n	8009744 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009734:	f107 030c 	add.w	r3, r7, #12
 8009738:	4618      	mov	r0, r3
 800973a:	f000 fad3 	bl	8009ce4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009742:	e15c      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009744:	2300      	movs	r3, #0
 8009746:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009748:	e159      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800974a:	4b80      	ldr	r3, [pc, #512]	@ (800994c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800974c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800974e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009752:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009754:	4b7d      	ldr	r3, [pc, #500]	@ (800994c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	f003 0304 	and.w	r3, r3, #4
 800975c:	2b04      	cmp	r3, #4
 800975e:	d10c      	bne.n	800977a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8009760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009762:	2b00      	cmp	r3, #0
 8009764:	d109      	bne.n	800977a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009766:	4b79      	ldr	r3, [pc, #484]	@ (800994c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	08db      	lsrs	r3, r3, #3
 800976c:	f003 0303 	and.w	r3, r3, #3
 8009770:	4a77      	ldr	r2, [pc, #476]	@ (8009950 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8009772:	fa22 f303 	lsr.w	r3, r2, r3
 8009776:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009778:	e01e      	b.n	80097b8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800977a:	4b74      	ldr	r3, [pc, #464]	@ (800994c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009782:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009786:	d106      	bne.n	8009796 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8009788:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800978a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800978e:	d102      	bne.n	8009796 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009790:	4b70      	ldr	r3, [pc, #448]	@ (8009954 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8009792:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009794:	e010      	b.n	80097b8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009796:	4b6d      	ldr	r3, [pc, #436]	@ (800994c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800979e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80097a2:	d106      	bne.n	80097b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 80097a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80097aa:	d102      	bne.n	80097b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80097ac:	4b6a      	ldr	r3, [pc, #424]	@ (8009958 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80097ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80097b0:	e002      	b.n	80097b8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80097b2:	2300      	movs	r3, #0
 80097b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80097b6:	e122      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80097b8:	e121      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80097ba:	2300      	movs	r3, #0
 80097bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80097be:	e11e      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80097c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80097c4:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80097c8:	430b      	orrs	r3, r1
 80097ca:	d133      	bne.n	8009834 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80097cc:	4b5f      	ldr	r3, [pc, #380]	@ (800994c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80097ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80097d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80097d4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80097d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d004      	beq.n	80097e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 80097dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80097e2:	d012      	beq.n	800980a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 80097e4:	e023      	b.n	800982e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80097e6:	4b59      	ldr	r3, [pc, #356]	@ (800994c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80097ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80097f2:	d107      	bne.n	8009804 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80097f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80097f8:	4618      	mov	r0, r3
 80097fa:	f000 fbc7 	bl	8009f8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80097fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009800:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009802:	e0fc      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009804:	2300      	movs	r3, #0
 8009806:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009808:	e0f9      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800980a:	4b50      	ldr	r3, [pc, #320]	@ (800994c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009812:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009816:	d107      	bne.n	8009828 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009818:	f107 0318 	add.w	r3, r7, #24
 800981c:	4618      	mov	r0, r3
 800981e:	f000 f90d 	bl	8009a3c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009822:	6a3b      	ldr	r3, [r7, #32]
 8009824:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009826:	e0ea      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009828:	2300      	movs	r3, #0
 800982a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800982c:	e0e7      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800982e:	2300      	movs	r3, #0
 8009830:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009832:	e0e4      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8009834:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009838:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800983c:	430b      	orrs	r3, r1
 800983e:	f040 808d 	bne.w	800995c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8009842:	4b42      	ldr	r3, [pc, #264]	@ (800994c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009846:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800984a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800984c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800984e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009852:	d06b      	beq.n	800992c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8009854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009856:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800985a:	d874      	bhi.n	8009946 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800985c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800985e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009862:	d056      	beq.n	8009912 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8009864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009866:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800986a:	d86c      	bhi.n	8009946 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800986c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800986e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009872:	d03b      	beq.n	80098ec <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8009874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009876:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800987a:	d864      	bhi.n	8009946 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800987c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800987e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009882:	d021      	beq.n	80098c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8009884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009886:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800988a:	d85c      	bhi.n	8009946 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800988c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800988e:	2b00      	cmp	r3, #0
 8009890:	d004      	beq.n	800989c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8009892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009894:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009898:	d004      	beq.n	80098a4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800989a:	e054      	b.n	8009946 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800989c:	f000 f8b8 	bl	8009a10 <HAL_RCCEx_GetD3PCLK1Freq>
 80098a0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80098a2:	e0ac      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80098a4:	4b29      	ldr	r3, [pc, #164]	@ (800994c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80098ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80098b0:	d107      	bne.n	80098c2 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80098b2:	f107 0318 	add.w	r3, r7, #24
 80098b6:	4618      	mov	r0, r3
 80098b8:	f000 f8c0 	bl	8009a3c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80098bc:	69fb      	ldr	r3, [r7, #28]
 80098be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80098c0:	e09d      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80098c2:	2300      	movs	r3, #0
 80098c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098c6:	e09a      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80098c8:	4b20      	ldr	r3, [pc, #128]	@ (800994c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80098d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80098d4:	d107      	bne.n	80098e6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80098d6:	f107 030c 	add.w	r3, r7, #12
 80098da:	4618      	mov	r0, r3
 80098dc:	f000 fa02 	bl	8009ce4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80098e0:	693b      	ldr	r3, [r7, #16]
 80098e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80098e4:	e08b      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80098e6:	2300      	movs	r3, #0
 80098e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098ea:	e088      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80098ec:	4b17      	ldr	r3, [pc, #92]	@ (800994c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	f003 0304 	and.w	r3, r3, #4
 80098f4:	2b04      	cmp	r3, #4
 80098f6:	d109      	bne.n	800990c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80098f8:	4b14      	ldr	r3, [pc, #80]	@ (800994c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	08db      	lsrs	r3, r3, #3
 80098fe:	f003 0303 	and.w	r3, r3, #3
 8009902:	4a13      	ldr	r2, [pc, #76]	@ (8009950 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8009904:	fa22 f303 	lsr.w	r3, r2, r3
 8009908:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800990a:	e078      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800990c:	2300      	movs	r3, #0
 800990e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009910:	e075      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009912:	4b0e      	ldr	r3, [pc, #56]	@ (800994c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800991a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800991e:	d102      	bne.n	8009926 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8009920:	4b0c      	ldr	r3, [pc, #48]	@ (8009954 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8009922:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009924:	e06b      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009926:	2300      	movs	r3, #0
 8009928:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800992a:	e068      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800992c:	4b07      	ldr	r3, [pc, #28]	@ (800994c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009934:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009938:	d102      	bne.n	8009940 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800993a:	4b07      	ldr	r3, [pc, #28]	@ (8009958 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800993c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800993e:	e05e      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009940:	2300      	movs	r3, #0
 8009942:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009944:	e05b      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8009946:	2300      	movs	r3, #0
 8009948:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800994a:	e058      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800994c:	58024400 	.word	0x58024400
 8009950:	03d09000 	.word	0x03d09000
 8009954:	003d0900 	.word	0x003d0900
 8009958:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800995c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009960:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8009964:	430b      	orrs	r3, r1
 8009966:	d148      	bne.n	80099fa <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8009968:	4b27      	ldr	r3, [pc, #156]	@ (8009a08 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800996a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800996c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009970:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009974:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009978:	d02a      	beq.n	80099d0 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800997a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800997c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009980:	d838      	bhi.n	80099f4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8009982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009984:	2b00      	cmp	r3, #0
 8009986:	d004      	beq.n	8009992 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8009988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800998a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800998e:	d00d      	beq.n	80099ac <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8009990:	e030      	b.n	80099f4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009992:	4b1d      	ldr	r3, [pc, #116]	@ (8009a08 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800999a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800999e:	d102      	bne.n	80099a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 80099a0:	4b1a      	ldr	r3, [pc, #104]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 80099a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80099a4:	e02b      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80099a6:	2300      	movs	r3, #0
 80099a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099aa:	e028      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80099ac:	4b16      	ldr	r3, [pc, #88]	@ (8009a08 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80099b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80099b8:	d107      	bne.n	80099ca <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80099ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80099be:	4618      	mov	r0, r3
 80099c0:	f000 fae4 	bl	8009f8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80099c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80099c8:	e019      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80099ca:	2300      	movs	r3, #0
 80099cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099ce:	e016      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80099d0:	4b0d      	ldr	r3, [pc, #52]	@ (8009a08 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80099d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80099dc:	d107      	bne.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80099de:	f107 0318 	add.w	r3, r7, #24
 80099e2:	4618      	mov	r0, r3
 80099e4:	f000 f82a 	bl	8009a3c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80099e8:	69fb      	ldr	r3, [r7, #28]
 80099ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80099ec:	e007      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80099ee:	2300      	movs	r3, #0
 80099f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099f2:	e004      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80099f4:	2300      	movs	r3, #0
 80099f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099f8:	e001      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 80099fa:	2300      	movs	r3, #0
 80099fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 80099fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	3740      	adds	r7, #64	@ 0x40
 8009a04:	46bd      	mov	sp, r7
 8009a06:	bd80      	pop	{r7, pc}
 8009a08:	58024400 	.word	0x58024400
 8009a0c:	017d7840 	.word	0x017d7840

08009a10 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009a10:	b580      	push	{r7, lr}
 8009a12:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009a14:	f7fe f816 	bl	8007a44 <HAL_RCC_GetHCLKFreq>
 8009a18:	4602      	mov	r2, r0
 8009a1a:	4b06      	ldr	r3, [pc, #24]	@ (8009a34 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009a1c:	6a1b      	ldr	r3, [r3, #32]
 8009a1e:	091b      	lsrs	r3, r3, #4
 8009a20:	f003 0307 	and.w	r3, r3, #7
 8009a24:	4904      	ldr	r1, [pc, #16]	@ (8009a38 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8009a26:	5ccb      	ldrb	r3, [r1, r3]
 8009a28:	f003 031f 	and.w	r3, r3, #31
 8009a2c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8009a30:	4618      	mov	r0, r3
 8009a32:	bd80      	pop	{r7, pc}
 8009a34:	58024400 	.word	0x58024400
 8009a38:	0800c87c 	.word	0x0800c87c

08009a3c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b089      	sub	sp, #36	@ 0x24
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009a44:	4ba1      	ldr	r3, [pc, #644]	@ (8009ccc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a48:	f003 0303 	and.w	r3, r3, #3
 8009a4c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8009a4e:	4b9f      	ldr	r3, [pc, #636]	@ (8009ccc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a52:	0b1b      	lsrs	r3, r3, #12
 8009a54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009a58:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009a5a:	4b9c      	ldr	r3, [pc, #624]	@ (8009ccc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a5e:	091b      	lsrs	r3, r3, #4
 8009a60:	f003 0301 	and.w	r3, r3, #1
 8009a64:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8009a66:	4b99      	ldr	r3, [pc, #612]	@ (8009ccc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a6a:	08db      	lsrs	r3, r3, #3
 8009a6c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009a70:	693a      	ldr	r2, [r7, #16]
 8009a72:	fb02 f303 	mul.w	r3, r2, r3
 8009a76:	ee07 3a90 	vmov	s15, r3
 8009a7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a7e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8009a82:	697b      	ldr	r3, [r7, #20]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	f000 8111 	beq.w	8009cac <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8009a8a:	69bb      	ldr	r3, [r7, #24]
 8009a8c:	2b02      	cmp	r3, #2
 8009a8e:	f000 8083 	beq.w	8009b98 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8009a92:	69bb      	ldr	r3, [r7, #24]
 8009a94:	2b02      	cmp	r3, #2
 8009a96:	f200 80a1 	bhi.w	8009bdc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8009a9a:	69bb      	ldr	r3, [r7, #24]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d003      	beq.n	8009aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8009aa0:	69bb      	ldr	r3, [r7, #24]
 8009aa2:	2b01      	cmp	r3, #1
 8009aa4:	d056      	beq.n	8009b54 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8009aa6:	e099      	b.n	8009bdc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009aa8:	4b88      	ldr	r3, [pc, #544]	@ (8009ccc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f003 0320 	and.w	r3, r3, #32
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d02d      	beq.n	8009b10 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009ab4:	4b85      	ldr	r3, [pc, #532]	@ (8009ccc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	08db      	lsrs	r3, r3, #3
 8009aba:	f003 0303 	and.w	r3, r3, #3
 8009abe:	4a84      	ldr	r2, [pc, #528]	@ (8009cd0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8009ac0:	fa22 f303 	lsr.w	r3, r2, r3
 8009ac4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009ac6:	68bb      	ldr	r3, [r7, #8]
 8009ac8:	ee07 3a90 	vmov	s15, r3
 8009acc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ad0:	697b      	ldr	r3, [r7, #20]
 8009ad2:	ee07 3a90 	vmov	s15, r3
 8009ad6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ada:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ade:	4b7b      	ldr	r3, [pc, #492]	@ (8009ccc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009ae0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ae2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ae6:	ee07 3a90 	vmov	s15, r3
 8009aea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009aee:	ed97 6a03 	vldr	s12, [r7, #12]
 8009af2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009af6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009afa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009afe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009b02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b0a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009b0e:	e087      	b.n	8009c20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	ee07 3a90 	vmov	s15, r3
 8009b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b1a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009cd8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8009b1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b22:	4b6a      	ldr	r3, [pc, #424]	@ (8009ccc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b2a:	ee07 3a90 	vmov	s15, r3
 8009b2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b32:	ed97 6a03 	vldr	s12, [r7, #12]
 8009b36:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009b3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009b3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009b42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009b46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009b52:	e065      	b.n	8009c20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009b54:	697b      	ldr	r3, [r7, #20]
 8009b56:	ee07 3a90 	vmov	s15, r3
 8009b5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b5e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009cdc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009b62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b66:	4b59      	ldr	r3, [pc, #356]	@ (8009ccc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b6e:	ee07 3a90 	vmov	s15, r3
 8009b72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b76:	ed97 6a03 	vldr	s12, [r7, #12]
 8009b7a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009b7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009b82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009b86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009b8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009b96:	e043      	b.n	8009c20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009b98:	697b      	ldr	r3, [r7, #20]
 8009b9a:	ee07 3a90 	vmov	s15, r3
 8009b9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ba2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009ce0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8009ba6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009baa:	4b48      	ldr	r3, [pc, #288]	@ (8009ccc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009bac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bb2:	ee07 3a90 	vmov	s15, r3
 8009bb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009bba:	ed97 6a03 	vldr	s12, [r7, #12]
 8009bbe:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009bc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009bc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009bca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009bce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009bd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bd6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009bda:	e021      	b.n	8009c20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	ee07 3a90 	vmov	s15, r3
 8009be2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009be6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009cdc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009bea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009bee:	4b37      	ldr	r3, [pc, #220]	@ (8009ccc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bf6:	ee07 3a90 	vmov	s15, r3
 8009bfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009bfe:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c02:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009c06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009c1e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8009c20:	4b2a      	ldr	r3, [pc, #168]	@ (8009ccc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c24:	0a5b      	lsrs	r3, r3, #9
 8009c26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c2a:	ee07 3a90 	vmov	s15, r3
 8009c2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009c36:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009c3a:	edd7 6a07 	vldr	s13, [r7, #28]
 8009c3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009c46:	ee17 2a90 	vmov	r2, s15
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8009c4e:	4b1f      	ldr	r3, [pc, #124]	@ (8009ccc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c52:	0c1b      	lsrs	r3, r3, #16
 8009c54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c58:	ee07 3a90 	vmov	s15, r3
 8009c5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c60:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009c64:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009c68:	edd7 6a07 	vldr	s13, [r7, #28]
 8009c6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009c74:	ee17 2a90 	vmov	r2, s15
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8009c7c:	4b13      	ldr	r3, [pc, #76]	@ (8009ccc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c80:	0e1b      	lsrs	r3, r3, #24
 8009c82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c86:	ee07 3a90 	vmov	s15, r3
 8009c8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009c92:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009c96:	edd7 6a07 	vldr	s13, [r7, #28]
 8009c9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009ca2:	ee17 2a90 	vmov	r2, s15
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009caa:	e008      	b.n	8009cbe <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2200      	movs	r2, #0
 8009cb0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2200      	movs	r2, #0
 8009cbc:	609a      	str	r2, [r3, #8]
}
 8009cbe:	bf00      	nop
 8009cc0:	3724      	adds	r7, #36	@ 0x24
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc8:	4770      	bx	lr
 8009cca:	bf00      	nop
 8009ccc:	58024400 	.word	0x58024400
 8009cd0:	03d09000 	.word	0x03d09000
 8009cd4:	46000000 	.word	0x46000000
 8009cd8:	4c742400 	.word	0x4c742400
 8009cdc:	4a742400 	.word	0x4a742400
 8009ce0:	4bbebc20 	.word	0x4bbebc20

08009ce4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009ce4:	b480      	push	{r7}
 8009ce6:	b089      	sub	sp, #36	@ 0x24
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009cec:	4ba1      	ldr	r3, [pc, #644]	@ (8009f74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cf0:	f003 0303 	and.w	r3, r3, #3
 8009cf4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8009cf6:	4b9f      	ldr	r3, [pc, #636]	@ (8009f74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cfa:	0d1b      	lsrs	r3, r3, #20
 8009cfc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009d00:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009d02:	4b9c      	ldr	r3, [pc, #624]	@ (8009f74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d06:	0a1b      	lsrs	r3, r3, #8
 8009d08:	f003 0301 	and.w	r3, r3, #1
 8009d0c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8009d0e:	4b99      	ldr	r3, [pc, #612]	@ (8009f74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d12:	08db      	lsrs	r3, r3, #3
 8009d14:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009d18:	693a      	ldr	r2, [r7, #16]
 8009d1a:	fb02 f303 	mul.w	r3, r2, r3
 8009d1e:	ee07 3a90 	vmov	s15, r3
 8009d22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d26:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009d2a:	697b      	ldr	r3, [r7, #20]
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	f000 8111 	beq.w	8009f54 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009d32:	69bb      	ldr	r3, [r7, #24]
 8009d34:	2b02      	cmp	r3, #2
 8009d36:	f000 8083 	beq.w	8009e40 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009d3a:	69bb      	ldr	r3, [r7, #24]
 8009d3c:	2b02      	cmp	r3, #2
 8009d3e:	f200 80a1 	bhi.w	8009e84 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009d42:	69bb      	ldr	r3, [r7, #24]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d003      	beq.n	8009d50 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009d48:	69bb      	ldr	r3, [r7, #24]
 8009d4a:	2b01      	cmp	r3, #1
 8009d4c:	d056      	beq.n	8009dfc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009d4e:	e099      	b.n	8009e84 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009d50:	4b88      	ldr	r3, [pc, #544]	@ (8009f74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f003 0320 	and.w	r3, r3, #32
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d02d      	beq.n	8009db8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009d5c:	4b85      	ldr	r3, [pc, #532]	@ (8009f74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	08db      	lsrs	r3, r3, #3
 8009d62:	f003 0303 	and.w	r3, r3, #3
 8009d66:	4a84      	ldr	r2, [pc, #528]	@ (8009f78 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009d68:	fa22 f303 	lsr.w	r3, r2, r3
 8009d6c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009d6e:	68bb      	ldr	r3, [r7, #8]
 8009d70:	ee07 3a90 	vmov	s15, r3
 8009d74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d78:	697b      	ldr	r3, [r7, #20]
 8009d7a:	ee07 3a90 	vmov	s15, r3
 8009d7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009d86:	4b7b      	ldr	r3, [pc, #492]	@ (8009f74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d8e:	ee07 3a90 	vmov	s15, r3
 8009d92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d96:	ed97 6a03 	vldr	s12, [r7, #12]
 8009d9a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009f7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009d9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009da2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009da6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009daa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009dae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009db2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009db6:	e087      	b.n	8009ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009db8:	697b      	ldr	r3, [r7, #20]
 8009dba:	ee07 3a90 	vmov	s15, r3
 8009dbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009dc2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009f80 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009dc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009dca:	4b6a      	ldr	r3, [pc, #424]	@ (8009f74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009dd2:	ee07 3a90 	vmov	s15, r3
 8009dd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009dda:	ed97 6a03 	vldr	s12, [r7, #12]
 8009dde:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009f7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009de2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009de6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009dea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009dee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009df2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009df6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009dfa:	e065      	b.n	8009ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009dfc:	697b      	ldr	r3, [r7, #20]
 8009dfe:	ee07 3a90 	vmov	s15, r3
 8009e02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e06:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009f84 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009e0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e0e:	4b59      	ldr	r3, [pc, #356]	@ (8009f74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e16:	ee07 3a90 	vmov	s15, r3
 8009e1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e22:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009f7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009e26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009e3e:	e043      	b.n	8009ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009e40:	697b      	ldr	r3, [r7, #20]
 8009e42:	ee07 3a90 	vmov	s15, r3
 8009e46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e4a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009f88 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009e4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e52:	4b48      	ldr	r3, [pc, #288]	@ (8009f74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e5a:	ee07 3a90 	vmov	s15, r3
 8009e5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e62:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e66:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009f7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009e6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009e82:	e021      	b.n	8009ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009e84:	697b      	ldr	r3, [r7, #20]
 8009e86:	ee07 3a90 	vmov	s15, r3
 8009e8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e8e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009f84 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009e92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e96:	4b37      	ldr	r3, [pc, #220]	@ (8009f74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e9e:	ee07 3a90 	vmov	s15, r3
 8009ea2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ea6:	ed97 6a03 	vldr	s12, [r7, #12]
 8009eaa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009f7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009eae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009eb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009eb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009eba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ebe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ec2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009ec6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009ec8:	4b2a      	ldr	r3, [pc, #168]	@ (8009f74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ecc:	0a5b      	lsrs	r3, r3, #9
 8009ece:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ed2:	ee07 3a90 	vmov	s15, r3
 8009ed6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009eda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009ede:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009ee2:	edd7 6a07 	vldr	s13, [r7, #28]
 8009ee6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009eea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009eee:	ee17 2a90 	vmov	r2, s15
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8009ef6:	4b1f      	ldr	r3, [pc, #124]	@ (8009f74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009efa:	0c1b      	lsrs	r3, r3, #16
 8009efc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f00:	ee07 3a90 	vmov	s15, r3
 8009f04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f08:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009f0c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009f10:	edd7 6a07 	vldr	s13, [r7, #28]
 8009f14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009f1c:	ee17 2a90 	vmov	r2, s15
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8009f24:	4b13      	ldr	r3, [pc, #76]	@ (8009f74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f28:	0e1b      	lsrs	r3, r3, #24
 8009f2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f2e:	ee07 3a90 	vmov	s15, r3
 8009f32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f36:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009f3a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009f3e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009f42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009f4a:	ee17 2a90 	vmov	r2, s15
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009f52:	e008      	b.n	8009f66 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	2200      	movs	r2, #0
 8009f58:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	2200      	movs	r2, #0
 8009f64:	609a      	str	r2, [r3, #8]
}
 8009f66:	bf00      	nop
 8009f68:	3724      	adds	r7, #36	@ 0x24
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f70:	4770      	bx	lr
 8009f72:	bf00      	nop
 8009f74:	58024400 	.word	0x58024400
 8009f78:	03d09000 	.word	0x03d09000
 8009f7c:	46000000 	.word	0x46000000
 8009f80:	4c742400 	.word	0x4c742400
 8009f84:	4a742400 	.word	0x4a742400
 8009f88:	4bbebc20 	.word	0x4bbebc20

08009f8c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b089      	sub	sp, #36	@ 0x24
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009f94:	4ba0      	ldr	r3, [pc, #640]	@ (800a218 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f98:	f003 0303 	and.w	r3, r3, #3
 8009f9c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8009f9e:	4b9e      	ldr	r3, [pc, #632]	@ (800a218 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fa2:	091b      	lsrs	r3, r3, #4
 8009fa4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009fa8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009faa:	4b9b      	ldr	r3, [pc, #620]	@ (800a218 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009fac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fae:	f003 0301 	and.w	r3, r3, #1
 8009fb2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009fb4:	4b98      	ldr	r3, [pc, #608]	@ (800a218 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009fb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009fb8:	08db      	lsrs	r3, r3, #3
 8009fba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009fbe:	693a      	ldr	r2, [r7, #16]
 8009fc0:	fb02 f303 	mul.w	r3, r2, r3
 8009fc4:	ee07 3a90 	vmov	s15, r3
 8009fc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fcc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8009fd0:	697b      	ldr	r3, [r7, #20]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	f000 8111 	beq.w	800a1fa <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8009fd8:	69bb      	ldr	r3, [r7, #24]
 8009fda:	2b02      	cmp	r3, #2
 8009fdc:	f000 8083 	beq.w	800a0e6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8009fe0:	69bb      	ldr	r3, [r7, #24]
 8009fe2:	2b02      	cmp	r3, #2
 8009fe4:	f200 80a1 	bhi.w	800a12a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8009fe8:	69bb      	ldr	r3, [r7, #24]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d003      	beq.n	8009ff6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8009fee:	69bb      	ldr	r3, [r7, #24]
 8009ff0:	2b01      	cmp	r3, #1
 8009ff2:	d056      	beq.n	800a0a2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8009ff4:	e099      	b.n	800a12a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009ff6:	4b88      	ldr	r3, [pc, #544]	@ (800a218 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	f003 0320 	and.w	r3, r3, #32
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d02d      	beq.n	800a05e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a002:	4b85      	ldr	r3, [pc, #532]	@ (800a218 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	08db      	lsrs	r3, r3, #3
 800a008:	f003 0303 	and.w	r3, r3, #3
 800a00c:	4a83      	ldr	r2, [pc, #524]	@ (800a21c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800a00e:	fa22 f303 	lsr.w	r3, r2, r3
 800a012:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	ee07 3a90 	vmov	s15, r3
 800a01a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a01e:	697b      	ldr	r3, [r7, #20]
 800a020:	ee07 3a90 	vmov	s15, r3
 800a024:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a028:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a02c:	4b7a      	ldr	r3, [pc, #488]	@ (800a218 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a02e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a030:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a034:	ee07 3a90 	vmov	s15, r3
 800a038:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a03c:	ed97 6a03 	vldr	s12, [r7, #12]
 800a040:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800a220 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a044:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a048:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a04c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a050:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a054:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a058:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a05c:	e087      	b.n	800a16e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a05e:	697b      	ldr	r3, [r7, #20]
 800a060:	ee07 3a90 	vmov	s15, r3
 800a064:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a068:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800a224 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a06c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a070:	4b69      	ldr	r3, [pc, #420]	@ (800a218 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a074:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a078:	ee07 3a90 	vmov	s15, r3
 800a07c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a080:	ed97 6a03 	vldr	s12, [r7, #12]
 800a084:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800a220 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a088:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a08c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a090:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a094:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a098:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a09c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a0a0:	e065      	b.n	800a16e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a0a2:	697b      	ldr	r3, [r7, #20]
 800a0a4:	ee07 3a90 	vmov	s15, r3
 800a0a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0ac:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800a228 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800a0b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a0b4:	4b58      	ldr	r3, [pc, #352]	@ (800a218 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a0b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0bc:	ee07 3a90 	vmov	s15, r3
 800a0c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0c4:	ed97 6a03 	vldr	s12, [r7, #12]
 800a0c8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800a220 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a0cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a0d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a0d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a0d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a0dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a0e0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a0e4:	e043      	b.n	800a16e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a0e6:	697b      	ldr	r3, [r7, #20]
 800a0e8:	ee07 3a90 	vmov	s15, r3
 800a0ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0f0:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800a22c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800a0f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a0f8:	4b47      	ldr	r3, [pc, #284]	@ (800a218 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a0fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a100:	ee07 3a90 	vmov	s15, r3
 800a104:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a108:	ed97 6a03 	vldr	s12, [r7, #12]
 800a10c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800a220 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a110:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a114:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a118:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a11c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a120:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a124:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a128:	e021      	b.n	800a16e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a12a:	697b      	ldr	r3, [r7, #20]
 800a12c:	ee07 3a90 	vmov	s15, r3
 800a130:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a134:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800a224 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a138:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a13c:	4b36      	ldr	r3, [pc, #216]	@ (800a218 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a13e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a140:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a144:	ee07 3a90 	vmov	s15, r3
 800a148:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a14c:	ed97 6a03 	vldr	s12, [r7, #12]
 800a150:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800a220 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a154:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a158:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a15c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a160:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a164:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a168:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a16c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800a16e:	4b2a      	ldr	r3, [pc, #168]	@ (800a218 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a172:	0a5b      	lsrs	r3, r3, #9
 800a174:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a178:	ee07 3a90 	vmov	s15, r3
 800a17c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a180:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a184:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a188:	edd7 6a07 	vldr	s13, [r7, #28]
 800a18c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a190:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a194:	ee17 2a90 	vmov	r2, s15
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800a19c:	4b1e      	ldr	r3, [pc, #120]	@ (800a218 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a19e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1a0:	0c1b      	lsrs	r3, r3, #16
 800a1a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a1a6:	ee07 3a90 	vmov	s15, r3
 800a1aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a1b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a1b6:	edd7 6a07 	vldr	s13, [r7, #28]
 800a1ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a1be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a1c2:	ee17 2a90 	vmov	r2, s15
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800a1ca:	4b13      	ldr	r3, [pc, #76]	@ (800a218 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a1cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1ce:	0e1b      	lsrs	r3, r3, #24
 800a1d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a1d4:	ee07 3a90 	vmov	s15, r3
 800a1d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1dc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a1e0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a1e4:	edd7 6a07 	vldr	s13, [r7, #28]
 800a1e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a1ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a1f0:	ee17 2a90 	vmov	r2, s15
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800a1f8:	e008      	b.n	800a20c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	2200      	movs	r2, #0
 800a204:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	2200      	movs	r2, #0
 800a20a:	609a      	str	r2, [r3, #8]
}
 800a20c:	bf00      	nop
 800a20e:	3724      	adds	r7, #36	@ 0x24
 800a210:	46bd      	mov	sp, r7
 800a212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a216:	4770      	bx	lr
 800a218:	58024400 	.word	0x58024400
 800a21c:	03d09000 	.word	0x03d09000
 800a220:	46000000 	.word	0x46000000
 800a224:	4c742400 	.word	0x4c742400
 800a228:	4a742400 	.word	0x4a742400
 800a22c:	4bbebc20 	.word	0x4bbebc20

0800a230 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800a230:	b580      	push	{r7, lr}
 800a232:	b084      	sub	sp, #16
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
 800a238:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a23a:	2300      	movs	r3, #0
 800a23c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a23e:	4b53      	ldr	r3, [pc, #332]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a242:	f003 0303 	and.w	r3, r3, #3
 800a246:	2b03      	cmp	r3, #3
 800a248:	d101      	bne.n	800a24e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800a24a:	2301      	movs	r3, #1
 800a24c:	e099      	b.n	800a382 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a24e:	4b4f      	ldr	r3, [pc, #316]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	4a4e      	ldr	r2, [pc, #312]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a254:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a258:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a25a:	f7f7 fa8f 	bl	800177c <HAL_GetTick>
 800a25e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a260:	e008      	b.n	800a274 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a262:	f7f7 fa8b 	bl	800177c <HAL_GetTick>
 800a266:	4602      	mov	r2, r0
 800a268:	68bb      	ldr	r3, [r7, #8]
 800a26a:	1ad3      	subs	r3, r2, r3
 800a26c:	2b02      	cmp	r3, #2
 800a26e:	d901      	bls.n	800a274 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a270:	2303      	movs	r3, #3
 800a272:	e086      	b.n	800a382 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a274:	4b45      	ldr	r3, [pc, #276]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d1f0      	bne.n	800a262 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a280:	4b42      	ldr	r3, [pc, #264]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a284:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	031b      	lsls	r3, r3, #12
 800a28e:	493f      	ldr	r1, [pc, #252]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a290:	4313      	orrs	r3, r2
 800a292:	628b      	str	r3, [r1, #40]	@ 0x28
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	685b      	ldr	r3, [r3, #4]
 800a298:	3b01      	subs	r3, #1
 800a29a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	689b      	ldr	r3, [r3, #8]
 800a2a2:	3b01      	subs	r3, #1
 800a2a4:	025b      	lsls	r3, r3, #9
 800a2a6:	b29b      	uxth	r3, r3
 800a2a8:	431a      	orrs	r2, r3
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	68db      	ldr	r3, [r3, #12]
 800a2ae:	3b01      	subs	r3, #1
 800a2b0:	041b      	lsls	r3, r3, #16
 800a2b2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a2b6:	431a      	orrs	r2, r3
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	691b      	ldr	r3, [r3, #16]
 800a2bc:	3b01      	subs	r3, #1
 800a2be:	061b      	lsls	r3, r3, #24
 800a2c0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a2c4:	4931      	ldr	r1, [pc, #196]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a2c6:	4313      	orrs	r3, r2
 800a2c8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a2ca:	4b30      	ldr	r3, [pc, #192]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a2cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2ce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	695b      	ldr	r3, [r3, #20]
 800a2d6:	492d      	ldr	r1, [pc, #180]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a2d8:	4313      	orrs	r3, r2
 800a2da:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a2dc:	4b2b      	ldr	r3, [pc, #172]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a2de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2e0:	f023 0220 	bic.w	r2, r3, #32
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	699b      	ldr	r3, [r3, #24]
 800a2e8:	4928      	ldr	r1, [pc, #160]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a2ea:	4313      	orrs	r3, r2
 800a2ec:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a2ee:	4b27      	ldr	r3, [pc, #156]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a2f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2f2:	4a26      	ldr	r2, [pc, #152]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a2f4:	f023 0310 	bic.w	r3, r3, #16
 800a2f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a2fa:	4b24      	ldr	r3, [pc, #144]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a2fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a2fe:	4b24      	ldr	r3, [pc, #144]	@ (800a390 <RCCEx_PLL2_Config+0x160>)
 800a300:	4013      	ands	r3, r2
 800a302:	687a      	ldr	r2, [r7, #4]
 800a304:	69d2      	ldr	r2, [r2, #28]
 800a306:	00d2      	lsls	r2, r2, #3
 800a308:	4920      	ldr	r1, [pc, #128]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a30a:	4313      	orrs	r3, r2
 800a30c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a30e:	4b1f      	ldr	r3, [pc, #124]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a312:	4a1e      	ldr	r2, [pc, #120]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a314:	f043 0310 	orr.w	r3, r3, #16
 800a318:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d106      	bne.n	800a32e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a320:	4b1a      	ldr	r3, [pc, #104]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a324:	4a19      	ldr	r2, [pc, #100]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a326:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a32a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a32c:	e00f      	b.n	800a34e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a32e:	683b      	ldr	r3, [r7, #0]
 800a330:	2b01      	cmp	r3, #1
 800a332:	d106      	bne.n	800a342 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a334:	4b15      	ldr	r3, [pc, #84]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a338:	4a14      	ldr	r2, [pc, #80]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a33a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a33e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a340:	e005      	b.n	800a34e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a342:	4b12      	ldr	r3, [pc, #72]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a346:	4a11      	ldr	r2, [pc, #68]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a348:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a34c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a34e:	4b0f      	ldr	r3, [pc, #60]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	4a0e      	ldr	r2, [pc, #56]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a354:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a358:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a35a:	f7f7 fa0f 	bl	800177c <HAL_GetTick>
 800a35e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a360:	e008      	b.n	800a374 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a362:	f7f7 fa0b 	bl	800177c <HAL_GetTick>
 800a366:	4602      	mov	r2, r0
 800a368:	68bb      	ldr	r3, [r7, #8]
 800a36a:	1ad3      	subs	r3, r2, r3
 800a36c:	2b02      	cmp	r3, #2
 800a36e:	d901      	bls.n	800a374 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a370:	2303      	movs	r3, #3
 800a372:	e006      	b.n	800a382 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a374:	4b05      	ldr	r3, [pc, #20]	@ (800a38c <RCCEx_PLL2_Config+0x15c>)
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d0f0      	beq.n	800a362 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a380:	7bfb      	ldrb	r3, [r7, #15]
}
 800a382:	4618      	mov	r0, r3
 800a384:	3710      	adds	r7, #16
 800a386:	46bd      	mov	sp, r7
 800a388:	bd80      	pop	{r7, pc}
 800a38a:	bf00      	nop
 800a38c:	58024400 	.word	0x58024400
 800a390:	ffff0007 	.word	0xffff0007

0800a394 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b084      	sub	sp, #16
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
 800a39c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a39e:	2300      	movs	r3, #0
 800a3a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a3a2:	4b53      	ldr	r3, [pc, #332]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a3a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3a6:	f003 0303 	and.w	r3, r3, #3
 800a3aa:	2b03      	cmp	r3, #3
 800a3ac:	d101      	bne.n	800a3b2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a3ae:	2301      	movs	r3, #1
 800a3b0:	e099      	b.n	800a4e6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a3b2:	4b4f      	ldr	r3, [pc, #316]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	4a4e      	ldr	r2, [pc, #312]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a3b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a3bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a3be:	f7f7 f9dd 	bl	800177c <HAL_GetTick>
 800a3c2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a3c4:	e008      	b.n	800a3d8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a3c6:	f7f7 f9d9 	bl	800177c <HAL_GetTick>
 800a3ca:	4602      	mov	r2, r0
 800a3cc:	68bb      	ldr	r3, [r7, #8]
 800a3ce:	1ad3      	subs	r3, r2, r3
 800a3d0:	2b02      	cmp	r3, #2
 800a3d2:	d901      	bls.n	800a3d8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a3d4:	2303      	movs	r3, #3
 800a3d6:	e086      	b.n	800a4e6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a3d8:	4b45      	ldr	r3, [pc, #276]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d1f0      	bne.n	800a3c6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a3e4:	4b42      	ldr	r3, [pc, #264]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a3e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3e8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	051b      	lsls	r3, r3, #20
 800a3f2:	493f      	ldr	r1, [pc, #252]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a3f4:	4313      	orrs	r3, r2
 800a3f6:	628b      	str	r3, [r1, #40]	@ 0x28
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	685b      	ldr	r3, [r3, #4]
 800a3fc:	3b01      	subs	r3, #1
 800a3fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	689b      	ldr	r3, [r3, #8]
 800a406:	3b01      	subs	r3, #1
 800a408:	025b      	lsls	r3, r3, #9
 800a40a:	b29b      	uxth	r3, r3
 800a40c:	431a      	orrs	r2, r3
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	68db      	ldr	r3, [r3, #12]
 800a412:	3b01      	subs	r3, #1
 800a414:	041b      	lsls	r3, r3, #16
 800a416:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a41a:	431a      	orrs	r2, r3
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	691b      	ldr	r3, [r3, #16]
 800a420:	3b01      	subs	r3, #1
 800a422:	061b      	lsls	r3, r3, #24
 800a424:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a428:	4931      	ldr	r1, [pc, #196]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a42a:	4313      	orrs	r3, r2
 800a42c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a42e:	4b30      	ldr	r3, [pc, #192]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a432:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	695b      	ldr	r3, [r3, #20]
 800a43a:	492d      	ldr	r1, [pc, #180]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a43c:	4313      	orrs	r3, r2
 800a43e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a440:	4b2b      	ldr	r3, [pc, #172]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a444:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	699b      	ldr	r3, [r3, #24]
 800a44c:	4928      	ldr	r1, [pc, #160]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a44e:	4313      	orrs	r3, r2
 800a450:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a452:	4b27      	ldr	r3, [pc, #156]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a456:	4a26      	ldr	r2, [pc, #152]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a458:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a45c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a45e:	4b24      	ldr	r3, [pc, #144]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a460:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a462:	4b24      	ldr	r3, [pc, #144]	@ (800a4f4 <RCCEx_PLL3_Config+0x160>)
 800a464:	4013      	ands	r3, r2
 800a466:	687a      	ldr	r2, [r7, #4]
 800a468:	69d2      	ldr	r2, [r2, #28]
 800a46a:	00d2      	lsls	r2, r2, #3
 800a46c:	4920      	ldr	r1, [pc, #128]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a46e:	4313      	orrs	r3, r2
 800a470:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a472:	4b1f      	ldr	r3, [pc, #124]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a476:	4a1e      	ldr	r2, [pc, #120]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a478:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a47c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d106      	bne.n	800a492 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a484:	4b1a      	ldr	r3, [pc, #104]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a488:	4a19      	ldr	r2, [pc, #100]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a48a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a48e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a490:	e00f      	b.n	800a4b2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a492:	683b      	ldr	r3, [r7, #0]
 800a494:	2b01      	cmp	r3, #1
 800a496:	d106      	bne.n	800a4a6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a498:	4b15      	ldr	r3, [pc, #84]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a49a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a49c:	4a14      	ldr	r2, [pc, #80]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a49e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a4a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a4a4:	e005      	b.n	800a4b2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a4a6:	4b12      	ldr	r3, [pc, #72]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a4a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4aa:	4a11      	ldr	r2, [pc, #68]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a4ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a4b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a4b2:	4b0f      	ldr	r3, [pc, #60]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	4a0e      	ldr	r2, [pc, #56]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a4b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a4bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a4be:	f7f7 f95d 	bl	800177c <HAL_GetTick>
 800a4c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a4c4:	e008      	b.n	800a4d8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a4c6:	f7f7 f959 	bl	800177c <HAL_GetTick>
 800a4ca:	4602      	mov	r2, r0
 800a4cc:	68bb      	ldr	r3, [r7, #8]
 800a4ce:	1ad3      	subs	r3, r2, r3
 800a4d0:	2b02      	cmp	r3, #2
 800a4d2:	d901      	bls.n	800a4d8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a4d4:	2303      	movs	r3, #3
 800a4d6:	e006      	b.n	800a4e6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a4d8:	4b05      	ldr	r3, [pc, #20]	@ (800a4f0 <RCCEx_PLL3_Config+0x15c>)
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d0f0      	beq.n	800a4c6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800a4e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	3710      	adds	r7, #16
 800a4ea:	46bd      	mov	sp, r7
 800a4ec:	bd80      	pop	{r7, pc}
 800a4ee:	bf00      	nop
 800a4f0:	58024400 	.word	0x58024400
 800a4f4:	ffff0007 	.word	0xffff0007

0800a4f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b082      	sub	sp, #8
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d101      	bne.n	800a50a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a506:	2301      	movs	r3, #1
 800a508:	e049      	b.n	800a59e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a510:	b2db      	uxtb	r3, r3
 800a512:	2b00      	cmp	r3, #0
 800a514:	d106      	bne.n	800a524 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	2200      	movs	r2, #0
 800a51a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a51e:	6878      	ldr	r0, [r7, #4]
 800a520:	f7f6 ff68 	bl	80013f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2202      	movs	r2, #2
 800a528:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681a      	ldr	r2, [r3, #0]
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	3304      	adds	r3, #4
 800a534:	4619      	mov	r1, r3
 800a536:	4610      	mov	r0, r2
 800a538:	f000 f8a6 	bl	800a688 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2201      	movs	r2, #1
 800a540:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2201      	movs	r2, #1
 800a548:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2201      	movs	r2, #1
 800a550:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	2201      	movs	r2, #1
 800a558:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	2201      	movs	r2, #1
 800a560:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	2201      	movs	r2, #1
 800a568:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2201      	movs	r2, #1
 800a570:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	2201      	movs	r2, #1
 800a578:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2201      	movs	r2, #1
 800a580:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2201      	movs	r2, #1
 800a588:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	2201      	movs	r2, #1
 800a590:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2201      	movs	r2, #1
 800a598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a59c:	2300      	movs	r3, #0
}
 800a59e:	4618      	mov	r0, r3
 800a5a0:	3708      	adds	r7, #8
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	bd80      	pop	{r7, pc}
	...

0800a5a8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800a5a8:	b480      	push	{r7}
 800a5aa:	b085      	sub	sp, #20
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a5b6:	b2db      	uxtb	r3, r3
 800a5b8:	2b01      	cmp	r3, #1
 800a5ba:	d001      	beq.n	800a5c0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800a5bc:	2301      	movs	r3, #1
 800a5be:	e04c      	b.n	800a65a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	2202      	movs	r2, #2
 800a5c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	4a26      	ldr	r2, [pc, #152]	@ (800a668 <HAL_TIM_Base_Start+0xc0>)
 800a5ce:	4293      	cmp	r3, r2
 800a5d0:	d022      	beq.n	800a618 <HAL_TIM_Base_Start+0x70>
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a5da:	d01d      	beq.n	800a618 <HAL_TIM_Base_Start+0x70>
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	4a22      	ldr	r2, [pc, #136]	@ (800a66c <HAL_TIM_Base_Start+0xc4>)
 800a5e2:	4293      	cmp	r3, r2
 800a5e4:	d018      	beq.n	800a618 <HAL_TIM_Base_Start+0x70>
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	4a21      	ldr	r2, [pc, #132]	@ (800a670 <HAL_TIM_Base_Start+0xc8>)
 800a5ec:	4293      	cmp	r3, r2
 800a5ee:	d013      	beq.n	800a618 <HAL_TIM_Base_Start+0x70>
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	4a1f      	ldr	r2, [pc, #124]	@ (800a674 <HAL_TIM_Base_Start+0xcc>)
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	d00e      	beq.n	800a618 <HAL_TIM_Base_Start+0x70>
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	4a1e      	ldr	r2, [pc, #120]	@ (800a678 <HAL_TIM_Base_Start+0xd0>)
 800a600:	4293      	cmp	r3, r2
 800a602:	d009      	beq.n	800a618 <HAL_TIM_Base_Start+0x70>
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	4a1c      	ldr	r2, [pc, #112]	@ (800a67c <HAL_TIM_Base_Start+0xd4>)
 800a60a:	4293      	cmp	r3, r2
 800a60c:	d004      	beq.n	800a618 <HAL_TIM_Base_Start+0x70>
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	4a1b      	ldr	r2, [pc, #108]	@ (800a680 <HAL_TIM_Base_Start+0xd8>)
 800a614:	4293      	cmp	r3, r2
 800a616:	d115      	bne.n	800a644 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	689a      	ldr	r2, [r3, #8]
 800a61e:	4b19      	ldr	r3, [pc, #100]	@ (800a684 <HAL_TIM_Base_Start+0xdc>)
 800a620:	4013      	ands	r3, r2
 800a622:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	2b06      	cmp	r3, #6
 800a628:	d015      	beq.n	800a656 <HAL_TIM_Base_Start+0xae>
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a630:	d011      	beq.n	800a656 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	681a      	ldr	r2, [r3, #0]
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	f042 0201 	orr.w	r2, r2, #1
 800a640:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a642:	e008      	b.n	800a656 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	681a      	ldr	r2, [r3, #0]
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	f042 0201 	orr.w	r2, r2, #1
 800a652:	601a      	str	r2, [r3, #0]
 800a654:	e000      	b.n	800a658 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a656:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a658:	2300      	movs	r3, #0
}
 800a65a:	4618      	mov	r0, r3
 800a65c:	3714      	adds	r7, #20
 800a65e:	46bd      	mov	sp, r7
 800a660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a664:	4770      	bx	lr
 800a666:	bf00      	nop
 800a668:	40010000 	.word	0x40010000
 800a66c:	40000400 	.word	0x40000400
 800a670:	40000800 	.word	0x40000800
 800a674:	40000c00 	.word	0x40000c00
 800a678:	40010400 	.word	0x40010400
 800a67c:	40001800 	.word	0x40001800
 800a680:	40014000 	.word	0x40014000
 800a684:	00010007 	.word	0x00010007

0800a688 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a688:	b480      	push	{r7}
 800a68a:	b085      	sub	sp, #20
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
 800a690:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	4a43      	ldr	r2, [pc, #268]	@ (800a7a8 <TIM_Base_SetConfig+0x120>)
 800a69c:	4293      	cmp	r3, r2
 800a69e:	d013      	beq.n	800a6c8 <TIM_Base_SetConfig+0x40>
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a6a6:	d00f      	beq.n	800a6c8 <TIM_Base_SetConfig+0x40>
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	4a40      	ldr	r2, [pc, #256]	@ (800a7ac <TIM_Base_SetConfig+0x124>)
 800a6ac:	4293      	cmp	r3, r2
 800a6ae:	d00b      	beq.n	800a6c8 <TIM_Base_SetConfig+0x40>
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	4a3f      	ldr	r2, [pc, #252]	@ (800a7b0 <TIM_Base_SetConfig+0x128>)
 800a6b4:	4293      	cmp	r3, r2
 800a6b6:	d007      	beq.n	800a6c8 <TIM_Base_SetConfig+0x40>
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	4a3e      	ldr	r2, [pc, #248]	@ (800a7b4 <TIM_Base_SetConfig+0x12c>)
 800a6bc:	4293      	cmp	r3, r2
 800a6be:	d003      	beq.n	800a6c8 <TIM_Base_SetConfig+0x40>
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	4a3d      	ldr	r2, [pc, #244]	@ (800a7b8 <TIM_Base_SetConfig+0x130>)
 800a6c4:	4293      	cmp	r3, r2
 800a6c6:	d108      	bne.n	800a6da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	685b      	ldr	r3, [r3, #4]
 800a6d4:	68fa      	ldr	r2, [r7, #12]
 800a6d6:	4313      	orrs	r3, r2
 800a6d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	4a32      	ldr	r2, [pc, #200]	@ (800a7a8 <TIM_Base_SetConfig+0x120>)
 800a6de:	4293      	cmp	r3, r2
 800a6e0:	d01f      	beq.n	800a722 <TIM_Base_SetConfig+0x9a>
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a6e8:	d01b      	beq.n	800a722 <TIM_Base_SetConfig+0x9a>
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	4a2f      	ldr	r2, [pc, #188]	@ (800a7ac <TIM_Base_SetConfig+0x124>)
 800a6ee:	4293      	cmp	r3, r2
 800a6f0:	d017      	beq.n	800a722 <TIM_Base_SetConfig+0x9a>
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	4a2e      	ldr	r2, [pc, #184]	@ (800a7b0 <TIM_Base_SetConfig+0x128>)
 800a6f6:	4293      	cmp	r3, r2
 800a6f8:	d013      	beq.n	800a722 <TIM_Base_SetConfig+0x9a>
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	4a2d      	ldr	r2, [pc, #180]	@ (800a7b4 <TIM_Base_SetConfig+0x12c>)
 800a6fe:	4293      	cmp	r3, r2
 800a700:	d00f      	beq.n	800a722 <TIM_Base_SetConfig+0x9a>
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	4a2c      	ldr	r2, [pc, #176]	@ (800a7b8 <TIM_Base_SetConfig+0x130>)
 800a706:	4293      	cmp	r3, r2
 800a708:	d00b      	beq.n	800a722 <TIM_Base_SetConfig+0x9a>
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	4a2b      	ldr	r2, [pc, #172]	@ (800a7bc <TIM_Base_SetConfig+0x134>)
 800a70e:	4293      	cmp	r3, r2
 800a710:	d007      	beq.n	800a722 <TIM_Base_SetConfig+0x9a>
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	4a2a      	ldr	r2, [pc, #168]	@ (800a7c0 <TIM_Base_SetConfig+0x138>)
 800a716:	4293      	cmp	r3, r2
 800a718:	d003      	beq.n	800a722 <TIM_Base_SetConfig+0x9a>
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	4a29      	ldr	r2, [pc, #164]	@ (800a7c4 <TIM_Base_SetConfig+0x13c>)
 800a71e:	4293      	cmp	r3, r2
 800a720:	d108      	bne.n	800a734 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a728:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	68db      	ldr	r3, [r3, #12]
 800a72e:	68fa      	ldr	r2, [r7, #12]
 800a730:	4313      	orrs	r3, r2
 800a732:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a73a:	683b      	ldr	r3, [r7, #0]
 800a73c:	695b      	ldr	r3, [r3, #20]
 800a73e:	4313      	orrs	r3, r2
 800a740:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a742:	683b      	ldr	r3, [r7, #0]
 800a744:	689a      	ldr	r2, [r3, #8]
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a74a:	683b      	ldr	r3, [r7, #0]
 800a74c:	681a      	ldr	r2, [r3, #0]
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	4a14      	ldr	r2, [pc, #80]	@ (800a7a8 <TIM_Base_SetConfig+0x120>)
 800a756:	4293      	cmp	r3, r2
 800a758:	d00f      	beq.n	800a77a <TIM_Base_SetConfig+0xf2>
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	4a16      	ldr	r2, [pc, #88]	@ (800a7b8 <TIM_Base_SetConfig+0x130>)
 800a75e:	4293      	cmp	r3, r2
 800a760:	d00b      	beq.n	800a77a <TIM_Base_SetConfig+0xf2>
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	4a15      	ldr	r2, [pc, #84]	@ (800a7bc <TIM_Base_SetConfig+0x134>)
 800a766:	4293      	cmp	r3, r2
 800a768:	d007      	beq.n	800a77a <TIM_Base_SetConfig+0xf2>
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	4a14      	ldr	r2, [pc, #80]	@ (800a7c0 <TIM_Base_SetConfig+0x138>)
 800a76e:	4293      	cmp	r3, r2
 800a770:	d003      	beq.n	800a77a <TIM_Base_SetConfig+0xf2>
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	4a13      	ldr	r2, [pc, #76]	@ (800a7c4 <TIM_Base_SetConfig+0x13c>)
 800a776:	4293      	cmp	r3, r2
 800a778:	d103      	bne.n	800a782 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	691a      	ldr	r2, [r3, #16]
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	f043 0204 	orr.w	r2, r3, #4
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	2201      	movs	r2, #1
 800a792:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	68fa      	ldr	r2, [r7, #12]
 800a798:	601a      	str	r2, [r3, #0]
}
 800a79a:	bf00      	nop
 800a79c:	3714      	adds	r7, #20
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a4:	4770      	bx	lr
 800a7a6:	bf00      	nop
 800a7a8:	40010000 	.word	0x40010000
 800a7ac:	40000400 	.word	0x40000400
 800a7b0:	40000800 	.word	0x40000800
 800a7b4:	40000c00 	.word	0x40000c00
 800a7b8:	40010400 	.word	0x40010400
 800a7bc:	40014000 	.word	0x40014000
 800a7c0:	40014400 	.word	0x40014400
 800a7c4:	40014800 	.word	0x40014800

0800a7c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a7c8:	b480      	push	{r7}
 800a7ca:	b085      	sub	sp, #20
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	6078      	str	r0, [r7, #4]
 800a7d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a7d8:	2b01      	cmp	r3, #1
 800a7da:	d101      	bne.n	800a7e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a7dc:	2302      	movs	r3, #2
 800a7de:	e06d      	b.n	800a8bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	2201      	movs	r2, #1
 800a7e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	2202      	movs	r2, #2
 800a7ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	685b      	ldr	r3, [r3, #4]
 800a7f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	689b      	ldr	r3, [r3, #8]
 800a7fe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	4a30      	ldr	r2, [pc, #192]	@ (800a8c8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a806:	4293      	cmp	r3, r2
 800a808:	d004      	beq.n	800a814 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	4a2f      	ldr	r2, [pc, #188]	@ (800a8cc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a810:	4293      	cmp	r3, r2
 800a812:	d108      	bne.n	800a826 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a81a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	685b      	ldr	r3, [r3, #4]
 800a820:	68fa      	ldr	r2, [r7, #12]
 800a822:	4313      	orrs	r3, r2
 800a824:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a82c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a82e:	683b      	ldr	r3, [r7, #0]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	68fa      	ldr	r2, [r7, #12]
 800a834:	4313      	orrs	r3, r2
 800a836:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	68fa      	ldr	r2, [r7, #12]
 800a83e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	4a20      	ldr	r2, [pc, #128]	@ (800a8c8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a846:	4293      	cmp	r3, r2
 800a848:	d022      	beq.n	800a890 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a852:	d01d      	beq.n	800a890 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	4a1d      	ldr	r2, [pc, #116]	@ (800a8d0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a85a:	4293      	cmp	r3, r2
 800a85c:	d018      	beq.n	800a890 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	4a1c      	ldr	r2, [pc, #112]	@ (800a8d4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a864:	4293      	cmp	r3, r2
 800a866:	d013      	beq.n	800a890 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	4a1a      	ldr	r2, [pc, #104]	@ (800a8d8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a86e:	4293      	cmp	r3, r2
 800a870:	d00e      	beq.n	800a890 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	4a15      	ldr	r2, [pc, #84]	@ (800a8cc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a878:	4293      	cmp	r3, r2
 800a87a:	d009      	beq.n	800a890 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	4a16      	ldr	r2, [pc, #88]	@ (800a8dc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a882:	4293      	cmp	r3, r2
 800a884:	d004      	beq.n	800a890 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	4a15      	ldr	r2, [pc, #84]	@ (800a8e0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a88c:	4293      	cmp	r3, r2
 800a88e:	d10c      	bne.n	800a8aa <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a890:	68bb      	ldr	r3, [r7, #8]
 800a892:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a896:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a898:	683b      	ldr	r3, [r7, #0]
 800a89a:	689b      	ldr	r3, [r3, #8]
 800a89c:	68ba      	ldr	r2, [r7, #8]
 800a89e:	4313      	orrs	r3, r2
 800a8a0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	68ba      	ldr	r2, [r7, #8]
 800a8a8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	2201      	movs	r2, #1
 800a8ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a8ba:	2300      	movs	r3, #0
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	3714      	adds	r7, #20
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c6:	4770      	bx	lr
 800a8c8:	40010000 	.word	0x40010000
 800a8cc:	40010400 	.word	0x40010400
 800a8d0:	40000400 	.word	0x40000400
 800a8d4:	40000800 	.word	0x40000800
 800a8d8:	40000c00 	.word	0x40000c00
 800a8dc:	40001800 	.word	0x40001800
 800a8e0:	40014000 	.word	0x40014000

0800a8e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b082      	sub	sp, #8
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d101      	bne.n	800a8f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	e042      	b.n	800a97c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d106      	bne.n	800a90e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	2200      	movs	r2, #0
 800a904:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a908:	6878      	ldr	r0, [r7, #4]
 800a90a:	f7f6 fde1 	bl	80014d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	2224      	movs	r2, #36	@ 0x24
 800a912:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	681a      	ldr	r2, [r3, #0]
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	f022 0201 	bic.w	r2, r2, #1
 800a924:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d002      	beq.n	800a934 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a92e:	6878      	ldr	r0, [r7, #4]
 800a930:	f001 fb14 	bl	800bf5c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	f000 fda9 	bl	800b48c <UART_SetConfig>
 800a93a:	4603      	mov	r3, r0
 800a93c:	2b01      	cmp	r3, #1
 800a93e:	d101      	bne.n	800a944 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a940:	2301      	movs	r3, #1
 800a942:	e01b      	b.n	800a97c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	685a      	ldr	r2, [r3, #4]
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a952:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	689a      	ldr	r2, [r3, #8]
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a962:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	681a      	ldr	r2, [r3, #0]
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	f042 0201 	orr.w	r2, r2, #1
 800a972:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a974:	6878      	ldr	r0, [r7, #4]
 800a976:	f001 fb93 	bl	800c0a0 <UART_CheckIdleState>
 800a97a:	4603      	mov	r3, r0
}
 800a97c:	4618      	mov	r0, r3
 800a97e:	3708      	adds	r7, #8
 800a980:	46bd      	mov	sp, r7
 800a982:	bd80      	pop	{r7, pc}

0800a984 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a984:	b580      	push	{r7, lr}
 800a986:	b08a      	sub	sp, #40	@ 0x28
 800a988:	af00      	add	r7, sp, #0
 800a98a:	60f8      	str	r0, [r7, #12]
 800a98c:	60b9      	str	r1, [r7, #8]
 800a98e:	4613      	mov	r3, r2
 800a990:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a998:	2b20      	cmp	r3, #32
 800a99a:	d167      	bne.n	800aa6c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800a99c:	68bb      	ldr	r3, [r7, #8]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d002      	beq.n	800a9a8 <HAL_UART_Transmit_DMA+0x24>
 800a9a2:	88fb      	ldrh	r3, [r7, #6]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d101      	bne.n	800a9ac <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800a9a8:	2301      	movs	r3, #1
 800a9aa:	e060      	b.n	800aa6e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	68ba      	ldr	r2, [r7, #8]
 800a9b0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	88fa      	ldrh	r2, [r7, #6]
 800a9b6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	88fa      	ldrh	r2, [r7, #6]
 800a9be:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	2221      	movs	r2, #33	@ 0x21
 800a9ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d028      	beq.n	800aa2c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a9de:	4a26      	ldr	r2, [pc, #152]	@ (800aa78 <HAL_UART_Transmit_DMA+0xf4>)
 800a9e0:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a9e6:	4a25      	ldr	r2, [pc, #148]	@ (800aa7c <HAL_UART_Transmit_DMA+0xf8>)
 800a9e8:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a9ee:	4a24      	ldr	r2, [pc, #144]	@ (800aa80 <HAL_UART_Transmit_DMA+0xfc>)
 800a9f0:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa02:	4619      	mov	r1, r3
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	3328      	adds	r3, #40	@ 0x28
 800aa0a:	461a      	mov	r2, r3
 800aa0c:	88fb      	ldrh	r3, [r7, #6]
 800aa0e:	f7f9 fb65 	bl	80040dc <HAL_DMA_Start_IT>
 800aa12:	4603      	mov	r3, r0
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d009      	beq.n	800aa2c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	2210      	movs	r2, #16
 800aa1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	2220      	movs	r2, #32
 800aa24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800aa28:	2301      	movs	r3, #1
 800aa2a:	e020      	b.n	800aa6e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	2240      	movs	r2, #64	@ 0x40
 800aa32:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	3308      	adds	r3, #8
 800aa3a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa3c:	697b      	ldr	r3, [r7, #20]
 800aa3e:	e853 3f00 	ldrex	r3, [r3]
 800aa42:	613b      	str	r3, [r7, #16]
   return(result);
 800aa44:	693b      	ldr	r3, [r7, #16]
 800aa46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa4a:	627b      	str	r3, [r7, #36]	@ 0x24
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	3308      	adds	r3, #8
 800aa52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa54:	623a      	str	r2, [r7, #32]
 800aa56:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa58:	69f9      	ldr	r1, [r7, #28]
 800aa5a:	6a3a      	ldr	r2, [r7, #32]
 800aa5c:	e841 2300 	strex	r3, r2, [r1]
 800aa60:	61bb      	str	r3, [r7, #24]
   return(result);
 800aa62:	69bb      	ldr	r3, [r7, #24]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d1e5      	bne.n	800aa34 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800aa68:	2300      	movs	r3, #0
 800aa6a:	e000      	b.n	800aa6e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800aa6c:	2302      	movs	r3, #2
  }
}
 800aa6e:	4618      	mov	r0, r3
 800aa70:	3728      	adds	r7, #40	@ 0x28
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bd80      	pop	{r7, pc}
 800aa76:	bf00      	nop
 800aa78:	0800c41d 	.word	0x0800c41d
 800aa7c:	0800c4b3 	.word	0x0800c4b3
 800aa80:	0800c4cf 	.word	0x0800c4cf

0800aa84 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b0a0      	sub	sp, #128	@ 0x80
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aa94:	e853 3f00 	ldrex	r3, [r3]
 800aa98:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800aa9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aa9c:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800aaa0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	461a      	mov	r2, r3
 800aaa8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800aaaa:	66bb      	str	r3, [r7, #104]	@ 0x68
 800aaac:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaae:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800aab0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800aab2:	e841 2300 	strex	r3, r2, [r1]
 800aab6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800aab8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d1e6      	bne.n	800aa8c <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	3308      	adds	r3, #8
 800aac4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aac6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aac8:	e853 3f00 	ldrex	r3, [r3]
 800aacc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800aace:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aad0:	4b72      	ldr	r3, [pc, #456]	@ (800ac9c <HAL_UART_Abort+0x218>)
 800aad2:	4013      	ands	r3, r2
 800aad4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	3308      	adds	r3, #8
 800aadc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800aade:	657a      	str	r2, [r7, #84]	@ 0x54
 800aae0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aae2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800aae4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800aae6:	e841 2300 	strex	r3, r2, [r1]
 800aaea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800aaec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d1e5      	bne.n	800aabe <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aaf6:	2b01      	cmp	r3, #1
 800aaf8:	d118      	bne.n	800ab2c <HAL_UART_Abort+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab02:	e853 3f00 	ldrex	r3, [r3]
 800ab06:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ab08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab0a:	f023 0310 	bic.w	r3, r3, #16
 800ab0e:	677b      	str	r3, [r7, #116]	@ 0x74
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	461a      	mov	r2, r3
 800ab16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ab18:	643b      	str	r3, [r7, #64]	@ 0x40
 800ab1a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab1c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ab1e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ab20:	e841 2300 	strex	r3, r2, [r1]
 800ab24:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ab26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d1e6      	bne.n	800aafa <HAL_UART_Abort+0x76>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	689b      	ldr	r3, [r3, #8]
 800ab32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab36:	2b80      	cmp	r3, #128	@ 0x80
 800ab38:	d137      	bne.n	800abaa <HAL_UART_Abort+0x126>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	3308      	adds	r3, #8
 800ab40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab42:	6a3b      	ldr	r3, [r7, #32]
 800ab44:	e853 3f00 	ldrex	r3, [r3]
 800ab48:	61fb      	str	r3, [r7, #28]
   return(result);
 800ab4a:	69fb      	ldr	r3, [r7, #28]
 800ab4c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ab50:	673b      	str	r3, [r7, #112]	@ 0x70
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	3308      	adds	r3, #8
 800ab58:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800ab5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ab5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab5e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ab60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab62:	e841 2300 	strex	r3, r2, [r1]
 800ab66:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ab68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d1e5      	bne.n	800ab3a <HAL_UART_Abort+0xb6>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d019      	beq.n	800abaa <HAL_UART_Abort+0x126>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ab82:	4618      	mov	r0, r3
 800ab84:	f7f9 fd14 	bl	80045b0 <HAL_DMA_Abort>
 800ab88:	4603      	mov	r3, r0
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d00d      	beq.n	800abaa <HAL_UART_Abort+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ab92:	4618      	mov	r0, r3
 800ab94:	f7fb f99a 	bl	8005ecc <HAL_DMA_GetError>
 800ab98:	4603      	mov	r3, r0
 800ab9a:	2b20      	cmp	r3, #32
 800ab9c:	d105      	bne.n	800abaa <HAL_UART_Abort+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	2210      	movs	r2, #16
 800aba2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800aba6:	2303      	movs	r3, #3
 800aba8:	e073      	b.n	800ac92 <HAL_UART_Abort+0x20e>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	689b      	ldr	r3, [r3, #8]
 800abb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800abb4:	2b40      	cmp	r3, #64	@ 0x40
 800abb6:	d13b      	bne.n	800ac30 <HAL_UART_Abort+0x1ac>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	3308      	adds	r3, #8
 800abbe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	e853 3f00 	ldrex	r3, [r3]
 800abc6:	60bb      	str	r3, [r7, #8]
   return(result);
 800abc8:	68bb      	ldr	r3, [r7, #8]
 800abca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800abce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	3308      	adds	r3, #8
 800abd6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800abd8:	61ba      	str	r2, [r7, #24]
 800abda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abdc:	6979      	ldr	r1, [r7, #20]
 800abde:	69ba      	ldr	r2, [r7, #24]
 800abe0:	e841 2300 	strex	r3, r2, [r1]
 800abe4:	613b      	str	r3, [r7, #16]
   return(result);
 800abe6:	693b      	ldr	r3, [r7, #16]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d1e5      	bne.n	800abb8 <HAL_UART_Abort+0x134>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d01c      	beq.n	800ac30 <HAL_UART_Abort+0x1ac>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800abfc:	2200      	movs	r2, #0
 800abfe:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac06:	4618      	mov	r0, r3
 800ac08:	f7f9 fcd2 	bl	80045b0 <HAL_DMA_Abort>
 800ac0c:	4603      	mov	r3, r0
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d00e      	beq.n	800ac30 <HAL_UART_Abort+0x1ac>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac18:	4618      	mov	r0, r3
 800ac1a:	f7fb f957 	bl	8005ecc <HAL_DMA_GetError>
 800ac1e:	4603      	mov	r3, r0
 800ac20:	2b20      	cmp	r3, #32
 800ac22:	d105      	bne.n	800ac30 <HAL_UART_Abort+0x1ac>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	2210      	movs	r2, #16
 800ac28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800ac2c:	2303      	movs	r3, #3
 800ac2e:	e030      	b.n	800ac92 <HAL_UART_Abort+0x20e>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2200      	movs	r2, #0
 800ac34:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	220f      	movs	r2, #15
 800ac46:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ac4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac50:	d107      	bne.n	800ac62 <HAL_UART_Abort+0x1de>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	699a      	ldr	r2, [r3, #24]
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	f042 0210 	orr.w	r2, r2, #16
 800ac60:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	699a      	ldr	r2, [r3, #24]
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	f042 0208 	orr.w	r2, r2, #8
 800ac70:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	2220      	movs	r2, #32
 800ac76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	2220      	movs	r2, #32
 800ac7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	2200      	movs	r2, #0
 800ac86:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800ac90:	2300      	movs	r3, #0
}
 800ac92:	4618      	mov	r0, r3
 800ac94:	3780      	adds	r7, #128	@ 0x80
 800ac96:	46bd      	mov	sp, r7
 800ac98:	bd80      	pop	{r7, pc}
 800ac9a:	bf00      	nop
 800ac9c:	ef7ffffe 	.word	0xef7ffffe

0800aca0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b0ba      	sub	sp, #232	@ 0xe8
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	69db      	ldr	r3, [r3, #28]
 800acae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	689b      	ldr	r3, [r3, #8]
 800acc2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800acc6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800acca:	f640 030f 	movw	r3, #2063	@ 0x80f
 800acce:	4013      	ands	r3, r2
 800acd0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800acd4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d11b      	bne.n	800ad14 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800acdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ace0:	f003 0320 	and.w	r3, r3, #32
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d015      	beq.n	800ad14 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ace8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800acec:	f003 0320 	and.w	r3, r3, #32
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d105      	bne.n	800ad00 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800acf4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800acf8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d009      	beq.n	800ad14 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	f000 8393 	beq.w	800b430 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad0e:	6878      	ldr	r0, [r7, #4]
 800ad10:	4798      	blx	r3
      }
      return;
 800ad12:	e38d      	b.n	800b430 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ad14:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	f000 8123 	beq.w	800af64 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ad1e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ad22:	4b8d      	ldr	r3, [pc, #564]	@ (800af58 <HAL_UART_IRQHandler+0x2b8>)
 800ad24:	4013      	ands	r3, r2
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d106      	bne.n	800ad38 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ad2a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800ad2e:	4b8b      	ldr	r3, [pc, #556]	@ (800af5c <HAL_UART_IRQHandler+0x2bc>)
 800ad30:	4013      	ands	r3, r2
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	f000 8116 	beq.w	800af64 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ad38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad3c:	f003 0301 	and.w	r3, r3, #1
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d011      	beq.n	800ad68 <HAL_UART_IRQHandler+0xc8>
 800ad44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d00b      	beq.n	800ad68 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	2201      	movs	r2, #1
 800ad56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad5e:	f043 0201 	orr.w	r2, r3, #1
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ad68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad6c:	f003 0302 	and.w	r3, r3, #2
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d011      	beq.n	800ad98 <HAL_UART_IRQHandler+0xf8>
 800ad74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ad78:	f003 0301 	and.w	r3, r3, #1
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d00b      	beq.n	800ad98 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	2202      	movs	r2, #2
 800ad86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad8e:	f043 0204 	orr.w	r2, r3, #4
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ad98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad9c:	f003 0304 	and.w	r3, r3, #4
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d011      	beq.n	800adc8 <HAL_UART_IRQHandler+0x128>
 800ada4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ada8:	f003 0301 	and.w	r3, r3, #1
 800adac:	2b00      	cmp	r3, #0
 800adae:	d00b      	beq.n	800adc8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	2204      	movs	r2, #4
 800adb6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800adbe:	f043 0202 	orr.w	r2, r3, #2
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800adc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800adcc:	f003 0308 	and.w	r3, r3, #8
 800add0:	2b00      	cmp	r3, #0
 800add2:	d017      	beq.n	800ae04 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800add4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800add8:	f003 0320 	and.w	r3, r3, #32
 800addc:	2b00      	cmp	r3, #0
 800adde:	d105      	bne.n	800adec <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ade0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ade4:	4b5c      	ldr	r3, [pc, #368]	@ (800af58 <HAL_UART_IRQHandler+0x2b8>)
 800ade6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d00b      	beq.n	800ae04 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	2208      	movs	r2, #8
 800adf2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800adfa:	f043 0208 	orr.w	r2, r3, #8
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ae04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ae08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d012      	beq.n	800ae36 <HAL_UART_IRQHandler+0x196>
 800ae10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ae14:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d00c      	beq.n	800ae36 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ae24:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae2c:	f043 0220 	orr.w	r2, r3, #32
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	f000 82f9 	beq.w	800b434 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ae42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ae46:	f003 0320 	and.w	r3, r3, #32
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d013      	beq.n	800ae76 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ae4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ae52:	f003 0320 	and.w	r3, r3, #32
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d105      	bne.n	800ae66 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ae5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ae5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d007      	beq.n	800ae76 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d003      	beq.n	800ae76 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae72:	6878      	ldr	r0, [r7, #4]
 800ae74:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae7c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	689b      	ldr	r3, [r3, #8]
 800ae86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae8a:	2b40      	cmp	r3, #64	@ 0x40
 800ae8c:	d005      	beq.n	800ae9a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ae8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ae92:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d054      	beq.n	800af44 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ae9a:	6878      	ldr	r0, [r7, #4]
 800ae9c:	f001 fa58 	bl	800c350 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	689b      	ldr	r3, [r3, #8]
 800aea6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aeaa:	2b40      	cmp	r3, #64	@ 0x40
 800aeac:	d146      	bne.n	800af3c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	3308      	adds	r3, #8
 800aeb4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeb8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800aebc:	e853 3f00 	ldrex	r3, [r3]
 800aec0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800aec4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800aec8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aecc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	3308      	adds	r3, #8
 800aed6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800aeda:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800aede:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aee2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800aee6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800aeea:	e841 2300 	strex	r3, r2, [r1]
 800aeee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800aef2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d1d9      	bne.n	800aeae <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af00:	2b00      	cmp	r3, #0
 800af02:	d017      	beq.n	800af34 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af0a:	4a15      	ldr	r2, [pc, #84]	@ (800af60 <HAL_UART_IRQHandler+0x2c0>)
 800af0c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af14:	4618      	mov	r0, r3
 800af16:	f7f9 fe69 	bl	8004bec <HAL_DMA_Abort_IT>
 800af1a:	4603      	mov	r3, r0
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d019      	beq.n	800af54 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af28:	687a      	ldr	r2, [r7, #4]
 800af2a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800af2e:	4610      	mov	r0, r2
 800af30:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af32:	e00f      	b.n	800af54 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800af34:	6878      	ldr	r0, [r7, #4]
 800af36:	f000 fa93 	bl	800b460 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af3a:	e00b      	b.n	800af54 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800af3c:	6878      	ldr	r0, [r7, #4]
 800af3e:	f000 fa8f 	bl	800b460 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af42:	e007      	b.n	800af54 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800af44:	6878      	ldr	r0, [r7, #4]
 800af46:	f000 fa8b 	bl	800b460 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	2200      	movs	r2, #0
 800af4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800af52:	e26f      	b.n	800b434 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af54:	bf00      	nop
    return;
 800af56:	e26d      	b.n	800b434 <HAL_UART_IRQHandler+0x794>
 800af58:	10000001 	.word	0x10000001
 800af5c:	04000120 	.word	0x04000120
 800af60:	0800c54f 	.word	0x0800c54f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800af68:	2b01      	cmp	r3, #1
 800af6a:	f040 8203 	bne.w	800b374 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800af6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800af72:	f003 0310 	and.w	r3, r3, #16
 800af76:	2b00      	cmp	r3, #0
 800af78:	f000 81fc 	beq.w	800b374 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800af7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800af80:	f003 0310 	and.w	r3, r3, #16
 800af84:	2b00      	cmp	r3, #0
 800af86:	f000 81f5 	beq.w	800b374 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	2210      	movs	r2, #16
 800af90:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	689b      	ldr	r3, [r3, #8]
 800af98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af9c:	2b40      	cmp	r3, #64	@ 0x40
 800af9e:	f040 816d 	bne.w	800b27c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	4aa4      	ldr	r2, [pc, #656]	@ (800b23c <HAL_UART_IRQHandler+0x59c>)
 800afac:	4293      	cmp	r3, r2
 800afae:	d068      	beq.n	800b082 <HAL_UART_IRQHandler+0x3e2>
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	4aa1      	ldr	r2, [pc, #644]	@ (800b240 <HAL_UART_IRQHandler+0x5a0>)
 800afba:	4293      	cmp	r3, r2
 800afbc:	d061      	beq.n	800b082 <HAL_UART_IRQHandler+0x3e2>
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	4a9f      	ldr	r2, [pc, #636]	@ (800b244 <HAL_UART_IRQHandler+0x5a4>)
 800afc8:	4293      	cmp	r3, r2
 800afca:	d05a      	beq.n	800b082 <HAL_UART_IRQHandler+0x3e2>
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	4a9c      	ldr	r2, [pc, #624]	@ (800b248 <HAL_UART_IRQHandler+0x5a8>)
 800afd6:	4293      	cmp	r3, r2
 800afd8:	d053      	beq.n	800b082 <HAL_UART_IRQHandler+0x3e2>
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	4a9a      	ldr	r2, [pc, #616]	@ (800b24c <HAL_UART_IRQHandler+0x5ac>)
 800afe4:	4293      	cmp	r3, r2
 800afe6:	d04c      	beq.n	800b082 <HAL_UART_IRQHandler+0x3e2>
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	4a97      	ldr	r2, [pc, #604]	@ (800b250 <HAL_UART_IRQHandler+0x5b0>)
 800aff2:	4293      	cmp	r3, r2
 800aff4:	d045      	beq.n	800b082 <HAL_UART_IRQHandler+0x3e2>
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	4a95      	ldr	r2, [pc, #596]	@ (800b254 <HAL_UART_IRQHandler+0x5b4>)
 800b000:	4293      	cmp	r3, r2
 800b002:	d03e      	beq.n	800b082 <HAL_UART_IRQHandler+0x3e2>
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	4a92      	ldr	r2, [pc, #584]	@ (800b258 <HAL_UART_IRQHandler+0x5b8>)
 800b00e:	4293      	cmp	r3, r2
 800b010:	d037      	beq.n	800b082 <HAL_UART_IRQHandler+0x3e2>
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	4a90      	ldr	r2, [pc, #576]	@ (800b25c <HAL_UART_IRQHandler+0x5bc>)
 800b01c:	4293      	cmp	r3, r2
 800b01e:	d030      	beq.n	800b082 <HAL_UART_IRQHandler+0x3e2>
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	4a8d      	ldr	r2, [pc, #564]	@ (800b260 <HAL_UART_IRQHandler+0x5c0>)
 800b02a:	4293      	cmp	r3, r2
 800b02c:	d029      	beq.n	800b082 <HAL_UART_IRQHandler+0x3e2>
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	4a8b      	ldr	r2, [pc, #556]	@ (800b264 <HAL_UART_IRQHandler+0x5c4>)
 800b038:	4293      	cmp	r3, r2
 800b03a:	d022      	beq.n	800b082 <HAL_UART_IRQHandler+0x3e2>
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	4a88      	ldr	r2, [pc, #544]	@ (800b268 <HAL_UART_IRQHandler+0x5c8>)
 800b046:	4293      	cmp	r3, r2
 800b048:	d01b      	beq.n	800b082 <HAL_UART_IRQHandler+0x3e2>
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	4a86      	ldr	r2, [pc, #536]	@ (800b26c <HAL_UART_IRQHandler+0x5cc>)
 800b054:	4293      	cmp	r3, r2
 800b056:	d014      	beq.n	800b082 <HAL_UART_IRQHandler+0x3e2>
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	4a83      	ldr	r2, [pc, #524]	@ (800b270 <HAL_UART_IRQHandler+0x5d0>)
 800b062:	4293      	cmp	r3, r2
 800b064:	d00d      	beq.n	800b082 <HAL_UART_IRQHandler+0x3e2>
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	4a81      	ldr	r2, [pc, #516]	@ (800b274 <HAL_UART_IRQHandler+0x5d4>)
 800b070:	4293      	cmp	r3, r2
 800b072:	d006      	beq.n	800b082 <HAL_UART_IRQHandler+0x3e2>
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	4a7e      	ldr	r2, [pc, #504]	@ (800b278 <HAL_UART_IRQHandler+0x5d8>)
 800b07e:	4293      	cmp	r3, r2
 800b080:	d106      	bne.n	800b090 <HAL_UART_IRQHandler+0x3f0>
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	685b      	ldr	r3, [r3, #4]
 800b08c:	b29b      	uxth	r3, r3
 800b08e:	e005      	b.n	800b09c <HAL_UART_IRQHandler+0x3fc>
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	685b      	ldr	r3, [r3, #4]
 800b09a:	b29b      	uxth	r3, r3
 800b09c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b0a0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	f000 80ad 	beq.w	800b204 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b0b0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b0b4:	429a      	cmp	r2, r3
 800b0b6:	f080 80a5 	bcs.w	800b204 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b0c0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b0ca:	69db      	ldr	r3, [r3, #28]
 800b0cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b0d0:	f000 8087 	beq.w	800b1e2 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b0e0:	e853 3f00 	ldrex	r3, [r3]
 800b0e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b0e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b0ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b0f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	461a      	mov	r2, r3
 800b0fa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b0fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b102:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b106:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b10a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b10e:	e841 2300 	strex	r3, r2, [r1]
 800b112:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b116:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d1da      	bne.n	800b0d4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	3308      	adds	r3, #8
 800b124:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b126:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b128:	e853 3f00 	ldrex	r3, [r3]
 800b12c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b12e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b130:	f023 0301 	bic.w	r3, r3, #1
 800b134:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	3308      	adds	r3, #8
 800b13e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b142:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b146:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b148:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b14a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b14e:	e841 2300 	strex	r3, r2, [r1]
 800b152:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b154:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b156:	2b00      	cmp	r3, #0
 800b158:	d1e1      	bne.n	800b11e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	3308      	adds	r3, #8
 800b160:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b162:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b164:	e853 3f00 	ldrex	r3, [r3]
 800b168:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b16a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b16c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b170:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	3308      	adds	r3, #8
 800b17a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b17e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b180:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b182:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b184:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b186:	e841 2300 	strex	r3, r2, [r1]
 800b18a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b18c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d1e3      	bne.n	800b15a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	2220      	movs	r2, #32
 800b196:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	2200      	movs	r2, #0
 800b19e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b1a8:	e853 3f00 	ldrex	r3, [r3]
 800b1ac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b1ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b1b0:	f023 0310 	bic.w	r3, r3, #16
 800b1b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	461a      	mov	r2, r3
 800b1be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b1c4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1c6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b1c8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b1ca:	e841 2300 	strex	r3, r2, [r1]
 800b1ce:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b1d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d1e4      	bne.n	800b1a0 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1dc:	4618      	mov	r0, r3
 800b1de:	f7f9 f9e7 	bl	80045b0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	2202      	movs	r2, #2
 800b1e6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b1f4:	b29b      	uxth	r3, r3
 800b1f6:	1ad3      	subs	r3, r2, r3
 800b1f8:	b29b      	uxth	r3, r3
 800b1fa:	4619      	mov	r1, r3
 800b1fc:	6878      	ldr	r0, [r7, #4]
 800b1fe:	f000 f939 	bl	800b474 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b202:	e119      	b.n	800b438 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b20a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b20e:	429a      	cmp	r2, r3
 800b210:	f040 8112 	bne.w	800b438 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b21a:	69db      	ldr	r3, [r3, #28]
 800b21c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b220:	f040 810a 	bne.w	800b438 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	2202      	movs	r2, #2
 800b228:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b230:	4619      	mov	r1, r3
 800b232:	6878      	ldr	r0, [r7, #4]
 800b234:	f000 f91e 	bl	800b474 <HAL_UARTEx_RxEventCallback>
      return;
 800b238:	e0fe      	b.n	800b438 <HAL_UART_IRQHandler+0x798>
 800b23a:	bf00      	nop
 800b23c:	40020010 	.word	0x40020010
 800b240:	40020028 	.word	0x40020028
 800b244:	40020040 	.word	0x40020040
 800b248:	40020058 	.word	0x40020058
 800b24c:	40020070 	.word	0x40020070
 800b250:	40020088 	.word	0x40020088
 800b254:	400200a0 	.word	0x400200a0
 800b258:	400200b8 	.word	0x400200b8
 800b25c:	40020410 	.word	0x40020410
 800b260:	40020428 	.word	0x40020428
 800b264:	40020440 	.word	0x40020440
 800b268:	40020458 	.word	0x40020458
 800b26c:	40020470 	.word	0x40020470
 800b270:	40020488 	.word	0x40020488
 800b274:	400204a0 	.word	0x400204a0
 800b278:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b288:	b29b      	uxth	r3, r3
 800b28a:	1ad3      	subs	r3, r2, r3
 800b28c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b296:	b29b      	uxth	r3, r3
 800b298:	2b00      	cmp	r3, #0
 800b29a:	f000 80cf 	beq.w	800b43c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800b29e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	f000 80ca 	beq.w	800b43c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2b0:	e853 3f00 	ldrex	r3, [r3]
 800b2b4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b2b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b2bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	461a      	mov	r2, r3
 800b2c6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b2ca:	647b      	str	r3, [r7, #68]	@ 0x44
 800b2cc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b2d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b2d2:	e841 2300 	strex	r3, r2, [r1]
 800b2d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b2d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d1e4      	bne.n	800b2a8 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	3308      	adds	r3, #8
 800b2e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2e8:	e853 3f00 	ldrex	r3, [r3]
 800b2ec:	623b      	str	r3, [r7, #32]
   return(result);
 800b2ee:	6a3a      	ldr	r2, [r7, #32]
 800b2f0:	4b55      	ldr	r3, [pc, #340]	@ (800b448 <HAL_UART_IRQHandler+0x7a8>)
 800b2f2:	4013      	ands	r3, r2
 800b2f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	3308      	adds	r3, #8
 800b2fe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b302:	633a      	str	r2, [r7, #48]	@ 0x30
 800b304:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b306:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b308:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b30a:	e841 2300 	strex	r3, r2, [r1]
 800b30e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b312:	2b00      	cmp	r3, #0
 800b314:	d1e3      	bne.n	800b2de <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	2220      	movs	r2, #32
 800b31a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	2200      	movs	r2, #0
 800b322:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	2200      	movs	r2, #0
 800b328:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b330:	693b      	ldr	r3, [r7, #16]
 800b332:	e853 3f00 	ldrex	r3, [r3]
 800b336:	60fb      	str	r3, [r7, #12]
   return(result);
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	f023 0310 	bic.w	r3, r3, #16
 800b33e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	461a      	mov	r2, r3
 800b348:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b34c:	61fb      	str	r3, [r7, #28]
 800b34e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b350:	69b9      	ldr	r1, [r7, #24]
 800b352:	69fa      	ldr	r2, [r7, #28]
 800b354:	e841 2300 	strex	r3, r2, [r1]
 800b358:	617b      	str	r3, [r7, #20]
   return(result);
 800b35a:	697b      	ldr	r3, [r7, #20]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d1e4      	bne.n	800b32a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	2202      	movs	r2, #2
 800b364:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b366:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b36a:	4619      	mov	r1, r3
 800b36c:	6878      	ldr	r0, [r7, #4]
 800b36e:	f000 f881 	bl	800b474 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b372:	e063      	b.n	800b43c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b374:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b378:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d00e      	beq.n	800b39e <HAL_UART_IRQHandler+0x6fe>
 800b380:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b384:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d008      	beq.n	800b39e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b394:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b396:	6878      	ldr	r0, [r7, #4]
 800b398:	f001 f916 	bl	800c5c8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b39c:	e051      	b.n	800b442 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b39e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b3a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d014      	beq.n	800b3d4 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b3aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b3ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d105      	bne.n	800b3c2 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b3b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b3ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d008      	beq.n	800b3d4 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d03a      	beq.n	800b440 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b3ce:	6878      	ldr	r0, [r7, #4]
 800b3d0:	4798      	blx	r3
    }
    return;
 800b3d2:	e035      	b.n	800b440 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b3d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b3d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d009      	beq.n	800b3f4 <HAL_UART_IRQHandler+0x754>
 800b3e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b3e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d003      	beq.n	800b3f4 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800b3ec:	6878      	ldr	r0, [r7, #4]
 800b3ee:	f001 f8c0 	bl	800c572 <UART_EndTransmit_IT>
    return;
 800b3f2:	e026      	b.n	800b442 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b3f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b3f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d009      	beq.n	800b414 <HAL_UART_IRQHandler+0x774>
 800b400:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b404:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d003      	beq.n	800b414 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b40c:	6878      	ldr	r0, [r7, #4]
 800b40e:	f001 f8ef 	bl	800c5f0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b412:	e016      	b.n	800b442 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b414:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b418:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d010      	beq.n	800b442 <HAL_UART_IRQHandler+0x7a2>
 800b420:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b424:	2b00      	cmp	r3, #0
 800b426:	da0c      	bge.n	800b442 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b428:	6878      	ldr	r0, [r7, #4]
 800b42a:	f001 f8d7 	bl	800c5dc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b42e:	e008      	b.n	800b442 <HAL_UART_IRQHandler+0x7a2>
      return;
 800b430:	bf00      	nop
 800b432:	e006      	b.n	800b442 <HAL_UART_IRQHandler+0x7a2>
    return;
 800b434:	bf00      	nop
 800b436:	e004      	b.n	800b442 <HAL_UART_IRQHandler+0x7a2>
      return;
 800b438:	bf00      	nop
 800b43a:	e002      	b.n	800b442 <HAL_UART_IRQHandler+0x7a2>
      return;
 800b43c:	bf00      	nop
 800b43e:	e000      	b.n	800b442 <HAL_UART_IRQHandler+0x7a2>
    return;
 800b440:	bf00      	nop
  }
}
 800b442:	37e8      	adds	r7, #232	@ 0xe8
 800b444:	46bd      	mov	sp, r7
 800b446:	bd80      	pop	{r7, pc}
 800b448:	effffffe 	.word	0xeffffffe

0800b44c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b44c:	b480      	push	{r7}
 800b44e:	b083      	sub	sp, #12
 800b450:	af00      	add	r7, sp, #0
 800b452:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800b454:	bf00      	nop
 800b456:	370c      	adds	r7, #12
 800b458:	46bd      	mov	sp, r7
 800b45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b45e:	4770      	bx	lr

0800b460 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b460:	b480      	push	{r7}
 800b462:	b083      	sub	sp, #12
 800b464:	af00      	add	r7, sp, #0
 800b466:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b468:	bf00      	nop
 800b46a:	370c      	adds	r7, #12
 800b46c:	46bd      	mov	sp, r7
 800b46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b472:	4770      	bx	lr

0800b474 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b474:	b480      	push	{r7}
 800b476:	b083      	sub	sp, #12
 800b478:	af00      	add	r7, sp, #0
 800b47a:	6078      	str	r0, [r7, #4]
 800b47c:	460b      	mov	r3, r1
 800b47e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b480:	bf00      	nop
 800b482:	370c      	adds	r7, #12
 800b484:	46bd      	mov	sp, r7
 800b486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b48a:	4770      	bx	lr

0800b48c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b48c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b490:	b092      	sub	sp, #72	@ 0x48
 800b492:	af00      	add	r7, sp, #0
 800b494:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b496:	2300      	movs	r3, #0
 800b498:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b49c:	697b      	ldr	r3, [r7, #20]
 800b49e:	689a      	ldr	r2, [r3, #8]
 800b4a0:	697b      	ldr	r3, [r7, #20]
 800b4a2:	691b      	ldr	r3, [r3, #16]
 800b4a4:	431a      	orrs	r2, r3
 800b4a6:	697b      	ldr	r3, [r7, #20]
 800b4a8:	695b      	ldr	r3, [r3, #20]
 800b4aa:	431a      	orrs	r2, r3
 800b4ac:	697b      	ldr	r3, [r7, #20]
 800b4ae:	69db      	ldr	r3, [r3, #28]
 800b4b0:	4313      	orrs	r3, r2
 800b4b2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b4b4:	697b      	ldr	r3, [r7, #20]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	681a      	ldr	r2, [r3, #0]
 800b4ba:	4bbe      	ldr	r3, [pc, #760]	@ (800b7b4 <UART_SetConfig+0x328>)
 800b4bc:	4013      	ands	r3, r2
 800b4be:	697a      	ldr	r2, [r7, #20]
 800b4c0:	6812      	ldr	r2, [r2, #0]
 800b4c2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b4c4:	430b      	orrs	r3, r1
 800b4c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b4c8:	697b      	ldr	r3, [r7, #20]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	685b      	ldr	r3, [r3, #4]
 800b4ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b4d2:	697b      	ldr	r3, [r7, #20]
 800b4d4:	68da      	ldr	r2, [r3, #12]
 800b4d6:	697b      	ldr	r3, [r7, #20]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	430a      	orrs	r2, r1
 800b4dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b4de:	697b      	ldr	r3, [r7, #20]
 800b4e0:	699b      	ldr	r3, [r3, #24]
 800b4e2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b4e4:	697b      	ldr	r3, [r7, #20]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	4ab3      	ldr	r2, [pc, #716]	@ (800b7b8 <UART_SetConfig+0x32c>)
 800b4ea:	4293      	cmp	r3, r2
 800b4ec:	d004      	beq.n	800b4f8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b4ee:	697b      	ldr	r3, [r7, #20]
 800b4f0:	6a1b      	ldr	r3, [r3, #32]
 800b4f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b4f4:	4313      	orrs	r3, r2
 800b4f6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b4f8:	697b      	ldr	r3, [r7, #20]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	689a      	ldr	r2, [r3, #8]
 800b4fe:	4baf      	ldr	r3, [pc, #700]	@ (800b7bc <UART_SetConfig+0x330>)
 800b500:	4013      	ands	r3, r2
 800b502:	697a      	ldr	r2, [r7, #20]
 800b504:	6812      	ldr	r2, [r2, #0]
 800b506:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b508:	430b      	orrs	r3, r1
 800b50a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b50c:	697b      	ldr	r3, [r7, #20]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b512:	f023 010f 	bic.w	r1, r3, #15
 800b516:	697b      	ldr	r3, [r7, #20]
 800b518:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b51a:	697b      	ldr	r3, [r7, #20]
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	430a      	orrs	r2, r1
 800b520:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b522:	697b      	ldr	r3, [r7, #20]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	4aa6      	ldr	r2, [pc, #664]	@ (800b7c0 <UART_SetConfig+0x334>)
 800b528:	4293      	cmp	r3, r2
 800b52a:	d177      	bne.n	800b61c <UART_SetConfig+0x190>
 800b52c:	4ba5      	ldr	r3, [pc, #660]	@ (800b7c4 <UART_SetConfig+0x338>)
 800b52e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b530:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b534:	2b28      	cmp	r3, #40	@ 0x28
 800b536:	d86d      	bhi.n	800b614 <UART_SetConfig+0x188>
 800b538:	a201      	add	r2, pc, #4	@ (adr r2, 800b540 <UART_SetConfig+0xb4>)
 800b53a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b53e:	bf00      	nop
 800b540:	0800b5e5 	.word	0x0800b5e5
 800b544:	0800b615 	.word	0x0800b615
 800b548:	0800b615 	.word	0x0800b615
 800b54c:	0800b615 	.word	0x0800b615
 800b550:	0800b615 	.word	0x0800b615
 800b554:	0800b615 	.word	0x0800b615
 800b558:	0800b615 	.word	0x0800b615
 800b55c:	0800b615 	.word	0x0800b615
 800b560:	0800b5ed 	.word	0x0800b5ed
 800b564:	0800b615 	.word	0x0800b615
 800b568:	0800b615 	.word	0x0800b615
 800b56c:	0800b615 	.word	0x0800b615
 800b570:	0800b615 	.word	0x0800b615
 800b574:	0800b615 	.word	0x0800b615
 800b578:	0800b615 	.word	0x0800b615
 800b57c:	0800b615 	.word	0x0800b615
 800b580:	0800b5f5 	.word	0x0800b5f5
 800b584:	0800b615 	.word	0x0800b615
 800b588:	0800b615 	.word	0x0800b615
 800b58c:	0800b615 	.word	0x0800b615
 800b590:	0800b615 	.word	0x0800b615
 800b594:	0800b615 	.word	0x0800b615
 800b598:	0800b615 	.word	0x0800b615
 800b59c:	0800b615 	.word	0x0800b615
 800b5a0:	0800b5fd 	.word	0x0800b5fd
 800b5a4:	0800b615 	.word	0x0800b615
 800b5a8:	0800b615 	.word	0x0800b615
 800b5ac:	0800b615 	.word	0x0800b615
 800b5b0:	0800b615 	.word	0x0800b615
 800b5b4:	0800b615 	.word	0x0800b615
 800b5b8:	0800b615 	.word	0x0800b615
 800b5bc:	0800b615 	.word	0x0800b615
 800b5c0:	0800b605 	.word	0x0800b605
 800b5c4:	0800b615 	.word	0x0800b615
 800b5c8:	0800b615 	.word	0x0800b615
 800b5cc:	0800b615 	.word	0x0800b615
 800b5d0:	0800b615 	.word	0x0800b615
 800b5d4:	0800b615 	.word	0x0800b615
 800b5d8:	0800b615 	.word	0x0800b615
 800b5dc:	0800b615 	.word	0x0800b615
 800b5e0:	0800b60d 	.word	0x0800b60d
 800b5e4:	2301      	movs	r3, #1
 800b5e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5ea:	e222      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b5ec:	2304      	movs	r3, #4
 800b5ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5f2:	e21e      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b5f4:	2308      	movs	r3, #8
 800b5f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5fa:	e21a      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b5fc:	2310      	movs	r3, #16
 800b5fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b602:	e216      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b604:	2320      	movs	r3, #32
 800b606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b60a:	e212      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b60c:	2340      	movs	r3, #64	@ 0x40
 800b60e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b612:	e20e      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b614:	2380      	movs	r3, #128	@ 0x80
 800b616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b61a:	e20a      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b61c:	697b      	ldr	r3, [r7, #20]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	4a69      	ldr	r2, [pc, #420]	@ (800b7c8 <UART_SetConfig+0x33c>)
 800b622:	4293      	cmp	r3, r2
 800b624:	d130      	bne.n	800b688 <UART_SetConfig+0x1fc>
 800b626:	4b67      	ldr	r3, [pc, #412]	@ (800b7c4 <UART_SetConfig+0x338>)
 800b628:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b62a:	f003 0307 	and.w	r3, r3, #7
 800b62e:	2b05      	cmp	r3, #5
 800b630:	d826      	bhi.n	800b680 <UART_SetConfig+0x1f4>
 800b632:	a201      	add	r2, pc, #4	@ (adr r2, 800b638 <UART_SetConfig+0x1ac>)
 800b634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b638:	0800b651 	.word	0x0800b651
 800b63c:	0800b659 	.word	0x0800b659
 800b640:	0800b661 	.word	0x0800b661
 800b644:	0800b669 	.word	0x0800b669
 800b648:	0800b671 	.word	0x0800b671
 800b64c:	0800b679 	.word	0x0800b679
 800b650:	2300      	movs	r3, #0
 800b652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b656:	e1ec      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b658:	2304      	movs	r3, #4
 800b65a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b65e:	e1e8      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b660:	2308      	movs	r3, #8
 800b662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b666:	e1e4      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b668:	2310      	movs	r3, #16
 800b66a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b66e:	e1e0      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b670:	2320      	movs	r3, #32
 800b672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b676:	e1dc      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b678:	2340      	movs	r3, #64	@ 0x40
 800b67a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b67e:	e1d8      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b680:	2380      	movs	r3, #128	@ 0x80
 800b682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b686:	e1d4      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b688:	697b      	ldr	r3, [r7, #20]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	4a4f      	ldr	r2, [pc, #316]	@ (800b7cc <UART_SetConfig+0x340>)
 800b68e:	4293      	cmp	r3, r2
 800b690:	d130      	bne.n	800b6f4 <UART_SetConfig+0x268>
 800b692:	4b4c      	ldr	r3, [pc, #304]	@ (800b7c4 <UART_SetConfig+0x338>)
 800b694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b696:	f003 0307 	and.w	r3, r3, #7
 800b69a:	2b05      	cmp	r3, #5
 800b69c:	d826      	bhi.n	800b6ec <UART_SetConfig+0x260>
 800b69e:	a201      	add	r2, pc, #4	@ (adr r2, 800b6a4 <UART_SetConfig+0x218>)
 800b6a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6a4:	0800b6bd 	.word	0x0800b6bd
 800b6a8:	0800b6c5 	.word	0x0800b6c5
 800b6ac:	0800b6cd 	.word	0x0800b6cd
 800b6b0:	0800b6d5 	.word	0x0800b6d5
 800b6b4:	0800b6dd 	.word	0x0800b6dd
 800b6b8:	0800b6e5 	.word	0x0800b6e5
 800b6bc:	2300      	movs	r3, #0
 800b6be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6c2:	e1b6      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b6c4:	2304      	movs	r3, #4
 800b6c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ca:	e1b2      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b6cc:	2308      	movs	r3, #8
 800b6ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6d2:	e1ae      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b6d4:	2310      	movs	r3, #16
 800b6d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6da:	e1aa      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b6dc:	2320      	movs	r3, #32
 800b6de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6e2:	e1a6      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b6e4:	2340      	movs	r3, #64	@ 0x40
 800b6e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ea:	e1a2      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b6ec:	2380      	movs	r3, #128	@ 0x80
 800b6ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6f2:	e19e      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b6f4:	697b      	ldr	r3, [r7, #20]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	4a35      	ldr	r2, [pc, #212]	@ (800b7d0 <UART_SetConfig+0x344>)
 800b6fa:	4293      	cmp	r3, r2
 800b6fc:	d130      	bne.n	800b760 <UART_SetConfig+0x2d4>
 800b6fe:	4b31      	ldr	r3, [pc, #196]	@ (800b7c4 <UART_SetConfig+0x338>)
 800b700:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b702:	f003 0307 	and.w	r3, r3, #7
 800b706:	2b05      	cmp	r3, #5
 800b708:	d826      	bhi.n	800b758 <UART_SetConfig+0x2cc>
 800b70a:	a201      	add	r2, pc, #4	@ (adr r2, 800b710 <UART_SetConfig+0x284>)
 800b70c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b710:	0800b729 	.word	0x0800b729
 800b714:	0800b731 	.word	0x0800b731
 800b718:	0800b739 	.word	0x0800b739
 800b71c:	0800b741 	.word	0x0800b741
 800b720:	0800b749 	.word	0x0800b749
 800b724:	0800b751 	.word	0x0800b751
 800b728:	2300      	movs	r3, #0
 800b72a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b72e:	e180      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b730:	2304      	movs	r3, #4
 800b732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b736:	e17c      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b738:	2308      	movs	r3, #8
 800b73a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b73e:	e178      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b740:	2310      	movs	r3, #16
 800b742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b746:	e174      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b748:	2320      	movs	r3, #32
 800b74a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b74e:	e170      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b750:	2340      	movs	r3, #64	@ 0x40
 800b752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b756:	e16c      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b758:	2380      	movs	r3, #128	@ 0x80
 800b75a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b75e:	e168      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b760:	697b      	ldr	r3, [r7, #20]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	4a1b      	ldr	r2, [pc, #108]	@ (800b7d4 <UART_SetConfig+0x348>)
 800b766:	4293      	cmp	r3, r2
 800b768:	d142      	bne.n	800b7f0 <UART_SetConfig+0x364>
 800b76a:	4b16      	ldr	r3, [pc, #88]	@ (800b7c4 <UART_SetConfig+0x338>)
 800b76c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b76e:	f003 0307 	and.w	r3, r3, #7
 800b772:	2b05      	cmp	r3, #5
 800b774:	d838      	bhi.n	800b7e8 <UART_SetConfig+0x35c>
 800b776:	a201      	add	r2, pc, #4	@ (adr r2, 800b77c <UART_SetConfig+0x2f0>)
 800b778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b77c:	0800b795 	.word	0x0800b795
 800b780:	0800b79d 	.word	0x0800b79d
 800b784:	0800b7a5 	.word	0x0800b7a5
 800b788:	0800b7ad 	.word	0x0800b7ad
 800b78c:	0800b7d9 	.word	0x0800b7d9
 800b790:	0800b7e1 	.word	0x0800b7e1
 800b794:	2300      	movs	r3, #0
 800b796:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b79a:	e14a      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b79c:	2304      	movs	r3, #4
 800b79e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7a2:	e146      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b7a4:	2308      	movs	r3, #8
 800b7a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7aa:	e142      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b7ac:	2310      	movs	r3, #16
 800b7ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7b2:	e13e      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b7b4:	cfff69f3 	.word	0xcfff69f3
 800b7b8:	58000c00 	.word	0x58000c00
 800b7bc:	11fff4ff 	.word	0x11fff4ff
 800b7c0:	40011000 	.word	0x40011000
 800b7c4:	58024400 	.word	0x58024400
 800b7c8:	40004400 	.word	0x40004400
 800b7cc:	40004800 	.word	0x40004800
 800b7d0:	40004c00 	.word	0x40004c00
 800b7d4:	40005000 	.word	0x40005000
 800b7d8:	2320      	movs	r3, #32
 800b7da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7de:	e128      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b7e0:	2340      	movs	r3, #64	@ 0x40
 800b7e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7e6:	e124      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b7e8:	2380      	movs	r3, #128	@ 0x80
 800b7ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7ee:	e120      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b7f0:	697b      	ldr	r3, [r7, #20]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	4acb      	ldr	r2, [pc, #812]	@ (800bb24 <UART_SetConfig+0x698>)
 800b7f6:	4293      	cmp	r3, r2
 800b7f8:	d176      	bne.n	800b8e8 <UART_SetConfig+0x45c>
 800b7fa:	4bcb      	ldr	r3, [pc, #812]	@ (800bb28 <UART_SetConfig+0x69c>)
 800b7fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b802:	2b28      	cmp	r3, #40	@ 0x28
 800b804:	d86c      	bhi.n	800b8e0 <UART_SetConfig+0x454>
 800b806:	a201      	add	r2, pc, #4	@ (adr r2, 800b80c <UART_SetConfig+0x380>)
 800b808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b80c:	0800b8b1 	.word	0x0800b8b1
 800b810:	0800b8e1 	.word	0x0800b8e1
 800b814:	0800b8e1 	.word	0x0800b8e1
 800b818:	0800b8e1 	.word	0x0800b8e1
 800b81c:	0800b8e1 	.word	0x0800b8e1
 800b820:	0800b8e1 	.word	0x0800b8e1
 800b824:	0800b8e1 	.word	0x0800b8e1
 800b828:	0800b8e1 	.word	0x0800b8e1
 800b82c:	0800b8b9 	.word	0x0800b8b9
 800b830:	0800b8e1 	.word	0x0800b8e1
 800b834:	0800b8e1 	.word	0x0800b8e1
 800b838:	0800b8e1 	.word	0x0800b8e1
 800b83c:	0800b8e1 	.word	0x0800b8e1
 800b840:	0800b8e1 	.word	0x0800b8e1
 800b844:	0800b8e1 	.word	0x0800b8e1
 800b848:	0800b8e1 	.word	0x0800b8e1
 800b84c:	0800b8c1 	.word	0x0800b8c1
 800b850:	0800b8e1 	.word	0x0800b8e1
 800b854:	0800b8e1 	.word	0x0800b8e1
 800b858:	0800b8e1 	.word	0x0800b8e1
 800b85c:	0800b8e1 	.word	0x0800b8e1
 800b860:	0800b8e1 	.word	0x0800b8e1
 800b864:	0800b8e1 	.word	0x0800b8e1
 800b868:	0800b8e1 	.word	0x0800b8e1
 800b86c:	0800b8c9 	.word	0x0800b8c9
 800b870:	0800b8e1 	.word	0x0800b8e1
 800b874:	0800b8e1 	.word	0x0800b8e1
 800b878:	0800b8e1 	.word	0x0800b8e1
 800b87c:	0800b8e1 	.word	0x0800b8e1
 800b880:	0800b8e1 	.word	0x0800b8e1
 800b884:	0800b8e1 	.word	0x0800b8e1
 800b888:	0800b8e1 	.word	0x0800b8e1
 800b88c:	0800b8d1 	.word	0x0800b8d1
 800b890:	0800b8e1 	.word	0x0800b8e1
 800b894:	0800b8e1 	.word	0x0800b8e1
 800b898:	0800b8e1 	.word	0x0800b8e1
 800b89c:	0800b8e1 	.word	0x0800b8e1
 800b8a0:	0800b8e1 	.word	0x0800b8e1
 800b8a4:	0800b8e1 	.word	0x0800b8e1
 800b8a8:	0800b8e1 	.word	0x0800b8e1
 800b8ac:	0800b8d9 	.word	0x0800b8d9
 800b8b0:	2301      	movs	r3, #1
 800b8b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8b6:	e0bc      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b8b8:	2304      	movs	r3, #4
 800b8ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8be:	e0b8      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b8c0:	2308      	movs	r3, #8
 800b8c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8c6:	e0b4      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b8c8:	2310      	movs	r3, #16
 800b8ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8ce:	e0b0      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b8d0:	2320      	movs	r3, #32
 800b8d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8d6:	e0ac      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b8d8:	2340      	movs	r3, #64	@ 0x40
 800b8da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8de:	e0a8      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b8e0:	2380      	movs	r3, #128	@ 0x80
 800b8e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8e6:	e0a4      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b8e8:	697b      	ldr	r3, [r7, #20]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	4a8f      	ldr	r2, [pc, #572]	@ (800bb2c <UART_SetConfig+0x6a0>)
 800b8ee:	4293      	cmp	r3, r2
 800b8f0:	d130      	bne.n	800b954 <UART_SetConfig+0x4c8>
 800b8f2:	4b8d      	ldr	r3, [pc, #564]	@ (800bb28 <UART_SetConfig+0x69c>)
 800b8f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b8f6:	f003 0307 	and.w	r3, r3, #7
 800b8fa:	2b05      	cmp	r3, #5
 800b8fc:	d826      	bhi.n	800b94c <UART_SetConfig+0x4c0>
 800b8fe:	a201      	add	r2, pc, #4	@ (adr r2, 800b904 <UART_SetConfig+0x478>)
 800b900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b904:	0800b91d 	.word	0x0800b91d
 800b908:	0800b925 	.word	0x0800b925
 800b90c:	0800b92d 	.word	0x0800b92d
 800b910:	0800b935 	.word	0x0800b935
 800b914:	0800b93d 	.word	0x0800b93d
 800b918:	0800b945 	.word	0x0800b945
 800b91c:	2300      	movs	r3, #0
 800b91e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b922:	e086      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b924:	2304      	movs	r3, #4
 800b926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b92a:	e082      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b92c:	2308      	movs	r3, #8
 800b92e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b932:	e07e      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b934:	2310      	movs	r3, #16
 800b936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b93a:	e07a      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b93c:	2320      	movs	r3, #32
 800b93e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b942:	e076      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b944:	2340      	movs	r3, #64	@ 0x40
 800b946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b94a:	e072      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b94c:	2380      	movs	r3, #128	@ 0x80
 800b94e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b952:	e06e      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b954:	697b      	ldr	r3, [r7, #20]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	4a75      	ldr	r2, [pc, #468]	@ (800bb30 <UART_SetConfig+0x6a4>)
 800b95a:	4293      	cmp	r3, r2
 800b95c:	d130      	bne.n	800b9c0 <UART_SetConfig+0x534>
 800b95e:	4b72      	ldr	r3, [pc, #456]	@ (800bb28 <UART_SetConfig+0x69c>)
 800b960:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b962:	f003 0307 	and.w	r3, r3, #7
 800b966:	2b05      	cmp	r3, #5
 800b968:	d826      	bhi.n	800b9b8 <UART_SetConfig+0x52c>
 800b96a:	a201      	add	r2, pc, #4	@ (adr r2, 800b970 <UART_SetConfig+0x4e4>)
 800b96c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b970:	0800b989 	.word	0x0800b989
 800b974:	0800b991 	.word	0x0800b991
 800b978:	0800b999 	.word	0x0800b999
 800b97c:	0800b9a1 	.word	0x0800b9a1
 800b980:	0800b9a9 	.word	0x0800b9a9
 800b984:	0800b9b1 	.word	0x0800b9b1
 800b988:	2300      	movs	r3, #0
 800b98a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b98e:	e050      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b990:	2304      	movs	r3, #4
 800b992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b996:	e04c      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b998:	2308      	movs	r3, #8
 800b99a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b99e:	e048      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b9a0:	2310      	movs	r3, #16
 800b9a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9a6:	e044      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b9a8:	2320      	movs	r3, #32
 800b9aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9ae:	e040      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b9b0:	2340      	movs	r3, #64	@ 0x40
 800b9b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9b6:	e03c      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b9b8:	2380      	movs	r3, #128	@ 0x80
 800b9ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9be:	e038      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b9c0:	697b      	ldr	r3, [r7, #20]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	4a5b      	ldr	r2, [pc, #364]	@ (800bb34 <UART_SetConfig+0x6a8>)
 800b9c6:	4293      	cmp	r3, r2
 800b9c8:	d130      	bne.n	800ba2c <UART_SetConfig+0x5a0>
 800b9ca:	4b57      	ldr	r3, [pc, #348]	@ (800bb28 <UART_SetConfig+0x69c>)
 800b9cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9ce:	f003 0307 	and.w	r3, r3, #7
 800b9d2:	2b05      	cmp	r3, #5
 800b9d4:	d826      	bhi.n	800ba24 <UART_SetConfig+0x598>
 800b9d6:	a201      	add	r2, pc, #4	@ (adr r2, 800b9dc <UART_SetConfig+0x550>)
 800b9d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9dc:	0800b9f5 	.word	0x0800b9f5
 800b9e0:	0800b9fd 	.word	0x0800b9fd
 800b9e4:	0800ba05 	.word	0x0800ba05
 800b9e8:	0800ba0d 	.word	0x0800ba0d
 800b9ec:	0800ba15 	.word	0x0800ba15
 800b9f0:	0800ba1d 	.word	0x0800ba1d
 800b9f4:	2302      	movs	r3, #2
 800b9f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9fa:	e01a      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800b9fc:	2304      	movs	r3, #4
 800b9fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba02:	e016      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800ba04:	2308      	movs	r3, #8
 800ba06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba0a:	e012      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800ba0c:	2310      	movs	r3, #16
 800ba0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba12:	e00e      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800ba14:	2320      	movs	r3, #32
 800ba16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba1a:	e00a      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800ba1c:	2340      	movs	r3, #64	@ 0x40
 800ba1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba22:	e006      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800ba24:	2380      	movs	r3, #128	@ 0x80
 800ba26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba2a:	e002      	b.n	800ba32 <UART_SetConfig+0x5a6>
 800ba2c:	2380      	movs	r3, #128	@ 0x80
 800ba2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ba32:	697b      	ldr	r3, [r7, #20]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	4a3f      	ldr	r2, [pc, #252]	@ (800bb34 <UART_SetConfig+0x6a8>)
 800ba38:	4293      	cmp	r3, r2
 800ba3a:	f040 80f8 	bne.w	800bc2e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ba3e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ba42:	2b20      	cmp	r3, #32
 800ba44:	dc46      	bgt.n	800bad4 <UART_SetConfig+0x648>
 800ba46:	2b02      	cmp	r3, #2
 800ba48:	f2c0 8082 	blt.w	800bb50 <UART_SetConfig+0x6c4>
 800ba4c:	3b02      	subs	r3, #2
 800ba4e:	2b1e      	cmp	r3, #30
 800ba50:	d87e      	bhi.n	800bb50 <UART_SetConfig+0x6c4>
 800ba52:	a201      	add	r2, pc, #4	@ (adr r2, 800ba58 <UART_SetConfig+0x5cc>)
 800ba54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba58:	0800badb 	.word	0x0800badb
 800ba5c:	0800bb51 	.word	0x0800bb51
 800ba60:	0800bae3 	.word	0x0800bae3
 800ba64:	0800bb51 	.word	0x0800bb51
 800ba68:	0800bb51 	.word	0x0800bb51
 800ba6c:	0800bb51 	.word	0x0800bb51
 800ba70:	0800baf3 	.word	0x0800baf3
 800ba74:	0800bb51 	.word	0x0800bb51
 800ba78:	0800bb51 	.word	0x0800bb51
 800ba7c:	0800bb51 	.word	0x0800bb51
 800ba80:	0800bb51 	.word	0x0800bb51
 800ba84:	0800bb51 	.word	0x0800bb51
 800ba88:	0800bb51 	.word	0x0800bb51
 800ba8c:	0800bb51 	.word	0x0800bb51
 800ba90:	0800bb03 	.word	0x0800bb03
 800ba94:	0800bb51 	.word	0x0800bb51
 800ba98:	0800bb51 	.word	0x0800bb51
 800ba9c:	0800bb51 	.word	0x0800bb51
 800baa0:	0800bb51 	.word	0x0800bb51
 800baa4:	0800bb51 	.word	0x0800bb51
 800baa8:	0800bb51 	.word	0x0800bb51
 800baac:	0800bb51 	.word	0x0800bb51
 800bab0:	0800bb51 	.word	0x0800bb51
 800bab4:	0800bb51 	.word	0x0800bb51
 800bab8:	0800bb51 	.word	0x0800bb51
 800babc:	0800bb51 	.word	0x0800bb51
 800bac0:	0800bb51 	.word	0x0800bb51
 800bac4:	0800bb51 	.word	0x0800bb51
 800bac8:	0800bb51 	.word	0x0800bb51
 800bacc:	0800bb51 	.word	0x0800bb51
 800bad0:	0800bb43 	.word	0x0800bb43
 800bad4:	2b40      	cmp	r3, #64	@ 0x40
 800bad6:	d037      	beq.n	800bb48 <UART_SetConfig+0x6bc>
 800bad8:	e03a      	b.n	800bb50 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800bada:	f7fd ff99 	bl	8009a10 <HAL_RCCEx_GetD3PCLK1Freq>
 800bade:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bae0:	e03c      	b.n	800bb5c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bae2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bae6:	4618      	mov	r0, r3
 800bae8:	f7fd ffa8 	bl	8009a3c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800baec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800baf0:	e034      	b.n	800bb5c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800baf2:	f107 0318 	add.w	r3, r7, #24
 800baf6:	4618      	mov	r0, r3
 800baf8:	f7fe f8f4 	bl	8009ce4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bafc:	69fb      	ldr	r3, [r7, #28]
 800bafe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb00:	e02c      	b.n	800bb5c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bb02:	4b09      	ldr	r3, [pc, #36]	@ (800bb28 <UART_SetConfig+0x69c>)
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	f003 0320 	and.w	r3, r3, #32
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d016      	beq.n	800bb3c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bb0e:	4b06      	ldr	r3, [pc, #24]	@ (800bb28 <UART_SetConfig+0x69c>)
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	08db      	lsrs	r3, r3, #3
 800bb14:	f003 0303 	and.w	r3, r3, #3
 800bb18:	4a07      	ldr	r2, [pc, #28]	@ (800bb38 <UART_SetConfig+0x6ac>)
 800bb1a:	fa22 f303 	lsr.w	r3, r2, r3
 800bb1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bb20:	e01c      	b.n	800bb5c <UART_SetConfig+0x6d0>
 800bb22:	bf00      	nop
 800bb24:	40011400 	.word	0x40011400
 800bb28:	58024400 	.word	0x58024400
 800bb2c:	40007800 	.word	0x40007800
 800bb30:	40007c00 	.word	0x40007c00
 800bb34:	58000c00 	.word	0x58000c00
 800bb38:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800bb3c:	4b9d      	ldr	r3, [pc, #628]	@ (800bdb4 <UART_SetConfig+0x928>)
 800bb3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb40:	e00c      	b.n	800bb5c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bb42:	4b9d      	ldr	r3, [pc, #628]	@ (800bdb8 <UART_SetConfig+0x92c>)
 800bb44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb46:	e009      	b.n	800bb5c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bb48:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bb4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb4e:	e005      	b.n	800bb5c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800bb50:	2300      	movs	r3, #0
 800bb52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bb54:	2301      	movs	r3, #1
 800bb56:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bb5a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800bb5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	f000 81de 	beq.w	800bf20 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bb64:	697b      	ldr	r3, [r7, #20]
 800bb66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb68:	4a94      	ldr	r2, [pc, #592]	@ (800bdbc <UART_SetConfig+0x930>)
 800bb6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bb6e:	461a      	mov	r2, r3
 800bb70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb72:	fbb3 f3f2 	udiv	r3, r3, r2
 800bb76:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bb78:	697b      	ldr	r3, [r7, #20]
 800bb7a:	685a      	ldr	r2, [r3, #4]
 800bb7c:	4613      	mov	r3, r2
 800bb7e:	005b      	lsls	r3, r3, #1
 800bb80:	4413      	add	r3, r2
 800bb82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb84:	429a      	cmp	r2, r3
 800bb86:	d305      	bcc.n	800bb94 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800bb88:	697b      	ldr	r3, [r7, #20]
 800bb8a:	685b      	ldr	r3, [r3, #4]
 800bb8c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bb8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb90:	429a      	cmp	r2, r3
 800bb92:	d903      	bls.n	800bb9c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800bb94:	2301      	movs	r3, #1
 800bb96:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bb9a:	e1c1      	b.n	800bf20 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bb9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb9e:	2200      	movs	r2, #0
 800bba0:	60bb      	str	r3, [r7, #8]
 800bba2:	60fa      	str	r2, [r7, #12]
 800bba4:	697b      	ldr	r3, [r7, #20]
 800bba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bba8:	4a84      	ldr	r2, [pc, #528]	@ (800bdbc <UART_SetConfig+0x930>)
 800bbaa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bbae:	b29b      	uxth	r3, r3
 800bbb0:	2200      	movs	r2, #0
 800bbb2:	603b      	str	r3, [r7, #0]
 800bbb4:	607a      	str	r2, [r7, #4]
 800bbb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bbba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bbbe:	f7f4 fb8b 	bl	80002d8 <__aeabi_uldivmod>
 800bbc2:	4602      	mov	r2, r0
 800bbc4:	460b      	mov	r3, r1
 800bbc6:	4610      	mov	r0, r2
 800bbc8:	4619      	mov	r1, r3
 800bbca:	f04f 0200 	mov.w	r2, #0
 800bbce:	f04f 0300 	mov.w	r3, #0
 800bbd2:	020b      	lsls	r3, r1, #8
 800bbd4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800bbd8:	0202      	lsls	r2, r0, #8
 800bbda:	6979      	ldr	r1, [r7, #20]
 800bbdc:	6849      	ldr	r1, [r1, #4]
 800bbde:	0849      	lsrs	r1, r1, #1
 800bbe0:	2000      	movs	r0, #0
 800bbe2:	460c      	mov	r4, r1
 800bbe4:	4605      	mov	r5, r0
 800bbe6:	eb12 0804 	adds.w	r8, r2, r4
 800bbea:	eb43 0905 	adc.w	r9, r3, r5
 800bbee:	697b      	ldr	r3, [r7, #20]
 800bbf0:	685b      	ldr	r3, [r3, #4]
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	469a      	mov	sl, r3
 800bbf6:	4693      	mov	fp, r2
 800bbf8:	4652      	mov	r2, sl
 800bbfa:	465b      	mov	r3, fp
 800bbfc:	4640      	mov	r0, r8
 800bbfe:	4649      	mov	r1, r9
 800bc00:	f7f4 fb6a 	bl	80002d8 <__aeabi_uldivmod>
 800bc04:	4602      	mov	r2, r0
 800bc06:	460b      	mov	r3, r1
 800bc08:	4613      	mov	r3, r2
 800bc0a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bc0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bc12:	d308      	bcc.n	800bc26 <UART_SetConfig+0x79a>
 800bc14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bc1a:	d204      	bcs.n	800bc26 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800bc1c:	697b      	ldr	r3, [r7, #20]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bc22:	60da      	str	r2, [r3, #12]
 800bc24:	e17c      	b.n	800bf20 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800bc26:	2301      	movs	r3, #1
 800bc28:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bc2c:	e178      	b.n	800bf20 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bc2e:	697b      	ldr	r3, [r7, #20]
 800bc30:	69db      	ldr	r3, [r3, #28]
 800bc32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bc36:	f040 80c5 	bne.w	800bdc4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800bc3a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bc3e:	2b20      	cmp	r3, #32
 800bc40:	dc48      	bgt.n	800bcd4 <UART_SetConfig+0x848>
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	db7b      	blt.n	800bd3e <UART_SetConfig+0x8b2>
 800bc46:	2b20      	cmp	r3, #32
 800bc48:	d879      	bhi.n	800bd3e <UART_SetConfig+0x8b2>
 800bc4a:	a201      	add	r2, pc, #4	@ (adr r2, 800bc50 <UART_SetConfig+0x7c4>)
 800bc4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc50:	0800bcdb 	.word	0x0800bcdb
 800bc54:	0800bce3 	.word	0x0800bce3
 800bc58:	0800bd3f 	.word	0x0800bd3f
 800bc5c:	0800bd3f 	.word	0x0800bd3f
 800bc60:	0800bceb 	.word	0x0800bceb
 800bc64:	0800bd3f 	.word	0x0800bd3f
 800bc68:	0800bd3f 	.word	0x0800bd3f
 800bc6c:	0800bd3f 	.word	0x0800bd3f
 800bc70:	0800bcfb 	.word	0x0800bcfb
 800bc74:	0800bd3f 	.word	0x0800bd3f
 800bc78:	0800bd3f 	.word	0x0800bd3f
 800bc7c:	0800bd3f 	.word	0x0800bd3f
 800bc80:	0800bd3f 	.word	0x0800bd3f
 800bc84:	0800bd3f 	.word	0x0800bd3f
 800bc88:	0800bd3f 	.word	0x0800bd3f
 800bc8c:	0800bd3f 	.word	0x0800bd3f
 800bc90:	0800bd0b 	.word	0x0800bd0b
 800bc94:	0800bd3f 	.word	0x0800bd3f
 800bc98:	0800bd3f 	.word	0x0800bd3f
 800bc9c:	0800bd3f 	.word	0x0800bd3f
 800bca0:	0800bd3f 	.word	0x0800bd3f
 800bca4:	0800bd3f 	.word	0x0800bd3f
 800bca8:	0800bd3f 	.word	0x0800bd3f
 800bcac:	0800bd3f 	.word	0x0800bd3f
 800bcb0:	0800bd3f 	.word	0x0800bd3f
 800bcb4:	0800bd3f 	.word	0x0800bd3f
 800bcb8:	0800bd3f 	.word	0x0800bd3f
 800bcbc:	0800bd3f 	.word	0x0800bd3f
 800bcc0:	0800bd3f 	.word	0x0800bd3f
 800bcc4:	0800bd3f 	.word	0x0800bd3f
 800bcc8:	0800bd3f 	.word	0x0800bd3f
 800bccc:	0800bd3f 	.word	0x0800bd3f
 800bcd0:	0800bd31 	.word	0x0800bd31
 800bcd4:	2b40      	cmp	r3, #64	@ 0x40
 800bcd6:	d02e      	beq.n	800bd36 <UART_SetConfig+0x8aa>
 800bcd8:	e031      	b.n	800bd3e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bcda:	f7fb fee3 	bl	8007aa4 <HAL_RCC_GetPCLK1Freq>
 800bcde:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bce0:	e033      	b.n	800bd4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bce2:	f7fb fef5 	bl	8007ad0 <HAL_RCC_GetPCLK2Freq>
 800bce6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bce8:	e02f      	b.n	800bd4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bcea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bcee:	4618      	mov	r0, r3
 800bcf0:	f7fd fea4 	bl	8009a3c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bcf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcf8:	e027      	b.n	800bd4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bcfa:	f107 0318 	add.w	r3, r7, #24
 800bcfe:	4618      	mov	r0, r3
 800bd00:	f7fd fff0 	bl	8009ce4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bd04:	69fb      	ldr	r3, [r7, #28]
 800bd06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd08:	e01f      	b.n	800bd4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bd0a:	4b2d      	ldr	r3, [pc, #180]	@ (800bdc0 <UART_SetConfig+0x934>)
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	f003 0320 	and.w	r3, r3, #32
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d009      	beq.n	800bd2a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bd16:	4b2a      	ldr	r3, [pc, #168]	@ (800bdc0 <UART_SetConfig+0x934>)
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	08db      	lsrs	r3, r3, #3
 800bd1c:	f003 0303 	and.w	r3, r3, #3
 800bd20:	4a24      	ldr	r2, [pc, #144]	@ (800bdb4 <UART_SetConfig+0x928>)
 800bd22:	fa22 f303 	lsr.w	r3, r2, r3
 800bd26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bd28:	e00f      	b.n	800bd4a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800bd2a:	4b22      	ldr	r3, [pc, #136]	@ (800bdb4 <UART_SetConfig+0x928>)
 800bd2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd2e:	e00c      	b.n	800bd4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bd30:	4b21      	ldr	r3, [pc, #132]	@ (800bdb8 <UART_SetConfig+0x92c>)
 800bd32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd34:	e009      	b.n	800bd4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bd36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bd3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd3c:	e005      	b.n	800bd4a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800bd3e:	2300      	movs	r3, #0
 800bd40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bd42:	2301      	movs	r3, #1
 800bd44:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bd48:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bd4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	f000 80e7 	beq.w	800bf20 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bd52:	697b      	ldr	r3, [r7, #20]
 800bd54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd56:	4a19      	ldr	r2, [pc, #100]	@ (800bdbc <UART_SetConfig+0x930>)
 800bd58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bd5c:	461a      	mov	r2, r3
 800bd5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd60:	fbb3 f3f2 	udiv	r3, r3, r2
 800bd64:	005a      	lsls	r2, r3, #1
 800bd66:	697b      	ldr	r3, [r7, #20]
 800bd68:	685b      	ldr	r3, [r3, #4]
 800bd6a:	085b      	lsrs	r3, r3, #1
 800bd6c:	441a      	add	r2, r3
 800bd6e:	697b      	ldr	r3, [r7, #20]
 800bd70:	685b      	ldr	r3, [r3, #4]
 800bd72:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd76:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bd78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd7a:	2b0f      	cmp	r3, #15
 800bd7c:	d916      	bls.n	800bdac <UART_SetConfig+0x920>
 800bd7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bd84:	d212      	bcs.n	800bdac <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bd86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd88:	b29b      	uxth	r3, r3
 800bd8a:	f023 030f 	bic.w	r3, r3, #15
 800bd8e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bd90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd92:	085b      	lsrs	r3, r3, #1
 800bd94:	b29b      	uxth	r3, r3
 800bd96:	f003 0307 	and.w	r3, r3, #7
 800bd9a:	b29a      	uxth	r2, r3
 800bd9c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bd9e:	4313      	orrs	r3, r2
 800bda0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800bda2:	697b      	ldr	r3, [r7, #20]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800bda8:	60da      	str	r2, [r3, #12]
 800bdaa:	e0b9      	b.n	800bf20 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800bdac:	2301      	movs	r3, #1
 800bdae:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bdb2:	e0b5      	b.n	800bf20 <UART_SetConfig+0xa94>
 800bdb4:	03d09000 	.word	0x03d09000
 800bdb8:	003d0900 	.word	0x003d0900
 800bdbc:	0800c894 	.word	0x0800c894
 800bdc0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800bdc4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bdc8:	2b20      	cmp	r3, #32
 800bdca:	dc49      	bgt.n	800be60 <UART_SetConfig+0x9d4>
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	db7c      	blt.n	800beca <UART_SetConfig+0xa3e>
 800bdd0:	2b20      	cmp	r3, #32
 800bdd2:	d87a      	bhi.n	800beca <UART_SetConfig+0xa3e>
 800bdd4:	a201      	add	r2, pc, #4	@ (adr r2, 800bddc <UART_SetConfig+0x950>)
 800bdd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdda:	bf00      	nop
 800bddc:	0800be67 	.word	0x0800be67
 800bde0:	0800be6f 	.word	0x0800be6f
 800bde4:	0800becb 	.word	0x0800becb
 800bde8:	0800becb 	.word	0x0800becb
 800bdec:	0800be77 	.word	0x0800be77
 800bdf0:	0800becb 	.word	0x0800becb
 800bdf4:	0800becb 	.word	0x0800becb
 800bdf8:	0800becb 	.word	0x0800becb
 800bdfc:	0800be87 	.word	0x0800be87
 800be00:	0800becb 	.word	0x0800becb
 800be04:	0800becb 	.word	0x0800becb
 800be08:	0800becb 	.word	0x0800becb
 800be0c:	0800becb 	.word	0x0800becb
 800be10:	0800becb 	.word	0x0800becb
 800be14:	0800becb 	.word	0x0800becb
 800be18:	0800becb 	.word	0x0800becb
 800be1c:	0800be97 	.word	0x0800be97
 800be20:	0800becb 	.word	0x0800becb
 800be24:	0800becb 	.word	0x0800becb
 800be28:	0800becb 	.word	0x0800becb
 800be2c:	0800becb 	.word	0x0800becb
 800be30:	0800becb 	.word	0x0800becb
 800be34:	0800becb 	.word	0x0800becb
 800be38:	0800becb 	.word	0x0800becb
 800be3c:	0800becb 	.word	0x0800becb
 800be40:	0800becb 	.word	0x0800becb
 800be44:	0800becb 	.word	0x0800becb
 800be48:	0800becb 	.word	0x0800becb
 800be4c:	0800becb 	.word	0x0800becb
 800be50:	0800becb 	.word	0x0800becb
 800be54:	0800becb 	.word	0x0800becb
 800be58:	0800becb 	.word	0x0800becb
 800be5c:	0800bebd 	.word	0x0800bebd
 800be60:	2b40      	cmp	r3, #64	@ 0x40
 800be62:	d02e      	beq.n	800bec2 <UART_SetConfig+0xa36>
 800be64:	e031      	b.n	800beca <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800be66:	f7fb fe1d 	bl	8007aa4 <HAL_RCC_GetPCLK1Freq>
 800be6a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800be6c:	e033      	b.n	800bed6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800be6e:	f7fb fe2f 	bl	8007ad0 <HAL_RCC_GetPCLK2Freq>
 800be72:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800be74:	e02f      	b.n	800bed6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800be76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800be7a:	4618      	mov	r0, r3
 800be7c:	f7fd fdde 	bl	8009a3c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800be80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be84:	e027      	b.n	800bed6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800be86:	f107 0318 	add.w	r3, r7, #24
 800be8a:	4618      	mov	r0, r3
 800be8c:	f7fd ff2a 	bl	8009ce4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800be90:	69fb      	ldr	r3, [r7, #28]
 800be92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be94:	e01f      	b.n	800bed6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800be96:	4b2d      	ldr	r3, [pc, #180]	@ (800bf4c <UART_SetConfig+0xac0>)
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	f003 0320 	and.w	r3, r3, #32
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d009      	beq.n	800beb6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bea2:	4b2a      	ldr	r3, [pc, #168]	@ (800bf4c <UART_SetConfig+0xac0>)
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	08db      	lsrs	r3, r3, #3
 800bea8:	f003 0303 	and.w	r3, r3, #3
 800beac:	4a28      	ldr	r2, [pc, #160]	@ (800bf50 <UART_SetConfig+0xac4>)
 800beae:	fa22 f303 	lsr.w	r3, r2, r3
 800beb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800beb4:	e00f      	b.n	800bed6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800beb6:	4b26      	ldr	r3, [pc, #152]	@ (800bf50 <UART_SetConfig+0xac4>)
 800beb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800beba:	e00c      	b.n	800bed6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bebc:	4b25      	ldr	r3, [pc, #148]	@ (800bf54 <UART_SetConfig+0xac8>)
 800bebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bec0:	e009      	b.n	800bed6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bec2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bec8:	e005      	b.n	800bed6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800beca:	2300      	movs	r3, #0
 800becc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bece:	2301      	movs	r3, #1
 800bed0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bed4:	bf00      	nop
    }

    if (pclk != 0U)
 800bed6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d021      	beq.n	800bf20 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bedc:	697b      	ldr	r3, [r7, #20]
 800bede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bee0:	4a1d      	ldr	r2, [pc, #116]	@ (800bf58 <UART_SetConfig+0xacc>)
 800bee2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bee6:	461a      	mov	r2, r3
 800bee8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800beea:	fbb3 f2f2 	udiv	r2, r3, r2
 800beee:	697b      	ldr	r3, [r7, #20]
 800bef0:	685b      	ldr	r3, [r3, #4]
 800bef2:	085b      	lsrs	r3, r3, #1
 800bef4:	441a      	add	r2, r3
 800bef6:	697b      	ldr	r3, [r7, #20]
 800bef8:	685b      	ldr	r3, [r3, #4]
 800befa:	fbb2 f3f3 	udiv	r3, r2, r3
 800befe:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bf00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf02:	2b0f      	cmp	r3, #15
 800bf04:	d909      	bls.n	800bf1a <UART_SetConfig+0xa8e>
 800bf06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bf0c:	d205      	bcs.n	800bf1a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bf0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf10:	b29a      	uxth	r2, r3
 800bf12:	697b      	ldr	r3, [r7, #20]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	60da      	str	r2, [r3, #12]
 800bf18:	e002      	b.n	800bf20 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800bf1a:	2301      	movs	r3, #1
 800bf1c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bf20:	697b      	ldr	r3, [r7, #20]
 800bf22:	2201      	movs	r2, #1
 800bf24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800bf28:	697b      	ldr	r3, [r7, #20]
 800bf2a:	2201      	movs	r2, #1
 800bf2c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bf30:	697b      	ldr	r3, [r7, #20]
 800bf32:	2200      	movs	r2, #0
 800bf34:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bf36:	697b      	ldr	r3, [r7, #20]
 800bf38:	2200      	movs	r2, #0
 800bf3a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bf3c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800bf40:	4618      	mov	r0, r3
 800bf42:	3748      	adds	r7, #72	@ 0x48
 800bf44:	46bd      	mov	sp, r7
 800bf46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bf4a:	bf00      	nop
 800bf4c:	58024400 	.word	0x58024400
 800bf50:	03d09000 	.word	0x03d09000
 800bf54:	003d0900 	.word	0x003d0900
 800bf58:	0800c894 	.word	0x0800c894

0800bf5c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bf5c:	b480      	push	{r7}
 800bf5e:	b083      	sub	sp, #12
 800bf60:	af00      	add	r7, sp, #0
 800bf62:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf68:	f003 0308 	and.w	r3, r3, #8
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d00a      	beq.n	800bf86 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	685b      	ldr	r3, [r3, #4]
 800bf76:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	430a      	orrs	r2, r1
 800bf84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf8a:	f003 0301 	and.w	r3, r3, #1
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d00a      	beq.n	800bfa8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	685b      	ldr	r3, [r3, #4]
 800bf98:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	430a      	orrs	r2, r1
 800bfa6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfac:	f003 0302 	and.w	r3, r3, #2
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d00a      	beq.n	800bfca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	685b      	ldr	r3, [r3, #4]
 800bfba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	430a      	orrs	r2, r1
 800bfc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfce:	f003 0304 	and.w	r3, r3, #4
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d00a      	beq.n	800bfec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	685b      	ldr	r3, [r3, #4]
 800bfdc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	430a      	orrs	r2, r1
 800bfea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bff0:	f003 0310 	and.w	r3, r3, #16
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d00a      	beq.n	800c00e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	689b      	ldr	r3, [r3, #8]
 800bffe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	430a      	orrs	r2, r1
 800c00c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c012:	f003 0320 	and.w	r3, r3, #32
 800c016:	2b00      	cmp	r3, #0
 800c018:	d00a      	beq.n	800c030 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	689b      	ldr	r3, [r3, #8]
 800c020:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	430a      	orrs	r2, r1
 800c02e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c034:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d01a      	beq.n	800c072 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	685b      	ldr	r3, [r3, #4]
 800c042:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	430a      	orrs	r2, r1
 800c050:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c056:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c05a:	d10a      	bne.n	800c072 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	685b      	ldr	r3, [r3, #4]
 800c062:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	430a      	orrs	r2, r1
 800c070:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c076:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d00a      	beq.n	800c094 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	685b      	ldr	r3, [r3, #4]
 800c084:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	430a      	orrs	r2, r1
 800c092:	605a      	str	r2, [r3, #4]
  }
}
 800c094:	bf00      	nop
 800c096:	370c      	adds	r7, #12
 800c098:	46bd      	mov	sp, r7
 800c09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09e:	4770      	bx	lr

0800c0a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c0a0:	b580      	push	{r7, lr}
 800c0a2:	b098      	sub	sp, #96	@ 0x60
 800c0a4:	af02      	add	r7, sp, #8
 800c0a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c0b0:	f7f5 fb64 	bl	800177c <HAL_GetTick>
 800c0b4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	f003 0308 	and.w	r3, r3, #8
 800c0c0:	2b08      	cmp	r3, #8
 800c0c2:	d12f      	bne.n	800c124 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c0c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c0c8:	9300      	str	r3, [sp, #0]
 800c0ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c0cc:	2200      	movs	r2, #0
 800c0ce:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c0d2:	6878      	ldr	r0, [r7, #4]
 800c0d4:	f000 f88e 	bl	800c1f4 <UART_WaitOnFlagUntilTimeout>
 800c0d8:	4603      	mov	r3, r0
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d022      	beq.n	800c124 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0e6:	e853 3f00 	ldrex	r3, [r3]
 800c0ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c0ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c0f2:	653b      	str	r3, [r7, #80]	@ 0x50
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	461a      	mov	r2, r3
 800c0fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0fc:	647b      	str	r3, [r7, #68]	@ 0x44
 800c0fe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c100:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c102:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c104:	e841 2300 	strex	r3, r2, [r1]
 800c108:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c10a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d1e6      	bne.n	800c0de <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	2220      	movs	r2, #32
 800c114:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	2200      	movs	r2, #0
 800c11c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c120:	2303      	movs	r3, #3
 800c122:	e063      	b.n	800c1ec <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	f003 0304 	and.w	r3, r3, #4
 800c12e:	2b04      	cmp	r3, #4
 800c130:	d149      	bne.n	800c1c6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c132:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c136:	9300      	str	r3, [sp, #0]
 800c138:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c13a:	2200      	movs	r2, #0
 800c13c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c140:	6878      	ldr	r0, [r7, #4]
 800c142:	f000 f857 	bl	800c1f4 <UART_WaitOnFlagUntilTimeout>
 800c146:	4603      	mov	r3, r0
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d03c      	beq.n	800c1c6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c154:	e853 3f00 	ldrex	r3, [r3]
 800c158:	623b      	str	r3, [r7, #32]
   return(result);
 800c15a:	6a3b      	ldr	r3, [r7, #32]
 800c15c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c160:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	461a      	mov	r2, r3
 800c168:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c16a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c16c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c16e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c170:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c172:	e841 2300 	strex	r3, r2, [r1]
 800c176:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d1e6      	bne.n	800c14c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	3308      	adds	r3, #8
 800c184:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c186:	693b      	ldr	r3, [r7, #16]
 800c188:	e853 3f00 	ldrex	r3, [r3]
 800c18c:	60fb      	str	r3, [r7, #12]
   return(result);
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	f023 0301 	bic.w	r3, r3, #1
 800c194:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	3308      	adds	r3, #8
 800c19c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c19e:	61fa      	str	r2, [r7, #28]
 800c1a0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1a2:	69b9      	ldr	r1, [r7, #24]
 800c1a4:	69fa      	ldr	r2, [r7, #28]
 800c1a6:	e841 2300 	strex	r3, r2, [r1]
 800c1aa:	617b      	str	r3, [r7, #20]
   return(result);
 800c1ac:	697b      	ldr	r3, [r7, #20]
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d1e5      	bne.n	800c17e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	2220      	movs	r2, #32
 800c1b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	2200      	movs	r2, #0
 800c1be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c1c2:	2303      	movs	r3, #3
 800c1c4:	e012      	b.n	800c1ec <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	2220      	movs	r2, #32
 800c1ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	2220      	movs	r2, #32
 800c1d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	2200      	movs	r2, #0
 800c1da:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	2200      	movs	r2, #0
 800c1e0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	2200      	movs	r2, #0
 800c1e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c1ea:	2300      	movs	r3, #0
}
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	3758      	adds	r7, #88	@ 0x58
 800c1f0:	46bd      	mov	sp, r7
 800c1f2:	bd80      	pop	{r7, pc}

0800c1f4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c1f4:	b580      	push	{r7, lr}
 800c1f6:	b084      	sub	sp, #16
 800c1f8:	af00      	add	r7, sp, #0
 800c1fa:	60f8      	str	r0, [r7, #12]
 800c1fc:	60b9      	str	r1, [r7, #8]
 800c1fe:	603b      	str	r3, [r7, #0]
 800c200:	4613      	mov	r3, r2
 800c202:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c204:	e04f      	b.n	800c2a6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c206:	69bb      	ldr	r3, [r7, #24]
 800c208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c20c:	d04b      	beq.n	800c2a6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c20e:	f7f5 fab5 	bl	800177c <HAL_GetTick>
 800c212:	4602      	mov	r2, r0
 800c214:	683b      	ldr	r3, [r7, #0]
 800c216:	1ad3      	subs	r3, r2, r3
 800c218:	69ba      	ldr	r2, [r7, #24]
 800c21a:	429a      	cmp	r2, r3
 800c21c:	d302      	bcc.n	800c224 <UART_WaitOnFlagUntilTimeout+0x30>
 800c21e:	69bb      	ldr	r3, [r7, #24]
 800c220:	2b00      	cmp	r3, #0
 800c222:	d101      	bne.n	800c228 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c224:	2303      	movs	r3, #3
 800c226:	e04e      	b.n	800c2c6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	f003 0304 	and.w	r3, r3, #4
 800c232:	2b00      	cmp	r3, #0
 800c234:	d037      	beq.n	800c2a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c236:	68bb      	ldr	r3, [r7, #8]
 800c238:	2b80      	cmp	r3, #128	@ 0x80
 800c23a:	d034      	beq.n	800c2a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c23c:	68bb      	ldr	r3, [r7, #8]
 800c23e:	2b40      	cmp	r3, #64	@ 0x40
 800c240:	d031      	beq.n	800c2a6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	69db      	ldr	r3, [r3, #28]
 800c248:	f003 0308 	and.w	r3, r3, #8
 800c24c:	2b08      	cmp	r3, #8
 800c24e:	d110      	bne.n	800c272 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	2208      	movs	r2, #8
 800c256:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c258:	68f8      	ldr	r0, [r7, #12]
 800c25a:	f000 f879 	bl	800c350 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	2208      	movs	r2, #8
 800c262:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	2200      	movs	r2, #0
 800c26a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c26e:	2301      	movs	r3, #1
 800c270:	e029      	b.n	800c2c6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	69db      	ldr	r3, [r3, #28]
 800c278:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c27c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c280:	d111      	bne.n	800c2a6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c28a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c28c:	68f8      	ldr	r0, [r7, #12]
 800c28e:	f000 f85f 	bl	800c350 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	2220      	movs	r2, #32
 800c296:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	2200      	movs	r2, #0
 800c29e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c2a2:	2303      	movs	r3, #3
 800c2a4:	e00f      	b.n	800c2c6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	69da      	ldr	r2, [r3, #28]
 800c2ac:	68bb      	ldr	r3, [r7, #8]
 800c2ae:	4013      	ands	r3, r2
 800c2b0:	68ba      	ldr	r2, [r7, #8]
 800c2b2:	429a      	cmp	r2, r3
 800c2b4:	bf0c      	ite	eq
 800c2b6:	2301      	moveq	r3, #1
 800c2b8:	2300      	movne	r3, #0
 800c2ba:	b2db      	uxtb	r3, r3
 800c2bc:	461a      	mov	r2, r3
 800c2be:	79fb      	ldrb	r3, [r7, #7]
 800c2c0:	429a      	cmp	r2, r3
 800c2c2:	d0a0      	beq.n	800c206 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c2c4:	2300      	movs	r3, #0
}
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	3710      	adds	r7, #16
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	bd80      	pop	{r7, pc}

0800c2ce <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c2ce:	b480      	push	{r7}
 800c2d0:	b08f      	sub	sp, #60	@ 0x3c
 800c2d2:	af00      	add	r7, sp, #0
 800c2d4:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2dc:	6a3b      	ldr	r3, [r7, #32]
 800c2de:	e853 3f00 	ldrex	r3, [r3]
 800c2e2:	61fb      	str	r3, [r7, #28]
   return(result);
 800c2e4:	69fb      	ldr	r3, [r7, #28]
 800c2e6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c2ea:	637b      	str	r3, [r7, #52]	@ 0x34
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	461a      	mov	r2, r3
 800c2f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c2f6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c2fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c2fc:	e841 2300 	strex	r3, r2, [r1]
 800c300:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c304:	2b00      	cmp	r3, #0
 800c306:	d1e6      	bne.n	800c2d6 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	3308      	adds	r3, #8
 800c30e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	e853 3f00 	ldrex	r3, [r3]
 800c316:	60bb      	str	r3, [r7, #8]
   return(result);
 800c318:	68bb      	ldr	r3, [r7, #8]
 800c31a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c31e:	633b      	str	r3, [r7, #48]	@ 0x30
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	3308      	adds	r3, #8
 800c326:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c328:	61ba      	str	r2, [r7, #24]
 800c32a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c32c:	6979      	ldr	r1, [r7, #20]
 800c32e:	69ba      	ldr	r2, [r7, #24]
 800c330:	e841 2300 	strex	r3, r2, [r1]
 800c334:	613b      	str	r3, [r7, #16]
   return(result);
 800c336:	693b      	ldr	r3, [r7, #16]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d1e5      	bne.n	800c308 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	2220      	movs	r2, #32
 800c340:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800c344:	bf00      	nop
 800c346:	373c      	adds	r7, #60	@ 0x3c
 800c348:	46bd      	mov	sp, r7
 800c34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34e:	4770      	bx	lr

0800c350 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c350:	b480      	push	{r7}
 800c352:	b095      	sub	sp, #84	@ 0x54
 800c354:	af00      	add	r7, sp, #0
 800c356:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c35e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c360:	e853 3f00 	ldrex	r3, [r3]
 800c364:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c368:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c36c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	461a      	mov	r2, r3
 800c374:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c376:	643b      	str	r3, [r7, #64]	@ 0x40
 800c378:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c37a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c37c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c37e:	e841 2300 	strex	r3, r2, [r1]
 800c382:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c386:	2b00      	cmp	r3, #0
 800c388:	d1e6      	bne.n	800c358 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	3308      	adds	r3, #8
 800c390:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c392:	6a3b      	ldr	r3, [r7, #32]
 800c394:	e853 3f00 	ldrex	r3, [r3]
 800c398:	61fb      	str	r3, [r7, #28]
   return(result);
 800c39a:	69fa      	ldr	r2, [r7, #28]
 800c39c:	4b1e      	ldr	r3, [pc, #120]	@ (800c418 <UART_EndRxTransfer+0xc8>)
 800c39e:	4013      	ands	r3, r2
 800c3a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	3308      	adds	r3, #8
 800c3a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c3aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c3ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c3b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c3b2:	e841 2300 	strex	r3, r2, [r1]
 800c3b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c3b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d1e5      	bne.n	800c38a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c3c2:	2b01      	cmp	r3, #1
 800c3c4:	d118      	bne.n	800c3f8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	e853 3f00 	ldrex	r3, [r3]
 800c3d2:	60bb      	str	r3, [r7, #8]
   return(result);
 800c3d4:	68bb      	ldr	r3, [r7, #8]
 800c3d6:	f023 0310 	bic.w	r3, r3, #16
 800c3da:	647b      	str	r3, [r7, #68]	@ 0x44
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	461a      	mov	r2, r3
 800c3e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c3e4:	61bb      	str	r3, [r7, #24]
 800c3e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3e8:	6979      	ldr	r1, [r7, #20]
 800c3ea:	69ba      	ldr	r2, [r7, #24]
 800c3ec:	e841 2300 	strex	r3, r2, [r1]
 800c3f0:	613b      	str	r3, [r7, #16]
   return(result);
 800c3f2:	693b      	ldr	r3, [r7, #16]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d1e6      	bne.n	800c3c6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	2220      	movs	r2, #32
 800c3fc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	2200      	movs	r2, #0
 800c404:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	2200      	movs	r2, #0
 800c40a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c40c:	bf00      	nop
 800c40e:	3754      	adds	r7, #84	@ 0x54
 800c410:	46bd      	mov	sp, r7
 800c412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c416:	4770      	bx	lr
 800c418:	effffffe 	.word	0xeffffffe

0800c41c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c41c:	b580      	push	{r7, lr}
 800c41e:	b090      	sub	sp, #64	@ 0x40
 800c420:	af00      	add	r7, sp, #0
 800c422:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c428:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	69db      	ldr	r3, [r3, #28]
 800c42e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c432:	d037      	beq.n	800c4a4 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 800c434:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c436:	2200      	movs	r2, #0
 800c438:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c43c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	3308      	adds	r3, #8
 800c442:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c446:	e853 3f00 	ldrex	r3, [r3]
 800c44a:	623b      	str	r3, [r7, #32]
   return(result);
 800c44c:	6a3b      	ldr	r3, [r7, #32]
 800c44e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c452:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c454:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	3308      	adds	r3, #8
 800c45a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c45c:	633a      	str	r2, [r7, #48]	@ 0x30
 800c45e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c460:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c462:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c464:	e841 2300 	strex	r3, r2, [r1]
 800c468:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c46a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d1e5      	bne.n	800c43c <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c470:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c476:	693b      	ldr	r3, [r7, #16]
 800c478:	e853 3f00 	ldrex	r3, [r3]
 800c47c:	60fb      	str	r3, [r7, #12]
   return(result);
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c484:	637b      	str	r3, [r7, #52]	@ 0x34
 800c486:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	461a      	mov	r2, r3
 800c48c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c48e:	61fb      	str	r3, [r7, #28]
 800c490:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c492:	69b9      	ldr	r1, [r7, #24]
 800c494:	69fa      	ldr	r2, [r7, #28]
 800c496:	e841 2300 	strex	r3, r2, [r1]
 800c49a:	617b      	str	r3, [r7, #20]
   return(result);
 800c49c:	697b      	ldr	r3, [r7, #20]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d1e6      	bne.n	800c470 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c4a2:	e002      	b.n	800c4aa <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 800c4a4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800c4a6:	f7f4 febd 	bl	8001224 <HAL_UART_TxCpltCallback>
}
 800c4aa:	bf00      	nop
 800c4ac:	3740      	adds	r7, #64	@ 0x40
 800c4ae:	46bd      	mov	sp, r7
 800c4b0:	bd80      	pop	{r7, pc}

0800c4b2 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c4b2:	b580      	push	{r7, lr}
 800c4b4:	b084      	sub	sp, #16
 800c4b6:	af00      	add	r7, sp, #0
 800c4b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4be:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800c4c0:	68f8      	ldr	r0, [r7, #12]
 800c4c2:	f7fe ffc3 	bl	800b44c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c4c6:	bf00      	nop
 800c4c8:	3710      	adds	r7, #16
 800c4ca:	46bd      	mov	sp, r7
 800c4cc:	bd80      	pop	{r7, pc}

0800c4ce <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c4ce:	b580      	push	{r7, lr}
 800c4d0:	b086      	sub	sp, #24
 800c4d2:	af00      	add	r7, sp, #0
 800c4d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4da:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800c4dc:	697b      	ldr	r3, [r7, #20]
 800c4de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c4e2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800c4e4:	697b      	ldr	r3, [r7, #20]
 800c4e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c4ea:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800c4ec:	697b      	ldr	r3, [r7, #20]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	689b      	ldr	r3, [r3, #8]
 800c4f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c4f6:	2b80      	cmp	r3, #128	@ 0x80
 800c4f8:	d109      	bne.n	800c50e <UART_DMAError+0x40>
 800c4fa:	693b      	ldr	r3, [r7, #16]
 800c4fc:	2b21      	cmp	r3, #33	@ 0x21
 800c4fe:	d106      	bne.n	800c50e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800c500:	697b      	ldr	r3, [r7, #20]
 800c502:	2200      	movs	r2, #0
 800c504:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800c508:	6978      	ldr	r0, [r7, #20]
 800c50a:	f7ff fee0 	bl	800c2ce <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800c50e:	697b      	ldr	r3, [r7, #20]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	689b      	ldr	r3, [r3, #8]
 800c514:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c518:	2b40      	cmp	r3, #64	@ 0x40
 800c51a:	d109      	bne.n	800c530 <UART_DMAError+0x62>
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	2b22      	cmp	r3, #34	@ 0x22
 800c520:	d106      	bne.n	800c530 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800c522:	697b      	ldr	r3, [r7, #20]
 800c524:	2200      	movs	r2, #0
 800c526:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800c52a:	6978      	ldr	r0, [r7, #20]
 800c52c:	f7ff ff10 	bl	800c350 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c530:	697b      	ldr	r3, [r7, #20]
 800c532:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c536:	f043 0210 	orr.w	r2, r3, #16
 800c53a:	697b      	ldr	r3, [r7, #20]
 800c53c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c540:	6978      	ldr	r0, [r7, #20]
 800c542:	f7fe ff8d 	bl	800b460 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c546:	bf00      	nop
 800c548:	3718      	adds	r7, #24
 800c54a:	46bd      	mov	sp, r7
 800c54c:	bd80      	pop	{r7, pc}

0800c54e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c54e:	b580      	push	{r7, lr}
 800c550:	b084      	sub	sp, #16
 800c552:	af00      	add	r7, sp, #0
 800c554:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c55a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	2200      	movs	r2, #0
 800c560:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c564:	68f8      	ldr	r0, [r7, #12]
 800c566:	f7fe ff7b 	bl	800b460 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c56a:	bf00      	nop
 800c56c:	3710      	adds	r7, #16
 800c56e:	46bd      	mov	sp, r7
 800c570:	bd80      	pop	{r7, pc}

0800c572 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c572:	b580      	push	{r7, lr}
 800c574:	b088      	sub	sp, #32
 800c576:	af00      	add	r7, sp, #0
 800c578:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	e853 3f00 	ldrex	r3, [r3]
 800c586:	60bb      	str	r3, [r7, #8]
   return(result);
 800c588:	68bb      	ldr	r3, [r7, #8]
 800c58a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c58e:	61fb      	str	r3, [r7, #28]
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	461a      	mov	r2, r3
 800c596:	69fb      	ldr	r3, [r7, #28]
 800c598:	61bb      	str	r3, [r7, #24]
 800c59a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c59c:	6979      	ldr	r1, [r7, #20]
 800c59e:	69ba      	ldr	r2, [r7, #24]
 800c5a0:	e841 2300 	strex	r3, r2, [r1]
 800c5a4:	613b      	str	r3, [r7, #16]
   return(result);
 800c5a6:	693b      	ldr	r3, [r7, #16]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d1e6      	bne.n	800c57a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	2220      	movs	r2, #32
 800c5b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	2200      	movs	r2, #0
 800c5b8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c5ba:	6878      	ldr	r0, [r7, #4]
 800c5bc:	f7f4 fe32 	bl	8001224 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c5c0:	bf00      	nop
 800c5c2:	3720      	adds	r7, #32
 800c5c4:	46bd      	mov	sp, r7
 800c5c6:	bd80      	pop	{r7, pc}

0800c5c8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c5c8:	b480      	push	{r7}
 800c5ca:	b083      	sub	sp, #12
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c5d0:	bf00      	nop
 800c5d2:	370c      	adds	r7, #12
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5da:	4770      	bx	lr

0800c5dc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c5dc:	b480      	push	{r7}
 800c5de:	b083      	sub	sp, #12
 800c5e0:	af00      	add	r7, sp, #0
 800c5e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c5e4:	bf00      	nop
 800c5e6:	370c      	adds	r7, #12
 800c5e8:	46bd      	mov	sp, r7
 800c5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ee:	4770      	bx	lr

0800c5f0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c5f0:	b480      	push	{r7}
 800c5f2:	b083      	sub	sp, #12
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c5f8:	bf00      	nop
 800c5fa:	370c      	adds	r7, #12
 800c5fc:	46bd      	mov	sp, r7
 800c5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c602:	4770      	bx	lr

0800c604 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c604:	b480      	push	{r7}
 800c606:	b085      	sub	sp, #20
 800c608:	af00      	add	r7, sp, #0
 800c60a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c612:	2b01      	cmp	r3, #1
 800c614:	d101      	bne.n	800c61a <HAL_UARTEx_DisableFifoMode+0x16>
 800c616:	2302      	movs	r3, #2
 800c618:	e027      	b.n	800c66a <HAL_UARTEx_DisableFifoMode+0x66>
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	2201      	movs	r2, #1
 800c61e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	2224      	movs	r2, #36	@ 0x24
 800c626:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	681a      	ldr	r2, [r3, #0]
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	f022 0201 	bic.w	r2, r2, #1
 800c640:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c648:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	2200      	movs	r2, #0
 800c64e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	68fa      	ldr	r2, [r7, #12]
 800c656:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	2220      	movs	r2, #32
 800c65c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	2200      	movs	r2, #0
 800c664:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c668:	2300      	movs	r3, #0
}
 800c66a:	4618      	mov	r0, r3
 800c66c:	3714      	adds	r7, #20
 800c66e:	46bd      	mov	sp, r7
 800c670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c674:	4770      	bx	lr

0800c676 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c676:	b580      	push	{r7, lr}
 800c678:	b084      	sub	sp, #16
 800c67a:	af00      	add	r7, sp, #0
 800c67c:	6078      	str	r0, [r7, #4]
 800c67e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c686:	2b01      	cmp	r3, #1
 800c688:	d101      	bne.n	800c68e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c68a:	2302      	movs	r3, #2
 800c68c:	e02d      	b.n	800c6ea <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	2201      	movs	r2, #1
 800c692:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	2224      	movs	r2, #36	@ 0x24
 800c69a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	681a      	ldr	r2, [r3, #0]
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	f022 0201 	bic.w	r2, r2, #1
 800c6b4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	689b      	ldr	r3, [r3, #8]
 800c6bc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	683a      	ldr	r2, [r7, #0]
 800c6c6:	430a      	orrs	r2, r1
 800c6c8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c6ca:	6878      	ldr	r0, [r7, #4]
 800c6cc:	f000 f850 	bl	800c770 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	68fa      	ldr	r2, [r7, #12]
 800c6d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	2220      	movs	r2, #32
 800c6dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	2200      	movs	r2, #0
 800c6e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c6e8:	2300      	movs	r3, #0
}
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	3710      	adds	r7, #16
 800c6ee:	46bd      	mov	sp, r7
 800c6f0:	bd80      	pop	{r7, pc}

0800c6f2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c6f2:	b580      	push	{r7, lr}
 800c6f4:	b084      	sub	sp, #16
 800c6f6:	af00      	add	r7, sp, #0
 800c6f8:	6078      	str	r0, [r7, #4]
 800c6fa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c702:	2b01      	cmp	r3, #1
 800c704:	d101      	bne.n	800c70a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c706:	2302      	movs	r3, #2
 800c708:	e02d      	b.n	800c766 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	2201      	movs	r2, #1
 800c70e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	2224      	movs	r2, #36	@ 0x24
 800c716:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	681a      	ldr	r2, [r3, #0]
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	f022 0201 	bic.w	r2, r2, #1
 800c730:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	689b      	ldr	r3, [r3, #8]
 800c738:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	683a      	ldr	r2, [r7, #0]
 800c742:	430a      	orrs	r2, r1
 800c744:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c746:	6878      	ldr	r0, [r7, #4]
 800c748:	f000 f812 	bl	800c770 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	68fa      	ldr	r2, [r7, #12]
 800c752:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	2220      	movs	r2, #32
 800c758:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	2200      	movs	r2, #0
 800c760:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c764:	2300      	movs	r3, #0
}
 800c766:	4618      	mov	r0, r3
 800c768:	3710      	adds	r7, #16
 800c76a:	46bd      	mov	sp, r7
 800c76c:	bd80      	pop	{r7, pc}
	...

0800c770 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c770:	b480      	push	{r7}
 800c772:	b085      	sub	sp, #20
 800c774:	af00      	add	r7, sp, #0
 800c776:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d108      	bne.n	800c792 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	2201      	movs	r2, #1
 800c784:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	2201      	movs	r2, #1
 800c78c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c790:	e031      	b.n	800c7f6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c792:	2310      	movs	r3, #16
 800c794:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c796:	2310      	movs	r3, #16
 800c798:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	689b      	ldr	r3, [r3, #8]
 800c7a0:	0e5b      	lsrs	r3, r3, #25
 800c7a2:	b2db      	uxtb	r3, r3
 800c7a4:	f003 0307 	and.w	r3, r3, #7
 800c7a8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	689b      	ldr	r3, [r3, #8]
 800c7b0:	0f5b      	lsrs	r3, r3, #29
 800c7b2:	b2db      	uxtb	r3, r3
 800c7b4:	f003 0307 	and.w	r3, r3, #7
 800c7b8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c7ba:	7bbb      	ldrb	r3, [r7, #14]
 800c7bc:	7b3a      	ldrb	r2, [r7, #12]
 800c7be:	4911      	ldr	r1, [pc, #68]	@ (800c804 <UARTEx_SetNbDataToProcess+0x94>)
 800c7c0:	5c8a      	ldrb	r2, [r1, r2]
 800c7c2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c7c6:	7b3a      	ldrb	r2, [r7, #12]
 800c7c8:	490f      	ldr	r1, [pc, #60]	@ (800c808 <UARTEx_SetNbDataToProcess+0x98>)
 800c7ca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c7cc:	fb93 f3f2 	sdiv	r3, r3, r2
 800c7d0:	b29a      	uxth	r2, r3
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c7d8:	7bfb      	ldrb	r3, [r7, #15]
 800c7da:	7b7a      	ldrb	r2, [r7, #13]
 800c7dc:	4909      	ldr	r1, [pc, #36]	@ (800c804 <UARTEx_SetNbDataToProcess+0x94>)
 800c7de:	5c8a      	ldrb	r2, [r1, r2]
 800c7e0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c7e4:	7b7a      	ldrb	r2, [r7, #13]
 800c7e6:	4908      	ldr	r1, [pc, #32]	@ (800c808 <UARTEx_SetNbDataToProcess+0x98>)
 800c7e8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c7ea:	fb93 f3f2 	sdiv	r3, r3, r2
 800c7ee:	b29a      	uxth	r2, r3
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c7f6:	bf00      	nop
 800c7f8:	3714      	adds	r7, #20
 800c7fa:	46bd      	mov	sp, r7
 800c7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c800:	4770      	bx	lr
 800c802:	bf00      	nop
 800c804:	0800c8ac 	.word	0x0800c8ac
 800c808:	0800c8b4 	.word	0x0800c8b4

0800c80c <memset>:
 800c80c:	4402      	add	r2, r0
 800c80e:	4603      	mov	r3, r0
 800c810:	4293      	cmp	r3, r2
 800c812:	d100      	bne.n	800c816 <memset+0xa>
 800c814:	4770      	bx	lr
 800c816:	f803 1b01 	strb.w	r1, [r3], #1
 800c81a:	e7f9      	b.n	800c810 <memset+0x4>

0800c81c <__libc_init_array>:
 800c81c:	b570      	push	{r4, r5, r6, lr}
 800c81e:	4d0d      	ldr	r5, [pc, #52]	@ (800c854 <__libc_init_array+0x38>)
 800c820:	4c0d      	ldr	r4, [pc, #52]	@ (800c858 <__libc_init_array+0x3c>)
 800c822:	1b64      	subs	r4, r4, r5
 800c824:	10a4      	asrs	r4, r4, #2
 800c826:	2600      	movs	r6, #0
 800c828:	42a6      	cmp	r6, r4
 800c82a:	d109      	bne.n	800c840 <__libc_init_array+0x24>
 800c82c:	4d0b      	ldr	r5, [pc, #44]	@ (800c85c <__libc_init_array+0x40>)
 800c82e:	4c0c      	ldr	r4, [pc, #48]	@ (800c860 <__libc_init_array+0x44>)
 800c830:	f000 f818 	bl	800c864 <_init>
 800c834:	1b64      	subs	r4, r4, r5
 800c836:	10a4      	asrs	r4, r4, #2
 800c838:	2600      	movs	r6, #0
 800c83a:	42a6      	cmp	r6, r4
 800c83c:	d105      	bne.n	800c84a <__libc_init_array+0x2e>
 800c83e:	bd70      	pop	{r4, r5, r6, pc}
 800c840:	f855 3b04 	ldr.w	r3, [r5], #4
 800c844:	4798      	blx	r3
 800c846:	3601      	adds	r6, #1
 800c848:	e7ee      	b.n	800c828 <__libc_init_array+0xc>
 800c84a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c84e:	4798      	blx	r3
 800c850:	3601      	adds	r6, #1
 800c852:	e7f2      	b.n	800c83a <__libc_init_array+0x1e>
 800c854:	0800c8c4 	.word	0x0800c8c4
 800c858:	0800c8c4 	.word	0x0800c8c4
 800c85c:	0800c8c4 	.word	0x0800c8c4
 800c860:	0800c8c8 	.word	0x0800c8c8

0800c864 <_init>:
 800c864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c866:	bf00      	nop
 800c868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c86a:	bc08      	pop	{r3}
 800c86c:	469e      	mov	lr, r3
 800c86e:	4770      	bx	lr

0800c870 <_fini>:
 800c870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c872:	bf00      	nop
 800c874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c876:	bc08      	pop	{r3}
 800c878:	469e      	mov	lr, r3
 800c87a:	4770      	bx	lr
