# 100daysofVerification
100 DAY VERIFICATION CHALLENGE -DAY(Learn Verification with Sweety Pinjani) 

Day:1 to 5 => Cache Mapping

Day5 to #Day11 : Computer Architecture

ğŸ‘‰Here is what we covered in Day-5 to Day-11:

âœ” Pipelining - 5 stage pipeline, numerical

âœ”Pipelining hazards, different types of each hazard, ways to resolve hazards

âœ”Memories - Different levels of memory (Register, Cache, Main memory, Secondary memory, etc.), virtual memories, memory addressing & numerical, addressing modes, RAID system in SSDs, â€œWaitâ€ memory state

âœ” Different Computer Architectures - Von Neumann and Harvard architecture, RISC, CISC, RISC-V, SIMD Architecture for GPU

âœ” Instructions & Buses

âœ” Microprocessors, Microcontrollers, Interrupts

âœ”DMA, Synchronization, Paging, Numerical

#Day12 to #day25  : Digital Electronics.

ğŸ‘‰Here is what we covered in Day-12 to Day-25:

        âœ” Day-12. Flip Flop & Latches

         âœ”Day-13. Logic Gates

         âœ”Day-14. Adders, Subtractors

         âœ”Day-15. Encoders, Decoders

         âœ”Day16. Counters, Timers

         âœ”Day-17. MUX, DEMUX

         âœ”Day-18. FSM, Sequence Detectors

         âœ”Day-19. Sequential & Combinational Circuits

         âœ”Day-20. Boolean Algebra, Number System, Digital codes.

         âœ”Day-21. Optimization techniques

         âœ”Day-22. Static Timing Analysis

         âœ”Day-23. Memory elements

         âœ”Day-24. Digital Electronics Miscellaneous

         âœ”Day-25. MOSFET, BJT, CMOS






