## =============================================================================================================================================================
## Xilinx Design Constraint File (XDC)
## =============================================================================================================================================================
## Board:         Digilent - ArtyA7
## FPGA:          Xilinx Artix 7
## =============================================================================================================================================================
## General Purpose I/O 
## =============================================================================================================================================================
## Button
## =============================================================================================================================================================
## -----------------------------------------------------------------------------
##	Bank:			16				
##	VCCO:			VCC3V3			
##	Location:		BTN0,BTN1,BTN2,BTN3			
## -----------------------------------------------------------------------------
## {IN}    BTN0
set_property PACKAGE_PIN D9       [ get_ports ArtyA7_GPIO_Button[0] ]
## {IN}    BTN1
set_property PACKAGE_PIN C9       [ get_ports ArtyA7_GPIO_Button[1] ]
## {IN}    BTN2
set_property PACKAGE_PIN B9       [ get_ports ArtyA7_GPIO_Button[2] ]
## {IN}    BTN3
set_property PACKAGE_PIN B8       [ get_ports ArtyA7_GPIO_Button[3] ]
# set I/O standard
set_property IOSTANDARD  LVCMOS33 [ get_ports -regexp {ArtyA7_GPIO_Button\[\d\]} ]
# Ignore timings on async I/O pins
set_false_path              -from [ get_ports -regexp {ArtyA7_GPIO_Button\[\d\]} ]
