
;; Function FMC_NORSRAM_Init (FMC_NORSRAM_Init, funcdef_no=329, decl_uid=9178, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 19 n_edges 27 count 19 (    1)


FMC_NORSRAM_Init

Dataflow summary:
def_info->table_size = 100, use_info->table_size = 215
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,18u} r13={1d,18u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={9d,7u} r102={1d,18u} r103={1d,17u} r113={1d,9u} r114={1d,1u} r115={1d,1u} r116={1d,3u} r129={1d,3u} r130={1d,3u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,3u} r167={1d,1u} r169={1d,1u} r176={1d,20u} r177={1d,32u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r206={2d,2u} r207={1d,1u} r209={1d,1u} r210={2d,2u} r212={1d,1u} r214={2d,2u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} 
;;    total ref usage 315{101d,214u,0e} in 192{192 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d33(102){ }d34(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 115 116 129 130 133 135 154 176 177 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 206 207 218 219
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 114 115 116 129 130 133 135 154 176 177 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 206 207 218 219
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177

( 2 )->[3]->( 4 17 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u89(7){ }u90(13){ }u91(102){ }u92(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177

( 3 )->[4]->( 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u95(7){ }u96(13){ }u97(102){ }u98(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 136 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; live  gen 	 136 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177

( 2 )->[5]->( 6 17 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u104(7){ }u105(13){ }u106(102){ }u107(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177

( 5 4 )->[6]->( 7 18 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u110(7){ }u111(13){ }u112(102){ }u113(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 176 177
;; lr  def 	 100 [cc] 139 140 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; live  gen 	 100 [cc] 139 140 209
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 177
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 177

( 6 )->[7]->( 8 14 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u122(7){ }u123(13){ }u124(102){ }u125(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 177
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 177
;; lr  def 	 100 [cc] 142 145 210 212
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 177
;; live  gen 	 100 [cc] 142 145 210 212
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 113 176
;; live  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 113 176

( 7 )->[8]->( 9 15 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u137(7){ }u138(13){ }u139(102){ }u140(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 113 176
;; lr  use 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 113 176
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176

( 8 )->[9]->( 10 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u142(7){ }u143(13){ }u144(102){ }u145(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176

( 9 )->[10]->( 11 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u148(7){ }u149(13){ }u150(102){ }u151(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176

( 10 )->[11]->( 15 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; live  out 	

( 9 16 )->[12]->( 18 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u154(7){ }u155(13){ }u156(102){ }u157(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 146 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; live  gen 	 146 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 10 )->[13]->( 18 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u162(7){ }u163(13){ }u164(102){ }u165(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 148 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; live  gen 	 148 149
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 7 )->[14]->( 18 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u170(7){ }u171(13){ }u172(102){ }u173(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 150 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; live  gen 	 150 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 11 )->[15]->( 18 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u178(7){ }u179(13){ }u180(102){ }u181(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 152 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; live  gen 	 152 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 17 )->[16]->( 12 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u186(7){ }u187(13){ }u188(102){ }u189(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 177
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 177
;; lr  def 	 167 169 214 216
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 177
;; live  gen 	 167 169 214 216
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176

( 3 5 )->[17]->( 16 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u199(7){ }u200(13){ }u201(102){ }u202(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 177
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; lr  def 	 100 [cc] 217
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 177
;; live  gen 	 100 [cc] 217
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 177
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 177

( 17 6 14 12 13 15 )->[18]->( 1 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u206(7){ }u207(13){ }u208(102){ }u209(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 18 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u211(0){ }u212(7){ }u213(13){ }u214(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 128 to worklist
  Adding insn 125 to worklist
  Adding insn 94 to worklist
  Adding insn 36 to worklist
  Adding insn 34 to worklist
  Adding insn 131 to worklist
  Adding insn 303 to worklist
  Adding insn 137 to worklist
  Adding insn 134 to worklist
  Adding insn 145 to worklist
  Adding insn 155 to worklist
  Adding insn 151 to worklist
  Adding insn 149 to worklist
  Adding insn 171 to worklist
  Adding insn 168 to worklist
  Adding insn 163 to worklist
  Adding insn 176 to worklist
  Adding insn 179 to worklist
  Adding insn 182 to worklist
  Adding insn 307 to worklist
  Adding insn 309 to worklist
  Adding insn 191 to worklist
  Adding insn 189 to worklist
  Adding insn 311 to worklist
  Adding insn 200 to worklist
  Adding insn 198 to worklist
  Adding insn 313 to worklist
  Adding insn 209 to worklist
  Adding insn 207 to worklist
  Adding insn 315 to worklist
  Adding insn 218 to worklist
  Adding insn 216 to worklist
  Adding insn 317 to worklist
  Adding insn 234 to worklist
  Adding insn 229 to worklist
  Adding insn 244 to worklist
  Adding insn 251 to worklist
Finished finding needed instructions:
processing block 18 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 250 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 217 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 199 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
  Adding insn 181 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 190 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 208 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 113 176
  Adding insn 170 to worklist
  Adding insn 167 to worklist
  Adding insn 166 to worklist
  Adding insn 322 to worklist
  Adding insn 321 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 177
  Adding insn 154 to worklist
  Adding insn 153 to worklist
  Adding insn 150 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
  Adding insn 136 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
  Adding insn 233 to worklist
  Adding insn 232 to worklist
  Adding insn 320 to worklist
  Adding insn 319 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 177
  Adding insn 243 to worklist
  Adding insn 242 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
  Adding insn 127 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 324 to worklist
  Adding insn 323 to worklist
  Adding insn 120 to worklist
  Adding insn 119 to worklist
  Adding insn 118 to worklist
  Adding insn 117 to worklist
  Adding insn 116 to worklist
  Adding insn 115 to worklist
  Adding insn 114 to worklist
  Adding insn 113 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
  Adding insn 109 to worklist
  Adding insn 108 to worklist
  Adding insn 107 to worklist
  Adding insn 106 to worklist
  Adding insn 105 to worklist
  Adding insn 104 to worklist
  Adding insn 103 to worklist
  Adding insn 102 to worklist
  Adding insn 101 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
  Adding insn 95 to worklist
  Adding insn 73 to worklist
  Adding insn 69 to worklist
  Adding insn 294 to worklist
  Adding insn 293 to worklist
  Adding insn 38 to worklist
  Adding insn 35 to worklist
  Adding insn 31 to worklist
  Adding insn 3 to worklist
  Adding insn 302 to worklist
  Adding insn 2 to worklist
  Adding insn 301 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 19 n_edges 27 count 19 (    1)

Pass 0 for finding pseudo/allocno costs


  r219 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r218 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r217 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r216 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r214 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r212 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r210 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15300 VFP_LO_REGS:15300 ALL_REGS:15300 MEM:10200
  r209 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r207 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r206 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:59000 VFP_LO_REGS:59000 ALL_REGS:59000 MEM:35000
  r204 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r203 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r202 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r201 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r200 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r199 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r198 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r197 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r196 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r195 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r194 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r193 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r192 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r191 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r190 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r189 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r188 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r187 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r186 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r185 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r184 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r183 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r182 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r181 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r180 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r179 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r177 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:270100 VFP_LO_REGS:270100 ALL_REGS:270100 MEM:174400
  r176 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:110500 VFP_LO_REGS:110500 ALL_REGS:110500 MEM:68000
  r169 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r167 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r153 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r152 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r151 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r150 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r149 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r148 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r147 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r146 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r145 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r142 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r140 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r139 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r138 costs: LO_REGS:0 HI_REGS:340 CALLER_SAVE_REGS:340 EVEN_REG:340 GENERAL_REGS:340 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r136 costs: LO_REGS:0 HI_REGS:340 CALLER_SAVE_REGS:340 EVEN_REG:340 GENERAL_REGS:340 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r135 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r133 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r130 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:37500 VFP_LO_REGS:37500 ALL_REGS:37500 MEM:25000
  r129 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:4510 CALLER_SAVE_REGS:4510 EVEN_REG:4510 GENERAL_REGS:4510 VFP_D0_D7_REGS:101475 VFP_LO_REGS:101475 ALL_REGS:101475 MEM:67650


Pass 1 for finding pseudo/allocno costs

    r219: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r218: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r217: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r216: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r215: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r214: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r213: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r212: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r211: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r210: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r209: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r208: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r207: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r206: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r205: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r204: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r202: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r201: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r200: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r199: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r198: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r197: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r196: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r195: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r194: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r192: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r190: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r188: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r186: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r184: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r183: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r182: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r180: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r178: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r177: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r176: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r175: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r219 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r218 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r217 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r216 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r214 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r212 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r210 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15300 VFP_LO_REGS:15300 ALL_REGS:15300 MEM:10200
  r209 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r207 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r206 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r204 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r203 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r202 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r201 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r200 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r199 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r198 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r197 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r196 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r195 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r194 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r193 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r192 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r191 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r190 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r189 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r188 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r187 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r186 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r185 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r184 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r183 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r182 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r181 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r180 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r179 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r177 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:275100 VFP_LO_REGS:275100 ALL_REGS:275100 MEM:183400
  r176 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:115500 VFP_LO_REGS:115500 ALL_REGS:115500 MEM:77000
  r169 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r167 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r154 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r153 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r152 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r151 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r150 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r149 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r148 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r147 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r146 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r145 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r142 costs: LO_REGS:0 HI_REGS:510 CALLER_SAVE_REGS:510 EVEN_REG:510 GENERAL_REGS:510 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r140 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r139 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r138 costs: LO_REGS:0 HI_REGS:340 CALLER_SAVE_REGS:340 EVEN_REG:340 GENERAL_REGS:340 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r136 costs: LO_REGS:0 HI_REGS:340 CALLER_SAVE_REGS:340 EVEN_REG:340 GENERAL_REGS:340 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r135 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r133 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r130 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:37500 VFP_LO_REGS:37500 ALL_REGS:37500 MEM:25000
  r129 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:4510 CALLER_SAVE_REGS:4510 EVEN_REG:4510 GENERAL_REGS:4510 VFP_D0_D7_REGS:101475 VFP_LO_REGS:101475 ALL_REGS:101475 MEM:67650

;;   ======================================================
;;   -- basic block 2 from 301 to 128 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 302 r219=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   3 r177=r219                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 301 r218=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  38 r116=[r177+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  31 r113=[r177]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   2 r176=r218                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i 293 cc=cmp(r116,0x8)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  34 r114=[r113*0x4+r176]                    :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  35 r115=r114&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  36 [r113*0x4+r176]=r115                    :cortex_m4_a*2:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 294 r154={(cc==0)?0x40:0}                   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  44 loc r154                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  46 loc [r177+0x4]                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  47 loc D#15|r154                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  48 loc D#14|r116                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  49 loc [r177+0xc]                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  50 loc D#13|D#16                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  51 loc [r177+0x10]                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  52 loc D#12|D#17                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  53 loc [r177+0x14]                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  54 loc D#11|D#18                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  55 loc [r177+0x18]                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  56 loc D#10|D#19                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  57 loc [r177+0x1c]                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  58 loc D#9|D#20                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  59 loc [r177+0x20]                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  60 loc D#8|D#21                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  61 loc [r177+0x24]                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  62 loc D#7|D#22                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  63 loc [r177+0x28]                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  64 loc D#6|D#23                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  65 loc [r177+0x2c]                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  66 loc D#5|D#24                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  67 loc D#4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  95 r180=[r177+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  96 r179=r116|r180                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  97 r182=[r177+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  98 r181=r179|r182                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  99 r184=[r177+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i 100 r183=r181|r184                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 21--> b  0: i 101 r186=[r177+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 23--> b  0: i 102 r185=r183|r186                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 24--> b  0: i 103 r188=[r177+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 26--> b  0: i 104 r187=r185|r188                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 27--> b  0: i 105 r190=[r177+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 29--> b  0: i 106 r189=r187|r190                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 30--> b  0: i 107 r192=[r177+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 32--> b  0: i 108 r191=r189|r192                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 33--> b  0: i 109 r194=[r177+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 35--> b  0: i 110 r193=r191|r194                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 36--> b  0: i 111 r196=[r177+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 38--> b  0: i 112 r195=r193|r196                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 39--> b  0: i 113 r198=[r177+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 41--> b  0: i 114 r197=r195|r198                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 42--> b  0: i  69 r129=[r177+0x30]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 42--> b  0: i  70 loc D#4|r129                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 42--> b  0: i  71 loc D#3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 42--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 44--> b  0: i 115 r199=r197|r129                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  73 r130=[r177+0x34]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 45--> b  0: i  74 loc D#3|r130                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  75 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  77 loc [r177+0x3c]                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  78 loc D#2|D#25                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  79 loc D#1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  80 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  81 loc [r177+0x38]                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  82 loc D#1|D#26                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  84 loc 0x8fb7f                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  86 loc 0x18fb7f                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  88 loc 0x38fb7f                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  90 loc 0xf8fb7f                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  92 loc 0xfffb7f                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  93 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 47--> b  0: i 116 r200=r199|r130                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 48--> b  0: i 117 r202=[r177+0x3c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 50--> b  0: i 118 r201=r200|r202                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 51--> b  0: i  94 r133=[r113*0x4+r176]                    :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 52--> b  0: i 119 r204=[r177+0x38]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 54--> b  0: i 120 r203=r201|r204                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 55--> b  0: i 323 r206=0xffffffffff000480                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 57--> b  0: i 324 r206=r133&r206                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 58--> b  0: i 123 r207=r203|r206                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 59--> b  0: i 124 r135=r207|r154                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 60--> b  0: i 125 [r113*0x4+r176]=r135                    :cortex_m4_a*2:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 60--> b  0: i 126 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 61--> b  0: i 127 cc=cmp(r129,0x100000)                   :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 62--> b  0: i 128 pc={(cc!=0)?L141:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 62
;;   new head = 9
;;   new tail = 128

;;   ======================================================
;;   -- basic block 3 from 131 to 131 -- before reload
;;   ======================================================

;;	  0--> b  0: i 131 {pc={(r113==0)?L238:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 131
;;   new tail = 131

;;   ======================================================
;;   -- basic block 4 from 133 to 303 -- before reload
;;   ======================================================

;;	  0--> b  0: i 133 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 134 r136=[r176]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 136 r138=r136|0x100000                      :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 137 [r176]=r138                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 138 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 303 pc=L146                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 133
;;   new tail = 303

;;   ======================================================
;;   -- basic block 5 from 143 to 145 -- before reload
;;   ======================================================

;;	  0--> b  0: i 143 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 145 {pc={(r113==0)?L238:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 143
;;   new tail = 145

;;   ======================================================
;;   -- basic block 6 from 148 to 155 -- before reload
;;   ======================================================

;;	  0--> b  0: i 148 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 149 r139=[r176]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 150 r140=r130|r139                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 151 [r176]=r140                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 152 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 153 r209=zxn([r177+0x40])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 154 cc=cmp(r209,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 155 pc={(cc!=0)?L305:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 148
;;   new tail = 155

;;   ======================================================
;;   -- basic block 7 from 161 to 171 -- before reload
;;   ======================================================

;;	  0--> b  0: i 161 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 162 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 163 r142=[r176+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 166 r212=[r177+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 321 r210=r142 0>>0x10                       :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 322 r210=r210<<0x10                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 167 r145=r210|r212                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 168 [r176+0x20]=r145                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 169 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 170 cc=cmp(r113,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 171 pc={(cc==0)?L204:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 161
;;   new tail = 171

;;   ======================================================
;;   -- basic block 8 from 176 to 176 -- before reload
;;   ======================================================

;;	  0--> b  0: i 176 pc={(gtu(cc,0))?L213:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 176
;;   new tail = 176

;;   ======================================================
;;   -- basic block 9 from 179 to 179 -- before reload
;;   ======================================================

;;	  0--> b  0: i 179 {pc={(r113==0)?L186:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 179
;;   new tail = 179

;;   ======================================================
;;   -- basic block 10 from 181 to 182 -- before reload
;;   ======================================================

;;	  0--> b  0: i 181 cc=cmp(r113,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 182 pc={(cc==0)?L195:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 181
;;   new tail = 182

;;   ======================================================
;;   -- basic block 11 from 307 to 307 -- before reload
;;   ======================================================

;;	  0--> b  0: i 307 pc=L213                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 307
;;   new tail = 307

;;   ======================================================
;;   -- basic block 12 from 188 to 309 -- before reload
;;   ======================================================

;;	  0--> b  0: i 188 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 189 r146=[r176+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 190 r147=r146|0x10000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 191 [r176+0x20]=r147                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 192 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 309 pc=L305                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 188
;;   new tail = 309

;;   ======================================================
;;   -- basic block 13 from 197 to 311 -- before reload
;;   ======================================================

;;	  0--> b  0: i 197 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 198 r148=[r176+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 199 r149=r148|0x20000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 200 [r176+0x20]=r149                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 201 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 311 pc=L305                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 197
;;   new tail = 311

;;   ======================================================
;;   -- basic block 14 from 206 to 313 -- before reload
;;   ======================================================

;;	  0--> b  0: i 206 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 207 r150=[r176+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 208 r151=r150|0x40000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 209 [r176+0x20]=r151                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 210 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 313 pc=L305                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 206
;;   new tail = 313

;;   ======================================================
;;   -- basic block 15 from 215 to 315 -- before reload
;;   ======================================================

;;	  0--> b  0: i 215 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 216 r152=[r176+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 217 r153=r152|0x80000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 218 [r176+0x20]=r153                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 219 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 315 pc=L305                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 215
;;   new tail = 315

;;   ======================================================
;;   -- basic block 16 from 227 to 317 -- before reload
;;   ======================================================

;;	  0--> b  0: i 227 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 228 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 229 r169=[r176+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 232 r216=[r177+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 319 r214=r169 0>>0x10                       :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 320 r214=r214<<0x10                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 233 r167=r214|r216                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 234 [r176+0x20]=r167                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 235 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 317 pc=L186                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 227
;;   new tail = 317

;;   ======================================================
;;   -- basic block 17 from 240 to 244 -- before reload
;;   ======================================================

;;	  0--> b  0: i 240 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 242 r217=zxn([r177+0x40])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 243 cc=cmp(r217,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 244 pc={(cc==0)?L241:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 240
;;   new tail = 244

;;   ======================================================
;;   -- basic block 18 from 250 to 251 -- before reload
;;   ======================================================

;;	  0--> b  0: i 250 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 251 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 250
;;   new tail = 251


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


FMC_NORSRAM_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,18u} r13={1d,18u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={9d,7u} r102={1d,18u} r103={1d,17u} r113={1d,9u} r114={1d,1u} r115={1d,1u} r116={1d,3u} r129={1d,3u} r130={1d,3u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,3u} r167={1d,1u} r169={1d,1u} r176={1d,20u} r177={1d,32u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r206={2d,2u} r207={1d,1u} r209={1d,1u} r210={2d,2u} r212={1d,1u} r214={2d,2u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} 
;;    total ref usage 315{101d,214u,0e} in 192{192 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 121 2 NOTE_INSN_FUNCTION_BEG)
(note 121 4 9 2 NOTE_INSN_DELETED)
(debug_insn 9 121 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":180:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":181:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":182:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":185:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":186:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":187:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":188:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":189:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":190:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":191:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":192:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":193:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":194:3 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":195:3 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":196:3 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":197:3 -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":198:3 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":199:3 -1
     (nil))
(debug_insn 27 26 28 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":200:3 -1
     (nil))
(debug_insn 28 27 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":201:3 -1
     (nil))
(debug_insn 29 28 30 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":202:3 -1
     (nil))
(debug_insn 30 29 302 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":205:3 -1
     (nil))
(insn 302 30 3 2 (set (reg:SI 219)
        (reg:SI 1 r1 [ Init ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":179:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Init ])
        (nil)))
(insn 3 302 301 2 (set (reg/v/f:SI 177 [ Init ])
        (reg:SI 219)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":179:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 219)
        (nil)))
(insn 301 3 38 2 (set (reg:SI 218)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":179:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 38 301 31 2 (set (reg:SI 116 [ _4 ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 8 [0x8])) [1 Init_55(D)->MemoryType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":208:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 38 2 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 177 [ Init ]) [1 Init_55(D)->NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":205:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 31 293 2 (set (reg/v/f:SI 176 [ Device ])
        (reg:SI 218)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":179:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 218)
        (nil)))
(insn 293 2 34 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":214:17 268 {*arm_cmpsi_insn}
     (nil))
(insn 34 293 35 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 113 [ _1 ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 176 [ Device ])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_7]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":205:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":205:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 36 35 37 2 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 113 [ _1 ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 176 [ Device ])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_7]+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":205:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 37 36 294 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":208:3 -1
     (nil))
(insn 294 37 44 2 (set (reg/v:SI 154 [ flashaccess ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 64 [0x40])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":214:17 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 44 294 45 2 (var_location:SI flashaccess (reg/v:SI 154 [ flashaccess ])) -1
     (nil))
(debug_insn 45 44 46 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":217:3 -1
     (nil))
(debug_insn 46 45 47 2 (var_location:SI D#15 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 4 [0x4])) [1 Init_55(D)->DataAddressMux+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":218:19 -1
     (nil))
(debug_insn 47 46 48 2 (var_location:SI D#14 (ior:SI (debug_expr:SI D#15)
        (reg/v:SI 154 [ flashaccess ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":217:45 -1
     (nil))
(debug_insn 48 47 49 2 (var_location:SI D#13 (ior:SI (debug_expr:SI D#14)
        (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":218:45 -1
     (nil))
(debug_insn 49 48 50 2 (var_location:SI D#16 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 12 [0xc])) [1 Init_55(D)->MemoryDataWidth+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":220:19 -1
     (nil))
(debug_insn 50 49 51 2 (var_location:SI D#12 (ior:SI (debug_expr:SI D#13)
        (debug_expr:SI D#16))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":219:45 -1
     (nil))
(debug_insn 51 50 52 2 (var_location:SI D#17 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 16 [0x10])) [1 Init_55(D)->BurstAccessMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":221:19 -1
     (nil))
(debug_insn 52 51 53 2 (var_location:SI D#11 (ior:SI (debug_expr:SI D#12)
        (debug_expr:SI D#17))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":220:45 -1
     (nil))
(debug_insn 53 52 54 2 (var_location:SI D#18 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 20 [0x14])) [1 Init_55(D)->WaitSignalPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":222:19 -1
     (nil))
(debug_insn 54 53 55 2 (var_location:SI D#10 (ior:SI (debug_expr:SI D#11)
        (debug_expr:SI D#18))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":221:45 -1
     (nil))
(debug_insn 55 54 56 2 (var_location:SI D#19 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 24 [0x18])) [1 Init_55(D)->WaitSignalActive+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":223:19 -1
     (nil))
(debug_insn 56 55 57 2 (var_location:SI D#9 (ior:SI (debug_expr:SI D#10)
        (debug_expr:SI D#19))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":222:45 -1
     (nil))
(debug_insn 57 56 58 2 (var_location:SI D#20 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 28 [0x1c])) [1 Init_55(D)->WriteOperation+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":224:19 -1
     (nil))
(debug_insn 58 57 59 2 (var_location:SI D#8 (ior:SI (debug_expr:SI D#9)
        (debug_expr:SI D#20))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":223:45 -1
     (nil))
(debug_insn 59 58 60 2 (var_location:SI D#21 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 32 [0x20])) [1 Init_55(D)->WaitSignal+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":225:19 -1
     (nil))
(debug_insn 60 59 61 2 (var_location:SI D#7 (ior:SI (debug_expr:SI D#8)
        (debug_expr:SI D#21))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":224:45 -1
     (nil))
(debug_insn 61 60 62 2 (var_location:SI D#22 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 36 [0x24])) [1 Init_55(D)->ExtendedMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":226:19 -1
     (nil))
(debug_insn 62 61 63 2 (var_location:SI D#6 (ior:SI (debug_expr:SI D#7)
        (debug_expr:SI D#22))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":225:45 -1
     (nil))
(debug_insn 63 62 64 2 (var_location:SI D#23 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 40 [0x28])) [1 Init_55(D)->AsynchronousWait+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":227:19 -1
     (nil))
(debug_insn 64 63 65 2 (var_location:SI D#5 (ior:SI (debug_expr:SI D#6)
        (debug_expr:SI D#23))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":226:45 -1
     (nil))
(debug_insn 65 64 66 2 (var_location:SI D#24 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 44 [0x2c])) [1 Init_55(D)->WriteBurst+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":228:19 -1
     (nil))
(debug_insn 66 65 67 2 (var_location:SI D#4 (ior:SI (debug_expr:SI D#5)
        (debug_expr:SI D#24))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":217:12 -1
     (nil))
(debug_insn 67 66 68 2 (var_location:SI btcr_reg (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":217:12 -1
     (nil))
(debug_insn 68 67 95 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":230:3 -1
     (nil))
(insn 95 68 96 2 (set (reg:SI 180 [ Init_55(D)->DataAddressMux ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 4 [0x4])) [1 Init_55(D)->DataAddressMux+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 95 97 2 (set (reg:SI 179)
        (ior:SI (reg:SI 116 [ _4 ])
            (reg:SI 180 [ Init_55(D)->DataAddressMux ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 180 [ Init_55(D)->DataAddressMux ])
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(insn 97 96 98 2 (set (reg:SI 182 [ Init_55(D)->MemoryDataWidth ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 12 [0xc])) [1 Init_55(D)->MemoryDataWidth+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 97 99 2 (set (reg:SI 181)
        (ior:SI (reg:SI 179)
            (reg:SI 182 [ Init_55(D)->MemoryDataWidth ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 182 [ Init_55(D)->MemoryDataWidth ])
        (expr_list:REG_DEAD (reg:SI 179)
            (nil))))
(insn 99 98 100 2 (set (reg:SI 184 [ Init_55(D)->BurstAccessMode ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 16 [0x10])) [1 Init_55(D)->BurstAccessMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 100 99 101 2 (set (reg:SI 183)
        (ior:SI (reg:SI 181)
            (reg:SI 184 [ Init_55(D)->BurstAccessMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 184 [ Init_55(D)->BurstAccessMode ])
        (expr_list:REG_DEAD (reg:SI 181)
            (nil))))
(insn 101 100 102 2 (set (reg:SI 186 [ Init_55(D)->WaitSignalPolarity ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 20 [0x14])) [1 Init_55(D)->WaitSignalPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 101 103 2 (set (reg:SI 185)
        (ior:SI (reg:SI 183)
            (reg:SI 186 [ Init_55(D)->WaitSignalPolarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 186 [ Init_55(D)->WaitSignalPolarity ])
        (expr_list:REG_DEAD (reg:SI 183)
            (nil))))
(insn 103 102 104 2 (set (reg:SI 188 [ Init_55(D)->WaitSignalActive ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 24 [0x18])) [1 Init_55(D)->WaitSignalActive+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 105 2 (set (reg:SI 187)
        (ior:SI (reg:SI 185)
            (reg:SI 188 [ Init_55(D)->WaitSignalActive ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 188 [ Init_55(D)->WaitSignalActive ])
        (expr_list:REG_DEAD (reg:SI 185)
            (nil))))
(insn 105 104 106 2 (set (reg:SI 190 [ Init_55(D)->WriteOperation ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 28 [0x1c])) [1 Init_55(D)->WriteOperation+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 105 107 2 (set (reg:SI 189)
        (ior:SI (reg:SI 187)
            (reg:SI 190 [ Init_55(D)->WriteOperation ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ Init_55(D)->WriteOperation ])
        (expr_list:REG_DEAD (reg:SI 187)
            (nil))))
(insn 107 106 108 2 (set (reg:SI 192 [ Init_55(D)->WaitSignal ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 32 [0x20])) [1 Init_55(D)->WaitSignal+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 107 109 2 (set (reg:SI 191)
        (ior:SI (reg:SI 189)
            (reg:SI 192 [ Init_55(D)->WaitSignal ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 192 [ Init_55(D)->WaitSignal ])
        (expr_list:REG_DEAD (reg:SI 189)
            (nil))))
(insn 109 108 110 2 (set (reg:SI 194 [ Init_55(D)->ExtendedMode ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 36 [0x24])) [1 Init_55(D)->ExtendedMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 109 111 2 (set (reg:SI 193)
        (ior:SI (reg:SI 191)
            (reg:SI 194 [ Init_55(D)->ExtendedMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 194 [ Init_55(D)->ExtendedMode ])
        (expr_list:REG_DEAD (reg:SI 191)
            (nil))))
(insn 111 110 112 2 (set (reg:SI 196 [ Init_55(D)->AsynchronousWait ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 40 [0x28])) [1 Init_55(D)->AsynchronousWait+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 113 2 (set (reg:SI 195)
        (ior:SI (reg:SI 193)
            (reg:SI 196 [ Init_55(D)->AsynchronousWait ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 196 [ Init_55(D)->AsynchronousWait ])
        (expr_list:REG_DEAD (reg:SI 193)
            (nil))))
(insn 113 112 114 2 (set (reg:SI 198 [ Init_55(D)->WriteBurst ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 44 [0x2c])) [1 Init_55(D)->WriteBurst+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 113 69 2 (set (reg:SI 197)
        (ior:SI (reg:SI 195)
            (reg:SI 198 [ Init_55(D)->WriteBurst ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 198 [ Init_55(D)->WriteBurst ])
        (expr_list:REG_DEAD (reg:SI 195)
            (nil))))
(insn 69 114 70 2 (set (reg:SI 129 [ _25 ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 48 [0x30])) [1 Init_55(D)->ContinuousClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":230:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 70 69 71 2 (var_location:SI D#3 (ior:SI (debug_expr:SI D#4)
        (reg:SI 129 [ _25 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":230:12 -1
     (nil))
(debug_insn 71 70 72 2 (var_location:SI btcr_reg (debug_expr:SI D#3)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":230:12 -1
     (nil))
(debug_insn 72 71 115 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":231:3 -1
     (nil))
(insn 115 72 73 2 (set (reg:SI 199)
        (ior:SI (reg:SI 197)
            (reg:SI 129 [ _25 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))
(insn 73 115 74 2 (set (reg:SI 130 [ _26 ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 52 [0x34])) [1 Init_55(D)->WriteFifo+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":231:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 74 73 75 2 (var_location:SI D#2 (ior:SI (debug_expr:SI D#3)
        (reg:SI 130 [ _26 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":231:12 -1
     (nil))
(debug_insn 75 74 76 2 (var_location:SI btcr_reg (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":231:12 -1
     (nil))
(debug_insn 76 75 77 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":232:3 -1
     (nil))
(debug_insn 77 76 78 2 (var_location:SI D#25 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 60 [0x3c])) [1 Init_55(D)->NBLSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":232:19 -1
     (nil))
(debug_insn 78 77 79 2 (var_location:SI D#1 (ior:SI (debug_expr:SI D#2)
        (debug_expr:SI D#25))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":232:12 -1
     (nil))
(debug_insn 79 78 80 2 (var_location:SI btcr_reg (debug_expr:SI D#1)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":232:12 -1
     (nil))
(debug_insn 80 79 81 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":233:3 -1
     (nil))
(debug_insn 81 80 82 2 (var_location:SI D#26 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 56 [0x38])) [1 Init_55(D)->PageSize+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":233:19 -1
     (nil))
(debug_insn 82 81 83 2 (var_location:SI btcr_reg (ior:SI (debug_expr:SI D#1)
        (debug_expr:SI D#26))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":233:12 -1
     (nil))
(debug_insn 83 82 84 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":235:3 -1
     (nil))
(debug_insn 84 83 85 2 (var_location:SI mask (const_int 588671 [0x8fb7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":235:8 -1
     (nil))
(debug_insn 85 84 86 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":249:3 -1
     (nil))
(debug_insn 86 85 87 2 (var_location:SI mask (const_int 1637247 [0x18fb7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":249:8 -1
     (nil))
(debug_insn 87 86 88 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":250:3 -1
     (nil))
(debug_insn 88 87 89 2 (var_location:SI mask (const_int 3734399 [0x38fb7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":250:8 -1
     (nil))
(debug_insn 89 88 90 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":251:3 -1
     (nil))
(debug_insn 90 89 91 2 (var_location:SI mask (const_int 16317311 [0xf8fb7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":251:8 -1
     (nil))
(debug_insn 91 90 92 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":252:3 -1
     (nil))
(debug_insn 92 91 93 2 (var_location:SI mask (const_int 16776063 [0xfffb7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":252:8 -1
     (nil))
(debug_insn 93 92 116 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 -1
     (nil))
(insn 116 93 117 2 (set (reg:SI 200)
        (ior:SI (reg:SI 199)
            (reg:SI 130 [ _26 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(insn 117 116 118 2 (set (reg:SI 202 [ Init_55(D)->NBLSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 60 [0x3c])) [1 Init_55(D)->NBLSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 94 2 (set (reg:SI 201)
        (ior:SI (reg:SI 200)
            (reg:SI 202 [ Init_55(D)->NBLSetupTime ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 202 [ Init_55(D)->NBLSetupTime ])
        (expr_list:REG_DEAD (reg:SI 200)
            (nil))))
(insn 94 118 119 2 (set (reg:SI 133 [ _29 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 113 [ _1 ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 176 [ Device ])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_7]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 94 120 2 (set (reg:SI 204 [ Init_55(D)->PageSize ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 56 [0x38])) [1 Init_55(D)->PageSize+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 120 119 323 2 (set (reg:SI 203)
        (ior:SI (reg:SI 201)
            (reg:SI 204 [ Init_55(D)->PageSize ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 204 [ Init_55(D)->PageSize ])
        (expr_list:REG_DEAD (reg:SI 201)
            (nil))))
(insn 323 120 324 2 (set (reg:SI 206)
        (const_int -16776064 [0xffffffffff000480])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 324 323 123 2 (set (reg:SI 206)
        (and:SI (reg:SI 133 [ _29 ])
            (reg:SI 206))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _29 ])
        (nil)))
(insn 123 324 124 2 (set (reg:SI 207)
        (ior:SI (reg:SI 203)
            (reg:SI 206))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 206)
        (expr_list:REG_DEAD (reg:SI 203)
            (nil))))
(insn 124 123 125 2 (set (reg:SI 135 [ _31 ])
        (ior:SI (reg:SI 207)
            (reg/v:SI 154 [ flashaccess ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 207)
        (expr_list:REG_DEAD (reg/v:SI 154 [ flashaccess ])
            (nil))))
(insn 125 124 126 2 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 113 [ _1 ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 176 [ Device ])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_7]+0 S4 A32])
        (reg:SI 135 [ _31 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _31 ])
        (nil)))
(debug_insn 126 125 127 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":257:3 -1
     (nil))
(insn 127 126 128 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _25 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":257:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _25 ])
        (nil)))
(jump_insn 128 127 129 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 141)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":257:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 141)
(note 129 128 130 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 130 129 131 3 NOTE_INSN_DELETED)
(jump_insn 131 130 132 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 113 [ _1 ])
                        (const_int 0 [0]))
                    (label_ref:SI 238)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":257:66 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 238)
(note 132 131 135 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 135 132 133 4 NOTE_INSN_DELETED)
(debug_insn 133 135 134 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":259:5 -1
     (nil))
(insn 134 133 136 4 (set (reg:SI 136 [ _32 ])
        (mem/v:SI (reg/v/f:SI 176 [ Device ]) [1 Device_56(D)->BTCR[0]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":259:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 136 134 137 4 (set (reg:SI 138 [ _34 ])
        (ior:SI (reg:SI 136 [ _32 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":259:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _32 ])
        (nil)))
(insn 137 136 138 4 (set (mem/v:SI (reg/v/f:SI 176 [ Device ]) [1 Device_56(D)->BTCR[0]+0 S4 A32])
        (reg:SI 138 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":259:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _34 ])
        (nil)))
(debug_insn 138 137 303 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":262:3 -1
     (nil))
(jump_insn 303 138 304 4 (set (pc)
        (label_ref 146)) 284 {*arm_jump}
     (nil)
 -> 146)
(barrier 304 303 141)
(code_label 141 304 142 5 3 (nil) [1 uses])
(note 142 141 144 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 144 142 143 5 NOTE_INSN_DELETED)
(debug_insn 143 144 145 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":262:3 -1
     (nil))
(jump_insn 145 143 146 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 113 [ _1 ])
                        (const_int 0 [0]))
                    (label_ref:SI 238)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":262:6 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 238)
(code_label 146 145 147 6 5 (nil) [1 uses])
(note 147 146 148 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 148 147 149 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":265:5 -1
     (nil))
(insn 149 148 150 6 (set (reg:SI 139 [ _35 ])
        (mem/v:SI (reg/v/f:SI 176 [ Device ]) [1 Device_56(D)->BTCR[0]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":265:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 150 149 151 6 (set (reg:SI 140 [ _36 ])
        (ior:SI (reg:SI 130 [ _26 ])
            (reg:SI 139 [ _35 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":265:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _35 ])
        (expr_list:REG_DEAD (reg:SI 130 [ _26 ])
            (nil))))
(insn 151 150 152 6 (set (mem/v:SI (reg/v/f:SI 176 [ Device ]) [1 Device_56(D)->BTCR[0]+0 S4 A32])
        (reg:SI 140 [ _36 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":265:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _36 ])
        (nil)))
(debug_insn 152 151 153 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:3 -1
     (nil))
(insn 153 152 154 6 (set (reg:SI 209 [ Init_55(D)->MaxChipSelectPulse ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 177 [ Init ])
                    (const_int 64 [0x40])) [0 Init_55(D)->MaxChipSelectPulse+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:6 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 154 153 155 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 209 [ Init_55(D)->MaxChipSelectPulse ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 209 [ Init_55(D)->MaxChipSelectPulse ])
        (nil)))
(jump_insn 155 154 160 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 305)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 526133492 (nil)))
 -> 305)
(note 160 155 164 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 164 160 161 7 NOTE_INSN_DELETED)
(debug_insn 161 164 162 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":272:5 -1
     (nil))
(debug_insn 162 161 163 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 -1
     (nil))
(insn 163 162 166 7 (set (reg:SI 142 [ _38 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 166 163 321 7 (set (reg:SI 212 [ Init_55(D)->MaxChipSelectPulseTime ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 68 [0x44])) [1 Init_55(D)->MaxChipSelectPulseTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ Init ])
        (nil)))
(insn 321 166 322 7 (set (reg:SI 210)
        (lshiftrt:SI (reg:SI 142 [ _38 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 142 [ _38 ])
        (nil)))
(insn 322 321 167 7 (set (reg:SI 210)
        (ashift:SI (reg:SI 210)
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 147 {*arm_shiftsi3}
     (nil))
(insn 167 322 168 7 (set (reg:SI 145 [ _41 ])
        (ior:SI (reg:SI 210)
            (reg:SI 212 [ Init_55(D)->MaxChipSelectPulseTime ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 212 [ Init_55(D)->MaxChipSelectPulseTime ])
        (expr_list:REG_DEAD (reg:SI 210)
            (nil))))
(insn 168 167 169 7 (set (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])
        (reg:SI 145 [ _41 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 145 [ _41 ])
        (nil)))
(debug_insn 169 168 170 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 -1
     (nil))
(insn 170 169 171 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 171 170 172 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 204)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 357913948 (nil))
 -> 204)
(note 172 171 176 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(jump_insn 176 172 177 8 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 213)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 268435468 (nil)))
 -> 213)
(note 177 176 178 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 178 177 179 9 NOTE_INSN_DELETED)
(jump_insn 179 178 180 9 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 113 [ _1 ])
                        (const_int 0 [0]))
                    (label_ref:SI 186)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 186)
(note 180 179 181 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 181 180 182 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 182 181 306 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 195)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 715827884 (nil)))
 -> 195)
(note 306 182 307 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(jump_insn 307 306 308 11 (set (pc)
        (label_ref 213)) 284 {*arm_jump}
     (nil)
 -> 213)
(barrier 308 307 186)
(code_label 186 308 187 12 10 (nil) [2 uses])
(note 187 186 188 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 188 187 189 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":281:9 -1
     (nil))
(insn 189 188 190 12 (set (reg:SI 146 [ _42 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":281:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 190 189 191 12 (set (reg:SI 147 [ _43 ])
        (ior:SI (reg:SI 146 [ _42 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":281:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ _42 ])
        (nil)))
(insn 191 190 192 12 (set (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])
        (reg:SI 147 [ _43 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":281:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 176 [ Device ])
        (expr_list:REG_DEAD (reg:SI 147 [ _43 ])
            (nil))))
(debug_insn 192 191 309 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":282:9 -1
     (nil))
(jump_insn 309 192 310 12 (set (pc)
        (label_ref 305)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":282:9 284 {*arm_jump}
     (nil)
 -> 305)
(barrier 310 309 195)
(code_label 195 310 196 13 11 (nil) [1 uses])
(note 196 195 197 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 197 196 198 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":285:9 -1
     (nil))
(insn 198 197 199 13 (set (reg:SI 148 [ _44 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":285:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 199 198 200 13 (set (reg:SI 149 [ _45 ])
        (ior:SI (reg:SI 148 [ _44 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":285:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ _44 ])
        (nil)))
(insn 200 199 201 13 (set (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])
        (reg:SI 149 [ _45 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":285:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 176 [ Device ])
        (expr_list:REG_DEAD (reg:SI 149 [ _45 ])
            (nil))))
(debug_insn 201 200 311 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":286:9 -1
     (nil))
(jump_insn 311 201 312 13 (set (pc)
        (label_ref 305)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":286:9 284 {*arm_jump}
     (nil)
 -> 305)
(barrier 312 311 204)
(code_label 204 312 205 14 8 (nil) [1 uses])
(note 205 204 206 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 206 205 207 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":289:9 -1
     (nil))
(insn 207 206 208 14 (set (reg:SI 150 [ _46 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":289:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 208 207 209 14 (set (reg:SI 151 [ _47 ])
        (ior:SI (reg:SI 150 [ _46 ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":289:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150 [ _46 ])
        (nil)))
(insn 209 208 210 14 (set (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])
        (reg:SI 151 [ _47 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":289:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 176 [ Device ])
        (expr_list:REG_DEAD (reg:SI 151 [ _47 ])
            (nil))))
(debug_insn 210 209 313 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":290:9 -1
     (nil))
(jump_insn 313 210 314 14 (set (pc)
        (label_ref 305)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":290:9 284 {*arm_jump}
     (nil)
 -> 305)
(barrier 314 313 213)
(code_label 213 314 214 15 9 (nil) [2 uses])
(note 214 213 215 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 215 214 216 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":293:9 -1
     (nil))
(insn 216 215 217 15 (set (reg:SI 152 [ _48 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":293:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 217 216 218 15 (set (reg:SI 153 [ _49 ])
        (ior:SI (reg:SI 152 [ _48 ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":293:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 152 [ _48 ])
        (nil)))
(insn 218 217 219 15 (set (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])
        (reg:SI 153 [ _49 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":293:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 176 [ Device ])
        (expr_list:REG_DEAD (reg:SI 153 [ _49 ])
            (nil))))
(debug_insn 219 218 315 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":294:9 -1
     (nil))
(jump_insn 315 219 316 15 (set (pc)
        (label_ref 305)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":294:9 284 {*arm_jump}
     (nil)
 -> 305)
(barrier 316 315 241)
(code_label 241 316 226 16 12 (nil) [1 uses])
(note 226 241 230 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 230 226 227 16 NOTE_INSN_DELETED)
(debug_insn 227 230 228 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":272:5 -1
     (nil))
(debug_insn 228 227 229 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 -1
     (nil))
(insn 229 228 232 16 (set (reg:SI 169 [ _87 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 232 229 319 16 (set (reg:SI 216 [ Init_55(D)->MaxChipSelectPulseTime ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 68 [0x44])) [1 Init_55(D)->MaxChipSelectPulseTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ Init ])
        (nil)))
(insn 319 232 320 16 (set (reg:SI 214)
        (lshiftrt:SI (reg:SI 169 [ _87 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 169 [ _87 ])
        (nil)))
(insn 320 319 233 16 (set (reg:SI 214)
        (ashift:SI (reg:SI 214)
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 147 {*arm_shiftsi3}
     (nil))
(insn 233 320 234 16 (set (reg:SI 167 [ _84 ])
        (ior:SI (reg:SI 214)
            (reg:SI 216 [ Init_55(D)->MaxChipSelectPulseTime ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 216 [ Init_55(D)->MaxChipSelectPulseTime ])
        (expr_list:REG_DEAD (reg:SI 214)
            (nil))))
(insn 234 233 235 16 (set (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])
        (reg:SI 167 [ _84 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167 [ _84 ])
        (nil)))
(debug_insn 235 234 317 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 -1
     (nil))
(jump_insn 317 235 318 16 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 318 317 238)
(code_label 238 318 239 17 4 (nil) [2 uses])
(note 239 238 240 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 240 239 242 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:3 -1
     (nil))
(insn 242 240 243 17 (set (reg:SI 217 [ Init_55(D)->MaxChipSelectPulse ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 177 [ Init ])
                    (const_int 64 [0x40])) [0 Init_55(D)->MaxChipSelectPulse+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:6 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 243 242 244 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 217 [ Init_55(D)->MaxChipSelectPulse ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 217 [ Init_55(D)->MaxChipSelectPulse ])
        (nil)))
(jump_insn 244 243 305 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 241)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 182536116 (nil)))
 -> 241)
(code_label 305 244 252 18 24 (nil) [5 uses])
(note 252 305 250 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 250 252 251 18 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":299:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 251 250 326 18 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":299:1 -1
     (nil))
(note 326 251 0 NOTE_INSN_DELETED)

;; Function FMC_NORSRAM_DeInit (FMC_NORSRAM_DeInit, funcdef_no=330, decl_uid=9191, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 14 count 11 (    1)


FMC_NORSRAM_DeInit

Dataflow summary:
def_info->table_size = 48, use_info->table_size = 90
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,10u} r103={1d,9u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r126={1d,14u} r127={1d,2u} r128={1d,8u} r130={1d,1u} r131={1d,2u} r133={1d,1u} r134={1d,2u} r137={1d,1u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 141{50d,91u,0e} in 65{65 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d27(102){ }d28(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 123 126 127 128 137 138 139
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 123 126 127 128 137 138 139
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 126 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 126 127 128

( 2 )->[3]->( 10 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127
;; lr  def 	 115 116 130 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127
;; live  gen 	 115 116 130 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[4]->( 5 8 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u32(7){ }u33(13){ }u34(102){ }u35(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 126 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 126 127 128
;; lr  def 	 100 [cc] 133 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 126 127 128
;; live  gen 	 100 [cc] 133 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 126 128
;; live  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 126 128

( 4 )->[5]->( 6 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 126 128
;; lr  use 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 126 128
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128

( 5 )->[6]->( 9 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u51(7){ }u52(13){ }u53(102){ }u54(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 6 )->[7]->( 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u57(7){ }u58(13){ }u59(102){ }u60(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 117 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 117 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 4 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u65(7){ }u66(13){ }u67(102){ }u68(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 119 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 119 120
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 6 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u73(7){ }u74(13){ }u75(102){ }u76(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 121 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 121 122
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 9 3 7 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u81(7){ }u82(13){ }u83(102){ }u84(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u86(0){ }u87(7){ }u88(13){ }u89(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 16 to worklist
  Adding insn 14 to worklist
  Adding insn 97 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 29 to worklist
  Adding insn 26 to worklist
  Adding insn 23 to worklist
  Adding insn 51 to worklist
  Adding insn 48 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 56 to worklist
  Adding insn 59 to worklist
  Adding insn 99 to worklist
  Adding insn 64 to worklist
  Adding insn 62 to worklist
  Adding insn 101 to worklist
  Adding insn 73 to worklist
  Adding insn 71 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 92 to worklist
Finished finding needed instructions:
processing block 10 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 91 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 33 to worklist
  Adding insn 25 to worklist
  Adding insn 22 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 81 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 63 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 58 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 72 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 126 128
  Adding insn 50 to worklist
  Adding insn 44 to worklist
  Adding insn 41 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 126 127 128
  Adding insn 15 to worklist
  Adding insn 13 to worklist
  Adding insn 4 to worklist
  Adding insn 96 to worklist
  Adding insn 3 to worklist
  Adding insn 95 to worklist
  Adding insn 2 to worklist
  Adding insn 94 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 14 count 11 (    1)

Pass 0 for finding pseudo/allocno costs


  r139 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r138 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r137 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r134 costs: LO_REGS:0 HI_REGS:3000 CALLER_SAVE_REGS:3000 EVEN_REG:3000 GENERAL_REGS:3000 VFP_D0_D7_REGS:33000 VFP_LO_REGS:33000 ALL_REGS:33000 MEM:18750
  r133 costs: LO_REGS:0 HI_REGS:1500 CALLER_SAVE_REGS:1500 EVEN_REG:1500 GENERAL_REGS:1500 VFP_D0_D7_REGS:21750 VFP_LO_REGS:21750 ALL_REGS:21750 MEM:11250
  r131 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:22000 VFP_LO_REGS:22000 ALL_REGS:22000 MEM:12500
  r130 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:14500 VFP_LO_REGS:14500 ALL_REGS:14500 MEM:7500
  r128 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:115000 VFP_LO_REGS:115000 ALL_REGS:115000 MEM:71000
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:28750 VFP_LO_REGS:28750 ALL_REGS:28750 MEM:13500
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:118750 VFP_LO_REGS:118750 ALL_REGS:118750 MEM:73500
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r122 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r121 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r120 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r119 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r118 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r117 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r116 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r115 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r139: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r139 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r138 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r137 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r134 costs: LO_REGS:0 HI_REGS:3000 CALLER_SAVE_REGS:3000 EVEN_REG:3000 GENERAL_REGS:3000 VFP_D0_D7_REGS:33750 VFP_LO_REGS:33750 ALL_REGS:33750 MEM:22500
  r133 costs: LO_REGS:0 HI_REGS:1500 CALLER_SAVE_REGS:1500 EVEN_REG:1500 GENERAL_REGS:1500 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r131 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r130 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r128 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:120000 VFP_LO_REGS:120000 ALL_REGS:120000 MEM:80000
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:33750 VFP_LO_REGS:33750 ALL_REGS:33750 MEM:22500
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:123750 VFP_LO_REGS:123750 ALL_REGS:123750 MEM:82500
  r123 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r122 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r121 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r120 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r119 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r118 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r117 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r116 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r115 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 94 to 19 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  94 r137=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  96 r139=r2                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   2 r126=r137                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i   4 r128=r139                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  95 r138=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  14 r113=[r128*0x4+r126]                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   3 r127=r138                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  15 r114=r113&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  16 [r128*0x4+r126]=r114                    :cortex_m4_a*2:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  13 r123=r128<<0x2+r126                     :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  19 {pc={(r128!=0)?L38:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 8
;;   new tail = 19

;;   ======================================================
;;   -- basic block 3 from 21 to 97 -- before reload
;;   ======================================================

;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 r131=0xfffffff                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  22 r130=0x30db                             :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  23 [r126]=r130                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  26 [r126+0x4]=r131                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  29 [r127]=r131                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  32 r115=[r126+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  33 r116=r115&0xfffffffffffeffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  34 [r126+0x20]=r116                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  97 pc=L84                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 21
;;   new tail = 97

;;   ======================================================
;;   -- basic block 4 from 40 to 51 -- before reload
;;   ======================================================

;;	  0--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 r133=0x30d2                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  42 [r128*0x4+r126]=r133                    :cortex_m4_a*2:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  44 r134=0xfffffff                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  45 [r123+0x4]=r134                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  48 [r128*0x4+r127]=r134                    :cortex_m4_a*2:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  50 cc=cmp(r128,0x4)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  51 pc={(cc==0)?L68:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 40
;;   new tail = 51

;;   ======================================================
;;   -- basic block 5 from 56 to 56 -- before reload
;;   ======================================================

;;	  0--> b  0: i  56 pc={(gtu(cc,0))?L77:pc}                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 56
;;   new tail = 56

;;   ======================================================
;;   -- basic block 6 from 58 to 59 -- before reload
;;   ======================================================

;;	  0--> b  0: i  58 cc=cmp(r128,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  59 pc={(cc!=0)?L77:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 58
;;   new tail = 59

;;   ======================================================
;;   -- basic block 7 from 61 to 99 -- before reload
;;   ======================================================

;;	  0--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  62 r117=[r126+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  63 r118=r117&0xfffffffffffdffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  64 [r126+0x20]=r118                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  65 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  99 pc=L84                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 61
;;   new tail = 99

;;   ======================================================
;;   -- basic block 8 from 70 to 101 -- before reload
;;   ======================================================

;;	  0--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  71 r119=[r126+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  72 r120=r119&0xfffffffffffbffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  73 [r126+0x20]=r120                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 101 pc=L84                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 70
;;   new tail = 101

;;   ======================================================
;;   -- basic block 9 from 79 to 83 -- before reload
;;   ======================================================

;;	  0--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  80 r121=[r126+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  81 r122=r121&0xfffffffffff7ffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  82 [r126+0x20]=r122                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 79
;;   new tail = 83

;;   ======================================================
;;   -- basic block 10 from 86 to 92 -- before reload
;;   ======================================================

;;	  0--> b  0: i  86 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  91 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  92 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 86
;;   new tail = 92


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


FMC_NORSRAM_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,10u} r103={1d,9u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r126={1d,14u} r127={1d,2u} r128={1d,8u} r130={1d,1u} r131={1d,2u} r133={1d,1u} r134={1d,2u} r137={1d,1u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 141{50d,91u,0e} in 65{65 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 12 2 NOTE_INSN_FUNCTION_BEG)
(note 12 5 18 2 NOTE_INSN_DELETED)
(note 18 12 8 2 NOTE_INSN_DELETED)
(debug_insn 8 18 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":312:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":313:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":314:3 -1
     (nil))
(debug_insn 11 10 94 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":317:3 -1
     (nil))
(insn 94 11 96 2 (set (reg:SI 137)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":310:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 96 94 2 2 (set (reg:SI 139)
        (reg:SI 2 r2 [ Bank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":310:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Bank ])
        (nil)))
(insn 2 96 4 2 (set (reg/v/f:SI 126 [ Device ])
        (reg:SI 137)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":310:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 4 2 95 2 (set (reg/v:SI 128 [ Bank ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":310:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(insn 95 4 14 2 (set (reg:SI 138)
        (reg:SI 1 r1 [ ExDevice ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":310:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ExDevice ])
        (nil)))
(insn 14 95 3 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (mult:SI (reg/v:SI 128 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 126 [ Device ])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_12]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":317:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 3 14 15 2 (set (reg/v/f:SI 127 [ ExDevice ])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":310:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 15 3 16 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":317:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 16 15 17 2 (set (mem/v:SI (plus:SI (mult:SI (reg/v:SI 128 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 126 [ Device ])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_12]+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":317:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 17 16 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":321:3 -1
     (nil))
(insn 13 17 19 2 (set (reg/f:SI 123 [ _12 ])
        (plus:SI (ashift:SI (reg/v:SI 128 [ Bank ])
                (const_int 2 [0x2]))
            (reg/v/f:SI 126 [ Device ]))) 318 {*add_shiftsi}
     (nil))
(jump_insn 19 13 20 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 128 [ Bank ])
                        (const_int 0 [0]))
                    (label_ref 38)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":321:6 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 38)
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":323:5 -1
     (nil))
(insn 25 21 22 3 (set (reg:SI 131)
        (const_int 268435455 [0xfffffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":331:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 25 23 3 (set (reg:SI 130)
        (const_int 12507 [0x30db])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":323:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 3 (set (mem/v:SI (reg/v/f:SI 126 [ Device ]) [1 Device_15(D)->BTCR[0]+0 S4 A32])
        (reg:SI 130)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":323:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(debug_insn 24 23 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":331:3 -1
     (nil))
(insn 26 24 27 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 4 [0x4])) [1 Device_15(D)->BTCR[1]+0 S4 A32])
        (reg:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":331:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 26 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":332:3 -1
     (nil))
(insn 29 27 30 3 (set (mem/v:SI (reg/v/f:SI 127 [ ExDevice ]) [1 ExDevice_21(D)->BWTR[0]+0 S4 A32])
        (reg:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":332:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_DEAD (reg/v/f:SI 127 [ ExDevice ])
            (nil))))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":335:3 -1
     (nil))
(debug_insn 31 30 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":338:7 -1
     (nil))
(insn 32 31 33 3 (set (reg:SI 115 [ _4 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":338:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 3 (set (reg:SI 116 [ _5 ])
        (and:SI (reg:SI 115 [ _4 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":338:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _4 ])
        (nil)))
(insn 34 33 35 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])
        (reg:SI 116 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":338:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ Device ])
        (expr_list:REG_DEAD (reg:SI 116 [ _5 ])
            (nil))))
(debug_insn 35 34 97 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":339:7 -1
     (nil))
(jump_insn 97 35 98 3 (set (pc)
        (label_ref 84)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":339:7 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 98 97 38)
(code_label 38 98 39 4 32 (nil) [1 uses])
(note 39 38 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":328:5 -1
     (nil))
(insn 41 40 42 4 (set (reg:SI 133)
        (const_int 12498 [0x30d2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":328:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 4 (set (mem/v:SI (plus:SI (mult:SI (reg/v:SI 128 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 126 [ Device ])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_12]+0 S4 A32])
        (reg:SI 133)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":328:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(debug_insn 43 42 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":331:3 -1
     (nil))
(insn 44 43 45 4 (set (reg:SI 134)
        (const_int 268435455 [0xfffffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":331:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 46 4 (set (mem/v:SI (plus:SI (reg/f:SI 123 [ _12 ])
                (const_int 4 [0x4])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_12 + 4B]+0 S4 A32])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":331:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123 [ _12 ])
        (nil)))
(debug_insn 46 45 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":332:3 -1
     (nil))
(insn 48 46 49 4 (set (mem/v:SI (plus:SI (mult:SI (reg/v:SI 128 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 127 [ ExDevice ])) [1 ExDevice_21(D)->BWTR[Bank_16(D)]+0 S4 A32])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":332:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_DEAD (reg/v/f:SI 127 [ ExDevice ])
            (nil))))
(debug_insn 49 48 50 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":335:3 -1
     (nil))
(insn 50 49 51 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ Bank ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":335:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 51 50 52 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":335:3 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 357913948 (nil))
 -> 68)
(note 52 51 56 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(jump_insn 56 52 57 5 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":335:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 268435468 (nil)))
 -> 77)
(note 57 56 58 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ Bank ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":335:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 128 [ Bank ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":335:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 357913948 (nil)))
 -> 77)
(note 60 59 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":342:7 -1
     (nil))
(insn 62 61 63 7 (set (reg:SI 117 [ _6 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":342:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 7 (set (reg:SI 118 [ _7 ])
        (and:SI (reg:SI 117 [ _6 ])
            (const_int -131073 [0xfffffffffffdffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":342:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _6 ])
        (nil)))
(insn 64 63 65 7 (set (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])
        (reg:SI 118 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":342:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ Device ])
        (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
            (nil))))
(debug_insn 65 64 99 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":343:7 -1
     (nil))
(jump_insn 99 65 100 7 (set (pc)
        (label_ref 84)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":343:7 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 100 99 68)
(code_label 68 100 69 8 34 (nil) [1 uses])
(note 69 68 70 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 71 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":346:7 -1
     (nil))
(insn 71 70 72 8 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":346:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 8 (set (reg:SI 120 [ _9 ])
        (and:SI (reg:SI 119 [ _8 ])
            (const_int -262145 [0xfffffffffffbffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":346:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(insn 73 72 74 8 (set (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])
        (reg:SI 120 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":346:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ Device ])
        (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
            (nil))))
(debug_insn 74 73 101 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":347:7 -1
     (nil))
(jump_insn 101 74 102 8 (set (pc)
        (label_ref 84)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":347:7 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 102 101 77)
(code_label 77 102 78 9 35 (nil) [2 uses])
(note 78 77 79 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":350:7 -1
     (nil))
(insn 80 79 81 9 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":350:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 9 (set (reg:SI 122 [ _11 ])
        (and:SI (reg:SI 121 [ _10 ])
            (const_int -524289 [0xfffffffffff7ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":350:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 82 81 83 9 (set (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":350:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ Device ])
        (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
            (nil))))
(debug_insn 83 82 84 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":351:7 -1
     (nil))
(code_label 84 83 85 10 33 (nil) [3 uses])
(note 85 84 86 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 86 85 91 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":354:3 -1
     (nil))
(insn 91 86 92 10 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":355:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 91 105 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":355:1 -1
     (nil))
(note 105 92 0 NOTE_INSN_DELETED)

;; Function FMC_NORSRAM_Timing_Init (FMC_NORSRAM_Timing_Init, funcdef_no=331, decl_uid=9182, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r179 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r178 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r177 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r175 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r174 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r171 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r170 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r169 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r168 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r167 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r165 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r164 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r162 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r161 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r159 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r158 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r156 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r155 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r153 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r152 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r149 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:130000 VFP_LO_REGS:130000 ALL_REGS:130000 MEM:81000
  r148 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:62500 VFP_LO_REGS:62500 ALL_REGS:62500 MEM:36000
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r138 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r137 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r135 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r134 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r132 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r131 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r179: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r178: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r177: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r176: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r173: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r179 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r178 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r177 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r175 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r174 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r171 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r170 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r169 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r168 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r167 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r165 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r164 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r162 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r161 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r159 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r158 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r156 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r155 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r154 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r153 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r152 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r149 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:135000 VFP_LO_REGS:135000 ALL_REGS:135000 MEM:90000
  r148 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:67500 VFP_LO_REGS:67500 ALL_REGS:67500 MEM:45000
  r139 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r138 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r137 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r135 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r134 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r132 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r131 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r119 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 81 to 51 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  82 r178=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   3 r149=r178                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  81 r177=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  23 r153=[r149+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   2 r148=r177                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  24 r152=r153-0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  83 r179=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  21 r119=r179<<0x2+r148                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  25 r126=r152<<0x14                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  22 r138=[r119+0x4]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  26 r155=[r149]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  27 r156=[r149+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  28 r154=r155|r156                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  29 r158=[r149+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  31 r159=r158<<0x4|r154                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  32 r161=[r149+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  34 r162=r161<<0x8|r159                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  35 r164=[r149+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  37 r165=r164<<0x1e|r162                    :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 23--> b  0: i  38 r167=[r149+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 25--> b  0: i  40 r168=r167<<0x10|r165                    :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  41 r169=r152<<0x14|r168                    :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 27--> b  0: i  42 r171=[r149+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 29--> b  0: i  43 r170=r171-0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 30--> b  0: i  45 r131=r170<<0x18|r169                    :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 31--> b  0: i  46 [r119+0x4]=r131                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 31--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  48 r132=[r148]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 34--> b  0: i  50 cc=cmp(zxt(r132,0x1,0x14),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 35--> b  0: i  51 pc={(cc==0)?L65:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 35
;;   new head = 8
;;   new tail = 51

;;   ======================================================
;;   -- basic block 3 from 53 to 64 -- before reload
;;   ======================================================

;;	  0--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  54 r134=[r148+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  60 r135=[r148+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  55 r139=r134&0xffffffffff0fffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  56 loc r139                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  58 loc r126|r139                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  61 r174=r135&0xffffffffff0fffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  62 r175=r126|r139                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  63 r137=r174|r175                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  64 [r148+0x4]=r137                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 53
;;   new tail = 64

;;   ======================================================
;;   -- basic block 4 from 67 to 73 -- before reload
;;   ======================================================

;;	  0--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  72 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  73 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 67
;;   new tail = 73


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


FMC_NORSRAM_Timing_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r119={1d,2u} r126={1d,2u} r131={1d,1u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r137={1d,1u} r138={1d} r139={1d,3u} r148={1d,5u} r149={1d,8u} r152={1d,2u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r158={1d,1u} r159={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r174={1d,1u} r175={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} 
;;    total ref usage 127{59d,68u,0e} in 57{57 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 6 5 2 NOTE_INSN_DELETED)
(note 5 4 20 2 NOTE_INSN_FUNCTION_BEG)
(note 20 5 30 2 NOTE_INSN_DELETED)
(note 30 20 33 2 NOTE_INSN_DELETED)
(note 33 30 36 2 NOTE_INSN_DELETED)
(note 36 33 39 2 NOTE_INSN_DELETED)
(note 39 36 44 2 NOTE_INSN_DELETED)
(note 44 39 49 2 NOTE_INSN_DELETED)
(note 49 44 8 2 NOTE_INSN_DELETED)
(debug_insn 8 49 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":368:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":371:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":372:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":373:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":374:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":375:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":376:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":377:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":378:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":379:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":380:3 -1
     (nil))
(debug_insn 19 18 82 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 -1
     (nil))
(insn 82 19 3 2 (set (reg:SI 178)
        (reg:SI 1 r1 [ Timing ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":367:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Timing ])
        (nil)))
(insn 3 82 81 2 (set (reg/v/f:SI 149 [ Timing ])
        (reg:SI 178)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":367:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(insn 81 3 23 2 (set (reg:SI 177)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":367:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 23 81 2 2 (set (reg:SI 153 [ Timing_36(D)->CLKDivision ])
        (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 20 [0x14])) [1 Timing_36(D)->CLKDivision+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 23 24 2 (set (reg/v/f:SI 148 [ Device ])
        (reg:SI 177)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":367:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(insn 24 2 83 2 (set (reg:SI 152)
        (plus:SI (reg:SI 153 [ Timing_36(D)->CLKDivision ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 153 [ Timing_36(D)->CLKDivision ])
        (nil)))
(insn 83 24 21 2 (set (reg:SI 179)
        (reg:SI 2 r2 [ Bank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":367:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Bank ])
        (nil)))
(insn 21 83 25 2 (set (reg/f:SI 119 [ _8 ])
        (plus:SI (ashift:SI (reg:SI 179)
                (const_int 2 [0x2]))
            (reg/v/f:SI 148 [ Device ]))) 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(insn 25 21 22 2 (set (reg:SI 126 [ _17 ])
        (ashift:SI (reg:SI 152)
            (const_int 20 [0x14]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 147 {*arm_shiftsi3}
     (nil))
(insn 22 25 26 2 (set (reg:SI 138 [ vol.0_35 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _8 ])
                (const_int 4 [0x4])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_8 + 4B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 138 [ vol.0_35 ])
        (nil)))
(insn 26 22 27 2 (set (reg:SI 155 [ Timing_36(D)->AddressSetupTime ])
        (mem:SI (reg/v/f:SI 149 [ Timing ]) [1 Timing_36(D)->AddressSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 2 (set (reg:SI 156 [ Timing_36(D)->AccessMode ])
        (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 28 [0x1c])) [1 Timing_36(D)->AccessMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 2 (set (reg:SI 154)
        (ior:SI (reg:SI 155 [ Timing_36(D)->AddressSetupTime ])
            (reg:SI 156 [ Timing_36(D)->AccessMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ Timing_36(D)->AccessMode ])
        (expr_list:REG_DEAD (reg:SI 155 [ Timing_36(D)->AddressSetupTime ])
            (nil))))
(insn 29 28 31 2 (set (reg:SI 158 [ Timing_36(D)->AddressHoldTime ])
        (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 4 [0x4])) [1 Timing_36(D)->AddressHoldTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 29 32 2 (set (reg:SI 159)
        (ior:SI (ashift:SI (reg:SI 158 [ Timing_36(D)->AddressHoldTime ])
                (const_int 4 [0x4]))
            (reg:SI 154))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 158 [ Timing_36(D)->AddressHoldTime ])
        (expr_list:REG_DEAD (reg:SI 154)
            (nil))))
(insn 32 31 34 2 (set (reg:SI 161 [ Timing_36(D)->DataSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 8 [0x8])) [1 Timing_36(D)->DataSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 32 35 2 (set (reg:SI 162)
        (ior:SI (ashift:SI (reg:SI 161 [ Timing_36(D)->DataSetupTime ])
                (const_int 8 [0x8]))
            (reg:SI 159))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 161 [ Timing_36(D)->DataSetupTime ])
        (expr_list:REG_DEAD (reg:SI 159)
            (nil))))
(insn 35 34 37 2 (set (reg:SI 164 [ Timing_36(D)->DataHoldTime ])
        (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 12 [0xc])) [1 Timing_36(D)->DataHoldTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 38 2 (set (reg:SI 165)
        (ior:SI (ashift:SI (reg:SI 164 [ Timing_36(D)->DataHoldTime ])
                (const_int 30 [0x1e]))
            (reg:SI 162))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 164 [ Timing_36(D)->DataHoldTime ])
        (expr_list:REG_DEAD (reg:SI 162)
            (nil))))
(insn 38 37 40 2 (set (reg:SI 167 [ Timing_36(D)->BusTurnAroundDuration ])
        (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 16 [0x10])) [1 Timing_36(D)->BusTurnAroundDuration+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 38 41 2 (set (reg:SI 168)
        (ior:SI (ashift:SI (reg:SI 167 [ Timing_36(D)->BusTurnAroundDuration ])
                (const_int 16 [0x10]))
            (reg:SI 165))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 167 [ Timing_36(D)->BusTurnAroundDuration ])
        (expr_list:REG_DEAD (reg:SI 165)
            (nil))))
(insn 41 40 42 2 (set (reg:SI 169)
        (ior:SI (ashift:SI (reg:SI 152)
                (const_int 20 [0x14]))
            (reg:SI 168))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg:SI 152)
            (nil))))
(insn 42 41 43 2 (set (reg:SI 171 [ Timing_36(D)->DataLatency ])
        (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 24 [0x18])) [1 Timing_36(D)->DataLatency+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 149 [ Timing ])
        (nil)))
(insn 43 42 45 2 (set (reg:SI 170)
        (plus:SI (reg:SI 171 [ Timing_36(D)->DataLatency ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 171 [ Timing_36(D)->DataLatency ])
        (nil)))
(insn 45 43 46 2 (set (reg:SI 131 [ _24 ])
        (ior:SI (ashift:SI (reg:SI 170)
                (const_int 24 [0x18]))
            (reg:SI 169))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_DEAD (reg:SI 169)
            (nil))))
(insn 46 45 47 2 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _8 ])
                (const_int 4 [0x4])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_8 + 4B]+0 S4 A32])
        (reg:SI 131 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _24 ])
        (expr_list:REG_DEAD (reg/f:SI 119 [ _8 ])
            (nil))))
(debug_insn 47 46 48 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":393:3 -1
     (nil))
(insn 48 47 50 2 (set (reg:SI 132 [ _25 ])
        (mem/v:SI (reg/v/f:SI 148 [ Device ]) [1 Device_34(D)->BTCR[0]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":393:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 48 51 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 132 [ _25 ])
                (const_int 1 [0x1])
                (const_int 20 [0x14]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":393:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 132 [ _25 ])
        (nil)))
(jump_insn 51 50 52 2 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 65)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":393:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 65)
(note 52 51 53 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 53 52 54 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":395:5 -1
     (nil))
(insn 54 53 60 3 (set (reg:SI 134 [ _27 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 148 [ Device ])
                (const_int 4 [0x4])) [1 Device_34(D)->BTCR[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":395:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 54 55 3 (set (reg:SI 135 [ _28 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 148 [ Device ])
                (const_int 4 [0x4])) [1 Device_34(D)->BTCR[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":397:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 60 56 3 (set (reg/v:SI 139 [ tmpr ])
        (and:SI (reg:SI 134 [ _27 ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":395:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ _27 ])
        (nil)))
(debug_insn 56 55 57 3 (var_location:SI tmpr (reg/v:SI 139 [ tmpr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":395:10 -1
     (nil))
(debug_insn 57 56 58 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":396:5 -1
     (nil))
(debug_insn 58 57 59 3 (var_location:SI tmpr (ior:SI (reg:SI 126 [ _17 ])
        (reg/v:SI 139 [ tmpr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":396:10 -1
     (nil))
(debug_insn 59 58 61 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":397:5 -1
     (nil))
(insn 61 59 62 3 (set (reg:SI 174)
        (and:SI (reg:SI 135 [ _28 ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":397:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _28 ])
        (nil)))
(insn 62 61 63 3 (set (reg:SI 175 [ tmpr ])
        (ior:SI (reg:SI 126 [ _17 ])
            (reg/v:SI 139 [ tmpr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":396:10 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ tmpr ])
        (expr_list:REG_DEAD (reg:SI 126 [ _17 ])
            (nil))))
(insn 63 62 64 3 (set (reg:SI 137 [ _30 ])
        (ior:SI (reg:SI 174)
            (reg:SI 175 [ tmpr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":397:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 175 [ tmpr ])
        (expr_list:REG_DEAD (reg:SI 174)
            (nil))))
(insn 64 63 65 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 148 [ Device ])
                (const_int 4 [0x4])) [1 Device_34(D)->BTCR[1]+0 S4 A32])
        (reg:SI 137 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":397:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 148 [ Device ])
        (expr_list:REG_DEAD (reg:SI 137 [ _30 ])
            (nil))))
(code_label 65 64 66 4 37 (nil) [1 uses])
(note 66 65 67 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 72 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":400:3 -1
     (nil))
(insn 72 67 73 4 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":401:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 84 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":401:1 -1
     (nil))
(note 84 73 0 NOTE_INSN_DELETED)

;; Function FMC_NORSRAM_Extended_Timing_Init (FMC_NORSRAM_Extended_Timing_Init, funcdef_no=332, decl_uid=9187, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


FMC_NORSRAM_Extended_Timing_Init

Dataflow summary:
def_info->table_size = 50, use_info->table_size = 58
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r127={1d,1u} r132={1d,3u} r133={1d,6u} r134={1d,3u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} 
;;    total ref usage 106{49d,57u,0e} in 42{42 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 132 133 134 154 155 156 157
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 132 133 134 154 155 156 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; lr  def 	 113 127 136 137 138 140 141 143 144 146 147 149 150 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; live  gen 	 113 127 136 137 138 140 141 143 144 146 147 149 150 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u42(7){ }u43(13){ }u44(102){ }u45(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 134
;; lr  def 	 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 134
;; live  gen 	 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u49(7){ }u50(13){ }u51(102){ }u52(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u54(0){ }u55(7){ }u56(13){ }u57(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 63 to worklist
  Adding insn 41 to worklist
  Adding insn 23 to worklist
  Adding insn 48 to worklist
  Adding insn 57 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 56 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 47 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
  Adding insn 11 to worklist
  Adding insn 62 to worklist
  Adding insn 4 to worklist
  Adding insn 61 to worklist
  Adding insn 3 to worklist
  Adding insn 60 to worklist
  Adding insn 2 to worklist
  Adding insn 59 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)

Pass 0 for finding pseudo/allocno costs


  r157 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r156 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r155 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r154 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r152 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19140 VFP_LO_REGS:19140 ALL_REGS:19140 MEM:9900
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r150 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r149 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r146 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r143 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r141 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r140 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r138 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r137 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30100 VFP_LO_REGS:30100 ALL_REGS:30100 MEM:14400
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40600 VFP_LO_REGS:40600 ALL_REGS:40600 MEM:21400
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30100 VFP_LO_REGS:30100 ALL_REGS:30100 MEM:14400
  r127 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r113 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800


Pass 1 for finding pseudo/allocno costs

    r157: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r155: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r154: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r157 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r156 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r155 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r154 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r152 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r151 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r150 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r149 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r146 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r144 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r143 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r141 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r140 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r138 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r137 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r136 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r134 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:35100 VFP_LO_REGS:35100 ALL_REGS:35100 MEM:23400
  r133 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45600 VFP_LO_REGS:45600 ALL_REGS:45600 MEM:30400
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:35100 VFP_LO_REGS:35100 ALL_REGS:35100 MEM:23400
  r127 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r113 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800

;;   ======================================================
;;   -- basic block 2 from 59 to 12 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 r154=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  60 r155=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  61 r156=r2                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  62 r157=r3                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   2 r132=r154                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   3 r133=r155                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   4 r134=r156                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 cc=cmp(r157,0x4000)                     :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  12 pc={(cc!=0)?L44:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 9
;;   new tail = 12

;;   ======================================================
;;   -- basic block 3 from 14 to 63 -- before reload
;;   ======================================================

;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  24 r137=[r133]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  25 r138=[r133+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  23 r113=[r134*0x4+r132]                    :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  26 r136=r137|r138                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  39 r151=r113&0xff00000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  27 r140=[r133+0x4]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  29 r141=r140<<0x4|r136                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  30 r143=[r133+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  32 r144=r143<<0x8|r141                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  33 r146=[r133+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  35 r147=r146<<0x1e|r144                    :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  36 r149=[r133+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  38 r150=r149<<0x10|r147                    :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  40 r127=r150|r151                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  41 [r134*0x4+r132]=r127                    :cortex_m4_a*2:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  63 pc=L49                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 19
;;   new head = 14
;;   new tail = 63

;;   ======================================================
;;   -- basic block 4 from 46 to 48 -- before reload
;;   ======================================================

;;	  0--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  47 r152=0xfffffff                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  48 [r134*0x4+r132]=r152                    :cortex_m4_a*2:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 46
;;   new tail = 48

;;   ======================================================
;;   -- basic block 5 from 51 to 57 -- before reload
;;   ======================================================

;;	  0--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  56 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  57 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 51
;;   new tail = 57


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


FMC_NORSRAM_Extended_Timing_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r127={1d,1u} r132={1d,3u} r133={1d,6u} r134={1d,3u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} 
;;    total ref usage 106{49d,57u,0e} in 42{42 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 7 6 2 NOTE_INSN_DELETED)
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 6 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":420:3 -1
     (nil))
(debug_insn 10 9 59 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":423:3 -1
     (nil))
(insn 59 10 60 2 (set (reg:SI 154)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":418:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 60 59 61 2 (set (reg:SI 155)
        (reg:SI 1 r1 [ Timing ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":418:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Timing ])
        (nil)))
(insn 61 60 62 2 (set (reg:SI 156)
        (reg:SI 2 r2 [ Bank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":418:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Bank ])
        (nil)))
(insn 62 61 2 2 (set (reg:SI 157)
        (reg:SI 3 r3 [ ExtendedMode ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":418:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ ExtendedMode ])
        (nil)))
(insn 2 62 3 2 (set (reg/v/f:SI 132 [ Device ])
        (reg:SI 154)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":418:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 133 [ Timing ])
        (reg:SI 155)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":418:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(insn 4 3 11 2 (set (reg/v:SI 134 [ Bank ])
        (reg:SI 156)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":418:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(insn 11 4 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 157)
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":423:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":423:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 44)
(note 13 12 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 28 13 31 3 NOTE_INSN_DELETED)
(note 31 28 34 3 NOTE_INSN_DELETED)
(note 34 31 37 3 NOTE_INSN_DELETED)
(note 37 34 14 3 NOTE_INSN_DELETED)
(debug_insn 14 37 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":426:5 -1
     (nil))
(debug_insn 15 14 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":427:5 -1
     (nil))
(debug_insn 16 15 17 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":428:5 -1
     (nil))
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":429:5 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":430:5 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":431:5 -1
     (nil))
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":432:5 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":433:5 -1
     (nil))
(debug_insn 22 21 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 -1
     (nil))
(insn 24 22 25 3 (set (reg:SI 137 [ Timing_25(D)->AddressSetupTime ])
        (mem:SI (reg/v/f:SI 133 [ Timing ]) [1 Timing_25(D)->AddressSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 23 3 (set (reg:SI 138 [ Timing_25(D)->AccessMode ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ Timing ])
                (const_int 28 [0x1c])) [1 Timing_25(D)->AccessMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 25 26 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (mult:SI (reg/v:SI 134 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 132 [ Device ])) [1 Device_22(D)->BWTR[Bank_23(D)]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 23 39 3 (set (reg:SI 136)
        (ior:SI (reg:SI 137 [ Timing_25(D)->AddressSetupTime ])
            (reg:SI 138 [ Timing_25(D)->AccessMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ Timing_25(D)->AccessMode ])
        (expr_list:REG_DEAD (reg:SI 137 [ Timing_25(D)->AddressSetupTime ])
            (nil))))
(insn 39 26 27 3 (set (reg:SI 151)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 267386880 [0xff00000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 27 39 29 3 (set (reg:SI 140 [ Timing_25(D)->AddressHoldTime ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ Timing ])
                (const_int 4 [0x4])) [1 Timing_25(D)->AddressHoldTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 27 30 3 (set (reg:SI 141)
        (ior:SI (ashift:SI (reg:SI 140 [ Timing_25(D)->AddressHoldTime ])
                (const_int 4 [0x4]))
            (reg:SI 136))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 140 [ Timing_25(D)->AddressHoldTime ])
        (expr_list:REG_DEAD (reg:SI 136)
            (nil))))
(insn 30 29 32 3 (set (reg:SI 143 [ Timing_25(D)->DataSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ Timing ])
                (const_int 8 [0x8])) [1 Timing_25(D)->DataSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 30 33 3 (set (reg:SI 144)
        (ior:SI (ashift:SI (reg:SI 143 [ Timing_25(D)->DataSetupTime ])
                (const_int 8 [0x8]))
            (reg:SI 141))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 143 [ Timing_25(D)->DataSetupTime ])
        (expr_list:REG_DEAD (reg:SI 141)
            (nil))))
(insn 33 32 35 3 (set (reg:SI 146 [ Timing_25(D)->DataHoldTime ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ Timing ])
                (const_int 12 [0xc])) [1 Timing_25(D)->DataHoldTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 33 36 3 (set (reg:SI 147)
        (ior:SI (ashift:SI (reg:SI 146 [ Timing_25(D)->DataHoldTime ])
                (const_int 30 [0x1e]))
            (reg:SI 144))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 146 [ Timing_25(D)->DataHoldTime ])
        (expr_list:REG_DEAD (reg:SI 144)
            (nil))))
(insn 36 35 38 3 (set (reg:SI 149 [ Timing_25(D)->BusTurnAroundDuration ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ Timing ])
                (const_int 16 [0x10])) [1 Timing_25(D)->BusTurnAroundDuration+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 133 [ Timing ])
        (nil)))
(insn 38 36 40 3 (set (reg:SI 150)
        (ior:SI (ashift:SI (reg:SI 149 [ Timing_25(D)->BusTurnAroundDuration ])
                (const_int 16 [0x10]))
            (reg:SI 147))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 149 [ Timing_25(D)->BusTurnAroundDuration ])
        (expr_list:REG_DEAD (reg:SI 147)
            (nil))))
(insn 40 38 41 3 (set (reg:SI 127 [ _18 ])
        (ior:SI (reg:SI 150)
            (reg:SI 151))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg:SI 150)
            (nil))))
(insn 41 40 63 3 (set (mem/v:SI (plus:SI (mult:SI (reg/v:SI 134 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 132 [ Device ])) [1 Device_22(D)->BWTR[Bank_23(D)]+0 S4 A32])
        (reg:SI 127 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 134 [ Bank ])
        (expr_list:REG_DEAD (reg/v/f:SI 132 [ Device ])
            (expr_list:REG_DEAD (reg:SI 127 [ _18 ])
                (nil)))))
(jump_insn 63 41 64 3 (set (pc)
        (label_ref 49)) 284 {*arm_jump}
     (nil)
 -> 49)
(barrier 64 63 44)
(code_label 44 64 45 4 43 (nil) [1 uses])
(note 45 44 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":445:5 -1
     (nil))
(insn 47 46 48 4 (set (reg:SI 152)
        (const_int 268435455 [0xfffffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":445:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 4 (set (mem/v:SI (plus:SI (mult:SI (reg/v:SI 134 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 132 [ Device ])) [1 Device_22(D)->BWTR[Bank_23(D)]+0 S4 A32])
        (reg:SI 152)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":445:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_DEAD (reg/v:SI 134 [ Bank ])
            (expr_list:REG_DEAD (reg/v/f:SI 132 [ Device ])
                (nil)))))
(code_label 49 48 50 5 44 (nil) [1 uses])
(note 50 49 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":448:3 -1
     (nil))
(insn 56 51 57 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":449:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 65 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":449:1 -1
     (nil))
(note 65 57 0 NOTE_INSN_DELETED)

;; Function FMC_NORSRAM_WriteOperation_Enable (FMC_NORSRAM_WriteOperation_Enable, funcdef_no=333, decl_uid=9194, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r120 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r116 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r120 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r117 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r116 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 21 to 19 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  22 r120=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   2 r116=r119                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i   3 r117=r120                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  18 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 r113=[r117*0x4+r116]                    :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 r114=r113|0x1000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  12 [r117*0x4+r116]=r114                    :cortex_m4_a*2:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  19 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 7
;;   new tail = 19


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


FMC_NORSRAM_WriteOperation_Enable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r116={1d,2u} r117={1d,2u} r119={1d,1u} r120={1d,1u} 
;;    total ref usage 51{32d,19u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 14 2 NOTE_INSN_FUNCTION_BEG)
(note 14 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 14 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":478:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":479:3 -1
     (nil))
(debug_insn 9 8 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":482:3 -1
     (nil))
(insn 21 9 22 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":476:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 22 21 2 2 (set (reg:SI 120)
        (reg:SI 1 r1 [ Bank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":476:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Bank ])
        (nil)))
(insn 2 22 3 2 (set (reg/v/f:SI 116 [ Device ])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":476:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 3 2 18 2 (set (reg/v:SI 117 [ Bank ])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":476:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 18 3 10 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":485:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 10 18 11 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (mult:SI (reg/v:SI 117 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 116 [ Device ])) [1 Device_4(D)->BTCR[Bank_5(D)]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":482:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":482:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 12 11 13 2 (set (mem/v:SI (plus:SI (mult:SI (reg/v:SI 117 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 116 [ Device ])) [1 Device_4(D)->BTCR[Bank_5(D)]+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":482:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 117 [ Bank ])
        (expr_list:REG_DEAD (reg/v/f:SI 116 [ Device ])
            (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
                (nil)))))
(debug_insn 13 12 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":484:3 -1
     (nil))
(insn 19 13 23 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":485:1 -1
     (nil))
(note 23 19 0 NOTE_INSN_DELETED)

;; Function FMC_NORSRAM_WriteOperation_Disable (FMC_NORSRAM_WriteOperation_Disable, funcdef_no=334, decl_uid=9197, cgraph_uid=338, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r120 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r116 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r120 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r117 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r116 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 21 to 19 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  22 r120=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   2 r116=r119                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i   3 r117=r120                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  18 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 r113=[r117*0x4+r116]                    :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 r114=r113&0xffffffffffffefff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  12 [r117*0x4+r116]=r114                    :cortex_m4_a*2:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  19 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 7
;;   new tail = 19


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


FMC_NORSRAM_WriteOperation_Disable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r116={1d,2u} r117={1d,2u} r119={1d,1u} r120={1d,1u} 
;;    total ref usage 51{32d,19u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 14 2 NOTE_INSN_FUNCTION_BEG)
(note 14 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 14 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":496:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":497:3 -1
     (nil))
(debug_insn 9 8 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":500:3 -1
     (nil))
(insn 21 9 22 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":494:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 22 21 2 2 (set (reg:SI 120)
        (reg:SI 1 r1 [ Bank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":494:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Bank ])
        (nil)))
(insn 2 22 3 2 (set (reg/v/f:SI 116 [ Device ])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":494:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 3 2 18 2 (set (reg/v:SI 117 [ Bank ])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":494:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 18 3 10 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":503:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 10 18 11 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (mult:SI (reg/v:SI 117 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 116 [ Device ])) [1 Device_4(D)->BTCR[Bank_5(D)]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":500:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":500:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 12 11 13 2 (set (mem/v:SI (plus:SI (mult:SI (reg/v:SI 117 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 116 [ Device ])) [1 Device_4(D)->BTCR[Bank_5(D)]+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":500:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 117 [ Bank ])
        (expr_list:REG_DEAD (reg/v/f:SI 116 [ Device ])
            (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
                (nil)))))
(debug_insn 13 12 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":502:3 -1
     (nil))
(insn 19 13 23 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":503:1 -1
     (nil))
(note 23 19 0 NOTE_INSN_DELETED)

;; Function FMC_NAND_Init (FMC_NAND_Init, funcdef_no=335, decl_uid=9200, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


FMC_NAND_Init

Dataflow summary:
def_info->table_size = 47, use_info->table_size = 39
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r125={1d,1u} r131={1d,2u} r132={1d,6u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r137={2d,2u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r151={1d,1u} 
;;    total ref usage 83{46d,37u,0e} in 33{33 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 125 131 132 133 134 135 137 138 139 140 141 142 144 145 147 148 150 151
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 125 131 132 133 134 135 137 138 139 140 141 142 144 145 147 148 150 151
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u35(0){ }u36(7){ }u37(13){ }u38(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 41 to worklist
  Adding insn 34 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 40 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 3 to worklist
  Adding insn 44 to worklist
  Adding insn 2 to worklist
  Adding insn 43 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)

Pass 0 for finding pseudo/allocno costs


  r151 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r150 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r148 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r147 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r144 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r142 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r141 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r140 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r138 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r137 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:59000 VFP_LO_REGS:59000 ALL_REGS:59000 MEM:35000
  r135 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:100000 VFP_LO_REGS:100000 ALL_REGS:100000 MEM:61000
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r125 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r151: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r150: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r151 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r150 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r148 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r147 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r144 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r142 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r141 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r140 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r139 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r138 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r137 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r135 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r133 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:105000 VFP_LO_REGS:105000 ALL_REGS:105000 MEM:70000
  r131 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r125 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 43 to 41 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  43 r150=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  44 r151=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   3 r132=r151                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   2 r131=r150                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  17 r134=[r132+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  16 r113=[r131]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  18 r135=[r132+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  19 r133=r134|r135                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  45 r137=0xfffffffffff00181                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  46 r137=r113&r137                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  23 r140=[r132+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  22 r138=r133|r137                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 14--> b  0: i  24 r139=r138|r140                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  25 r142=[r132+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  27 r144=[r132+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  30 r147=[r132+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  26 r141=r139|r142                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 19--> b  0: i  29 r145=r144<<0x9|r141                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  32 r148=r147<<0xd|r145                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  33 r125=r148|0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  34 [r131]=r125                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 23--> b  0: i  40 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  41 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 24
;;   new head = 7
;;   new tail = 41


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


FMC_NAND_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r125={1d,1u} r131={1d,2u} r132={1d,6u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r137={2d,2u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r151={1d,1u} 
;;    total ref usage 83{46d,37u,0e} in 33{33 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 20 2 NOTE_INSN_FUNCTION_BEG)
(note 20 4 28 2 NOTE_INSN_DELETED)
(note 28 20 31 2 NOTE_INSN_DELETED)
(note 31 28 36 2 NOTE_INSN_DELETED)
(note 36 31 7 2 NOTE_INSN_DELETED)
(debug_insn 7 36 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":568:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":569:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":570:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":571:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":572:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":573:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":574:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":575:3 -1
     (nil))
(debug_insn 15 14 43 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 -1
     (nil))
(insn 43 15 44 2 (set (reg:SI 150)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":566:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 44 43 3 2 (set (reg:SI 151)
        (reg:SI 1 r1 [ Init ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":566:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Init ])
        (nil)))
(insn 3 44 2 2 (set (reg/v/f:SI 132 [ Init ])
        (reg:SI 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":566:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(insn 2 3 17 2 (set (reg/v/f:SI 131 [ Device ])
        (reg:SI 150)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":566:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(insn 17 2 16 2 (set (reg:SI 134 [ Init_20(D)->Waitfeature ])
        (mem:SI (plus:SI (reg/v/f:SI 132 [ Init ])
                (const_int 4 [0x4])) [1 Init_20(D)->Waitfeature+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 17 18 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/v/f:SI 131 [ Device ]) [1 Device_19(D)->PCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 16 19 2 (set (reg:SI 135 [ Init_20(D)->MemoryDataWidth ])
        (mem:SI (plus:SI (reg/v/f:SI 132 [ Init ])
                (const_int 8 [0x8])) [1 Init_20(D)->MemoryDataWidth+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 45 2 (set (reg:SI 133)
        (ior:SI (reg:SI 134 [ Init_20(D)->Waitfeature ])
            (reg:SI 135 [ Init_20(D)->MemoryDataWidth ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ Init_20(D)->MemoryDataWidth ])
        (expr_list:REG_DEAD (reg:SI 134 [ Init_20(D)->Waitfeature ])
            (nil))))
(insn 45 19 46 2 (set (reg:SI 137)
        (const_int -1048191 [0xfffffffffff00181])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 23 2 (set (reg:SI 137)
        (and:SI (reg:SI 113 [ _1 ])
            (reg:SI 137))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 23 46 22 2 (set (reg:SI 140 [ Init_20(D)->EccComputation ])
        (mem:SI (plus:SI (reg/v/f:SI 132 [ Init ])
                (const_int 12 [0xc])) [1 Init_20(D)->EccComputation+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 23 24 2 (set (reg:SI 138)
        (ior:SI (reg:SI 133)
            (reg:SI 137))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg:SI 133)
            (nil))))
(insn 24 22 25 2 (set (reg:SI 139)
        (ior:SI (reg:SI 138)
            (reg:SI 140 [ Init_20(D)->EccComputation ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ Init_20(D)->EccComputation ])
        (expr_list:REG_DEAD (reg:SI 138)
            (nil))))
(insn 25 24 27 2 (set (reg:SI 142 [ Init_20(D)->ECCPageSize ])
        (mem:SI (plus:SI (reg/v/f:SI 132 [ Init ])
                (const_int 16 [0x10])) [1 Init_20(D)->ECCPageSize+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 25 30 2 (set (reg:SI 144 [ Init_20(D)->TCLRSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 132 [ Init ])
                (const_int 20 [0x14])) [1 Init_20(D)->TCLRSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 27 26 2 (set (reg:SI 147 [ Init_20(D)->TARSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 132 [ Init ])
                (const_int 24 [0x18])) [1 Init_20(D)->TARSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 132 [ Init ])
        (nil)))
(insn 26 30 29 2 (set (reg:SI 141)
        (ior:SI (reg:SI 139)
            (reg:SI 142 [ Init_20(D)->ECCPageSize ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ Init_20(D)->ECCPageSize ])
        (expr_list:REG_DEAD (reg:SI 139)
            (nil))))
(insn 29 26 32 2 (set (reg:SI 145)
        (ior:SI (ashift:SI (reg:SI 144 [ Init_20(D)->TCLRSetupTime ])
                (const_int 9 [0x9]))
            (reg:SI 141))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 144 [ Init_20(D)->TCLRSetupTime ])
        (expr_list:REG_DEAD (reg:SI 141)
            (nil))))
(insn 32 29 33 2 (set (reg:SI 148)
        (ior:SI (ashift:SI (reg:SI 147 [ Init_20(D)->TARSetupTime ])
                (const_int 13 [0xd]))
            (reg:SI 145))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 147 [ Init_20(D)->TARSetupTime ])
        (expr_list:REG_DEAD (reg:SI 145)
            (nil))))
(insn 33 32 34 2 (set (reg:SI 125 [ _17 ])
        (ior:SI (reg:SI 148)
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(insn 34 33 35 2 (set (mem/v:SI (reg/v/f:SI 131 [ Device ]) [1 Device_19(D)->PCR+0 S4 A32])
        (reg:SI 125 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 131 [ Device ])
        (expr_list:REG_DEAD (reg:SI 125 [ _17 ])
            (nil))))
(debug_insn 35 34 40 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":586:3 -1
     (nil))
(insn 40 35 41 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":587:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 41 40 48 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":587:1 -1
     (nil))
(note 48 41 0 NOTE_INSN_DELETED)

;; Function FMC_NAND_CommonSpace_Timing_Init (FMC_NAND_CommonSpace_Timing_Init, funcdef_no=336, decl_uid=9204, cgraph_uid=340, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r139 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r138 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r136 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r131 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r130 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r129 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:70000 VFP_LO_REGS:70000 ALL_REGS:70000 MEM:41000
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r122 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r139: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r139 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r138 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r136 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r133 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r131 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r130 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r129 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r125 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r122 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 36 to 34 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 r139=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   3 r126=r139                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  36 r138=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  19 r131=[r126+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  17 r129=[r126+0x4]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  22 r134=[r126]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  20 r130=r131<<0x10                         :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  24 r136=[r126+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  21 r132=r129<<0x8|r130                     :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i   2 r125=r138                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  23 r133=r132|r134                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  26 r121=r136<<0x18|r133                    :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  16 r122=[r125+0x8]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	 13--> b  0: i  33 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  27 [r125+0x8]=r121                         :cortex_m4_a:@GENERAL_REGS+0(-2)@VFP_LO_REGS+0(0)
;;	 14--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  34 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 8
;;   new tail = 34


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


FMC_NAND_CommonSpace_Timing_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r121={1d,1u} r122={1d} r125={1d,2u} r126={1d,4u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 66{39d,27u,0e} in 25{25 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 18 2 NOTE_INSN_FUNCTION_BEG)
(note 18 5 25 2 NOTE_INSN_DELETED)
(note 25 18 29 2 NOTE_INSN_DELETED)
(note 29 25 8 2 NOTE_INSN_DELETED)
(debug_insn 8 29 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":601:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":602:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":603:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":604:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":605:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":606:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":609:3 -1
     (nil))
(debug_insn 15 14 37 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 -1
     (nil))
(insn 37 15 3 2 (set (reg:SI 139)
        (reg:SI 1 r1 [ Timing ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":599:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Timing ])
        (nil)))
(insn 3 37 36 2 (set (reg/v/f:SI 126 [ Timing ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":599:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(insn 36 3 19 2 (set (reg:SI 138)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":599:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 19 36 17 2 (set (reg:SI 131 [ Timing_14(D)->HoldSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ Timing ])
                (const_int 8 [0x8])) [1 Timing_14(D)->HoldSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 19 22 2 (set (reg:SI 129 [ Timing_14(D)->WaitSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ Timing ])
                (const_int 4 [0x4])) [1 Timing_14(D)->WaitSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 17 20 2 (set (reg:SI 134 [ Timing_14(D)->SetupTime ])
        (mem:SI (reg/v/f:SI 126 [ Timing ]) [1 Timing_14(D)->SetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 22 24 2 (set (reg:SI 130)
        (ashift:SI (reg:SI 131 [ Timing_14(D)->HoldSetupTime ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 131 [ Timing_14(D)->HoldSetupTime ])
        (nil)))
(insn 24 20 21 2 (set (reg:SI 136 [ Timing_14(D)->HiZSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ Timing ])
                (const_int 12 [0xc])) [1 Timing_14(D)->HiZSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ Timing ])
        (nil)))
(insn 21 24 2 2 (set (reg:SI 132)
        (ior:SI (ashift:SI (reg:SI 129 [ Timing_14(D)->WaitSetupTime ])
                (const_int 8 [0x8]))
            (reg:SI 130))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_DEAD (reg:SI 129 [ Timing_14(D)->WaitSetupTime ])
            (nil))))
(insn 2 21 23 2 (set (reg/v/f:SI 125 [ Device ])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":599:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 23 2 26 2 (set (reg:SI 133)
        (ior:SI (reg:SI 132)
            (reg:SI 134 [ Timing_14(D)->SetupTime ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ Timing_14(D)->SetupTime ])
        (expr_list:REG_DEAD (reg:SI 132)
            (nil))))
(insn 26 23 16 2 (set (reg:SI 121 [ _10 ])
        (ior:SI (ashift:SI (reg:SI 136 [ Timing_14(D)->HiZSetupTime ])
                (const_int 24 [0x18]))
            (reg:SI 133))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 136 [ Timing_14(D)->HiZSetupTime ])
        (expr_list:REG_DEAD (reg:SI 133)
            (nil))))
(insn 16 26 33 2 (set (reg:SI 122 [ vol.1_13 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 125 [ Device ])
                (const_int 8 [0x8])) [1 Device_12(D)->PMEM+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 122 [ vol.1_13 ])
        (nil)))
(insn 33 16 27 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":618:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 27 33 28 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 125 [ Device ])
                (const_int 8 [0x8])) [1 Device_12(D)->PMEM+0 S4 A32])
        (reg:SI 121 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 125 [ Device ])
        (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
            (nil))))
(debug_insn 28 27 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":617:3 -1
     (nil))
(insn 34 28 38 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":618:1 -1
     (nil))
(note 38 34 0 NOTE_INSN_DELETED)

;; Function FMC_NAND_AttributeSpace_Timing_Init (FMC_NAND_AttributeSpace_Timing_Init, funcdef_no=337, decl_uid=9208, cgraph_uid=341, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r139 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r138 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r136 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r131 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r130 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r129 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:70000 VFP_LO_REGS:70000 ALL_REGS:70000 MEM:41000
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r122 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r139: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r139 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r138 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r136 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r133 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r131 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r130 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r129 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r125 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r122 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 36 to 34 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 r139=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   3 r126=r139                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  36 r138=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  19 r131=[r126+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  17 r129=[r126+0x4]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  22 r134=[r126]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  20 r130=r131<<0x10                         :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  24 r136=[r126+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  21 r132=r129<<0x8|r130                     :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i   2 r125=r138                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  23 r133=r132|r134                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  26 r121=r136<<0x18|r133                    :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  16 r122=[r125+0xc]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	 13--> b  0: i  33 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  27 [r125+0xc]=r121                         :cortex_m4_a:@GENERAL_REGS+0(-2)@VFP_LO_REGS+0(0)
;;	 14--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  34 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 8
;;   new tail = 34


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


FMC_NAND_AttributeSpace_Timing_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r121={1d,1u} r122={1d} r125={1d,2u} r126={1d,4u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 66{39d,27u,0e} in 25{25 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 18 2 NOTE_INSN_FUNCTION_BEG)
(note 18 5 25 2 NOTE_INSN_DELETED)
(note 25 18 29 2 NOTE_INSN_DELETED)
(note 29 25 8 2 NOTE_INSN_DELETED)
(debug_insn 8 29 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":632:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":633:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":634:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":635:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":636:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":637:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":640:3 -1
     (nil))
(debug_insn 15 14 37 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 -1
     (nil))
(insn 37 15 3 2 (set (reg:SI 139)
        (reg:SI 1 r1 [ Timing ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":630:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Timing ])
        (nil)))
(insn 3 37 36 2 (set (reg/v/f:SI 126 [ Timing ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":630:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(insn 36 3 19 2 (set (reg:SI 138)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":630:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 19 36 17 2 (set (reg:SI 131 [ Timing_14(D)->HoldSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ Timing ])
                (const_int 8 [0x8])) [1 Timing_14(D)->HoldSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 19 22 2 (set (reg:SI 129 [ Timing_14(D)->WaitSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ Timing ])
                (const_int 4 [0x4])) [1 Timing_14(D)->WaitSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 17 20 2 (set (reg:SI 134 [ Timing_14(D)->SetupTime ])
        (mem:SI (reg/v/f:SI 126 [ Timing ]) [1 Timing_14(D)->SetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 22 24 2 (set (reg:SI 130)
        (ashift:SI (reg:SI 131 [ Timing_14(D)->HoldSetupTime ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 131 [ Timing_14(D)->HoldSetupTime ])
        (nil)))
(insn 24 20 21 2 (set (reg:SI 136 [ Timing_14(D)->HiZSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ Timing ])
                (const_int 12 [0xc])) [1 Timing_14(D)->HiZSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ Timing ])
        (nil)))
(insn 21 24 2 2 (set (reg:SI 132)
        (ior:SI (ashift:SI (reg:SI 129 [ Timing_14(D)->WaitSetupTime ])
                (const_int 8 [0x8]))
            (reg:SI 130))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_DEAD (reg:SI 129 [ Timing_14(D)->WaitSetupTime ])
            (nil))))
(insn 2 21 23 2 (set (reg/v/f:SI 125 [ Device ])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":630:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 23 2 26 2 (set (reg:SI 133)
        (ior:SI (reg:SI 132)
            (reg:SI 134 [ Timing_14(D)->SetupTime ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ Timing_14(D)->SetupTime ])
        (expr_list:REG_DEAD (reg:SI 132)
            (nil))))
(insn 26 23 16 2 (set (reg:SI 121 [ _10 ])
        (ior:SI (ashift:SI (reg:SI 136 [ Timing_14(D)->HiZSetupTime ])
                (const_int 24 [0x18]))
            (reg:SI 133))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 136 [ Timing_14(D)->HiZSetupTime ])
        (expr_list:REG_DEAD (reg:SI 133)
            (nil))))
(insn 16 26 33 2 (set (reg:SI 122 [ vol.2_13 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 125 [ Device ])
                (const_int 12 [0xc])) [1 Device_12(D)->PATT+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 122 [ vol.2_13 ])
        (nil)))
(insn 33 16 27 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":649:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 27 33 28 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 125 [ Device ])
                (const_int 12 [0xc])) [1 Device_12(D)->PATT+0 S4 A32])
        (reg:SI 121 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 125 [ Device ])
        (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
            (nil))))
(debug_insn 28 27 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":648:3 -1
     (nil))
(insn 34 28 38 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":649:1 -1
     (nil))
(note 38 34 0 NOTE_INSN_DELETED)

;; Function FMC_NAND_DeInit (FMC_NAND_DeInit, funcdef_no=338, decl_uid=9211, cgraph_uid=342, symbol_order=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r123 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r120 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r116 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:100000 VFP_LO_REGS:100000 ALL_REGS:100000 MEM:61000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r123 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r120 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:105000 VFP_LO_REGS:105000 ALL_REGS:105000 MEM:70000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 34 to 32 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 r123=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r116=r123                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  21 r120=0xfffffffffcfcfcfc                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  10 r113=[r116]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  15 r118=0x18                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  11 r114=r113&0xfffffffffffffffb            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  18 r119=0x40                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  12 [r116]=r114                             :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  16 [r116]=r118                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  31 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  19 [r116+0x4]=r119                         :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  22 [r116+0x8]=r120                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  25 [r116+0xc]=r120                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  32 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 7
;;   new tail = 32


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


FMC_NAND_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r116={1d,6u} r118={1d,1u} r119={1d,1u} r120={1d,2u} r123={1d,1u} 
;;    total ref usage 56{33d,23u,0e} in 23{23 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 27 2 NOTE_INSN_FUNCTION_BEG)
(note 27 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 27 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":660:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":661:3 -1
     (nil))
(debug_insn 9 8 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":664:3 -1
     (nil))
(insn 34 9 2 2 (set (reg:SI 123)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":658:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 2 34 21 2 (set (reg/v/f:SI 116 [ Device ])
        (reg:SI 123)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":658:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 21 2 10 2 (set (reg:SI 120)
        (const_int -50529028 [0xfffffffffcfcfcfc])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":673:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 21 15 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/v/f:SI 116 [ Device ]) [1 Device_4(D)->PCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":664:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 10 11 2 (set (reg:SI 118)
        (const_int 24 [0x18])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":671:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 15 18 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":664:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 18 11 12 2 (set (reg:SI 119)
        (const_int 64 [0x40])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":672:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 18 13 2 (set (mem/v:SI (reg/v/f:SI 116 [ Device ]) [1 Device_4(D)->PCR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":664:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":668:3 -1
     (nil))
(debug_insn 14 13 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":671:3 -1
     (nil))
(insn 16 14 17 2 (set (mem/v:SI (reg/v/f:SI 116 [ Device ]) [1 Device_4(D)->PCR+0 S4 A32])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":671:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(debug_insn 17 16 31 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":672:3 -1
     (nil))
(insn 31 17 19 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":677:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 19 31 20 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 116 [ Device ])
                (const_int 4 [0x4])) [1 Device_4(D)->SR+0 S4 A32])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":672:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(debug_insn 20 19 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":673:3 -1
     (nil))
(insn 22 20 23 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 116 [ Device ])
                (const_int 8 [0x8])) [1 Device_4(D)->PMEM+0 S4 A32])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":673:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":674:3 -1
     (nil))
(insn 25 23 26 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 116 [ Device ])
                (const_int 12 [0xc])) [1 Device_4(D)->PATT+0 S4 A32])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":674:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg/v/f:SI 116 [ Device ])
            (nil))))
(debug_insn 26 25 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":676:3 -1
     (nil))
(insn 32 26 35 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":677:1 -1
     (nil))
(note 35 32 0 NOTE_INSN_DELETED)

;; Function FMC_NAND_ECC_Enable (FMC_NAND_ECC_Enable, funcdef_no=339, decl_uid=9214, cgraph_uid=343, symbol_order=342)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r116 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r116 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 22 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r116=r119                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  19 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  11 r113=[r116]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  12 r114=r113|0x40                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  13 [r116]=r114                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  20 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 7
;;   new tail = 20


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


FMC_NAND_ECC_Enable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r116={1d,2u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 15 2 NOTE_INSN_FUNCTION_BEG)
(note 15 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 15 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":708:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":709:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":713:3 -1
     (nil))
(debug_insn 10 9 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":715:3 -1
     (nil))
(insn 22 10 2 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":706:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 2 22 19 2 (set (reg/v/f:SI 116 [ Device ])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":706:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 19 2 11 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":718:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 11 19 12 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/v/f:SI 116 [ Device ]) [1 Device_4(D)->PCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":715:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":715:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (reg/v/f:SI 116 [ Device ]) [1 Device_4(D)->PCR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":715:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ Device ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 14 13 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":717:3 -1
     (nil))
(insn 20 14 23 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":718:1 -1
     (nil))
(note 23 20 0 NOTE_INSN_DELETED)

;; Function FMC_NAND_ECC_Disable (FMC_NAND_ECC_Disable, funcdef_no=340, decl_uid=9217, cgraph_uid=344, symbol_order=343)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r116 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r116 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 22 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r116=r119                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  19 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  11 r113=[r116]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  12 r114=r113&0xffffffffffffffbf            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  13 [r116]=r114                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  20 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 7
;;   new tail = 20


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


FMC_NAND_ECC_Disable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r116={1d,2u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 15 2 NOTE_INSN_FUNCTION_BEG)
(note 15 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 15 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":730:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":731:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":735:3 -1
     (nil))
(debug_insn 10 9 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":737:3 -1
     (nil))
(insn 22 10 2 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":728:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 2 22 19 2 (set (reg/v/f:SI 116 [ Device ])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":728:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 19 2 11 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":740:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 11 19 12 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/v/f:SI 116 [ Device ]) [1 Device_4(D)->PCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":737:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -65 [0xffffffffffffffbf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":737:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (reg/v/f:SI 116 [ Device ]) [1 Device_4(D)->PCR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":737:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ Device ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 14 13 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":739:3 -1
     (nil))
(insn 20 14 23 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":740:1 -1
     (nil))
(note 23 20 0 NOTE_INSN_DELETED)

;; Function FMC_NAND_GetECC (FMC_NAND_GetECC, funcdef_no=341, decl_uid=9222, cgraph_uid=345, symbol_order=344)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 17 count 17 (  1.3)


FMC_NAND_GetECC

Dataflow summary:
def_info->table_size = 207, use_info->table_size = 74
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,1u} r2={3d} r3={3d,1u} r7={1d,12u} r12={4d} r13={1d,14u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={7d,4u} r101={2d} r102={1d,12u} r103={1d,11u} r104={2d} r105={2d} r106={2d} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,2u} r121={3d,1u} r122={1d,3u} r123={1d,1u} r125={1d,3u} r126={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} 
;;    total ref usage 288{209d,79u,0e} in 47{45 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d12(3){ }d13(7){ }d18(13){ }d21(14){ }d26(16){ }d29(17){ }d32(18){ }d35(19){ }d38(20){ }d41(21){ }d44(22){ }d47(23){ }d50(24){ }d53(25){ }d56(26){ }d59(27){ }d62(28){ }d65(29){ }d68(30){ }d71(31){ }d185(102){ }d186(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 119 122 123 125 130 131 132 133
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 119 122 123 125 130 131 132 133
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125

( 8 )->[3]->( 10 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 126 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; live  gen 	 0 [r0] 100 [cc] 126 134
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125

( 3 )->[4]->( 11 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125

( 4 2 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(102){ }u30(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125

( 5 6 )->[6]->( 6 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; live  gen 	 100 [cc] 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; live  out 	

( 5 )->[8]->( 3 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; live  gen 	 100 [cc] 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125

( 8 7 )->[9]->( 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u49(7){ }u50(13){ }u51(102){ }u52(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; lr  def 	 117 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; live  gen 	 117 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 3 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u56(7){ }u57(13){ }u58(102){ }u59(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 4 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u60(7){ }u61(13){ }u62(102){ }u63(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121

( 9 11 10 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u64(7){ }u65(13){ }u66(102){ }u67(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u70(0){ }u71(7){ }u72(13){ }u73(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 91 to worklist
  Adding insn 16 to worklist
  Adding insn 29 to worklist
  Adding insn 25 to worklist
  Adding insn 32 to worklist
  Adding insn 36 to worklist
  Adding insn 43 to worklist
  Adding insn 39 to worklist
  Adding insn 94 to worklist
  Adding insn 54 to worklist
  Adding insn 50 to worklist
  Adding insn 96 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 98 to worklist
  Adding insn 69 to worklist
Finished finding needed instructions:
processing block 12 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 68 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 8 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
  Adding insn 42 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 7 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
  Adding insn 9 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 90 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
  Adding insn 53 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
  Adding insn 35 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
  Adding insn 17 to worklist
  Adding insn 89 to worklist
  Adding insn 5 to worklist
  Adding insn 88 to worklist
  Adding insn 3 to worklist
  Adding insn 87 to worklist
  Adding insn 2 to worklist
  Adding insn 86 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 17 count 20 (  1.5)

Pass 0 for finding pseudo/allocno costs


  r134 costs: LO_REGS:104 HI_REGS:104 CALLER_SAVE_REGS:104 EVEN_REG:104 GENERAL_REGS:104 VFP_D0_D7_REGS:1560 VFP_LO_REGS:1560 ALL_REGS:1560 MEM:1040
  r133 costs: LO_REGS:116 HI_REGS:116 CALLER_SAVE_REGS:116 EVEN_REG:116 GENERAL_REGS:116 VFP_D0_D7_REGS:1450 VFP_LO_REGS:1450 ALL_REGS:1450 MEM:638
  r132 costs: LO_REGS:116 HI_REGS:116 CALLER_SAVE_REGS:116 EVEN_REG:116 GENERAL_REGS:116 VFP_D0_D7_REGS:1450 VFP_LO_REGS:1450 ALL_REGS:1450 MEM:638
  r131 costs: LO_REGS:116 HI_REGS:116 CALLER_SAVE_REGS:116 EVEN_REG:116 GENERAL_REGS:116 VFP_D0_D7_REGS:1450 VFP_LO_REGS:1450 ALL_REGS:1450 MEM:638
  r130 costs: LO_REGS:116 HI_REGS:116 CALLER_SAVE_REGS:116 EVEN_REG:116 GENERAL_REGS:116 VFP_D0_D7_REGS:1450 VFP_LO_REGS:1450 ALL_REGS:1450 MEM:638
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1560 VFP_LO_REGS:1560 ALL_REGS:1560 MEM:1040
  r125 costs: LO_REGS:0 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:3715 VFP_LO_REGS:3715 ALL_REGS:3715 MEM:2148
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1405 VFP_LO_REGS:1405 ALL_REGS:1405 MEM:608
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:16405 VFP_LO_REGS:16405 ALL_REGS:16405 MEM:10608
  r121 costs: LO_REGS:116 HI_REGS:116 CALLER_SAVE_REGS:116 EVEN_REG:116 GENERAL_REGS:116 VFP_D0_D7_REGS:1668 VFP_LO_REGS:1668 ALL_REGS:1668 MEM:865
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1360 VFP_LO_REGS:1360 ALL_REGS:1360 MEM:578
  r118 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r117 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r115 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100


Pass 1 for finding pseudo/allocno costs

    r134: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r131: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r130: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r134 costs: GENERAL_REGS:104 VFP_D0_D7_REGS:2340 VFP_LO_REGS:2340 ALL_REGS:1560 MEM:1560
  r133 costs: GENERAL_REGS:116 VFP_D0_D7_REGS:2610 VFP_LO_REGS:2610 ALL_REGS:1740 MEM:1740
  r132 costs: GENERAL_REGS:116 VFP_D0_D7_REGS:2610 VFP_LO_REGS:2610 ALL_REGS:1740 MEM:1740
  r131 costs: GENERAL_REGS:116 VFP_D0_D7_REGS:2610 VFP_LO_REGS:2610 ALL_REGS:1740 MEM:1740
  r130 costs: GENERAL_REGS:116 VFP_D0_D7_REGS:2610 VFP_LO_REGS:2610 ALL_REGS:1740 MEM:1740
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1560 VFP_LO_REGS:1560 ALL_REGS:1560 MEM:1040
  r125 costs: LO_REGS:0 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:4005 VFP_LO_REGS:4005 ALL_REGS:4005 MEM:2670
  r123 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1695 VFP_LO_REGS:1695 ALL_REGS:1695 MEM:1130
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:16695 VFP_LO_REGS:16695 ALL_REGS:16695 MEM:11130
  r121 costs: GENERAL_REGS:116 VFP_D0_D7_REGS:2595 VFP_LO_REGS:2595 ALL_REGS:1725 MEM:1730
  r119 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r118 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r117 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r115 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100

;;   ======================================================
;;   -- basic block 5 from 35 to 36 -- before reload
;;   ======================================================

;;	  0--> b  0: i  35 cc=cmp(r125,0xffffffffffffffff)         :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  36 pc={(cc!=0)?L47:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 35
;;   new tail = 36

;;   ======================================================
;;   -- basic block 8 from 49 to 54 -- before reload
;;   ======================================================

;;	  0--> b  2: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i  50 r115=[r122+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  1: i  53 cc=cmp(zxt(r115,0x1,0x6),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  1: i  54 pc={(cc==0)?L51:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 23
  from 3 to 8
changing bb of uid 24
  from 3 to 8
;;   total time = 3
;;   new head = 23
;;   new tail = 54

;;   ======================================================
;;   -- basic block 3 from 25 to 29 -- before reload
;;   ======================================================

;;	  0--> b  2: i  25 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  2: i  90 r134=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  2: i  27 r126=r134-r119                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  2: i  28 cc=cmp(r126,r125)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  2: i  29 pc={(gtu(cc,0))?L74:pc}                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 25
;;   new tail = 29

;;   ======================================================
;;   -- basic block 4 from 32 to 32 -- before reload
;;   ======================================================

;;	  0--> b  3: i  32 {pc={(r125==0)?L78:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 32
;;   new tail = 32

;;   ======================================================
;;   -- basic block 2 from 86 to 91 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  86 r130=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  87 r131=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  88 r132=r3                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   2 r122=r130                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r123=r131                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i   5 r125=r132                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  16 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  89 r133=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  17 r119=r133                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  18 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  91 pc=L33                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 12
;;   new tail = 91

;;   ======================================================
;;   -- basic block 6 from 38 to 43 -- before reload
;;   ======================================================

;;	  0--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 r118=[r122+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  42 cc=cmp(zxt(r118,0x1,0x6),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  43 pc={(cc==0)?L40:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 38
;;   new tail = 43

;;   ======================================================
;;   -- basic block 7 from 94 to 94 -- before reload
;;   ======================================================

;;	  0--> b  0: i  94 pc=L55                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 94
;;   new tail = 94

;;   ======================================================
;;   -- basic block 9 from 57 to 96 -- before reload
;;   ======================================================

;;	  0--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 r117=[r122+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  60 [r123]=r117                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r121=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  96 pc=L62                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 57
;;   new tail = 96

;;   ======================================================
;;   -- basic block 10 from 7 to 98 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r121=0x3                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  98 pc=L62                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 98

;;   ======================================================
;;   -- basic block 11 from 9 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r121=0x3                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 9
;;   new tail = 9

;;   ======================================================
;;   -- basic block 12 from 68 to 69 -- before reload
;;   ======================================================

;;	  0--> b  0: i  68 r0=r121                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  69 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 68
;;   new tail = 69


;; Procedure interblock/speculative motions == 2/2 


starting the processing of deferred insns
ending the processing of deferred insns


FMC_NAND_GetECC

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,1u} r2={3d} r3={3d,1u} r7={1d,12u} r12={4d} r13={1d,14u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={7d,4u} r101={2d} r102={1d,12u} r103={1d,11u} r104={2d} r105={2d} r106={2d} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,2u} r121={3d,1u} r122={1d,3u} r123={1d,1u} r125={1d,3u} r126={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} 
;;    total ref usage 288{209d,79u,0e} in 47{45 regular + 2 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":753:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":756:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":757:3 -1
     (nil))
(debug_insn 15 14 86 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":760:3 -1
     (nil))
(insn 86 15 87 2 (set (reg:SI 130)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":752:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 87 86 88 2 (set (reg:SI 131)
        (reg:SI 1 r1 [ ECCval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":752:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ECCval ])
        (nil)))
(insn 88 87 2 2 (set (reg:SI 132)
        (reg:SI 3 r3 [ Timeout ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":752:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ Timeout ])
        (nil)))
(insn 2 88 3 2 (set (reg/v/f:SI 122 [ Device ])
        (reg:SI 130)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":752:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 3 2 5 2 (set (reg/v/f:SI 123 [ ECCval ])
        (reg:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":752:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(insn 5 3 16 2 (set (reg/v:SI 125 [ Timeout ])
        (reg:SI 132)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":752:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(call_insn 16 5 89 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006be9f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":760:15 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006be9f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 89 16 17 2 (set (reg:SI 133)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":760:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 17 89 18 2 (set (reg/v:SI 119 [ tickstart ])
        (reg:SI 133)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":760:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(debug_insn 18 17 19 2 (var_location:SI tickstart (reg/v:SI 119 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":760:15 -1
     (nil))
(debug_insn 19 18 91 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:3 -1
     (nil))
(jump_insn 91 19 92 2 (set (pc)
        (label_ref 33)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:9 284 {*arm_jump}
     (nil)
 -> 33)
(barrier 92 91 51)
(code_label 51 92 22 3 70 (nil) [1 uses])
(note 22 51 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 26 22 25 3 NOTE_INSN_DELETED)
(call_insn 25 26 90 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006be9f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:13 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006be9f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 90 25 27 3 (set (reg:SI 134)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 27 90 28 3 (set (reg:SI 126)
        (minus:SI (reg:SI 134)
            (reg/v:SI 119 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:27 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 126)
            (reg/v:SI 125 [ Timeout ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 39298956 (nil)))
 -> 74)
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 31 30 32 4 NOTE_INSN_DELETED)
(jump_insn 32 31 33 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 125 [ Timeout ])
                        (const_int 0 [0]))
                    (label_ref:SI 78)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:51 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 39298956 (nil)))
 -> 78)
(code_label 33 32 34 5 65 (nil) [1 uses])
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ Timeout ])
            (const_int -1 [0xffffffffffffffff]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 36 35 40 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 47)
(code_label 40 36 37 6 68 (nil) [1 uses])
(note 37 40 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 41 37 38 6 NOTE_INSN_DELETED)
(debug_insn 38 41 39 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:9 -1
     (nil))
(insn 39 38 42 6 (set (reg:SI 118 [ _7 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 122 [ Device ])
                (const_int 4 [0x4])) [1 Device_12(D)->SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 39 43 6 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 118 [ _7 ])
                (const_int 1 [0x1])
                (const_int 6 [0x6]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:9 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
        (nil)))
(jump_insn 43 42 93 6 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 40)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 40)
(note 93 43 94 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(jump_insn 94 93 95 7 (set (pc)
        (label_ref 55)) 284 {*arm_jump}
     (nil)
 -> 55)
(barrier 95 94 47)
(code_label 47 95 48 8 67 (nil) [1 uses])
(note 48 47 52 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 52 48 23 8 NOTE_INSN_DELETED)
(debug_insn 23 52 24 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":766:5 -1
     (nil))
(debug_insn 24 23 49 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:7 -1
     (nil))
(debug_insn 49 24 50 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:9 -1
     (nil))
(insn 50 49 53 8 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 122 [ Device ])
                (const_int 4 [0x4])) [1 Device_12(D)->SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 50 54 8 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 115 [ _3 ])
                (const_int 1 [0x1])
                (const_int 6 [0x6]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:9 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(jump_insn 54 53 55 8 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 51)
(code_label 55 54 56 9 69 (nil) [1 uses])
(note 56 55 57 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":776:3 -1
     (nil))
(debug_insn 58 57 59 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":779:3 -1
     (nil))
(insn 59 58 60 9 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 122 [ Device ])
                (const_int 20 [0x14])) [1 Device_12(D)->ECCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":779:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 122 [ Device ])
        (nil)))
(insn 60 59 61 9 (set (mem:SI (reg/v/f:SI 123 [ ECCval ]) [1 *ECCval_13(D)+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":779:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 123 [ ECCval ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(debug_insn 61 60 8 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":781:3 -1
     (nil))
(insn 8 61 96 9 (set (reg:SI 121 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":781:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 96 8 97 9 (set (pc)
        (label_ref 62)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":781:10 284 {*arm_jump}
     (nil)
 -> 62)
(barrier 97 96 74)
(code_label 74 97 73 10 71 (nil) [1 uses])
(note 73 74 7 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 7 73 98 10 (set (reg:SI 121 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":770:16 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 98 7 99 10 (set (pc)
        (label_ref 62)) 284 {*arm_jump}
     (nil)
 -> 62)
(barrier 99 98 78)
(code_label 78 99 77 11 72 (nil) [1 uses])
(note 77 78 9 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 9 77 62 11 (set (reg:SI 121 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":770:16 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 62 9 63 12 66 (nil) [2 uses])
(note 63 62 68 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 68 63 69 12 (set (reg/i:SI 0 r0)
        (reg:SI 121 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ <retval> ])
        (nil)))
(insn 69 68 100 12 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":782:1 -1
     (nil))
(note 100 69 0 NOTE_INSN_DELETED)
