{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572194738032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572194738038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 27 17:45:37 2019 " "Processing started: Sun Oct 27 17:45:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572194738038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194738038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off menu -c menu " "Command: quartus_map --read_settings_files=on --write_settings_files=off menu -c menu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194738038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572194738434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_mixer.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_mixer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_mixer " "Found entity 1: video_mixer" {  } { { "video_mixer.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/video_mixer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572194748886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194748886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/sram.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572194748889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194748889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572194748891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194748891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cos.sv 1 1 " "Found 1 design units, including 1 entities, in source file cos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cos " "Found entity 1: cos" {  } { { "cos.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/cos.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572194748894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194748894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572194748897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194748897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_DO spi_do user_io.v(30) " "Verilog HDL Declaration information at user_io.v(30): object \"SPI_DO\" differs only in case from object \"spi_do\" in the same scope" {  } { { "user_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/user_io.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572194748899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_io.v 1 1 " "Found 1 design units, including 1 entities, in source file user_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_io " "Found entity 1: user_io" {  } { { "user_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/user_io.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572194748900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194748900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osd.v 1 1 " "Found 1 design units, including 1 entities, in source file osd.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd " "Found entity 1: osd" {  } { { "osd.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/osd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572194748903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194748903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scandoubler.v 1 1 " "Found 1 design units, including 1 entities, in source file scandoubler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scandoubler " "Found entity 1: scandoubler" {  } { { "scandoubler.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/scandoubler.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572194748906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194748906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R_out r_out MENU.sv(162) " "Verilog HDL Declaration information at MENU.sv(162): object \"R_out\" differs only in case from object \"r_out\" in the same scope" {  } { { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572194748908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G_out g_out MENU.sv(162) " "Verilog HDL Declaration information at MENU.sv(162): object \"G_out\" differs only in case from object \"g_out\" in the same scope" {  } { { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572194748908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B_out b_out MENU.sv(162) " "Verilog HDL Declaration information at MENU.sv(162): object \"B_out\" differs only in case from object \"b_out\" in the same scope" {  } { { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572194748908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menu.sv 1 1 " "Found 1 design units, including 1 entities, in source file menu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MENU " "Found entity 1: MENU" {  } { { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572194748909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194748909 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MENU " "Elaborating entity \"MENU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572194748954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "MENU.sv" "pll" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572194748985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "E:/G/Electronica/SiDi/Sources/Menu/pll.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572194749091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/pll.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572194749118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 27 " "Parameter \"clk0_divide_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 100 " "Parameter \"clk0_multiply_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 27 " "Parameter \"clk1_divide_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 100 " "Parameter \"clk1_multiply_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1667 " "Parameter \"clk1_phase_shift\" = \"-1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 27 " "Parameter \"clk2_divide_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 20 " "Parameter \"clk2_multiply_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 27 " "Parameter \"clk3_divide_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 10 " "Parameter \"clk3_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194749118 ""}  } { { "pll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/pll.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572194749118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572194749177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194749177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572194749178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_io user_io:user_io " "Elaborating entity \"user_io\" for hierarchy \"user_io:user_io\"" {  } { { "MENU.sv" "user_io" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572194749197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:ram " "Elaborating entity \"sram\" for hierarchy \"sram:ram\"" {  } { { "MENU.sv" "ram" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572194749273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:random " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:random\"" {  } { { "MENU.sv" "random" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572194749314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cos cos:cos " "Elaborating entity \"cos\" for hierarchy \"cos:cos\"" {  } { { "MENU.sv" "cos" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572194749330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osd osd:osd " "Elaborating entity \"osd\" for hierarchy \"osd:osd\"" {  } { { "MENU.sv" "osd" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572194749377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scandoubler scandoubler:scandoubler " "Elaborating entity \"scandoubler\" for hierarchy \"scandoubler:scandoubler\"" {  } { { "MENU.sv" "scandoubler" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572194749412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_mixer video_mixer:video_mixer " "Elaborating entity \"video_mixer\" for hierarchy \"video_mixer:video_mixer\"" {  } { { "MENU.sv" "video_mixer" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572194749452 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572194750110 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "osd:osd\|osd_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"osd:osd\|osd_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "scandoubler:scandoubler\|sd_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"scandoubler:scandoubler\|sd_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572194750616 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1572194750616 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1572194750616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "osd:osd\|altsyncram:osd_buffer_rtl_0 " "Elaborated megafunction instantiation \"osd:osd\|altsyncram:osd_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572194750724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "osd:osd\|altsyncram:osd_buffer_rtl_0 " "Instantiated megafunction \"osd:osd\|altsyncram:osd_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750724 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572194750724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_66d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_66d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_66d1 " "Found entity 1: altsyncram_66d1" {  } { { "db/altsyncram_66d1.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/db/altsyncram_66d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572194750776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194750776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scandoubler:scandoubler\|altsyncram:sd_buffer_rtl_0 " "Elaborated megafunction instantiation \"scandoubler:scandoubler\|altsyncram:sd_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572194750848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scandoubler:scandoubler\|altsyncram:sd_buffer_rtl_0 " "Instantiated megafunction \"scandoubler:scandoubler\|altsyncram:sd_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572194750848 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572194750848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_89d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_89d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_89d1 " "Found entity 1: altsyncram_89d1" {  } { { "db/altsyncram_89d1.tdf" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/db/altsyncram_89d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572194750900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194750900 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1572194751138 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED GND " "Pin \"LED\" is stuck at GND" {  } { { "MENU.sv" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/MENU.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572194751911 "|MENU|LED"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572194751911 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572194755239 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[0\].lc " "Logic cell \"lfsr:random\|lcn\[0\].lc\"" {  } { { "lfsr.v" "lcn\[0\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[1\].lc " "Logic cell \"lfsr:random\|lcn\[1\].lc\"" {  } { { "lfsr.v" "lcn\[1\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[16\].lc " "Logic cell \"lfsr:random\|lcn\[16\].lc\"" {  } { { "lfsr.v" "lcn\[16\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[21\].lc " "Logic cell \"lfsr:random\|lcn\[21\].lc\"" {  } { { "lfsr.v" "lcn\[21\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[1\] " "Logic cell \"user_io:user_io\|serial_out_byte\[1\]\"" {  } { { "user_io.v" "serial_out_byte\[1\]" { Text "E:/G/Electronica/SiDi/Sources/Menu/user_io.v" 285 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[2\] " "Logic cell \"user_io:user_io\|serial_out_byte\[2\]\"" {  } { { "user_io.v" "serial_out_byte\[2\]" { Text "E:/G/Electronica/SiDi/Sources/Menu/user_io.v" 285 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[3\] " "Logic cell \"user_io:user_io\|serial_out_byte\[3\]\"" {  } { { "user_io.v" "serial_out_byte\[3\]" { Text "E:/G/Electronica/SiDi/Sources/Menu/user_io.v" 285 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[0\] " "Logic cell \"user_io:user_io\|serial_out_byte\[0\]\"" {  } { { "user_io.v" "serial_out_byte\[0\]" { Text "E:/G/Electronica/SiDi/Sources/Menu/user_io.v" 285 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[5\] " "Logic cell \"user_io:user_io\|serial_out_byte\[5\]\"" {  } { { "user_io.v" "serial_out_byte\[5\]" { Text "E:/G/Electronica/SiDi/Sources/Menu/user_io.v" 285 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[6\] " "Logic cell \"user_io:user_io\|serial_out_byte\[6\]\"" {  } { { "user_io.v" "serial_out_byte\[6\]" { Text "E:/G/Electronica/SiDi/Sources/Menu/user_io.v" 285 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[7\] " "Logic cell \"user_io:user_io\|serial_out_byte\[7\]\"" {  } { { "user_io.v" "serial_out_byte\[7\]" { Text "E:/G/Electronica/SiDi/Sources/Menu/user_io.v" 285 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[4\] " "Logic cell \"user_io:user_io\|serial_out_byte\[4\]\"" {  } { { "user_io.v" "serial_out_byte\[4\]" { Text "E:/G/Electronica/SiDi/Sources/Menu/user_io.v" 285 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[15\].lc " "Logic cell \"lfsr:random\|lcn\[15\].lc\"" {  } { { "lfsr.v" "lcn\[15\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[20\].lc " "Logic cell \"lfsr:random\|lcn\[20\].lc\"" {  } { { "lfsr.v" "lcn\[20\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[14\].lc " "Logic cell \"lfsr:random\|lcn\[14\].lc\"" {  } { { "lfsr.v" "lcn\[14\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[19\].lc " "Logic cell \"lfsr:random\|lcn\[19\].lc\"" {  } { { "lfsr.v" "lcn\[19\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[13\].lc " "Logic cell \"lfsr:random\|lcn\[13\].lc\"" {  } { { "lfsr.v" "lcn\[13\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[18\].lc " "Logic cell \"lfsr:random\|lcn\[18\].lc\"" {  } { { "lfsr.v" "lcn\[18\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[12\].lc " "Logic cell \"lfsr:random\|lcn\[12\].lc\"" {  } { { "lfsr.v" "lcn\[12\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[17\].lc " "Logic cell \"lfsr:random\|lcn\[17\].lc\"" {  } { { "lfsr.v" "lcn\[17\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[11\].lc " "Logic cell \"lfsr:random\|lcn\[11\].lc\"" {  } { { "lfsr.v" "lcn\[11\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[10\].lc " "Logic cell \"lfsr:random\|lcn\[10\].lc\"" {  } { { "lfsr.v" "lcn\[10\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[9\].lc " "Logic cell \"lfsr:random\|lcn\[9\].lc\"" {  } { { "lfsr.v" "lcn\[9\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[8\].lc " "Logic cell \"lfsr:random\|lcn\[8\].lc\"" {  } { { "lfsr.v" "lcn\[8\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[7\].lc " "Logic cell \"lfsr:random\|lcn\[7\].lc\"" {  } { { "lfsr.v" "lcn\[7\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[6\].lc " "Logic cell \"lfsr:random\|lcn\[6\].lc\"" {  } { { "lfsr.v" "lcn\[6\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[5\].lc " "Logic cell \"lfsr:random\|lcn\[5\].lc\"" {  } { { "lfsr.v" "lcn\[5\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[4\].lc " "Logic cell \"lfsr:random\|lcn\[4\].lc\"" {  } { { "lfsr.v" "lcn\[4\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[3\].lc " "Logic cell \"lfsr:random\|lcn\[3\].lc\"" {  } { { "lfsr.v" "lcn\[3\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr:random\|lcn\[2\].lc " "Logic cell \"lfsr:random\|lcn\[2\].lc\"" {  } { { "lfsr.v" "lcn\[2\].lc" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755246 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1572194755246 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194755340 ""}
{ "Info" "ISTA_SDC_FOUND" "menu.sdc " "Reading SDC File: 'menu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1572194755604 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 100 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 100 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1572194755608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 100 -phase -60.00 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 100 -phase -60.00 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1572194755608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 20 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 20 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1572194755608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 10 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 10 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1572194755608 ""}  } {  } 0 332110 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194755608 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1572194755608 ""}
{ "Warning" "WSTA_SCC_LOOP" "47 " "Found combinational loop of 47 nodes" { { "Warning" "WSTA_SCC_NODE" "random\|lcn\[1\].lc\|combout " "Node \"random\|lcn\[1\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[2\].lc\|dataa " "Node \"random\|lcn\[2\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[2\].lc\|combout " "Node \"random\|lcn\[2\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[3\].lc\|dataa " "Node \"random\|lcn\[3\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[3\].lc\|combout " "Node \"random\|lcn\[3\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[4\].lc\|dataa " "Node \"random\|lcn\[4\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[4\].lc\|combout " "Node \"random\|lcn\[4\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[5\].lc\|dataa " "Node \"random\|lcn\[5\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[5\].lc\|combout " "Node \"random\|lcn\[5\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[6\].lc\|dataa " "Node \"random\|lcn\[6\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[6\].lc\|combout " "Node \"random\|lcn\[6\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[7\].lc\|dataa " "Node \"random\|lcn\[7\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[7\].lc\|combout " "Node \"random\|lcn\[7\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[8\].lc\|dataa " "Node \"random\|lcn\[8\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[8\].lc\|combout " "Node \"random\|lcn\[8\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[9\].lc\|dataa " "Node \"random\|lcn\[9\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[9\].lc\|combout " "Node \"random\|lcn\[9\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[10\].lc\|dataa " "Node \"random\|lcn\[10\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[10\].lc\|combout " "Node \"random\|lcn\[10\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[11\].lc\|dataa " "Node \"random\|lcn\[11\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[11\].lc\|combout " "Node \"random\|lcn\[11\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[12\].lc\|dataa " "Node \"random\|lcn\[12\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[12\].lc\|combout " "Node \"random\|lcn\[12\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[13\].lc\|dataa " "Node \"random\|lcn\[13\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[13\].lc\|combout " "Node \"random\|lcn\[13\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[14\].lc\|dataa " "Node \"random\|lcn\[14\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[14\].lc\|combout " "Node \"random\|lcn\[14\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[15\].lc\|dataa " "Node \"random\|lcn\[15\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[15\].lc\|combout " "Node \"random\|lcn\[15\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[16\].lc\|dataa " "Node \"random\|lcn\[16\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[16\].lc\|combout " "Node \"random\|lcn\[16\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lc0\|datac " "Node \"random\|lc0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lc0\|combout " "Node \"random\|lc0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[0\].lc\|dataa " "Node \"random\|lcn\[0\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[0\].lc\|combout " "Node \"random\|lcn\[0\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[1\].lc\|dataa " "Node \"random\|lcn\[1\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[17\].lc\|dataa " "Node \"random\|lcn\[17\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[17\].lc\|combout " "Node \"random\|lcn\[17\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[18\].lc\|dataa " "Node \"random\|lcn\[18\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[18\].lc\|combout " "Node \"random\|lcn\[18\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[19\].lc\|dataa " "Node \"random\|lcn\[19\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[19\].lc\|combout " "Node \"random\|lcn\[19\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[20\].lc\|dataa " "Node \"random\|lcn\[20\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[20\].lc\|combout " "Node \"random\|lcn\[20\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[21\].lc\|dataa " "Node \"random\|lcn\[21\].lc\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lcn\[21\].lc\|combout " "Node \"random\|lcn\[21\].lc\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""} { "Warning" "WSTA_SCC_NODE" "random\|lc0\|datad " "Node \"random\|lc0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194755611 ""}  } { { "lfsr.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 0 0 } } { "lfsr.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 12 -1 0 } } { "lfsr.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/lfsr.v" 8 0 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Analysis & Synthesis" 0 -1 1572194755611 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194755619 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1572194755620 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572194755620 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572194755620 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037     CLOCK_27 " "  37.037     CLOCK_27" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572194755620 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.999 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   9.999 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572194755620 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.999 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   9.999 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572194755620 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  49.999 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  49.999 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572194755620 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  99.999 pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  99.999 pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572194755620 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      SPI_SCK " "  10.000      SPI_SCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572194755620 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194755620 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194755664 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 436 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 436 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1572194756023 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194756025 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1572194756061 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194756063 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/G/Electronica/SiDi/Sources/Menu/output_files/menu.map.smsg " "Generated suppressed messages file E:/G/Electronica/SiDi/Sources/Menu/output_files/menu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194756348 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572194756514 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572194756514 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "12 " "Optimize away 12 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io\|serial_out_byte\[1\] " "Node: \"user_io:user_io\|serial_out_byte\[1\]\"" {  } { { "user_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/user_io.v" 285 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194756596 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io\|serial_out_byte\[2\] " "Node: \"user_io:user_io\|serial_out_byte\[2\]\"" {  } { { "user_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/user_io.v" 285 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194756596 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io\|serial_out_byte\[3\] " "Node: \"user_io:user_io\|serial_out_byte\[3\]\"" {  } { { "user_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/user_io.v" 285 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194756596 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io\|serial_out_byte\[0\] " "Node: \"user_io:user_io\|serial_out_byte\[0\]\"" {  } { { "user_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/user_io.v" 285 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194756596 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io\|serial_out_byte\[5\] " "Node: \"user_io:user_io\|serial_out_byte\[5\]\"" {  } { { "user_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/user_io.v" 285 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194756596 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io\|serial_out_byte\[6\] " "Node: \"user_io:user_io\|serial_out_byte\[6\]\"" {  } { { "user_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/user_io.v" 285 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194756596 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io\|serial_out_byte\[7\] " "Node: \"user_io:user_io\|serial_out_byte\[7\]\"" {  } { { "user_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/user_io.v" 285 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194756596 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io\|serial_out_byte\[4\] " "Node: \"user_io:user_io\|serial_out_byte\[4\]\"" {  } { { "user_io.v" "" { Text "E:/G/Electronica/SiDi/Sources/Menu/user_io.v" 285 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1572194756596 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1572194756596 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1609 " "Implemented 1609 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572194756675 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572194756675 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1572194756675 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1516 " "Implemented 1516 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572194756675 ""} { "Info" "ICUT_CUT_TM_RAMS" "26 " "Implemented 26 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1572194756675 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1572194756675 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572194756675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572194756723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 27 17:45:56 2019 " "Processing ended: Sun Oct 27 17:45:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572194756723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572194756723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572194756723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572194756723 ""}
