Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/fede/Documents/Jaquenod/Jaquenod/Modulo3/Guia3/ISE/Actividad_3_1_4/MC4044/TB_MC4044_isim_beh.exe" -prj "/home/fede/Documents/Jaquenod/Jaquenod/Modulo3/Guia3/ISE/Actividad_3_1_4/MC4044/TB_MC4044_beh.prj" "work.TB_MC4044" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/fede/Documents/Jaquenod/Jaquenod/Modulo3/Guia3/ISE/Actividad_3_1_4/MC4044/Sources/MC4044.vhd" into library work
Parsing VHDL file "/home/fede/Documents/Jaquenod/Jaquenod/Modulo3/Guia3/ISE/Actividad_3_1_4/MC4044/Sources/TB_MC4044.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95160 KB
Fuse CPU Usage: 1190 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture arq_mc4044 of entity En_MC4044 [en_mc4044_default]
Compiling architecture behavior of entity tb_mc4044
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/fede/Documents/Jaquenod/Jaquenod/Modulo3/Guia3/ISE/Actividad_3_1_4/MC4044/TB_MC4044_isim_beh.exe
Fuse Memory Usage: 660944 KB
Fuse CPU Usage: 1220 ms
GCC CPU Usage: 120 ms
