#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jul  9 14:17:36 2024
# Process ID: 10832
# Current directory: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl
# Command line: vivado
# Log file: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl/vivado.log
# Journal file: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl/vivado.jou
# Running On: pc040, OS: Linux, CPU Frequency: 1961.786 MHz, CPU Physical cores: 16, Host memory: 32836 MB
#-----------------------------------------------------------
start_gui
open_project /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config /u/home/clab/st186447/srt_division_vhdl/top_tb_behav.wcfg
source top_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/u/home/clab/st186447/srt_division_vhdl/top_tb_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/u/home/clab/st186447/srt_division_vhdl/top_tb_behav.wcfg}
open_project /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.xpr
update_compile_order -fileset sources_1
current_project srt_division_vhdl
close_sim
close_project
launch_simulation
source top_tb.tcl
open_wave_config {/u/home/clab/st186447/srt_division_vhdl/top_tb_behav.wcfg}
restart
run 500 ns
restart
run 500 ns
save_wave_config {/u/home/clab/st186447/srt_division_vhdl/top_tb_behav.wcfg}
restart
