{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@337:359@HdlStmIf", "        end\nend\n\nassign sync_ready = 1'b1;\n\ngenerate if (ASYNC_SPI_CLK) begin\n\nwire spi_reset;\nad_rst i_spi_resetn (\n        .rst_async(up_sw_reset),\n        .clk(spi_clk),\n        .rstn(),\n        .rst(spi_reset)\n);\nassign spi_resetn = ~spi_reset;\nend else begin\nassign spi_resetn = ~up_sw_reset;\nend\nendgenerate\n\n/* Evaluates to true if FIFO level/room is 3/4 or above */\n`define axi_spi_engine_check_watermark(x, n) \\\n        (x[n] == 1'b1 || x[n-1:n-2] == 2'b11)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[342, "generate if (ASYNC_SPI_CLK) begin\n"], [344, "wire spi_reset;\n"], [345, "ad_rst i_spi_resetn (\n"], [346, "        .rst_async(up_sw_reset),\n"], [347, "        .clk(spi_clk),\n"], [348, "        .rstn(),\n"], [349, "        .rst(spi_reset)\n"], [350, ");\n"], [351, "assign spi_resetn = ~spi_reset;\n"], [352, "end else begin\n"], [353, "assign spi_resetn = ~up_sw_reset;\n"], [354, "end\n"]], "Add": []}}