{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555657822943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555657822947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 15:10:22 2019 " "Processing started: Fri Apr 19 15:10:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555657822947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657822947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arr_2_4ch_U2 -c stx_4_1ch " "Command: quartus_map --read_settings_files=on --write_settings_files=off arr_2_4ch_U2 -c stx_4_1ch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657822948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555657823609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555657823609 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "clk_buffer.qsys " "Elaborating Platform Designer system entity \"clk_buffer.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555657832990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.19.15:10:36 Progress: Loading clk_buffer/clk_buffer.qsys " "2019.04.19.15:10:36 Progress: Loading clk_buffer/clk_buffer.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657836819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.19.15:10:37 Progress: Reading input file " "2019.04.19.15:10:37 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657837193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.19.15:10:37 Progress: Adding altclkctrl_0 \[altclkctrl 18.0\] " "2019.04.19.15:10:37 Progress: Adding altclkctrl_0 \[altclkctrl 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657837254 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altclkctrl_0: Used altclkctrl 18.1 (instead of 18.0) " "Altclkctrl_0: Used altclkctrl 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657837495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.19.15:10:37 Progress: Parameterizing module altclkctrl_0 " "2019.04.19.15:10:37 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657837495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.19.15:10:37 Progress: Building connections " "2019.04.19.15:10:37 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657837497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.19.15:10:37 Progress: Parameterizing connections " "2019.04.19.15:10:37 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657837497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.19.15:10:37 Progress: Validating " "2019.04.19.15:10:37 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657837520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.19.15:10:38 Progress: Done reading input file " "2019.04.19.15:10:38 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657838151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.19.15:10:38 : clk_buffer.altclkctrl_0: Targeting device family: Arria II GX. " "2019.04.19.15:10:38 : clk_buffer.altclkctrl_0: Targeting device family: Arria II GX." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657838320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.19.15:10:38 : clk_buffer.altclkctrl_0: Selecting AUTO allows the compiler to pick the best clock buffer to use, while other values restrict usage to only the given clock buffer. " "2019.04.19.15:10:38 : clk_buffer.altclkctrl_0: Selecting AUTO allows the compiler to pick the best clock buffer to use, while other values restrict usage to only the given clock buffer." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657838320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.19.15:10:38 : clk_buffer.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added.  " "2019.04.19.15:10:38 : clk_buffer.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657838320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clk_buffer: Generating clk_buffer \"clk_buffer\" for QUARTUS_SYNTH " "Clk_buffer: Generating clk_buffer \"clk_buffer\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657838846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity clk_buffer_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity clk_buffer_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657839003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"clk_buffer\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"clk_buffer\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657839052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clk_buffer: Done \"clk_buffer\" with 2 modules, 2 files " "Clk_buffer: Done \"clk_buffer\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657839052 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "clk_buffer.qsys " "Finished elaborating Platform Designer system entity \"clk_buffer.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555657840345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/openscr8B10B/encoder_16b20b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/openscr8B10B/encoder_16b20b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_16b20b-arch " "Found design unit 1: encoder_16b20b-arch" {  } { { "../src/openscr8B10B/encoder_16b20b.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/openscr8B10B/encoder_16b20b.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840746 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_16b20b " "Found entity 1: encoder_16b20b" {  } { { "../src/openscr8B10B/encoder_16b20b.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/openscr8B10B/encoder_16b20b.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657840746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/openscr8B10B/encode_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/openscr8B10B/encode_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode_v " "Found entity 1: encode_v" {  } { { "../src/openscr8B10B/encode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/openscr8B10B/encode_v.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657840748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/openscr8B10B/decoder_16b20b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/openscr8B10B/decoder_16b20b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_16b20b-arch " "Found design unit 1: decoder_16b20b-arch" {  } { { "../src/openscr8B10B/decoder_16b20b.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/openscr8B10B/decoder_16b20b.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840748 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_16b20b " "Found entity 1: decoder_16b20b" {  } { { "../src/openscr8B10B/decoder_16b20b.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/openscr8B10B/decoder_16b20b.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657840748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/openscr8B10B/decode_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/openscr8B10B/decode_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_v " "Found entity 1: decode_v" {  } { { "../src/openscr8B10B/decode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/openscr8B10B/decode_v.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657840749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/ch_sync_buf_2ch/ch_sync_buf_2ch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/ch_sync_buf_2ch/ch_sync_buf_2ch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ch_sync_buffer_2ch-top " "Found design unit 1: ch_sync_buffer_2ch-top" {  } { { "../src/ch_sync_buf_2ch/ch_sync_buf_2ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/ch_sync_buf_2ch/ch_sync_buf_2ch.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840750 ""} { "Info" "ISGN_ENTITY_NAME" "1 ch_sync_buffer_2ch " "Found entity 1: ch_sync_buffer_2ch" {  } { { "../src/ch_sync_buf_2ch/ch_sync_buf_2ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/ch_sync_buf_2ch/ch_sync_buf_2ch.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657840750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/ch_sync_buf_2ch/ch_sync_buf_out_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/ch_sync_buf_2ch/ch_sync_buf_out_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ch_sync_buf_out_mux-Behavioral " "Found design unit 1: ch_sync_buf_out_mux-Behavioral" {  } { { "../src/ch_sync_buf_2ch/ch_sync_buf_out_mux.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/ch_sync_buf_2ch/ch_sync_buf_out_mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840750 ""} { "Info" "ISGN_ENTITY_NAME" "1 ch_sync_buf_out_mux " "Found entity 1: ch_sync_buf_out_mux" {  } { { "../src/ch_sync_buf_2ch/ch_sync_buf_out_mux.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/ch_sync_buf_2ch/ch_sync_buf_out_mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657840750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/ch_sync_buf_2ch/D_FF_sync_buf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/ch_sync_buf_2ch/D_FF_sync_buf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF_sync_buf-Behavioral " "Found design unit 1: D_FF_sync_buf-Behavioral" {  } { { "../src/ch_sync_buf_2ch/D_FF_sync_buf.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/ch_sync_buf_2ch/D_FF_sync_buf.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840751 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF_sync_buf " "Found entity 1: D_FF_sync_buf" {  } { { "../src/ch_sync_buf_2ch/D_FF_sync_buf.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/ch_sync_buf_2ch/D_FF_sync_buf.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657840751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/traffic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/traffic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic-top " "Found design unit 1: traffic-top" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/traffic.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840752 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic " "Found entity 1: traffic" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/traffic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657840752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/reset_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/reset_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_logic-Behavioral " "Found design unit 1: reset_logic-Behavioral" {  } { { "../src/reset_logic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/reset_logic.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840752 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_logic " "Found entity 1: reset_logic" {  } { { "../src/reset_logic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/reset_logic.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657840752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XCVR_Reconfig_3125_4ch_alt_dprio_kuj-RTL " "Found design unit 1: XCVR_Reconfig_3125_4ch_alt_dprio_kuj-RTL" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840787 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm-RTL " "Found design unit 2: XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm-RTL" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1248 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840787 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 xcvr_reconfig_3125_4ch-RTL " "Found design unit 3: xcvr_reconfig_3125_4ch-RTL" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1440 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840787 ""} { "Info" "ISGN_ENTITY_NAME" "1 XCVR_Reconfig_3125_4ch_alt_dprio_kuj " "Found entity 1: XCVR_Reconfig_3125_4ch_alt_dprio_kuj" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840787 ""} { "Info" "ISGN_ENTITY_NAME" "2 XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm " "Found entity 2: XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840787 ""} { "Info" "ISGN_ENTITY_NAME" "3 XCVR_Reconfig_3125_4ch " "Found entity 3: XCVR_Reconfig_3125_4ch" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657840787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XCVR_3125_4ch_alt4gxb-RTL " "Found design unit 1: XCVR_3125_4ch_alt4gxb-RTL" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840825 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 xcvr_3125_4ch-RTL " "Found design unit 2: xcvr_3125_4ch-RTL" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 3474 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840825 ""} { "Info" "ISGN_ENTITY_NAME" "1 XCVR_3125_4ch_alt4gxb " "Found entity 1: XCVR_3125_4ch_alt4gxb" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840825 ""} { "Info" "ISGN_ENTITY_NAME" "2 XCVR_3125_4ch " "Found entity 2: XCVR_3125_4ch" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 3441 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657840825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/XCVR_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/XCVR_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XCVR_TOP-XCVR_TOP_connect " "Found design unit 1: XCVR_TOP-XCVR_TOP_connect" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/XCVR_top.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840826 ""} { "Info" "ISGN_ENTITY_NAME" "1 XCVR_TOP " "Found entity 1: XCVR_TOP" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/XCVR_top.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657840826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/XCVR_8B10B_interconnect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/XCVR_8B10B_interconnect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XCVR_8B10B_interconnect-Top " "Found design unit 1: XCVR_8B10B_interconnect-Top" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/XCVR_8B10B_interconnect.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840827 ""} { "Info" "ISGN_ENTITY_NAME" "1 XCVR_8B10B_interconnect " "Found entity 1: XCVR_8B10B_interconnect" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/XCVR_8B10B_interconnect.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657840827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/frame_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/frame_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FRAME_GEN-RTL " "Found design unit 1: FRAME_GEN-RTL" {  } { { "../src/frame_gen.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/frame_gen.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840828 ""} { "Info" "ISGN_ENTITY_NAME" "1 FRAME_GEN " "Found entity 1: FRAME_GEN" {  } { { "../src/frame_gen.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/frame_gen.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657840828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/frame_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/frame_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FRAME_CHECK-RTL " "Found design unit 1: FRAME_CHECK-RTL" {  } { { "../src/frame_check.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/frame_check.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840828 ""} { "Info" "ISGN_ENTITY_NAME" "1 FRAME_CHECK " "Found entity 1: FRAME_CHECK" {  } { { "../src/frame_check.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/frame_check.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657840828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/DataStruct_param_def_header.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/DataStruct_param_def_header.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataStruct_param_def_header " "Found design unit 1: DataStruct_param_def_header" {  } { { "../src/DataStruct_param_def_header.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/DataStruct_param_def_header.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657840829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-clock_divider_RTL " "Found design unit 1: clock_divider-clock_divider_RTL" {  } { { "../src/clock_divider.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/clock_divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840829 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../src/clock_divider.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/clock_divider.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657840829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clk_buffer/clk_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/clk_buffer/clk_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_buffer " "Found entity 1: clk_buffer" {  } { { "db/ip/clk_buffer/clk_buffer.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/U2/db/ip/clk_buffer/clk_buffer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657840830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_buffer_altclkctrl_0_sub " "Found entity 1: clk_buffer_altclkctrl_0_sub" {  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840859 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_buffer_altclkctrl_0 " "Found entity 2: clk_buffer_altclkctrl_0" {  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555657840859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657840859 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "para_data_length_per_ch_opensrc encoder_16b20b.vhd(17) " "VHDL error at encoder_16b20b.vhd(17): object \"para_data_length_per_ch_opensrc\" is used but not declared" {  } { { "../src/openscr8B10B/encoder_16b20b.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/test3/src/openscr8B10B/encoder_16b20b.vhd" 17 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1555657840860 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1052 " "Peak virtual memory: 1052 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555657841068 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 19 15:10:41 2019 " "Processing ended: Fri Apr 19 15:10:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555657841068 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555657841068 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555657841068 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555657841068 ""}
