ARM GAS  /tmp/cchlkUag.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"spi.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_SPI1_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_SPI1_Init
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_SPI1_Init:
  25              	.LFB40:
  26              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /**
   2:Core/Src/spi.c ****   ******************************************************************************
   3:Core/Src/spi.c ****   * File Name          : SPI.c
   4:Core/Src/spi.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/spi.c ****   *                      of the SPI instances.
   6:Core/Src/spi.c ****   ******************************************************************************
   7:Core/Src/spi.c ****   * @attention
   8:Core/Src/spi.c ****   *
   9:Core/Src/spi.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/spi.c ****   * All rights reserved.</center></h2>
  11:Core/Src/spi.c ****   *
  12:Core/Src/spi.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/spi.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/spi.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/spi.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** 
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** SPI_HandleTypeDef hspi2;
  29:Core/Src/spi.c **** 
  30:Core/Src/spi.c **** /* SPI1 init function */
  31:Core/Src/spi.c **** void MX_SPI1_Init(void)
  32:Core/Src/spi.c **** {
ARM GAS  /tmp/cchlkUag.s 			page 2


  27              		.loc 1 32 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  33:Core/Src/spi.c **** 
  34:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  36              		.loc 1 34 3 view .LVU1
  37              		.loc 1 34 18 is_stmt 0 view .LVU2
  38 0002 1148     		ldr	r0, .L4
  39 0004 114B     		ldr	r3, .L4+4
  40 0006 0360     		str	r3, [r0]
  35:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  41              		.loc 1 35 3 is_stmt 1 view .LVU3
  42              		.loc 1 35 19 is_stmt 0 view .LVU4
  43 0008 8223     		movs	r3, #130
  44 000a 5B00     		lsls	r3, r3, #1
  45 000c 4360     		str	r3, [r0, #4]
  36:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  46              		.loc 1 36 3 is_stmt 1 view .LVU5
  47              		.loc 1 36 24 is_stmt 0 view .LVU6
  48 000e 0023     		movs	r3, #0
  49 0010 8360     		str	r3, [r0, #8]
  37:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  50              		.loc 1 37 3 is_stmt 1 view .LVU7
  51              		.loc 1 37 23 is_stmt 0 view .LVU8
  52 0012 E022     		movs	r2, #224
  53 0014 D200     		lsls	r2, r2, #3
  54 0016 C260     		str	r2, [r0, #12]
  38:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  55              		.loc 1 38 3 is_stmt 1 view .LVU9
  56              		.loc 1 38 26 is_stmt 0 view .LVU10
  57 0018 0361     		str	r3, [r0, #16]
  39:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  58              		.loc 1 39 3 is_stmt 1 view .LVU11
  59              		.loc 1 39 23 is_stmt 0 view .LVU12
  60 001a 4361     		str	r3, [r0, #20]
  40:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  61              		.loc 1 40 3 is_stmt 1 view .LVU13
  62              		.loc 1 40 18 is_stmt 0 view .LVU14
  63 001c 8022     		movs	r2, #128
  64 001e 9200     		lsls	r2, r2, #2
  65 0020 8261     		str	r2, [r0, #24]
  41:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  66              		.loc 1 41 3 is_stmt 1 view .LVU15
  67              		.loc 1 41 32 is_stmt 0 view .LVU16
  68 0022 C361     		str	r3, [r0, #28]
  42:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  69              		.loc 1 42 3 is_stmt 1 view .LVU17
  70              		.loc 1 42 23 is_stmt 0 view .LVU18
  71 0024 0362     		str	r3, [r0, #32]
  43:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  72              		.loc 1 43 3 is_stmt 1 view .LVU19
ARM GAS  /tmp/cchlkUag.s 			page 3


  73              		.loc 1 43 21 is_stmt 0 view .LVU20
  74 0026 4362     		str	r3, [r0, #36]
  44:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  75              		.loc 1 44 3 is_stmt 1 view .LVU21
  76              		.loc 1 44 29 is_stmt 0 view .LVU22
  77 0028 8362     		str	r3, [r0, #40]
  45:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  78              		.loc 1 45 3 is_stmt 1 view .LVU23
  79              		.loc 1 45 28 is_stmt 0 view .LVU24
  80 002a FA3A     		subs	r2, r2, #250
  81 002c FF3A     		subs	r2, r2, #255
  82 002e C262     		str	r2, [r0, #44]
  46:Core/Src/spi.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  83              		.loc 1 46 3 is_stmt 1 view .LVU25
  84              		.loc 1 46 24 is_stmt 0 view .LVU26
  85 0030 0363     		str	r3, [r0, #48]
  47:Core/Src/spi.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
  86              		.loc 1 47 3 is_stmt 1 view .LVU27
  87              		.loc 1 47 23 is_stmt 0 view .LVU28
  88 0032 0833     		adds	r3, r3, #8
  89 0034 4363     		str	r3, [r0, #52]
  48:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  90              		.loc 1 48 3 is_stmt 1 view .LVU29
  91              		.loc 1 48 7 is_stmt 0 view .LVU30
  92 0036 FFF7FEFF 		bl	HAL_SPI_Init
  93              	.LVL0:
  94              		.loc 1 48 6 view .LVU31
  95 003a 0028     		cmp	r0, #0
  96 003c 00D1     		bne	.L3
  97              	.L1:
  49:Core/Src/spi.c ****   {
  50:Core/Src/spi.c ****     Error_Handler();
  51:Core/Src/spi.c ****   }
  52:Core/Src/spi.c **** 
  53:Core/Src/spi.c **** }
  98              		.loc 1 53 1 view .LVU32
  99              		@ sp needed
 100 003e 10BD     		pop	{r4, pc}
 101              	.L3:
  50:Core/Src/spi.c ****   }
 102              		.loc 1 50 5 is_stmt 1 view .LVU33
 103 0040 FFF7FEFF 		bl	Error_Handler
 104              	.LVL1:
 105              		.loc 1 53 1 is_stmt 0 view .LVU34
 106 0044 FBE7     		b	.L1
 107              	.L5:
 108 0046 C046     		.align	2
 109              	.L4:
 110 0048 00000000 		.word	hspi1
 111 004c 00300140 		.word	1073819648
 112              		.cfi_endproc
 113              	.LFE40:
 115              		.section	.text.MX_SPI2_Init,"ax",%progbits
 116              		.align	1
 117              		.global	MX_SPI2_Init
 118              		.syntax unified
 119              		.code	16
ARM GAS  /tmp/cchlkUag.s 			page 4


 120              		.thumb_func
 121              		.fpu softvfp
 123              	MX_SPI2_Init:
 124              	.LFB41:
  54:Core/Src/spi.c **** /* SPI2 init function */
  55:Core/Src/spi.c **** void MX_SPI2_Init(void)
  56:Core/Src/spi.c **** {
 125              		.loc 1 56 1 is_stmt 1 view -0
 126              		.cfi_startproc
 127              		@ args = 0, pretend = 0, frame = 0
 128              		@ frame_needed = 0, uses_anonymous_args = 0
 129 0000 10B5     		push	{r4, lr}
 130              	.LCFI1:
 131              		.cfi_def_cfa_offset 8
 132              		.cfi_offset 4, -8
 133              		.cfi_offset 14, -4
  57:Core/Src/spi.c **** 
  58:Core/Src/spi.c ****   hspi2.Instance = SPI2;
 134              		.loc 1 58 3 view .LVU36
 135              		.loc 1 58 18 is_stmt 0 view .LVU37
 136 0002 1148     		ldr	r0, .L9
 137 0004 114B     		ldr	r3, .L9+4
 138 0006 0360     		str	r3, [r0]
  59:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 139              		.loc 1 59 3 is_stmt 1 view .LVU38
 140              		.loc 1 59 19 is_stmt 0 view .LVU39
 141 0008 8223     		movs	r3, #130
 142 000a 5B00     		lsls	r3, r3, #1
 143 000c 4360     		str	r3, [r0, #4]
  60:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 144              		.loc 1 60 3 is_stmt 1 view .LVU40
 145              		.loc 1 60 24 is_stmt 0 view .LVU41
 146 000e 0023     		movs	r3, #0
 147 0010 8360     		str	r3, [r0, #8]
  61:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 148              		.loc 1 61 3 is_stmt 1 view .LVU42
 149              		.loc 1 61 23 is_stmt 0 view .LVU43
 150 0012 E022     		movs	r2, #224
 151 0014 D200     		lsls	r2, r2, #3
 152 0016 C260     		str	r2, [r0, #12]
  62:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 153              		.loc 1 62 3 is_stmt 1 view .LVU44
 154              		.loc 1 62 26 is_stmt 0 view .LVU45
 155 0018 0361     		str	r3, [r0, #16]
  63:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 156              		.loc 1 63 3 is_stmt 1 view .LVU46
 157              		.loc 1 63 23 is_stmt 0 view .LVU47
 158 001a 4361     		str	r3, [r0, #20]
  64:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 159              		.loc 1 64 3 is_stmt 1 view .LVU48
 160              		.loc 1 64 18 is_stmt 0 view .LVU49
 161 001c 8022     		movs	r2, #128
 162 001e 9200     		lsls	r2, r2, #2
 163 0020 8261     		str	r2, [r0, #24]
  65:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 164              		.loc 1 65 3 is_stmt 1 view .LVU50
 165              		.loc 1 65 32 is_stmt 0 view .LVU51
ARM GAS  /tmp/cchlkUag.s 			page 5


 166 0022 C361     		str	r3, [r0, #28]
  66:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 167              		.loc 1 66 3 is_stmt 1 view .LVU52
 168              		.loc 1 66 23 is_stmt 0 view .LVU53
 169 0024 0362     		str	r3, [r0, #32]
  67:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 170              		.loc 1 67 3 is_stmt 1 view .LVU54
 171              		.loc 1 67 21 is_stmt 0 view .LVU55
 172 0026 4362     		str	r3, [r0, #36]
  68:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 173              		.loc 1 68 3 is_stmt 1 view .LVU56
 174              		.loc 1 68 29 is_stmt 0 view .LVU57
 175 0028 8362     		str	r3, [r0, #40]
  69:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 7;
 176              		.loc 1 69 3 is_stmt 1 view .LVU58
 177              		.loc 1 69 28 is_stmt 0 view .LVU59
 178 002a FA3A     		subs	r2, r2, #250
 179 002c FF3A     		subs	r2, r2, #255
 180 002e C262     		str	r2, [r0, #44]
  70:Core/Src/spi.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 181              		.loc 1 70 3 is_stmt 1 view .LVU60
 182              		.loc 1 70 24 is_stmt 0 view .LVU61
 183 0030 0363     		str	r3, [r0, #48]
  71:Core/Src/spi.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 184              		.loc 1 71 3 is_stmt 1 view .LVU62
 185              		.loc 1 71 23 is_stmt 0 view .LVU63
 186 0032 0833     		adds	r3, r3, #8
 187 0034 4363     		str	r3, [r0, #52]
  72:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 188              		.loc 1 72 3 is_stmt 1 view .LVU64
 189              		.loc 1 72 7 is_stmt 0 view .LVU65
 190 0036 FFF7FEFF 		bl	HAL_SPI_Init
 191              	.LVL2:
 192              		.loc 1 72 6 view .LVU66
 193 003a 0028     		cmp	r0, #0
 194 003c 00D1     		bne	.L8
 195              	.L6:
  73:Core/Src/spi.c ****   {
  74:Core/Src/spi.c ****     Error_Handler();
  75:Core/Src/spi.c ****   }
  76:Core/Src/spi.c **** 
  77:Core/Src/spi.c **** }
 196              		.loc 1 77 1 view .LVU67
 197              		@ sp needed
 198 003e 10BD     		pop	{r4, pc}
 199              	.L8:
  74:Core/Src/spi.c ****   }
 200              		.loc 1 74 5 is_stmt 1 view .LVU68
 201 0040 FFF7FEFF 		bl	Error_Handler
 202              	.LVL3:
 203              		.loc 1 77 1 is_stmt 0 view .LVU69
 204 0044 FBE7     		b	.L6
 205              	.L10:
 206 0046 C046     		.align	2
 207              	.L9:
 208 0048 00000000 		.word	hspi2
 209 004c 00380040 		.word	1073756160
ARM GAS  /tmp/cchlkUag.s 			page 6


 210              		.cfi_endproc
 211              	.LFE41:
 213              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 214              		.align	1
 215              		.global	HAL_SPI_MspInit
 216              		.syntax unified
 217              		.code	16
 218              		.thumb_func
 219              		.fpu softvfp
 221              	HAL_SPI_MspInit:
 222              	.LVL4:
 223              	.LFB42:
  78:Core/Src/spi.c **** 
  79:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  80:Core/Src/spi.c **** {
 224              		.loc 1 80 1 is_stmt 1 view -0
 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 40
 227              		@ frame_needed = 0, uses_anonymous_args = 0
 228              		.loc 1 80 1 is_stmt 0 view .LVU71
 229 0000 10B5     		push	{r4, lr}
 230              	.LCFI2:
 231              		.cfi_def_cfa_offset 8
 232              		.cfi_offset 4, -8
 233              		.cfi_offset 14, -4
 234 0002 8AB0     		sub	sp, sp, #40
 235              	.LCFI3:
 236              		.cfi_def_cfa_offset 48
 237 0004 0400     		movs	r4, r0
  81:Core/Src/spi.c **** 
  82:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 238              		.loc 1 82 3 is_stmt 1 view .LVU72
 239              		.loc 1 82 20 is_stmt 0 view .LVU73
 240 0006 1422     		movs	r2, #20
 241 0008 0021     		movs	r1, #0
 242 000a 05A8     		add	r0, sp, #20
 243              	.LVL5:
 244              		.loc 1 82 20 view .LVU74
 245 000c FFF7FEFF 		bl	memset
 246              	.LVL6:
  83:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 247              		.loc 1 83 3 is_stmt 1 view .LVU75
 248              		.loc 1 83 15 is_stmt 0 view .LVU76
 249 0010 2368     		ldr	r3, [r4]
 250              		.loc 1 83 5 view .LVU77
 251 0012 264A     		ldr	r2, .L16
 252 0014 9342     		cmp	r3, r2
 253 0016 04D0     		beq	.L14
  84:Core/Src/spi.c ****   {
  85:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  86:Core/Src/spi.c **** 
  87:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  88:Core/Src/spi.c ****     /* SPI1 clock enable */
  89:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  90:Core/Src/spi.c **** 
  91:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  92:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
ARM GAS  /tmp/cchlkUag.s 			page 7


  93:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
  94:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
  95:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
  96:Core/Src/spi.c ****     */
  97:Core/Src/spi.c ****     GPIO_InitStruct.Pin = LCD_CLK_Pin|LCD_MISO_Pin|LCD_MOSI_Pin;
  98:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  99:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 100:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 101:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 102:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 103:Core/Src/spi.c **** 
 104:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 105:Core/Src/spi.c **** 
 106:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 107:Core/Src/spi.c ****   }
 108:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI2)
 254              		.loc 1 108 8 is_stmt 1 view .LVU78
 255              		.loc 1 108 10 is_stmt 0 view .LVU79
 256 0018 254A     		ldr	r2, .L16+4
 257 001a 9342     		cmp	r3, r2
 258 001c 23D0     		beq	.L15
 259              	.L11:
 109:Core/Src/spi.c ****   {
 110:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 111:Core/Src/spi.c **** 
 112:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
 113:Core/Src/spi.c ****     /* SPI2 clock enable */
 114:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 115:Core/Src/spi.c **** 
 116:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 117:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 118:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 119:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
 120:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 121:Core/Src/spi.c ****     */
 122:Core/Src/spi.c ****     GPIO_InitStruct.Pin = NRF_CLK_Pin|NRF_MISO_Pin|NRF_MOSI_Pin;
 123:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 124:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 125:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 126:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 127:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 128:Core/Src/spi.c **** 
 129:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 130:Core/Src/spi.c **** 
 131:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
 132:Core/Src/spi.c ****   }
 133:Core/Src/spi.c **** }
 260              		.loc 1 133 1 view .LVU80
 261 001e 0AB0     		add	sp, sp, #40
 262              		@ sp needed
 263              	.LVL7:
 264              		.loc 1 133 1 view .LVU81
 265 0020 10BD     		pop	{r4, pc}
 266              	.LVL8:
 267              	.L14:
  89:Core/Src/spi.c **** 
 268              		.loc 1 89 5 is_stmt 1 view .LVU82
ARM GAS  /tmp/cchlkUag.s 			page 8


 269              	.LBB2:
  89:Core/Src/spi.c **** 
 270              		.loc 1 89 5 view .LVU83
  89:Core/Src/spi.c **** 
 271              		.loc 1 89 5 view .LVU84
 272 0022 244B     		ldr	r3, .L16+8
 273 0024 9969     		ldr	r1, [r3, #24]
 274 0026 8020     		movs	r0, #128
 275 0028 4001     		lsls	r0, r0, #5
 276 002a 0143     		orrs	r1, r0
 277 002c 9961     		str	r1, [r3, #24]
  89:Core/Src/spi.c **** 
 278              		.loc 1 89 5 view .LVU85
 279 002e 9A69     		ldr	r2, [r3, #24]
 280 0030 0240     		ands	r2, r0
 281 0032 0192     		str	r2, [sp, #4]
  89:Core/Src/spi.c **** 
 282              		.loc 1 89 5 view .LVU86
 283 0034 019A     		ldr	r2, [sp, #4]
 284              	.LBE2:
  89:Core/Src/spi.c **** 
 285              		.loc 1 89 5 view .LVU87
  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 286              		.loc 1 91 5 view .LVU88
 287              	.LBB3:
  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 288              		.loc 1 91 5 view .LVU89
  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 289              		.loc 1 91 5 view .LVU90
 290 0036 5A69     		ldr	r2, [r3, #20]
 291 0038 8021     		movs	r1, #128
 292 003a 8902     		lsls	r1, r1, #10
 293 003c 0A43     		orrs	r2, r1
 294 003e 5A61     		str	r2, [r3, #20]
  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 295              		.loc 1 91 5 view .LVU91
 296 0040 5B69     		ldr	r3, [r3, #20]
 297 0042 0B40     		ands	r3, r1
 298 0044 0293     		str	r3, [sp, #8]
  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 299              		.loc 1 91 5 view .LVU92
 300 0046 029B     		ldr	r3, [sp, #8]
 301              	.LBE3:
  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 302              		.loc 1 91 5 view .LVU93
  97:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 303              		.loc 1 97 5 view .LVU94
  97:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 304              		.loc 1 97 25 is_stmt 0 view .LVU95
 305 0048 E023     		movs	r3, #224
 306 004a 0593     		str	r3, [sp, #20]
  98:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 307              		.loc 1 98 5 is_stmt 1 view .LVU96
  98:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 308              		.loc 1 98 26 is_stmt 0 view .LVU97
 309 004c DE3B     		subs	r3, r3, #222
 310 004e 0693     		str	r3, [sp, #24]
ARM GAS  /tmp/cchlkUag.s 			page 9


  99:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 311              		.loc 1 99 5 is_stmt 1 view .LVU98
  99:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 312              		.loc 1 99 26 is_stmt 0 view .LVU99
 313 0050 0023     		movs	r3, #0
 314 0052 0793     		str	r3, [sp, #28]
 100:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 315              		.loc 1 100 5 is_stmt 1 view .LVU100
 100:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 316              		.loc 1 100 27 is_stmt 0 view .LVU101
 317 0054 0322     		movs	r2, #3
 318 0056 0892     		str	r2, [sp, #32]
 101:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 319              		.loc 1 101 5 is_stmt 1 view .LVU102
 101:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 320              		.loc 1 101 31 is_stmt 0 view .LVU103
 321 0058 0993     		str	r3, [sp, #36]
 102:Core/Src/spi.c **** 
 322              		.loc 1 102 5 is_stmt 1 view .LVU104
 323 005a 9020     		movs	r0, #144
 324 005c 05A9     		add	r1, sp, #20
 325 005e C005     		lsls	r0, r0, #23
 326 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 327              	.LVL9:
 328 0064 DBE7     		b	.L11
 329              	.L15:
 114:Core/Src/spi.c **** 
 330              		.loc 1 114 5 view .LVU105
 331              	.LBB4:
 114:Core/Src/spi.c **** 
 332              		.loc 1 114 5 view .LVU106
 114:Core/Src/spi.c **** 
 333              		.loc 1 114 5 view .LVU107
 334 0066 134B     		ldr	r3, .L16+8
 335 0068 D969     		ldr	r1, [r3, #28]
 336 006a 8020     		movs	r0, #128
 337 006c C001     		lsls	r0, r0, #7
 338 006e 0143     		orrs	r1, r0
 339 0070 D961     		str	r1, [r3, #28]
 114:Core/Src/spi.c **** 
 340              		.loc 1 114 5 view .LVU108
 341 0072 DA69     		ldr	r2, [r3, #28]
 342 0074 0240     		ands	r2, r0
 343 0076 0392     		str	r2, [sp, #12]
 114:Core/Src/spi.c **** 
 344              		.loc 1 114 5 view .LVU109
 345 0078 039A     		ldr	r2, [sp, #12]
 346              	.LBE4:
 114:Core/Src/spi.c **** 
 347              		.loc 1 114 5 view .LVU110
 116:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 348              		.loc 1 116 5 view .LVU111
 349              	.LBB5:
 116:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 350              		.loc 1 116 5 view .LVU112
 116:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 351              		.loc 1 116 5 view .LVU113
ARM GAS  /tmp/cchlkUag.s 			page 10


 352 007a 5A69     		ldr	r2, [r3, #20]
 353 007c 8021     		movs	r1, #128
 354 007e C902     		lsls	r1, r1, #11
 355 0080 0A43     		orrs	r2, r1
 356 0082 5A61     		str	r2, [r3, #20]
 116:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 357              		.loc 1 116 5 view .LVU114
 358 0084 5B69     		ldr	r3, [r3, #20]
 359 0086 0B40     		ands	r3, r1
 360 0088 0493     		str	r3, [sp, #16]
 116:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 361              		.loc 1 116 5 view .LVU115
 362 008a 049B     		ldr	r3, [sp, #16]
 363              	.LBE5:
 116:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 364              		.loc 1 116 5 view .LVU116
 122:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 365              		.loc 1 122 5 view .LVU117
 122:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 366              		.loc 1 122 25 is_stmt 0 view .LVU118
 367 008c E023     		movs	r3, #224
 368 008e 1B02     		lsls	r3, r3, #8
 369 0090 0593     		str	r3, [sp, #20]
 123:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 370              		.loc 1 123 5 is_stmt 1 view .LVU119
 123:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 371              		.loc 1 123 26 is_stmt 0 view .LVU120
 372 0092 0223     		movs	r3, #2
 373 0094 0693     		str	r3, [sp, #24]
 124:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 374              		.loc 1 124 5 is_stmt 1 view .LVU121
 124:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 375              		.loc 1 124 26 is_stmt 0 view .LVU122
 376 0096 0023     		movs	r3, #0
 377 0098 0793     		str	r3, [sp, #28]
 125:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 378              		.loc 1 125 5 is_stmt 1 view .LVU123
 125:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 379              		.loc 1 125 27 is_stmt 0 view .LVU124
 380 009a 0322     		movs	r2, #3
 381 009c 0892     		str	r2, [sp, #32]
 126:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 382              		.loc 1 126 5 is_stmt 1 view .LVU125
 126:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 383              		.loc 1 126 31 is_stmt 0 view .LVU126
 384 009e 0993     		str	r3, [sp, #36]
 127:Core/Src/spi.c **** 
 385              		.loc 1 127 5 is_stmt 1 view .LVU127
 386 00a0 05A9     		add	r1, sp, #20
 387 00a2 0548     		ldr	r0, .L16+12
 388 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 389              	.LVL10:
 390              		.loc 1 133 1 is_stmt 0 view .LVU128
 391 00a8 B9E7     		b	.L11
 392              	.L17:
 393 00aa C046     		.align	2
 394              	.L16:
ARM GAS  /tmp/cchlkUag.s 			page 11


 395 00ac 00300140 		.word	1073819648
 396 00b0 00380040 		.word	1073756160
 397 00b4 00100240 		.word	1073876992
 398 00b8 00040048 		.word	1207960576
 399              		.cfi_endproc
 400              	.LFE42:
 402              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 403              		.align	1
 404              		.global	HAL_SPI_MspDeInit
 405              		.syntax unified
 406              		.code	16
 407              		.thumb_func
 408              		.fpu softvfp
 410              	HAL_SPI_MspDeInit:
 411              	.LVL11:
 412              	.LFB43:
 134:Core/Src/spi.c **** 
 135:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 136:Core/Src/spi.c **** {
 413              		.loc 1 136 1 is_stmt 1 view -0
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 0
 416              		@ frame_needed = 0, uses_anonymous_args = 0
 417              		.loc 1 136 1 is_stmt 0 view .LVU130
 418 0000 10B5     		push	{r4, lr}
 419              	.LCFI4:
 420              		.cfi_def_cfa_offset 8
 421              		.cfi_offset 4, -8
 422              		.cfi_offset 14, -4
 137:Core/Src/spi.c **** 
 138:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 423              		.loc 1 138 3 is_stmt 1 view .LVU131
 424              		.loc 1 138 15 is_stmt 0 view .LVU132
 425 0002 0368     		ldr	r3, [r0]
 426              		.loc 1 138 5 view .LVU133
 427 0004 0E4A     		ldr	r2, .L23
 428 0006 9342     		cmp	r3, r2
 429 0008 03D0     		beq	.L21
 139:Core/Src/spi.c ****   {
 140:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 141:Core/Src/spi.c **** 
 142:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 143:Core/Src/spi.c ****     /* Peripheral clock disable */
 144:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 145:Core/Src/spi.c **** 
 146:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 147:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 148:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 149:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 150:Core/Src/spi.c ****     */
 151:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, LCD_CLK_Pin|LCD_MISO_Pin|LCD_MOSI_Pin);
 152:Core/Src/spi.c **** 
 153:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 154:Core/Src/spi.c **** 
 155:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 156:Core/Src/spi.c ****   }
 157:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI2)
ARM GAS  /tmp/cchlkUag.s 			page 12


 430              		.loc 1 157 8 is_stmt 1 view .LVU134
 431              		.loc 1 157 10 is_stmt 0 view .LVU135
 432 000a 0E4A     		ldr	r2, .L23+4
 433 000c 9342     		cmp	r3, r2
 434 000e 0BD0     		beq	.L22
 435              	.LVL12:
 436              	.L18:
 158:Core/Src/spi.c ****   {
 159:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 160:Core/Src/spi.c **** 
 161:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 162:Core/Src/spi.c ****     /* Peripheral clock disable */
 163:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 164:Core/Src/spi.c **** 
 165:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 166:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 167:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
 168:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 169:Core/Src/spi.c ****     */
 170:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, NRF_CLK_Pin|NRF_MISO_Pin|NRF_MOSI_Pin);
 171:Core/Src/spi.c **** 
 172:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 173:Core/Src/spi.c **** 
 174:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 175:Core/Src/spi.c ****   }
 176:Core/Src/spi.c **** }
 437              		.loc 1 176 1 view .LVU136
 438              		@ sp needed
 439 0010 10BD     		pop	{r4, pc}
 440              	.LVL13:
 441              	.L21:
 144:Core/Src/spi.c **** 
 442              		.loc 1 144 5 is_stmt 1 view .LVU137
 443 0012 0D4A     		ldr	r2, .L23+8
 444 0014 9369     		ldr	r3, [r2, #24]
 445 0016 0D49     		ldr	r1, .L23+12
 446 0018 0B40     		ands	r3, r1
 447 001a 9361     		str	r3, [r2, #24]
 151:Core/Src/spi.c **** 
 448              		.loc 1 151 5 view .LVU138
 449 001c 9020     		movs	r0, #144
 450              	.LVL14:
 151:Core/Src/spi.c **** 
 451              		.loc 1 151 5 is_stmt 0 view .LVU139
 452 001e E021     		movs	r1, #224
 453 0020 C005     		lsls	r0, r0, #23
 454 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 455              	.LVL15:
 456 0026 F3E7     		b	.L18
 457              	.LVL16:
 458              	.L22:
 163:Core/Src/spi.c **** 
 459              		.loc 1 163 5 is_stmt 1 view .LVU140
 460 0028 074A     		ldr	r2, .L23+8
 461 002a D369     		ldr	r3, [r2, #28]
 462 002c 0849     		ldr	r1, .L23+16
 463 002e 0B40     		ands	r3, r1
ARM GAS  /tmp/cchlkUag.s 			page 13


 464 0030 D361     		str	r3, [r2, #28]
 170:Core/Src/spi.c **** 
 465              		.loc 1 170 5 view .LVU141
 466 0032 E021     		movs	r1, #224
 467 0034 0902     		lsls	r1, r1, #8
 468 0036 0748     		ldr	r0, .L23+20
 469              	.LVL17:
 170:Core/Src/spi.c **** 
 470              		.loc 1 170 5 is_stmt 0 view .LVU142
 471 0038 FFF7FEFF 		bl	HAL_GPIO_DeInit
 472              	.LVL18:
 473              		.loc 1 176 1 view .LVU143
 474 003c E8E7     		b	.L18
 475              	.L24:
 476 003e C046     		.align	2
 477              	.L23:
 478 0040 00300140 		.word	1073819648
 479 0044 00380040 		.word	1073756160
 480 0048 00100240 		.word	1073876992
 481 004c FFEFFFFF 		.word	-4097
 482 0050 FFBFFFFF 		.word	-16385
 483 0054 00040048 		.word	1207960576
 484              		.cfi_endproc
 485              	.LFE43:
 487              		.comm	hspi2,100,4
 488              		.comm	hspi1,100,4
 489              		.text
 490              	.Letext0:
 491              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 492              		.file 3 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 493              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h"
 494              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 495              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 496              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 497              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 498              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 499              		.file 10 "Core/Inc/spi.h"
 500              		.file 11 "Core/Inc/main.h"
 501              		.file 12 "<built-in>"
ARM GAS  /tmp/cchlkUag.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/cchlkUag.s:16     .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/cchlkUag.s:24     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/cchlkUag.s:110    .text.MX_SPI1_Init:0000000000000048 $d
                            *COM*:0000000000000064 hspi1
     /tmp/cchlkUag.s:116    .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/cchlkUag.s:123    .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/cchlkUag.s:208    .text.MX_SPI2_Init:0000000000000048 $d
                            *COM*:0000000000000064 hspi2
     /tmp/cchlkUag.s:214    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/cchlkUag.s:221    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/cchlkUag.s:395    .text.HAL_SPI_MspInit:00000000000000ac $d
     /tmp/cchlkUag.s:403    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/cchlkUag.s:410    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/cchlkUag.s:478    .text.HAL_SPI_MspDeInit:0000000000000040 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
