Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec  9 22:33:40 2021
| Host         : QUANTUM-DSKTP running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file Platform_top_timing_summary_routed.rpt -pb Platform_top_timing_summary_routed.pb -rpx Platform_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Platform_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: BTNC (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U1/q_reg[16]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: U1/q_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U1/q_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U3/c1v_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: U3/c1v_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/c1v_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U3/c1v_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U3/c1v_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U3/c1v_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U3/c1v_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/c1v_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/c1v_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/c1v_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 166 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.577        0.000                      0                   20        0.254        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.577        0.000                      0                   20        0.254        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.577ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.849ns (74.604%)  route 0.629ns (25.396%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.690     5.292    U1/CLK100MHZ
    SLICE_X80Y126        FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDCE (Prop_fdce_C_Q)         0.518     5.810 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.629     6.440    U1/out[0]
    SLICE_X80Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.097 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    U1/q_reg[0]_i_1_n_0
    SLICE_X80Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.214    U1/q_reg[4]_i_1_n_0
    SLICE_X80Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.331    U1/q_reg[8]_i_1_n_0
    SLICE_X80Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    U1/q_reg[12]_i_1_n_0
    SLICE_X80Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.771 r  U1/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.771    U1/q_reg[16]_i_1_n_6
    SLICE_X80Y130        FDCE                                         r  U1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.576    14.998    U1/CLK100MHZ
    SLICE_X80Y130        FDCE                                         r  U1/q_reg[17]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X80Y130        FDCE (Setup_fdce_C_D)        0.109    15.348    U1/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                  7.577    

Slack (MET) :             7.585ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.841ns (74.522%)  route 0.629ns (25.478%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.690     5.292    U1/CLK100MHZ
    SLICE_X80Y126        FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDCE (Prop_fdce_C_Q)         0.518     5.810 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.629     6.440    U1/out[0]
    SLICE_X80Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.097 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    U1/q_reg[0]_i_1_n_0
    SLICE_X80Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.214    U1/q_reg[4]_i_1_n_0
    SLICE_X80Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.331    U1/q_reg[8]_i_1_n_0
    SLICE_X80Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    U1/q_reg[12]_i_1_n_0
    SLICE_X80Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.763 r  U1/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.763    U1/q_reg[16]_i_1_n_4
    SLICE_X80Y130        FDCE                                         r  U1/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.576    14.998    U1/CLK100MHZ
    SLICE_X80Y130        FDCE                                         r  U1/q_reg[19]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X80Y130        FDCE (Setup_fdce_C_D)        0.109    15.348    U1/q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  7.585    

Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.765ns (73.713%)  route 0.629ns (26.287%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.690     5.292    U1/CLK100MHZ
    SLICE_X80Y126        FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDCE (Prop_fdce_C_Q)         0.518     5.810 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.629     6.440    U1/out[0]
    SLICE_X80Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.097 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    U1/q_reg[0]_i_1_n_0
    SLICE_X80Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.214    U1/q_reg[4]_i_1_n_0
    SLICE_X80Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.331    U1/q_reg[8]_i_1_n_0
    SLICE_X80Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    U1/q_reg[12]_i_1_n_0
    SLICE_X80Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.687 r  U1/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.687    U1/q_reg[16]_i_1_n_5
    SLICE_X80Y130        FDCE                                         r  U1/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.576    14.998    U1/CLK100MHZ
    SLICE_X80Y130        FDCE                                         r  U1/q_reg[18]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X80Y130        FDCE (Setup_fdce_C_D)        0.109    15.348    U1/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                          -7.687    
  -------------------------------------------------------------------
                         slack                                  7.661    

Slack (MET) :             7.681ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.745ns (73.492%)  route 0.629ns (26.508%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.690     5.292    U1/CLK100MHZ
    SLICE_X80Y126        FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDCE (Prop_fdce_C_Q)         0.518     5.810 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.629     6.440    U1/out[0]
    SLICE_X80Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.097 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    U1/q_reg[0]_i_1_n_0
    SLICE_X80Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.214    U1/q_reg[4]_i_1_n_0
    SLICE_X80Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.331    U1/q_reg[8]_i_1_n_0
    SLICE_X80Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    U1/q_reg[12]_i_1_n_0
    SLICE_X80Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.667 r  U1/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.667    U1/q_reg[16]_i_1_n_7
    SLICE_X80Y130        FDCE                                         r  U1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.576    14.998    U1/CLK100MHZ
    SLICE_X80Y130        FDCE                                         r  U1/q_reg[16]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X80Y130        FDCE (Setup_fdce_C_D)        0.109    15.348    U1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  7.681    

Slack (MET) :             7.694ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.732ns (73.346%)  route 0.629ns (26.654%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.690     5.292    U1/CLK100MHZ
    SLICE_X80Y126        FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDCE (Prop_fdce_C_Q)         0.518     5.810 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.629     6.440    U1/out[0]
    SLICE_X80Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.097 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    U1/q_reg[0]_i_1_n_0
    SLICE_X80Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.214    U1/q_reg[4]_i_1_n_0
    SLICE_X80Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.331    U1/q_reg[8]_i_1_n_0
    SLICE_X80Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.654 r  U1/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.654    U1/q_reg[12]_i_1_n_6
    SLICE_X80Y129        FDCE                                         r  U1/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.576    14.998    U1/CLK100MHZ
    SLICE_X80Y129        FDCE                                         r  U1/q_reg[13]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X80Y129        FDCE (Setup_fdce_C_D)        0.109    15.348    U1/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  7.694    

Slack (MET) :             7.702ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.724ns (73.255%)  route 0.629ns (26.745%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.690     5.292    U1/CLK100MHZ
    SLICE_X80Y126        FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDCE (Prop_fdce_C_Q)         0.518     5.810 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.629     6.440    U1/out[0]
    SLICE_X80Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.097 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    U1/q_reg[0]_i_1_n_0
    SLICE_X80Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.214    U1/q_reg[4]_i_1_n_0
    SLICE_X80Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.331    U1/q_reg[8]_i_1_n_0
    SLICE_X80Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.646 r  U1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.646    U1/q_reg[12]_i_1_n_4
    SLICE_X80Y129        FDCE                                         r  U1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.576    14.998    U1/CLK100MHZ
    SLICE_X80Y129        FDCE                                         r  U1/q_reg[15]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X80Y129        FDCE (Setup_fdce_C_D)        0.109    15.348    U1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  7.702    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.648ns (72.363%)  route 0.629ns (27.637%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.690     5.292    U1/CLK100MHZ
    SLICE_X80Y126        FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDCE (Prop_fdce_C_Q)         0.518     5.810 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.629     6.440    U1/out[0]
    SLICE_X80Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.097 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    U1/q_reg[0]_i_1_n_0
    SLICE_X80Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.214    U1/q_reg[4]_i_1_n_0
    SLICE_X80Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.331    U1/q_reg[8]_i_1_n_0
    SLICE_X80Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.570 r  U1/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.570    U1/q_reg[12]_i_1_n_5
    SLICE_X80Y129        FDCE                                         r  U1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.576    14.998    U1/CLK100MHZ
    SLICE_X80Y129        FDCE                                         r  U1/q_reg[14]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X80Y129        FDCE (Setup_fdce_C_D)        0.109    15.348    U1/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.798ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 1.628ns (72.118%)  route 0.629ns (27.882%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.690     5.292    U1/CLK100MHZ
    SLICE_X80Y126        FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDCE (Prop_fdce_C_Q)         0.518     5.810 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.629     6.440    U1/out[0]
    SLICE_X80Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.097 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    U1/q_reg[0]_i_1_n_0
    SLICE_X80Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.214    U1/q_reg[4]_i_1_n_0
    SLICE_X80Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.331    U1/q_reg[8]_i_1_n_0
    SLICE_X80Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.550 r  U1/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.550    U1/q_reg[12]_i_1_n_7
    SLICE_X80Y129        FDCE                                         r  U1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.576    14.998    U1/CLK100MHZ
    SLICE_X80Y129        FDCE                                         r  U1/q_reg[12]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X80Y129        FDCE (Setup_fdce_C_D)        0.109    15.348    U1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  7.798    

Slack (MET) :             7.810ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.615ns (71.956%)  route 0.629ns (28.044%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.690     5.292    U1/CLK100MHZ
    SLICE_X80Y126        FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDCE (Prop_fdce_C_Q)         0.518     5.810 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.629     6.440    U1/out[0]
    SLICE_X80Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.097 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    U1/q_reg[0]_i_1_n_0
    SLICE_X80Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.214    U1/q_reg[4]_i_1_n_0
    SLICE_X80Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.537 r  U1/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.537    U1/q_reg[8]_i_1_n_6
    SLICE_X80Y128        FDCE                                         r  U1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.575    14.997    U1/CLK100MHZ
    SLICE_X80Y128        FDCE                                         r  U1/q_reg[9]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X80Y128        FDCE (Setup_fdce_C_D)        0.109    15.347    U1/q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  7.810    

Slack (MET) :             7.818ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 1.607ns (71.856%)  route 0.629ns (28.144%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.690     5.292    U1/CLK100MHZ
    SLICE_X80Y126        FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDCE (Prop_fdce_C_Q)         0.518     5.810 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.629     6.440    U1/out[0]
    SLICE_X80Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.097 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    U1/q_reg[0]_i_1_n_0
    SLICE_X80Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.214    U1/q_reg[4]_i_1_n_0
    SLICE_X80Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.529 r  U1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.529    U1/q_reg[8]_i_1_n_4
    SLICE_X80Y128        FDCE                                         r  U1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.575    14.997    U1/CLK100MHZ
    SLICE_X80Y128        FDCE                                         r  U1/q_reg[11]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X80Y128        FDCE (Setup_fdce_C_D)        0.109    15.347    U1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  7.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U1/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.505    U1/CLK100MHZ
    SLICE_X80Y128        FDCE                                         r  U1/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y128        FDCE (Prop_fdce_C_Q)         0.164     1.669 r  U1/q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.784    U1/q_reg_n_0_[10]
    SLICE_X80Y128        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  U1/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    U1/q_reg[8]_i_1_n_5
    SLICE_X80Y128        FDCE                                         r  U1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     2.021    U1/CLK100MHZ
    SLICE_X80Y128        FDCE                                         r  U1/q_reg[10]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X80Y128        FDCE (Hold_fdce_C_D)         0.134     1.639    U1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U1/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.588     1.507    U1/CLK100MHZ
    SLICE_X80Y130        FDCE                                         r  U1/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y130        FDCE (Prop_fdce_C_Q)         0.164     1.671 r  U1/q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.786    U1/q_reg_n_0_[18]
    SLICE_X80Y130        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.896 r  U1/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    U1/q_reg[16]_i_1_n_5
    SLICE_X80Y130        FDCE                                         r  U1/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.857     2.023    U1/CLK100MHZ
    SLICE_X80Y130        FDCE                                         r  U1/q_reg[18]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X80Y130        FDCE (Hold_fdce_C_D)         0.134     1.641    U1/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.505    U1/CLK100MHZ
    SLICE_X80Y127        FDCE                                         r  U1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y127        FDCE (Prop_fdce_C_Q)         0.164     1.669 r  U1/q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.784    U1/q_reg_n_0_[6]
    SLICE_X80Y127        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  U1/q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    U1/q_reg[4]_i_1_n_5
    SLICE_X80Y127        FDCE                                         r  U1/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     2.020    U1/CLK100MHZ
    SLICE_X80Y127        FDCE                                         r  U1/q_reg[6]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X80Y127        FDCE (Hold_fdce_C_D)         0.134     1.639    U1/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U1/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.587     1.506    U1/CLK100MHZ
    SLICE_X80Y129        FDCE                                         r  U1/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y129        FDCE (Prop_fdce_C_Q)         0.164     1.670 r  U1/q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.785    U1/q_reg_n_0_[14]
    SLICE_X80Y129        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.895 r  U1/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    U1/q_reg[12]_i_1_n_5
    SLICE_X80Y129        FDCE                                         r  U1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     2.022    U1/CLK100MHZ
    SLICE_X80Y129        FDCE                                         r  U1/q_reg[14]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X80Y129        FDCE (Hold_fdce_C_D)         0.134     1.640    U1/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 U1/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.505    U1/CLK100MHZ
    SLICE_X80Y128        FDCE                                         r  U1/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y128        FDCE (Prop_fdce_C_Q)         0.164     1.669 r  U1/q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.784    U1/q_reg_n_0_[10]
    SLICE_X80Y128        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.930 r  U1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.930    U1/q_reg[8]_i_1_n_4
    SLICE_X80Y128        FDCE                                         r  U1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     2.021    U1/CLK100MHZ
    SLICE_X80Y128        FDCE                                         r  U1/q_reg[11]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X80Y128        FDCE (Hold_fdce_C_D)         0.134     1.639    U1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 U1/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.587     1.506    U1/CLK100MHZ
    SLICE_X80Y129        FDCE                                         r  U1/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y129        FDCE (Prop_fdce_C_Q)         0.164     1.670 r  U1/q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.785    U1/q_reg_n_0_[14]
    SLICE_X80Y129        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.931 r  U1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.931    U1/q_reg[12]_i_1_n_4
    SLICE_X80Y129        FDCE                                         r  U1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     2.022    U1/CLK100MHZ
    SLICE_X80Y129        FDCE                                         r  U1/q_reg[15]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X80Y129        FDCE (Hold_fdce_C_D)         0.134     1.640    U1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 U1/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.588     1.507    U1/CLK100MHZ
    SLICE_X80Y130        FDCE                                         r  U1/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y130        FDCE (Prop_fdce_C_Q)         0.164     1.671 r  U1/q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.786    U1/q_reg_n_0_[18]
    SLICE_X80Y130        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.932 r  U1/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.932    U1/q_reg[16]_i_1_n_4
    SLICE_X80Y130        FDCE                                         r  U1/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.857     2.023    U1/CLK100MHZ
    SLICE_X80Y130        FDCE                                         r  U1/q_reg[19]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X80Y130        FDCE (Hold_fdce_C_D)         0.134     1.641    U1/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 U1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.505    U1/CLK100MHZ
    SLICE_X80Y127        FDCE                                         r  U1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y127        FDCE (Prop_fdce_C_Q)         0.164     1.669 r  U1/q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.784    U1/q_reg_n_0_[6]
    SLICE_X80Y127        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.930 r  U1/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.930    U1/q_reg[4]_i_1_n_4
    SLICE_X80Y127        FDCE                                         r  U1/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     2.020    U1/CLK100MHZ
    SLICE_X80Y127        FDCE                                         r  U1/q_reg[7]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X80Y127        FDCE (Hold_fdce_C_D)         0.134     1.639    U1/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 U1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.503    U1/CLK100MHZ
    SLICE_X80Y126        FDCE                                         r  U1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDCE (Prop_fdce_C_Q)         0.164     1.667 f  U1/q_reg[0]/Q
                         net (fo=1, routed)           0.163     1.831    U1/q_reg_n_0_[0]
    SLICE_X80Y126        LUT1 (Prop_lut1_I0_O)        0.045     1.876 r  U1/q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.876    U1/q[0]_i_2_n_0
    SLICE_X80Y126        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.946 r  U1/q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    U1/q_reg[0]_i_1_n_7
    SLICE_X80Y126        FDCE                                         r  U1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.852     2.018    U1/CLK100MHZ
    SLICE_X80Y126        FDCE                                         r  U1/q_reg[0]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X80Y126        FDCE (Hold_fdce_C_D)         0.134     1.637    U1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 U1/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.587     1.506    U1/CLK100MHZ
    SLICE_X80Y129        FDCE                                         r  U1/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y129        FDCE (Prop_fdce_C_Q)         0.164     1.670 r  U1/q_reg[12]/Q
                         net (fo=1, routed)           0.170     1.841    U1/q_reg_n_0_[12]
    SLICE_X80Y129        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.956 r  U1/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.956    U1/q_reg[12]_i_1_n_7
    SLICE_X80Y129        FDCE                                         r  U1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     2.022    U1/CLK100MHZ
    SLICE_X80Y129        FDCE                                         r  U1/q_reg[12]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X80Y129        FDCE (Hold_fdce_C_D)         0.134     1.640    U1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X80Y126   U1/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X80Y128   U1/q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X80Y128   U1/q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X80Y129   U1/q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X80Y129   U1/q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X80Y129   U1/q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X80Y129   U1/q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X80Y130   U1/q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X80Y130   U1/q_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y126   U1/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y128   U1/q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y128   U1/q_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y126   U1/q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y126   U1/q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y126   U1/q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y127   U1/q_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y127   U1/q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y127   U1/q_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y127   U1/q_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y128   U1/q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y128   U1/q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y128   U1/q_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y128   U1/q_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y126   U1/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y126   U1/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y128   U1/q_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y128   U1/q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y129   U1/q_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y129   U1/q_reg[12]/C



