This module contains a very efficient and versatile FIFO implementation in VHDL.
Supports both synchronous (one clock) and asynchronous (two clock) operations.
