INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/project_1/project_1.tmp/cfnn_ip_v1_0_project/CFNN_IP_v1_0_project.gen/sources_1/ip/df_output_buffer/sim/df_output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module df_output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/project_1/project_1.tmp/cfnn_ip_v1_0_project/CFNN_IP_v1_0_project.gen/sources_1/ip/fr_feature_map_buffer/sim/fr_feature_map_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fr_feature_map_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/project_1/project_1.tmp/cfnn_ip_v1_0_project/CFNN_IP_v1_0_project.gen/sources_1/ip/fc_feature_map_buffer/sim/fc_feature_map_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_feature_map_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/project_1/project_1.tmp/cfnn_ip_v1_0_project/CFNN_IP_v1_0_project.gen/sources_1/ip/bn_feature_map_buffer/sim/bn_feature_map_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bn_feature_map_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/project_1/project_1.tmp/cfnn_ip_v1_0_project/CFNN_IP_v1_0_project.gen/sources_1/ip/mp_feature_map_buffer/sim/mp_feature_map_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_feature_map_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/project_1/project_1.tmp/cfnn_ip_v1_0_project/CFNN_IP_v1_0_project.gen/sources_1/ip/conv_feature_map_buffer/sim/conv_feature_map_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_feature_map_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/project_1/project_1.tmp/cfnn_ip_v1_0_project/CFNN_IP_v1_0_project.gen/sources_1/ip/input_signal/sim/input_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/CFNN_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFNN_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/batch_normalization_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module batch_normalization_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/bn_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bn_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/bn_processing_element.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bn_processing_element
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/bn_weights_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bn_weights_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/conv_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/conv_processing_element.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_processing_element
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/conv_weights_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_weights_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/convolutional_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolutional_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/defuzzy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defuzzy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/df_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module df_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/df_processing_element.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module df_processing_element
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/df_weights_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module df_weights_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/fc_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/fc_processing_element.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_processing_element
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/fc_weights_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_weights_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/fr_exp_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fr_exp_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/fr_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fr_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/fr_processing_element.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fr_processing_element
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/fr_weights_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fr_weights_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/fully_connected_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fully_connected_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/fuzzy_rule_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fuzzy_rule_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/max_pooling_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_pooling_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/mp_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sources_1/new/mp_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_max
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Zedboard/1DCFNN/1DCFNN/1DCFNN.srcs/sim_1/new/CFNN_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFNN_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Zedboard/1DCFNN/project_1/project_1.tmp/cfnn_ip_v1_0_project/CFNN_IP_v1_0_project.gen/sources_1/ip/df_mult/sim/df_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'df_mult'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Zedboard/1DCFNN/project_1/project_1.tmp/cfnn_ip_v1_0_project/CFNN_IP_v1_0_project.gen/sources_1/ip/fc_mult/sim/fc_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fc_mult'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Zedboard/1DCFNN/project_1/project_1.tmp/cfnn_ip_v1_0_project/CFNN_IP_v1_0_project.gen/sources_1/ip/bn_mult/sim/bn_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bn_mult'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Zedboard/1DCFNN/project_1/project_1.tmp/cfnn_ip_v1_0_project/CFNN_IP_v1_0_project.gen/sources_1/ip/conv_mult/sim/conv_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_mult'
