// Seed: 2683478440
module module_0 ();
  wand id_1 = 1'b0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input wor id_2,
    input wand id_3,
    output tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    input wand id_7,
    input wand id_8,
    input supply0 id_9,
    input wor id_10,
    input wor id_11,
    output logic id_12,
    input wire id_13,
    input tri1 id_14,
    output tri1 id_15,
    output tri id_16,
    output tri0 id_17,
    output supply0 id_18,
    output wor id_19,
    input wor id_20,
    output tri0 id_21,
    input supply0 id_22,
    input tri id_23,
    output tri0 id_24,
    input supply0 id_25,
    input supply1 id_26,
    input supply0 id_27,
    output supply0 id_28
);
  always id_12 = #id_30 id_6 - id_0;
  module_0();
endmodule
