// Seed: 1026252829
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2
);
  reg id_4 = (-1);
  assign id_4 = id_4;
  bit id_5 = id_1;
  always @(*) begin : LABEL_0
    id_4 = -1;
    id_5 <= -1;
    id_5 <= 1;
  end
  assign module_1.id_1 = 0;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd28
) (
    input supply1 id_0,
    output tri id_1,
    input tri _id_2
);
  logic [(  -1  ) : id_2] id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
endmodule
