
Started : "Simulate Behavioral Model".

Determining files marked for global include in the design...
Running fuse...
Command Line: fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/RISC-V1/testbench_isim_beh.exe -prj /home/ise/RISC-V1/testbench_beh.prj work.testbench work.glbl {}
Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/RISC-V1/testbench_isim_beh.exe -prj /home/ise/RISC-V1/testbench_beh.prj work.testbench work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/RISC-V1/../Downloads/RISC-V/testbench.v" into library work
ERROR:HDLCompiler:1654 - "/home/ise/RISC-V1/../Downloads/RISC-V/testbench.v" Line 8: Instantiating <uut> from unknown module <PROCESSOR>
ERROR:HDLCompiler:69 - "/home/ise/RISC-V1/../Downloads/RISC-V/testbench.v" Line 24: <uut.DATAPATH.reg_file_module.reg_memory[6]> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/RISC-V1/../Downloads/RISC-V/testbench.v" Line 25: <uut.DATAPATH.reg_file_module.reg_memory[7]> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/RISC-V1/../Downloads/RISC-V/testbench.v" Line 26: <uut.DATAPATH.reg_file_module.reg_memory[5]> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/RISC-V1/../Downloads/RISC-V/testbench.v" Line 27: <uut.DATAPATH.reg_file_module.reg_memory[28]> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/RISC-V1/../Downloads/RISC-V/testbench.v" Line 28: <uut.DATAPATH.reg_file_module.reg_memory[29]> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/RISC-V1/../Downloads/RISC-V/testbench.v" Line 29: <uut.DATAPATH.reg_file_module.reg_memory[30]> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/RISC-V1/../Downloads/RISC-V/testbench.v" Line 30: <uut.DATAPATH.reg_file_module.reg_memory[31]> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/RISC-V1/../Downloads/RISC-V/testbench.v" Line 31: <uut.DATAPATH.reg_file_module.reg_memory[17]> is not declared.
ERROR:Simulator:778 - Static elaboration of top level Verilog design unit(s) in library work failed
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration

Process "Simulate Behavioral Model" failed
