<stg><name>HLS_accel</name>


<trans_list>

<trans id="949" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="8" to="175">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="174" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="176" to="179">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="176" to="177">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="178" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_data_V), !map !50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_keep_V), !map !56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_strb_V), !map !60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_user_V), !map !64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_last_V), !map !68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_id_V), !map !72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_dest_V), !map !76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_STREAM_data_V), !map !80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_keep_V), !map !86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_strb_V), !map !90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_user_V), !map !94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_last_V), !map !98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %OUTPUT_STREAM_id_V), !map !102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i5* %OUTPUT_STREAM_dest_V), !map !106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:14  %a_0 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="a_0"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:15  %a_1 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:16  %a_2 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:17  %a_3 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
:18  %a_4 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
:19  %a_5 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="a_5"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
:20  %a_6 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="a_6"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:21  %a_7 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="a_7"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
:22  %a_8 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="a_8"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
:23  %a_9 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="a_9"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
:24  %a_10 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="a_10"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
:25  %a_11 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="a_11"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
:26  %a_12 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="a_12"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
:27  %a_13 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="a_13"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
:28  %a_14 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="a_14"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
:29  %a_15 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="a_15"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
:30  %b_0 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="b_0"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
:31  %b_1 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
:32  %b_2 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="b_2"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
:33  %b_3 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="b_3"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
:34  %b_4 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="b_4"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
:35  %b_5 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="b_5"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
:36  %b_6 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="b_6"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
:37  %b_7 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="b_7"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
:38  %b_8 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="b_8"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
:39  %b_9 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="b_9"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
:40  %b_10 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="b_10"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
:41  %b_11 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="b_11"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
:42  %b_12 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="b_12"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
:43  %b_13 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="b_13"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
:44  %b_14 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="b_14"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
:45  %b_15 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="b_15"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
:46  %out = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @HLS_accel_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str14, i32 0, i32 0, [12 x i8]* @p_str25, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_STREAM_data_V, i4* %OUTPUT_STREAM_keep_V, i4* %OUTPUT_STREAM_strb_V, i4* %OUTPUT_STREAM_user_V, i1* %OUTPUT_STREAM_last_V, i5* %OUTPUT_STREAM_id_V, i5* %OUTPUT_STREAM_dest_V, [5 x i8]* @p_str36, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V, [5 x i8]* @p_str36, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:51  br label %.preheader8.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader8.i:0  %indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader8.i:1  %i_0_i = phi i6 [ 0, %0 ], [ %tmp_1_mid2_v, %1 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader8.i:2  %j_0_i = phi i6 [ 0, %0 ], [ %j, %1 ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader8.i:3  %exitcond_flatten = icmp eq i11 %indvar_flatten, -1024

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader8.i:4  %indvar_flatten_next = add i11 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8.i:5  br i1 %exitcond_flatten, label %.preheader6.i.preheader, label %.preheader8.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader8.preheader.i:0  %i = add i6 1, %i_0_i

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader8.preheader.i:1  %exitcond4_i = icmp eq i6 %j_0_i, -32

]]></Node>
<StgValue><ssdm name="exitcond4_i"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader8.preheader.i:2  %j_0_i_mid2 = select i1 %exitcond4_i, i6 0, i6 %j_0_i

]]></Node>
<StgValue><ssdm name="j_0_i_mid2"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader8.preheader.i:3  %tmp_1_mid2_v = select i1 %exitcond4_i, i6 %i, i6 %i_0_i

]]></Node>
<StgValue><ssdm name="tmp_1_mid2_v"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.preheader.i:4  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader8.preheader.i:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5">
<![CDATA[
.preheader8.preheader.i:6  %empty_24 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="55">
<![CDATA[
.preheader8.preheader.i:7  %INPUT_STREAM_data_V_s = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_24, 0

]]></Node>
<StgValue><ssdm name="INPUT_STREAM_data_V_s"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
.preheader8.preheader.i:8  %ret = bitcast i32 %INPUT_STREAM_data_V_s to float

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader.i:9  %arrayNo_cast = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %j_0_i_mid2, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="6">
<![CDATA[
.preheader8.preheader.i:10  %tmp_2 = trunc i6 %j_0_i_mid2 to i1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader8.preheader.i:11  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %tmp_1_mid2_v, i1 %tmp_2)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="7">
<![CDATA[
.preheader8.preheader.i:12  %tmp_1 = zext i7 %tmp to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i:13  %a_0_addr = getelementptr [64 x float]* %a_0, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="a_0_addr"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i:14  %a_1_addr = getelementptr [64 x float]* %a_1, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="a_1_addr"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i:15  %a_2_addr = getelementptr [64 x float]* %a_2, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="a_2_addr"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i:16  %a_3_addr = getelementptr [64 x float]* %a_3, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="a_3_addr"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i:17  %a_4_addr = getelementptr [64 x float]* %a_4, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="a_4_addr"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i:18  %a_5_addr = getelementptr [64 x float]* %a_5, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="a_5_addr"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i:19  %a_6_addr = getelementptr [64 x float]* %a_6, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="a_6_addr"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i:20  %a_7_addr = getelementptr [64 x float]* %a_7, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="a_7_addr"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i:21  %a_8_addr = getelementptr [64 x float]* %a_8, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="a_8_addr"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i:22  %a_9_addr = getelementptr [64 x float]* %a_9, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="a_9_addr"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i:23  %a_10_addr = getelementptr [64 x float]* %a_10, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="a_10_addr"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i:24  %a_11_addr = getelementptr [64 x float]* %a_11, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="a_11_addr"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i:25  %a_12_addr = getelementptr [64 x float]* %a_12, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="a_12_addr"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i:26  %a_13_addr = getelementptr [64 x float]* %a_13, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="a_13_addr"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i:27  %a_14_addr = getelementptr [64 x float]* %a_14, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="a_14_addr"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i:28  %a_15_addr = getelementptr [64 x float]* %a_15, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="a_15_addr"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0">
<![CDATA[
.preheader8.preheader.i:29  switch i5 %arrayNo_cast, label %branch15 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch14:0  store float %ret, float* %a_14_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch13:0  store float %ret, float* %a_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch12:0  store float %ret, float* %a_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch11:0  store float %ret, float* %a_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch10:0  store float %ret, float* %a_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch9:0  store float %ret, float* %a_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch8:0  store float %ret, float* %a_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch7:0  store float %ret, float* %a_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch6:0  store float %ret, float* %a_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch5:0  store float %ret, float* %a_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch4:0  store float %ret, float* %a_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch3:0  store float %ret, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch2:0  store float %ret, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1:0  store float %ret, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch0:0  store float %ret, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="!0"/>
<literal name="arrayNo_cast" val="!1"/>
<literal name="arrayNo_cast" val="!2"/>
<literal name="arrayNo_cast" val="!3"/>
<literal name="arrayNo_cast" val="!4"/>
<literal name="arrayNo_cast" val="!5"/>
<literal name="arrayNo_cast" val="!6"/>
<literal name="arrayNo_cast" val="!7"/>
<literal name="arrayNo_cast" val="!8"/>
<literal name="arrayNo_cast" val="!9"/>
<literal name="arrayNo_cast" val="!10"/>
<literal name="arrayNo_cast" val="!11"/>
<literal name="arrayNo_cast" val="!12"/>
<literal name="arrayNo_cast" val="!13"/>
<literal name="arrayNo_cast" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch15:0  store float %ret, float* %a_15_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="!0"/>
<literal name="arrayNo_cast" val="!1"/>
<literal name="arrayNo_cast" val="!2"/>
<literal name="arrayNo_cast" val="!3"/>
<literal name="arrayNo_cast" val="!4"/>
<literal name="arrayNo_cast" val="!5"/>
<literal name="arrayNo_cast" val="!6"/>
<literal name="arrayNo_cast" val="!7"/>
<literal name="arrayNo_cast" val="!8"/>
<literal name="arrayNo_cast" val="!9"/>
<literal name="arrayNo_cast" val="!10"/>
<literal name="arrayNo_cast" val="!11"/>
<literal name="arrayNo_cast" val="!12"/>
<literal name="arrayNo_cast" val="!13"/>
<literal name="arrayNo_cast" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %j = add i6 %j_0_i_mid2, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader8.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.i.preheader:0  br label %.preheader6.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader6.i:0  %indvar_flatten6 = phi i11 [ %indvar_flatten_next7, %2 ], [ 0, %.preheader6.i.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader6.i:1  %i1_0_i = phi i6 [ %arrayNo1_cast_mid2_v, %2 ], [ 0, %.preheader6.i.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_i"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader6.i:2  %j2_0_i = phi i6 [ %j_1, %2 ], [ 0, %.preheader6.i.preheader ]

]]></Node>
<StgValue><ssdm name="j2_0_i"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader6.i:3  %exitcond_flatten8 = icmp eq i11 %indvar_flatten6, -1024

]]></Node>
<StgValue><ssdm name="exitcond_flatten8"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader6.i:4  %indvar_flatten_next7 = add i11 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.i:5  br i1 %exitcond_flatten8, label %.preheader.preheader, label %.preheader7.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7.i:0  %i_1 = add i6 1, %i1_0_i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7.i:1  %exitcond2_i = icmp eq i6 %j2_0_i, -32

]]></Node>
<StgValue><ssdm name="exitcond2_i"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader7.i:2  %j2_0_i_mid2 = select i1 %exitcond2_i, i6 0, i6 %j2_0_i

]]></Node>
<StgValue><ssdm name="j2_0_i_mid2"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader7.i:3  %arrayNo1_cast_mid2_v = select i1 %exitcond2_i, i6 %i_1, i6 %i1_0_i

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7.i:4  %arrayNo1_cast_mid2 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %arrayNo1_cast_mid2_v, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7.i:5  %tmp_4 = shl i6 %arrayNo1_cast_mid2_v, 5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="6">
<![CDATA[
.preheader7.i:6  %tmp_8_cast = zext i6 %tmp_4 to i7

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.i:7  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader7.i:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5">
<![CDATA[
.preheader7.i:9  %empty_26 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="55">
<![CDATA[
.preheader7.i:10  %INPUT_STREAM_data_V_1 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_26, 0

]]></Node>
<StgValue><ssdm name="INPUT_STREAM_data_V_1"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.i:11  %ret_1 = bitcast i32 %INPUT_STREAM_data_V_1 to float

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="6">
<![CDATA[
.preheader7.i:12  %tmp_6_cast = zext i6 %j2_0_i_mid2 to i7

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.i:13  %tmp_9 = add i7 %tmp_8_cast, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="7">
<![CDATA[
.preheader7.i:14  %tmp_9_cast = zext i7 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.i:15  %b_0_addr = getelementptr [64 x float]* %b_0, i64 0, i64 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="b_0_addr"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.i:16  %b_1_addr = getelementptr [64 x float]* %b_1, i64 0, i64 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="b_1_addr"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.i:17  %b_2_addr = getelementptr [64 x float]* %b_2, i64 0, i64 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="b_2_addr"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.i:18  %b_3_addr = getelementptr [64 x float]* %b_3, i64 0, i64 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="b_3_addr"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.i:19  %b_4_addr = getelementptr [64 x float]* %b_4, i64 0, i64 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="b_4_addr"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.i:20  %b_5_addr = getelementptr [64 x float]* %b_5, i64 0, i64 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="b_5_addr"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.i:21  %b_6_addr = getelementptr [64 x float]* %b_6, i64 0, i64 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="b_6_addr"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.i:22  %b_7_addr = getelementptr [64 x float]* %b_7, i64 0, i64 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="b_7_addr"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.i:23  %b_8_addr = getelementptr [64 x float]* %b_8, i64 0, i64 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="b_8_addr"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.i:24  %b_9_addr = getelementptr [64 x float]* %b_9, i64 0, i64 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="b_9_addr"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.i:25  %b_10_addr = getelementptr [64 x float]* %b_10, i64 0, i64 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="b_10_addr"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.i:26  %b_11_addr = getelementptr [64 x float]* %b_11, i64 0, i64 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="b_11_addr"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.i:27  %b_12_addr = getelementptr [64 x float]* %b_12, i64 0, i64 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="b_12_addr"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.i:28  %b_13_addr = getelementptr [64 x float]* %b_13, i64 0, i64 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="b_13_addr"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.i:29  %b_14_addr = getelementptr [64 x float]* %b_14, i64 0, i64 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="b_14_addr"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.i:30  %b_15_addr = getelementptr [64 x float]* %b_15, i64 0, i64 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="b_15_addr"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0">
<![CDATA[
.preheader7.i:31  switch i5 %arrayNo1_cast_mid2, label %branch31 [
    i5 0, label %branch16
    i5 1, label %branch17
    i5 2, label %branch18
    i5 3, label %branch19
    i5 4, label %branch20
    i5 5, label %branch21
    i5 6, label %branch22
    i5 7, label %branch23
    i5 8, label %branch24
    i5 9, label %branch25
    i5 10, label %branch26
    i5 11, label %branch27
    i5 12, label %branch28
    i5 13, label %branch29
    i5 14, label %branch30
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch30:0  store float %ret_1, float* %b_14_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch29:0  store float %ret_1, float* %b_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch28:0  store float %ret_1, float* %b_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch27:0  store float %ret_1, float* %b_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch26:0  store float %ret_1, float* %b_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch25:0  store float %ret_1, float* %b_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch24:0  store float %ret_1, float* %b_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch23:0  store float %ret_1, float* %b_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch22:0  store float %ret_1, float* %b_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch21:0  store float %ret_1, float* %b_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch20:0  store float %ret_1, float* %b_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch19:0  store float %ret_1, float* %b_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch18:0  store float %ret_1, float* %b_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch17:0  store float %ret_1, float* %b_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch16:0  store float %ret_1, float* %b_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="!0"/>
<literal name="arrayNo1_cast_mid2" val="!1"/>
<literal name="arrayNo1_cast_mid2" val="!2"/>
<literal name="arrayNo1_cast_mid2" val="!3"/>
<literal name="arrayNo1_cast_mid2" val="!4"/>
<literal name="arrayNo1_cast_mid2" val="!5"/>
<literal name="arrayNo1_cast_mid2" val="!6"/>
<literal name="arrayNo1_cast_mid2" val="!7"/>
<literal name="arrayNo1_cast_mid2" val="!8"/>
<literal name="arrayNo1_cast_mid2" val="!9"/>
<literal name="arrayNo1_cast_mid2" val="!10"/>
<literal name="arrayNo1_cast_mid2" val="!11"/>
<literal name="arrayNo1_cast_mid2" val="!12"/>
<literal name="arrayNo1_cast_mid2" val="!13"/>
<literal name="arrayNo1_cast_mid2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch31:0  store float %ret_1, float* %b_15_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="arrayNo1_cast_mid2" val="!0"/>
<literal name="arrayNo1_cast_mid2" val="!1"/>
<literal name="arrayNo1_cast_mid2" val="!2"/>
<literal name="arrayNo1_cast_mid2" val="!3"/>
<literal name="arrayNo1_cast_mid2" val="!4"/>
<literal name="arrayNo1_cast_mid2" val="!5"/>
<literal name="arrayNo1_cast_mid2" val="!6"/>
<literal name="arrayNo1_cast_mid2" val="!7"/>
<literal name="arrayNo1_cast_mid2" val="!8"/>
<literal name="arrayNo1_cast_mid2" val="!9"/>
<literal name="arrayNo1_cast_mid2" val="!10"/>
<literal name="arrayNo1_cast_mid2" val="!11"/>
<literal name="arrayNo1_cast_mid2" val="!12"/>
<literal name="arrayNo1_cast_mid2" val="!13"/>
<literal name="arrayNo1_cast_mid2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %j_1 = add i6 %j2_0_i_mid2, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader6.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:0  %i_0_i_i = phi i6 [ %i_2, %.preheader.loopexit ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %exitcond4_i_i = icmp eq i6 %i_0_i_i, -32

]]></Node>
<StgValue><ssdm name="exitcond4_i_i"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3  %i_2 = add i6 %i_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond4_i_i, label %.preheader.i.i.preheader, label %.preheader6.preheader.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader6.preheader.i.i:0  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i_0_i_i, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="11">
<![CDATA[
.preheader6.preheader.i.i:1  %tmp_16_cast = zext i11 %tmp_s to i12

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader.i.i:2  br label %.preheader6.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.preheader:0  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader6.i.i:0  %j_0_i_i = phi i6 [ %j_2, %3 ], [ 0, %.preheader6.preheader.i.i ]

]]></Node>
<StgValue><ssdm name="j_0_i_i"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader6.i.i:1  %exitcond3_i_i = icmp eq i6 %j_0_i_i, -32

]]></Node>
<StgValue><ssdm name="exitcond3_i_i"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6.i.i:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader6.i.i:3  %j_2 = add i6 %j_0_i_i, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.i.i:4  br i1 %exitcond3_i_i, label %.preheader.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="6">
<![CDATA[
:0  %tmp_cast = zext i6 %j_0_i_i to i12

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_21 = add i12 %tmp_16_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_29_cast = zext i12 %tmp_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %out_addr = getelementptr [1024 x float]* %out, i64 0, i64 %tmp_29_cast

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float 0.000000e+00, float* %out_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader6.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
.preheader.loopexit:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader.i.i:0  %indvar_flatten1 = phi i11 [ %indvar_flatten_next1, %.preheader5.i.i ], [ 0, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader.i.i:1  %i1_0_i_i = phi i6 [ %p_v, %.preheader5.i.i ], [ 0, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_i_i"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader.i.i:2  %j2_0_i_i = phi i6 [ %j_4, %.preheader5.i.i ], [ 0, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="j2_0_i_i"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader.i.i:3  %tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i1_0_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i.i:4  %tmp_8 = or i7 %tmp_6, 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader.i.i:5  %tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_8)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i.i:6  %exitcond_flatten1 = icmp eq i11 %indvar_flatten1, -1024

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i.i:7  %indvar_flatten_next1 = add i11 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:8  br i1 %exitcond_flatten1, label %.preheader.i.preheader, label %.preheader5.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5.i.i:0  %i_3 = add i6 %i1_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5.i.i:1  %exitcond1_i_i = icmp eq i6 %j2_0_i_i, -32

]]></Node>
<StgValue><ssdm name="exitcond1_i_i"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader5.i.i:2  %j2_0_i_i_mid2 = select i1 %exitcond1_i_i, i6 0, i6 %j2_0_i_i

]]></Node>
<StgValue><ssdm name="j2_0_i_i_mid2"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader5.i.i:3  %tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.i.i:4  %tmp_16 = or i7 %tmp_15, 1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader5.i.i:5  %tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_16)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader5.i.i:6  %p_v = select i1 %exitcond1_i_i, i6 %i_3, i6 %i1_0_i_i

]]></Node>
<StgValue><ssdm name="p_v"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader5.i.i:9  %a_0_load_mid2_v = select i1 %exitcond1_i_i, i7 %tmp_15, i7 %tmp_6

]]></Node>
<StgValue><ssdm name="a_0_load_mid2_v"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.i.i:10  %a_0_load_mid2 = zext i7 %a_0_load_mid2_v to i64

]]></Node>
<StgValue><ssdm name="a_0_load_mid2"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:11  %a_0_addr_1 = getelementptr [64 x float]* %a_0, i64 0, i64 %a_0_load_mid2

]]></Node>
<StgValue><ssdm name="a_0_addr_1"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:12  %a_0_load = load float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:13  %a_0_load_1_mid2 = select i1 %exitcond1_i_i, i64 %tmp_17, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="a_0_load_1_mid2"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="6">
<![CDATA[
.preheader5.i.i:78  %tmp_10 = zext i6 %j2_0_i_i_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:81  %b_0_addr_1 = getelementptr [64 x float]* %b_0, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="b_0_addr_1"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:118  %b_0_load = load float* %b_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5.i.i:217  %j_4 = add i6 %j2_0_i_i_mid2, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="424" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:12  %a_0_load = load float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:118  %b_0_load = load float* %b_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="426" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:119  %tmp_11 = fmul float %a_0_load, %b_0_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="427" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:119  %tmp_11 = fmul float %a_0_load, %b_0_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="428" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader5.i.i:7  %tmp_18 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %p_v, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="11">
<![CDATA[
.preheader5.i.i:8  %tmp_26_cast = zext i11 %tmp_18 to i12

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="6">
<![CDATA[
.preheader5.i.i:79  %tmp_10_cast1 = zext i6 %j2_0_i_i_mid2 to i12

]]></Node>
<StgValue><ssdm name="tmp_10_cast1"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader5.i.i:115  %tmp_20 = add i12 %tmp_26_cast, %tmp_10_cast1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="12">
<![CDATA[
.preheader5.i.i:116  %tmp_28_cast = zext i12 %tmp_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:117  %out_addr_1 = getelementptr [1024 x float]* %out, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="out_addr_1"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:119  %tmp_11 = fmul float %a_0_load, %b_0_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="10">
<![CDATA[
.preheader5.i.i:120  %out_load = load float* %out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="out_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="436" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:14  %a_0_addr_2 = getelementptr [64 x float]* %a_0, i64 0, i64 %a_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="a_0_addr_2"/></StgValue>
</operation>

<operation id="437" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:15  %a_0_load_1 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_1"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="6">
<![CDATA[
.preheader5.i.i:80  %tmp_10_cast = zext i6 %j2_0_i_i_mid2 to i7

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.i.i:82  %tmp_19 = add i7 %tmp_10_cast, 32

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.i.i:83  %tmp_27_cast = zext i7 %tmp_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:84  %b_0_addr_2 = getelementptr [64 x float]* %b_0, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="b_0_addr_2"/></StgValue>
</operation>

<operation id="442" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:119  %tmp_11 = fmul float %a_0_load, %b_0_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="443" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="10">
<![CDATA[
.preheader5.i.i:120  %out_load = load float* %out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="out_load"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:122  %b_0_load_1 = load float* %b_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_0_load_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="445" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:15  %a_0_load_1 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_1"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:121  %tmp_12 = fadd float %out_load, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:122  %b_0_load_1 = load float* %b_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_0_load_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="448" st_id="15" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:121  %tmp_12 = fadd float %out_load, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="449" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:123  %tmp_17_1 = fmul float %a_0_load_1, %b_0_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="450" st_id="16" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:121  %tmp_12 = fadd float %out_load, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:123  %tmp_17_1 = fmul float %a_0_load_1, %b_0_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="452" st_id="17" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:121  %tmp_12 = fadd float %out_load, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="453" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:123  %tmp_17_1 = fmul float %a_0_load_1, %b_0_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="454" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:16  %a_1_addr_1 = getelementptr [64 x float]* %a_1, i64 0, i64 %a_0_load_mid2

]]></Node>
<StgValue><ssdm name="a_1_addr_1"/></StgValue>
</operation>

<operation id="455" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:17  %a_1_load = load float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="456" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:85  %b_1_addr_1 = getelementptr [64 x float]* %b_1, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="b_1_addr_1"/></StgValue>
</operation>

<operation id="457" st_id="18" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:121  %tmp_12 = fadd float %out_load, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="458" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:123  %tmp_17_1 = fmul float %a_0_load_1, %b_0_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="459" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:125  %b_1_load = load float* %b_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="460" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:17  %a_1_load = load float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="461" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:124  %tmp_18_1 = fadd float %tmp_12, %tmp_17_1

]]></Node>
<StgValue><ssdm name="tmp_18_1"/></StgValue>
</operation>

<operation id="462" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:125  %b_1_load = load float* %b_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="463" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:124  %tmp_18_1 = fadd float %tmp_12, %tmp_17_1

]]></Node>
<StgValue><ssdm name="tmp_18_1"/></StgValue>
</operation>

<operation id="464" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:126  %tmp_17_2 = fmul float %a_1_load, %b_1_load

]]></Node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="465" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:124  %tmp_18_1 = fadd float %tmp_12, %tmp_17_1

]]></Node>
<StgValue><ssdm name="tmp_18_1"/></StgValue>
</operation>

<operation id="466" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:126  %tmp_17_2 = fmul float %a_1_load, %b_1_load

]]></Node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="467" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:124  %tmp_18_1 = fadd float %tmp_12, %tmp_17_1

]]></Node>
<StgValue><ssdm name="tmp_18_1"/></StgValue>
</operation>

<operation id="468" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:126  %tmp_17_2 = fmul float %a_1_load, %b_1_load

]]></Node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="469" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:18  %a_1_addr_2 = getelementptr [64 x float]* %a_1, i64 0, i64 %a_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="a_1_addr_2"/></StgValue>
</operation>

<operation id="470" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:19  %a_1_load_1 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_1"/></StgValue>
</operation>

<operation id="471" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:86  %b_1_addr_2 = getelementptr [64 x float]* %b_1, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="b_1_addr_2"/></StgValue>
</operation>

<operation id="472" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:124  %tmp_18_1 = fadd float %tmp_12, %tmp_17_1

]]></Node>
<StgValue><ssdm name="tmp_18_1"/></StgValue>
</operation>

<operation id="473" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:126  %tmp_17_2 = fmul float %a_1_load, %b_1_load

]]></Node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="474" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:128  %b_1_load_1 = load float* %b_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_1_load_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="475" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:19  %a_1_load_1 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_1"/></StgValue>
</operation>

<operation id="476" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:127  %tmp_18_2 = fadd float %tmp_18_1, %tmp_17_2

]]></Node>
<StgValue><ssdm name="tmp_18_2"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:128  %b_1_load_1 = load float* %b_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_1_load_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="478" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:127  %tmp_18_2 = fadd float %tmp_18_1, %tmp_17_2

]]></Node>
<StgValue><ssdm name="tmp_18_2"/></StgValue>
</operation>

<operation id="479" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:129  %tmp_17_3 = fmul float %a_1_load_1, %b_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="480" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:127  %tmp_18_2 = fadd float %tmp_18_1, %tmp_17_2

]]></Node>
<StgValue><ssdm name="tmp_18_2"/></StgValue>
</operation>

<operation id="481" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:129  %tmp_17_3 = fmul float %a_1_load_1, %b_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="482" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:127  %tmp_18_2 = fadd float %tmp_18_1, %tmp_17_2

]]></Node>
<StgValue><ssdm name="tmp_18_2"/></StgValue>
</operation>

<operation id="483" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:129  %tmp_17_3 = fmul float %a_1_load_1, %b_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="484" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:20  %a_2_addr_1 = getelementptr [64 x float]* %a_2, i64 0, i64 %a_0_load_mid2

]]></Node>
<StgValue><ssdm name="a_2_addr_1"/></StgValue>
</operation>

<operation id="485" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:21  %a_2_load = load float* %a_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="486" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:87  %b_2_addr_1 = getelementptr [64 x float]* %b_2, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="b_2_addr_1"/></StgValue>
</operation>

<operation id="487" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:127  %tmp_18_2 = fadd float %tmp_18_1, %tmp_17_2

]]></Node>
<StgValue><ssdm name="tmp_18_2"/></StgValue>
</operation>

<operation id="488" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:129  %tmp_17_3 = fmul float %a_1_load_1, %b_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="489" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:131  %b_2_load = load float* %b_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="490" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:21  %a_2_load = load float* %a_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="491" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:130  %tmp_18_3 = fadd float %tmp_18_2, %tmp_17_3

]]></Node>
<StgValue><ssdm name="tmp_18_3"/></StgValue>
</operation>

<operation id="492" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:131  %b_2_load = load float* %b_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="493" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:130  %tmp_18_3 = fadd float %tmp_18_2, %tmp_17_3

]]></Node>
<StgValue><ssdm name="tmp_18_3"/></StgValue>
</operation>

<operation id="494" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:132  %tmp_17_4 = fmul float %a_2_load, %b_2_load

]]></Node>
<StgValue><ssdm name="tmp_17_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="495" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:130  %tmp_18_3 = fadd float %tmp_18_2, %tmp_17_3

]]></Node>
<StgValue><ssdm name="tmp_18_3"/></StgValue>
</operation>

<operation id="496" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:132  %tmp_17_4 = fmul float %a_2_load, %b_2_load

]]></Node>
<StgValue><ssdm name="tmp_17_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="497" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:130  %tmp_18_3 = fadd float %tmp_18_2, %tmp_17_3

]]></Node>
<StgValue><ssdm name="tmp_18_3"/></StgValue>
</operation>

<operation id="498" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:132  %tmp_17_4 = fmul float %a_2_load, %b_2_load

]]></Node>
<StgValue><ssdm name="tmp_17_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="499" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:22  %a_2_addr_2 = getelementptr [64 x float]* %a_2, i64 0, i64 %a_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="a_2_addr_2"/></StgValue>
</operation>

<operation id="500" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:23  %a_2_load_1 = load float* %a_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_2_load_1"/></StgValue>
</operation>

<operation id="501" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:88  %b_2_addr_2 = getelementptr [64 x float]* %b_2, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="b_2_addr_2"/></StgValue>
</operation>

<operation id="502" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:130  %tmp_18_3 = fadd float %tmp_18_2, %tmp_17_3

]]></Node>
<StgValue><ssdm name="tmp_18_3"/></StgValue>
</operation>

<operation id="503" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:132  %tmp_17_4 = fmul float %a_2_load, %b_2_load

]]></Node>
<StgValue><ssdm name="tmp_17_4"/></StgValue>
</operation>

<operation id="504" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:134  %b_2_load_1 = load float* %b_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_2_load_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="505" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:23  %a_2_load_1 = load float* %a_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_2_load_1"/></StgValue>
</operation>

<operation id="506" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:133  %tmp_18_4 = fadd float %tmp_18_3, %tmp_17_4

]]></Node>
<StgValue><ssdm name="tmp_18_4"/></StgValue>
</operation>

<operation id="507" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:134  %b_2_load_1 = load float* %b_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_2_load_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="508" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:133  %tmp_18_4 = fadd float %tmp_18_3, %tmp_17_4

]]></Node>
<StgValue><ssdm name="tmp_18_4"/></StgValue>
</operation>

<operation id="509" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:135  %tmp_17_5 = fmul float %a_2_load_1, %b_2_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="510" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:133  %tmp_18_4 = fadd float %tmp_18_3, %tmp_17_4

]]></Node>
<StgValue><ssdm name="tmp_18_4"/></StgValue>
</operation>

<operation id="511" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:135  %tmp_17_5 = fmul float %a_2_load_1, %b_2_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="512" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:133  %tmp_18_4 = fadd float %tmp_18_3, %tmp_17_4

]]></Node>
<StgValue><ssdm name="tmp_18_4"/></StgValue>
</operation>

<operation id="513" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:135  %tmp_17_5 = fmul float %a_2_load_1, %b_2_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="514" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:24  %a_3_addr_1 = getelementptr [64 x float]* %a_3, i64 0, i64 %a_0_load_mid2

]]></Node>
<StgValue><ssdm name="a_3_addr_1"/></StgValue>
</operation>

<operation id="515" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:25  %a_3_load = load float* %a_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="516" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:89  %b_3_addr_1 = getelementptr [64 x float]* %b_3, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="b_3_addr_1"/></StgValue>
</operation>

<operation id="517" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:133  %tmp_18_4 = fadd float %tmp_18_3, %tmp_17_4

]]></Node>
<StgValue><ssdm name="tmp_18_4"/></StgValue>
</operation>

<operation id="518" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:135  %tmp_17_5 = fmul float %a_2_load_1, %b_2_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_5"/></StgValue>
</operation>

<operation id="519" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:137  %b_3_load = load float* %b_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_3_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="520" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:25  %a_3_load = load float* %a_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="521" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:136  %tmp_18_5 = fadd float %tmp_18_4, %tmp_17_5

]]></Node>
<StgValue><ssdm name="tmp_18_5"/></StgValue>
</operation>

<operation id="522" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:137  %b_3_load = load float* %b_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_3_load"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="523" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:136  %tmp_18_5 = fadd float %tmp_18_4, %tmp_17_5

]]></Node>
<StgValue><ssdm name="tmp_18_5"/></StgValue>
</operation>

<operation id="524" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:138  %tmp_17_6 = fmul float %a_3_load, %b_3_load

]]></Node>
<StgValue><ssdm name="tmp_17_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="525" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:136  %tmp_18_5 = fadd float %tmp_18_4, %tmp_17_5

]]></Node>
<StgValue><ssdm name="tmp_18_5"/></StgValue>
</operation>

<operation id="526" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:138  %tmp_17_6 = fmul float %a_3_load, %b_3_load

]]></Node>
<StgValue><ssdm name="tmp_17_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="527" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:136  %tmp_18_5 = fadd float %tmp_18_4, %tmp_17_5

]]></Node>
<StgValue><ssdm name="tmp_18_5"/></StgValue>
</operation>

<operation id="528" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:138  %tmp_17_6 = fmul float %a_3_load, %b_3_load

]]></Node>
<StgValue><ssdm name="tmp_17_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="529" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:26  %a_3_addr_2 = getelementptr [64 x float]* %a_3, i64 0, i64 %a_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="a_3_addr_2"/></StgValue>
</operation>

<operation id="530" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:27  %a_3_load_1 = load float* %a_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_3_load_1"/></StgValue>
</operation>

<operation id="531" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:90  %b_3_addr_2 = getelementptr [64 x float]* %b_3, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="b_3_addr_2"/></StgValue>
</operation>

<operation id="532" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:136  %tmp_18_5 = fadd float %tmp_18_4, %tmp_17_5

]]></Node>
<StgValue><ssdm name="tmp_18_5"/></StgValue>
</operation>

<operation id="533" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:138  %tmp_17_6 = fmul float %a_3_load, %b_3_load

]]></Node>
<StgValue><ssdm name="tmp_17_6"/></StgValue>
</operation>

<operation id="534" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:140  %b_3_load_1 = load float* %b_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_3_load_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="535" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:27  %a_3_load_1 = load float* %a_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_3_load_1"/></StgValue>
</operation>

<operation id="536" st_id="44" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:139  %tmp_18_6 = fadd float %tmp_18_5, %tmp_17_6

]]></Node>
<StgValue><ssdm name="tmp_18_6"/></StgValue>
</operation>

<operation id="537" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:140  %b_3_load_1 = load float* %b_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_3_load_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="538" st_id="45" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:139  %tmp_18_6 = fadd float %tmp_18_5, %tmp_17_6

]]></Node>
<StgValue><ssdm name="tmp_18_6"/></StgValue>
</operation>

<operation id="539" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:141  %tmp_17_7 = fmul float %a_3_load_1, %b_3_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="540" st_id="46" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:139  %tmp_18_6 = fadd float %tmp_18_5, %tmp_17_6

]]></Node>
<StgValue><ssdm name="tmp_18_6"/></StgValue>
</operation>

<operation id="541" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:141  %tmp_17_7 = fmul float %a_3_load_1, %b_3_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="542" st_id="47" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:139  %tmp_18_6 = fadd float %tmp_18_5, %tmp_17_6

]]></Node>
<StgValue><ssdm name="tmp_18_6"/></StgValue>
</operation>

<operation id="543" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:141  %tmp_17_7 = fmul float %a_3_load_1, %b_3_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="544" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:28  %a_4_addr_1 = getelementptr [64 x float]* %a_4, i64 0, i64 %a_0_load_mid2

]]></Node>
<StgValue><ssdm name="a_4_addr_1"/></StgValue>
</operation>

<operation id="545" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:29  %a_4_load = load float* %a_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_4_load"/></StgValue>
</operation>

<operation id="546" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:91  %b_4_addr_1 = getelementptr [64 x float]* %b_4, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="b_4_addr_1"/></StgValue>
</operation>

<operation id="547" st_id="48" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:139  %tmp_18_6 = fadd float %tmp_18_5, %tmp_17_6

]]></Node>
<StgValue><ssdm name="tmp_18_6"/></StgValue>
</operation>

<operation id="548" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:141  %tmp_17_7 = fmul float %a_3_load_1, %b_3_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_7"/></StgValue>
</operation>

<operation id="549" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:143  %b_4_load = load float* %b_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_4_load"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="550" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:29  %a_4_load = load float* %a_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_4_load"/></StgValue>
</operation>

<operation id="551" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:142  %tmp_18_7 = fadd float %tmp_18_6, %tmp_17_7

]]></Node>
<StgValue><ssdm name="tmp_18_7"/></StgValue>
</operation>

<operation id="552" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:143  %b_4_load = load float* %b_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_4_load"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="553" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:142  %tmp_18_7 = fadd float %tmp_18_6, %tmp_17_7

]]></Node>
<StgValue><ssdm name="tmp_18_7"/></StgValue>
</operation>

<operation id="554" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:144  %tmp_17_8 = fmul float %a_4_load, %b_4_load

]]></Node>
<StgValue><ssdm name="tmp_17_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="555" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:142  %tmp_18_7 = fadd float %tmp_18_6, %tmp_17_7

]]></Node>
<StgValue><ssdm name="tmp_18_7"/></StgValue>
</operation>

<operation id="556" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:144  %tmp_17_8 = fmul float %a_4_load, %b_4_load

]]></Node>
<StgValue><ssdm name="tmp_17_8"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="557" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:142  %tmp_18_7 = fadd float %tmp_18_6, %tmp_17_7

]]></Node>
<StgValue><ssdm name="tmp_18_7"/></StgValue>
</operation>

<operation id="558" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:144  %tmp_17_8 = fmul float %a_4_load, %b_4_load

]]></Node>
<StgValue><ssdm name="tmp_17_8"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="559" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:30  %a_4_addr_2 = getelementptr [64 x float]* %a_4, i64 0, i64 %a_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="a_4_addr_2"/></StgValue>
</operation>

<operation id="560" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:31  %a_4_load_1 = load float* %a_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_4_load_1"/></StgValue>
</operation>

<operation id="561" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:92  %b_4_addr_2 = getelementptr [64 x float]* %b_4, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="b_4_addr_2"/></StgValue>
</operation>

<operation id="562" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:142  %tmp_18_7 = fadd float %tmp_18_6, %tmp_17_7

]]></Node>
<StgValue><ssdm name="tmp_18_7"/></StgValue>
</operation>

<operation id="563" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:144  %tmp_17_8 = fmul float %a_4_load, %b_4_load

]]></Node>
<StgValue><ssdm name="tmp_17_8"/></StgValue>
</operation>

<operation id="564" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:146  %b_4_load_1 = load float* %b_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_4_load_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="565" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:31  %a_4_load_1 = load float* %a_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_4_load_1"/></StgValue>
</operation>

<operation id="566" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:145  %tmp_18_8 = fadd float %tmp_18_7, %tmp_17_8

]]></Node>
<StgValue><ssdm name="tmp_18_8"/></StgValue>
</operation>

<operation id="567" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:146  %b_4_load_1 = load float* %b_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_4_load_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="568" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:145  %tmp_18_8 = fadd float %tmp_18_7, %tmp_17_8

]]></Node>
<StgValue><ssdm name="tmp_18_8"/></StgValue>
</operation>

<operation id="569" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:147  %tmp_17_9 = fmul float %a_4_load_1, %b_4_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="570" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:145  %tmp_18_8 = fadd float %tmp_18_7, %tmp_17_8

]]></Node>
<StgValue><ssdm name="tmp_18_8"/></StgValue>
</operation>

<operation id="571" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:147  %tmp_17_9 = fmul float %a_4_load_1, %b_4_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_9"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="572" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:145  %tmp_18_8 = fadd float %tmp_18_7, %tmp_17_8

]]></Node>
<StgValue><ssdm name="tmp_18_8"/></StgValue>
</operation>

<operation id="573" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:147  %tmp_17_9 = fmul float %a_4_load_1, %b_4_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_9"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="574" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:32  %a_5_addr_1 = getelementptr [64 x float]* %a_5, i64 0, i64 %a_0_load_mid2

]]></Node>
<StgValue><ssdm name="a_5_addr_1"/></StgValue>
</operation>

<operation id="575" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:33  %a_5_load = load float* %a_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_5_load"/></StgValue>
</operation>

<operation id="576" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:93  %b_5_addr_1 = getelementptr [64 x float]* %b_5, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="b_5_addr_1"/></StgValue>
</operation>

<operation id="577" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:145  %tmp_18_8 = fadd float %tmp_18_7, %tmp_17_8

]]></Node>
<StgValue><ssdm name="tmp_18_8"/></StgValue>
</operation>

<operation id="578" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:147  %tmp_17_9 = fmul float %a_4_load_1, %b_4_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_9"/></StgValue>
</operation>

<operation id="579" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:149  %b_5_load = load float* %b_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_5_load"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="580" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:33  %a_5_load = load float* %a_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_5_load"/></StgValue>
</operation>

<operation id="581" st_id="59" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:148  %tmp_18_9 = fadd float %tmp_18_8, %tmp_17_9

]]></Node>
<StgValue><ssdm name="tmp_18_9"/></StgValue>
</operation>

<operation id="582" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:149  %b_5_load = load float* %b_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_5_load"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="583" st_id="60" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:148  %tmp_18_9 = fadd float %tmp_18_8, %tmp_17_9

]]></Node>
<StgValue><ssdm name="tmp_18_9"/></StgValue>
</operation>

<operation id="584" st_id="60" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:150  %tmp_17_s = fmul float %a_5_load, %b_5_load

]]></Node>
<StgValue><ssdm name="tmp_17_s"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="585" st_id="61" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:148  %tmp_18_9 = fadd float %tmp_18_8, %tmp_17_9

]]></Node>
<StgValue><ssdm name="tmp_18_9"/></StgValue>
</operation>

<operation id="586" st_id="61" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:150  %tmp_17_s = fmul float %a_5_load, %b_5_load

]]></Node>
<StgValue><ssdm name="tmp_17_s"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="587" st_id="62" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:148  %tmp_18_9 = fadd float %tmp_18_8, %tmp_17_9

]]></Node>
<StgValue><ssdm name="tmp_18_9"/></StgValue>
</operation>

<operation id="588" st_id="62" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:150  %tmp_17_s = fmul float %a_5_load, %b_5_load

]]></Node>
<StgValue><ssdm name="tmp_17_s"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="589" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:34  %a_5_addr_2 = getelementptr [64 x float]* %a_5, i64 0, i64 %a_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="a_5_addr_2"/></StgValue>
</operation>

<operation id="590" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:35  %a_5_load_1 = load float* %a_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_5_load_1"/></StgValue>
</operation>

<operation id="591" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:94  %b_5_addr_2 = getelementptr [64 x float]* %b_5, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="b_5_addr_2"/></StgValue>
</operation>

<operation id="592" st_id="63" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:148  %tmp_18_9 = fadd float %tmp_18_8, %tmp_17_9

]]></Node>
<StgValue><ssdm name="tmp_18_9"/></StgValue>
</operation>

<operation id="593" st_id="63" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:150  %tmp_17_s = fmul float %a_5_load, %b_5_load

]]></Node>
<StgValue><ssdm name="tmp_17_s"/></StgValue>
</operation>

<operation id="594" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:152  %b_5_load_1 = load float* %b_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_5_load_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="595" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:35  %a_5_load_1 = load float* %a_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_5_load_1"/></StgValue>
</operation>

<operation id="596" st_id="64" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:151  %tmp_18_s = fadd float %tmp_18_9, %tmp_17_s

]]></Node>
<StgValue><ssdm name="tmp_18_s"/></StgValue>
</operation>

<operation id="597" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:152  %b_5_load_1 = load float* %b_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_5_load_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="598" st_id="65" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:151  %tmp_18_s = fadd float %tmp_18_9, %tmp_17_s

]]></Node>
<StgValue><ssdm name="tmp_18_s"/></StgValue>
</operation>

<operation id="599" st_id="65" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:153  %tmp_17_10 = fmul float %a_5_load_1, %b_5_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_10"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="600" st_id="66" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:151  %tmp_18_s = fadd float %tmp_18_9, %tmp_17_s

]]></Node>
<StgValue><ssdm name="tmp_18_s"/></StgValue>
</operation>

<operation id="601" st_id="66" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:153  %tmp_17_10 = fmul float %a_5_load_1, %b_5_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_10"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="602" st_id="67" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:151  %tmp_18_s = fadd float %tmp_18_9, %tmp_17_s

]]></Node>
<StgValue><ssdm name="tmp_18_s"/></StgValue>
</operation>

<operation id="603" st_id="67" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:153  %tmp_17_10 = fmul float %a_5_load_1, %b_5_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_10"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="604" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:36  %a_6_addr_1 = getelementptr [64 x float]* %a_6, i64 0, i64 %a_0_load_mid2

]]></Node>
<StgValue><ssdm name="a_6_addr_1"/></StgValue>
</operation>

<operation id="605" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:37  %a_6_load = load float* %a_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_6_load"/></StgValue>
</operation>

<operation id="606" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:95  %b_6_addr_1 = getelementptr [64 x float]* %b_6, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="b_6_addr_1"/></StgValue>
</operation>

<operation id="607" st_id="68" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:151  %tmp_18_s = fadd float %tmp_18_9, %tmp_17_s

]]></Node>
<StgValue><ssdm name="tmp_18_s"/></StgValue>
</operation>

<operation id="608" st_id="68" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:153  %tmp_17_10 = fmul float %a_5_load_1, %b_5_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_10"/></StgValue>
</operation>

<operation id="609" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:155  %b_6_load = load float* %b_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_6_load"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="610" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:37  %a_6_load = load float* %a_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_6_load"/></StgValue>
</operation>

<operation id="611" st_id="69" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:154  %tmp_18_10 = fadd float %tmp_18_s, %tmp_17_10

]]></Node>
<StgValue><ssdm name="tmp_18_10"/></StgValue>
</operation>

<operation id="612" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:155  %b_6_load = load float* %b_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_6_load"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="613" st_id="70" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:154  %tmp_18_10 = fadd float %tmp_18_s, %tmp_17_10

]]></Node>
<StgValue><ssdm name="tmp_18_10"/></StgValue>
</operation>

<operation id="614" st_id="70" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:156  %tmp_17_11 = fmul float %a_6_load, %b_6_load

]]></Node>
<StgValue><ssdm name="tmp_17_11"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="615" st_id="71" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:154  %tmp_18_10 = fadd float %tmp_18_s, %tmp_17_10

]]></Node>
<StgValue><ssdm name="tmp_18_10"/></StgValue>
</operation>

<operation id="616" st_id="71" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:156  %tmp_17_11 = fmul float %a_6_load, %b_6_load

]]></Node>
<StgValue><ssdm name="tmp_17_11"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="617" st_id="72" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:154  %tmp_18_10 = fadd float %tmp_18_s, %tmp_17_10

]]></Node>
<StgValue><ssdm name="tmp_18_10"/></StgValue>
</operation>

<operation id="618" st_id="72" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:156  %tmp_17_11 = fmul float %a_6_load, %b_6_load

]]></Node>
<StgValue><ssdm name="tmp_17_11"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="619" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:38  %a_6_addr_2 = getelementptr [64 x float]* %a_6, i64 0, i64 %a_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="a_6_addr_2"/></StgValue>
</operation>

<operation id="620" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:39  %a_6_load_1 = load float* %a_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_6_load_1"/></StgValue>
</operation>

<operation id="621" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:96  %b_6_addr_2 = getelementptr [64 x float]* %b_6, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="b_6_addr_2"/></StgValue>
</operation>

<operation id="622" st_id="73" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:154  %tmp_18_10 = fadd float %tmp_18_s, %tmp_17_10

]]></Node>
<StgValue><ssdm name="tmp_18_10"/></StgValue>
</operation>

<operation id="623" st_id="73" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:156  %tmp_17_11 = fmul float %a_6_load, %b_6_load

]]></Node>
<StgValue><ssdm name="tmp_17_11"/></StgValue>
</operation>

<operation id="624" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:158  %b_6_load_1 = load float* %b_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_6_load_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="625" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:39  %a_6_load_1 = load float* %a_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_6_load_1"/></StgValue>
</operation>

<operation id="626" st_id="74" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:157  %tmp_18_11 = fadd float %tmp_18_10, %tmp_17_11

]]></Node>
<StgValue><ssdm name="tmp_18_11"/></StgValue>
</operation>

<operation id="627" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:158  %b_6_load_1 = load float* %b_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_6_load_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="628" st_id="75" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:157  %tmp_18_11 = fadd float %tmp_18_10, %tmp_17_11

]]></Node>
<StgValue><ssdm name="tmp_18_11"/></StgValue>
</operation>

<operation id="629" st_id="75" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:159  %tmp_17_12 = fmul float %a_6_load_1, %b_6_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_12"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="630" st_id="76" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:157  %tmp_18_11 = fadd float %tmp_18_10, %tmp_17_11

]]></Node>
<StgValue><ssdm name="tmp_18_11"/></StgValue>
</operation>

<operation id="631" st_id="76" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:159  %tmp_17_12 = fmul float %a_6_load_1, %b_6_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_12"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="632" st_id="77" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:157  %tmp_18_11 = fadd float %tmp_18_10, %tmp_17_11

]]></Node>
<StgValue><ssdm name="tmp_18_11"/></StgValue>
</operation>

<operation id="633" st_id="77" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:159  %tmp_17_12 = fmul float %a_6_load_1, %b_6_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_12"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="634" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:40  %a_7_addr_1 = getelementptr [64 x float]* %a_7, i64 0, i64 %a_0_load_mid2

]]></Node>
<StgValue><ssdm name="a_7_addr_1"/></StgValue>
</operation>

<operation id="635" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:41  %a_7_load = load float* %a_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_7_load"/></StgValue>
</operation>

<operation id="636" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:97  %b_7_addr_1 = getelementptr [64 x float]* %b_7, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="b_7_addr_1"/></StgValue>
</operation>

<operation id="637" st_id="78" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:157  %tmp_18_11 = fadd float %tmp_18_10, %tmp_17_11

]]></Node>
<StgValue><ssdm name="tmp_18_11"/></StgValue>
</operation>

<operation id="638" st_id="78" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:159  %tmp_17_12 = fmul float %a_6_load_1, %b_6_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_12"/></StgValue>
</operation>

<operation id="639" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:161  %b_7_load = load float* %b_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_7_load"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="640" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:41  %a_7_load = load float* %a_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_7_load"/></StgValue>
</operation>

<operation id="641" st_id="79" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:160  %tmp_18_12 = fadd float %tmp_18_11, %tmp_17_12

]]></Node>
<StgValue><ssdm name="tmp_18_12"/></StgValue>
</operation>

<operation id="642" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:161  %b_7_load = load float* %b_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_7_load"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="643" st_id="80" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:160  %tmp_18_12 = fadd float %tmp_18_11, %tmp_17_12

]]></Node>
<StgValue><ssdm name="tmp_18_12"/></StgValue>
</operation>

<operation id="644" st_id="80" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:162  %tmp_17_13 = fmul float %a_7_load, %b_7_load

]]></Node>
<StgValue><ssdm name="tmp_17_13"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="645" st_id="81" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:160  %tmp_18_12 = fadd float %tmp_18_11, %tmp_17_12

]]></Node>
<StgValue><ssdm name="tmp_18_12"/></StgValue>
</operation>

<operation id="646" st_id="81" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:162  %tmp_17_13 = fmul float %a_7_load, %b_7_load

]]></Node>
<StgValue><ssdm name="tmp_17_13"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="647" st_id="82" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:160  %tmp_18_12 = fadd float %tmp_18_11, %tmp_17_12

]]></Node>
<StgValue><ssdm name="tmp_18_12"/></StgValue>
</operation>

<operation id="648" st_id="82" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:162  %tmp_17_13 = fmul float %a_7_load, %b_7_load

]]></Node>
<StgValue><ssdm name="tmp_17_13"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="649" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:42  %a_7_addr_2 = getelementptr [64 x float]* %a_7, i64 0, i64 %a_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="a_7_addr_2"/></StgValue>
</operation>

<operation id="650" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:43  %a_7_load_1 = load float* %a_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_7_load_1"/></StgValue>
</operation>

<operation id="651" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:98  %b_7_addr_2 = getelementptr [64 x float]* %b_7, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="b_7_addr_2"/></StgValue>
</operation>

<operation id="652" st_id="83" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:160  %tmp_18_12 = fadd float %tmp_18_11, %tmp_17_12

]]></Node>
<StgValue><ssdm name="tmp_18_12"/></StgValue>
</operation>

<operation id="653" st_id="83" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:162  %tmp_17_13 = fmul float %a_7_load, %b_7_load

]]></Node>
<StgValue><ssdm name="tmp_17_13"/></StgValue>
</operation>

<operation id="654" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:164  %b_7_load_1 = load float* %b_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_7_load_1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="655" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:43  %a_7_load_1 = load float* %a_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_7_load_1"/></StgValue>
</operation>

<operation id="656" st_id="84" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:163  %tmp_18_13 = fadd float %tmp_18_12, %tmp_17_13

]]></Node>
<StgValue><ssdm name="tmp_18_13"/></StgValue>
</operation>

<operation id="657" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:164  %b_7_load_1 = load float* %b_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_7_load_1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="658" st_id="85" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:163  %tmp_18_13 = fadd float %tmp_18_12, %tmp_17_13

]]></Node>
<StgValue><ssdm name="tmp_18_13"/></StgValue>
</operation>

<operation id="659" st_id="85" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:165  %tmp_17_14 = fmul float %a_7_load_1, %b_7_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_14"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="660" st_id="86" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:163  %tmp_18_13 = fadd float %tmp_18_12, %tmp_17_13

]]></Node>
<StgValue><ssdm name="tmp_18_13"/></StgValue>
</operation>

<operation id="661" st_id="86" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:165  %tmp_17_14 = fmul float %a_7_load_1, %b_7_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_14"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="662" st_id="87" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:163  %tmp_18_13 = fadd float %tmp_18_12, %tmp_17_13

]]></Node>
<StgValue><ssdm name="tmp_18_13"/></StgValue>
</operation>

<operation id="663" st_id="87" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:165  %tmp_17_14 = fmul float %a_7_load_1, %b_7_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_14"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="664" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:44  %a_8_addr_1 = getelementptr [64 x float]* %a_8, i64 0, i64 %a_0_load_mid2

]]></Node>
<StgValue><ssdm name="a_8_addr_1"/></StgValue>
</operation>

<operation id="665" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:45  %a_8_load = load float* %a_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_8_load"/></StgValue>
</operation>

<operation id="666" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:99  %b_8_addr_1 = getelementptr [64 x float]* %b_8, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="b_8_addr_1"/></StgValue>
</operation>

<operation id="667" st_id="88" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:163  %tmp_18_13 = fadd float %tmp_18_12, %tmp_17_13

]]></Node>
<StgValue><ssdm name="tmp_18_13"/></StgValue>
</operation>

<operation id="668" st_id="88" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:165  %tmp_17_14 = fmul float %a_7_load_1, %b_7_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_14"/></StgValue>
</operation>

<operation id="669" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:167  %b_8_load = load float* %b_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_8_load"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="670" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:45  %a_8_load = load float* %a_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_8_load"/></StgValue>
</operation>

<operation id="671" st_id="89" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:166  %tmp_18_14 = fadd float %tmp_18_13, %tmp_17_14

]]></Node>
<StgValue><ssdm name="tmp_18_14"/></StgValue>
</operation>

<operation id="672" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:167  %b_8_load = load float* %b_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_8_load"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="673" st_id="90" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:166  %tmp_18_14 = fadd float %tmp_18_13, %tmp_17_14

]]></Node>
<StgValue><ssdm name="tmp_18_14"/></StgValue>
</operation>

<operation id="674" st_id="90" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:168  %tmp_17_15 = fmul float %a_8_load, %b_8_load

]]></Node>
<StgValue><ssdm name="tmp_17_15"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="675" st_id="91" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:166  %tmp_18_14 = fadd float %tmp_18_13, %tmp_17_14

]]></Node>
<StgValue><ssdm name="tmp_18_14"/></StgValue>
</operation>

<operation id="676" st_id="91" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:168  %tmp_17_15 = fmul float %a_8_load, %b_8_load

]]></Node>
<StgValue><ssdm name="tmp_17_15"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="677" st_id="92" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:166  %tmp_18_14 = fadd float %tmp_18_13, %tmp_17_14

]]></Node>
<StgValue><ssdm name="tmp_18_14"/></StgValue>
</operation>

<operation id="678" st_id="92" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:168  %tmp_17_15 = fmul float %a_8_load, %b_8_load

]]></Node>
<StgValue><ssdm name="tmp_17_15"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="679" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:46  %a_8_addr_2 = getelementptr [64 x float]* %a_8, i64 0, i64 %a_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="a_8_addr_2"/></StgValue>
</operation>

<operation id="680" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:47  %a_8_load_1 = load float* %a_8_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_8_load_1"/></StgValue>
</operation>

<operation id="681" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:100  %b_8_addr_2 = getelementptr [64 x float]* %b_8, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="b_8_addr_2"/></StgValue>
</operation>

<operation id="682" st_id="93" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:166  %tmp_18_14 = fadd float %tmp_18_13, %tmp_17_14

]]></Node>
<StgValue><ssdm name="tmp_18_14"/></StgValue>
</operation>

<operation id="683" st_id="93" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:168  %tmp_17_15 = fmul float %a_8_load, %b_8_load

]]></Node>
<StgValue><ssdm name="tmp_17_15"/></StgValue>
</operation>

<operation id="684" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:170  %b_8_load_1 = load float* %b_8_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_8_load_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="685" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:47  %a_8_load_1 = load float* %a_8_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_8_load_1"/></StgValue>
</operation>

<operation id="686" st_id="94" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:169  %tmp_18_15 = fadd float %tmp_18_14, %tmp_17_15

]]></Node>
<StgValue><ssdm name="tmp_18_15"/></StgValue>
</operation>

<operation id="687" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:170  %b_8_load_1 = load float* %b_8_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_8_load_1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="688" st_id="95" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:169  %tmp_18_15 = fadd float %tmp_18_14, %tmp_17_15

]]></Node>
<StgValue><ssdm name="tmp_18_15"/></StgValue>
</operation>

<operation id="689" st_id="95" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:171  %tmp_17_16 = fmul float %a_8_load_1, %b_8_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_16"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="690" st_id="96" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:169  %tmp_18_15 = fadd float %tmp_18_14, %tmp_17_15

]]></Node>
<StgValue><ssdm name="tmp_18_15"/></StgValue>
</operation>

<operation id="691" st_id="96" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:171  %tmp_17_16 = fmul float %a_8_load_1, %b_8_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_16"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="692" st_id="97" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:169  %tmp_18_15 = fadd float %tmp_18_14, %tmp_17_15

]]></Node>
<StgValue><ssdm name="tmp_18_15"/></StgValue>
</operation>

<operation id="693" st_id="97" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:171  %tmp_17_16 = fmul float %a_8_load_1, %b_8_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_16"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="694" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:48  %a_9_addr_1 = getelementptr [64 x float]* %a_9, i64 0, i64 %a_0_load_mid2

]]></Node>
<StgValue><ssdm name="a_9_addr_1"/></StgValue>
</operation>

<operation id="695" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:49  %a_9_load = load float* %a_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_9_load"/></StgValue>
</operation>

<operation id="696" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:101  %b_9_addr_1 = getelementptr [64 x float]* %b_9, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="b_9_addr_1"/></StgValue>
</operation>

<operation id="697" st_id="98" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:169  %tmp_18_15 = fadd float %tmp_18_14, %tmp_17_15

]]></Node>
<StgValue><ssdm name="tmp_18_15"/></StgValue>
</operation>

<operation id="698" st_id="98" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:171  %tmp_17_16 = fmul float %a_8_load_1, %b_8_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_16"/></StgValue>
</operation>

<operation id="699" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:173  %b_9_load = load float* %b_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_9_load"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="700" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:49  %a_9_load = load float* %a_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_9_load"/></StgValue>
</operation>

<operation id="701" st_id="99" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:172  %tmp_18_16 = fadd float %tmp_18_15, %tmp_17_16

]]></Node>
<StgValue><ssdm name="tmp_18_16"/></StgValue>
</operation>

<operation id="702" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:173  %b_9_load = load float* %b_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_9_load"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="703" st_id="100" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:172  %tmp_18_16 = fadd float %tmp_18_15, %tmp_17_16

]]></Node>
<StgValue><ssdm name="tmp_18_16"/></StgValue>
</operation>

<operation id="704" st_id="100" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:174  %tmp_17_17 = fmul float %a_9_load, %b_9_load

]]></Node>
<StgValue><ssdm name="tmp_17_17"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="705" st_id="101" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:172  %tmp_18_16 = fadd float %tmp_18_15, %tmp_17_16

]]></Node>
<StgValue><ssdm name="tmp_18_16"/></StgValue>
</operation>

<operation id="706" st_id="101" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:174  %tmp_17_17 = fmul float %a_9_load, %b_9_load

]]></Node>
<StgValue><ssdm name="tmp_17_17"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="707" st_id="102" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:172  %tmp_18_16 = fadd float %tmp_18_15, %tmp_17_16

]]></Node>
<StgValue><ssdm name="tmp_18_16"/></StgValue>
</operation>

<operation id="708" st_id="102" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:174  %tmp_17_17 = fmul float %a_9_load, %b_9_load

]]></Node>
<StgValue><ssdm name="tmp_17_17"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="709" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:50  %a_9_addr_2 = getelementptr [64 x float]* %a_9, i64 0, i64 %a_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="a_9_addr_2"/></StgValue>
</operation>

<operation id="710" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:51  %a_9_load_1 = load float* %a_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_9_load_1"/></StgValue>
</operation>

<operation id="711" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:102  %b_9_addr_2 = getelementptr [64 x float]* %b_9, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="b_9_addr_2"/></StgValue>
</operation>

<operation id="712" st_id="103" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:172  %tmp_18_16 = fadd float %tmp_18_15, %tmp_17_16

]]></Node>
<StgValue><ssdm name="tmp_18_16"/></StgValue>
</operation>

<operation id="713" st_id="103" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:174  %tmp_17_17 = fmul float %a_9_load, %b_9_load

]]></Node>
<StgValue><ssdm name="tmp_17_17"/></StgValue>
</operation>

<operation id="714" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:176  %b_9_load_1 = load float* %b_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_9_load_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="715" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:51  %a_9_load_1 = load float* %a_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_9_load_1"/></StgValue>
</operation>

<operation id="716" st_id="104" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:175  %tmp_18_17 = fadd float %tmp_18_16, %tmp_17_17

]]></Node>
<StgValue><ssdm name="tmp_18_17"/></StgValue>
</operation>

<operation id="717" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:176  %b_9_load_1 = load float* %b_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_9_load_1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="718" st_id="105" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:175  %tmp_18_17 = fadd float %tmp_18_16, %tmp_17_17

]]></Node>
<StgValue><ssdm name="tmp_18_17"/></StgValue>
</operation>

<operation id="719" st_id="105" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:177  %tmp_17_18 = fmul float %a_9_load_1, %b_9_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_18"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="720" st_id="106" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:175  %tmp_18_17 = fadd float %tmp_18_16, %tmp_17_17

]]></Node>
<StgValue><ssdm name="tmp_18_17"/></StgValue>
</operation>

<operation id="721" st_id="106" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:177  %tmp_17_18 = fmul float %a_9_load_1, %b_9_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_18"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="722" st_id="107" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:175  %tmp_18_17 = fadd float %tmp_18_16, %tmp_17_17

]]></Node>
<StgValue><ssdm name="tmp_18_17"/></StgValue>
</operation>

<operation id="723" st_id="107" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:177  %tmp_17_18 = fmul float %a_9_load_1, %b_9_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_18"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="724" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:52  %a_10_addr_1 = getelementptr [64 x float]* %a_10, i64 0, i64 %a_0_load_mid2

]]></Node>
<StgValue><ssdm name="a_10_addr_1"/></StgValue>
</operation>

<operation id="725" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:53  %a_10_load = load float* %a_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_10_load"/></StgValue>
</operation>

<operation id="726" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:103  %b_10_addr_1 = getelementptr [64 x float]* %b_10, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="b_10_addr_1"/></StgValue>
</operation>

<operation id="727" st_id="108" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:175  %tmp_18_17 = fadd float %tmp_18_16, %tmp_17_17

]]></Node>
<StgValue><ssdm name="tmp_18_17"/></StgValue>
</operation>

<operation id="728" st_id="108" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:177  %tmp_17_18 = fmul float %a_9_load_1, %b_9_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_18"/></StgValue>
</operation>

<operation id="729" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:179  %b_10_load = load float* %b_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_10_load"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="730" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:53  %a_10_load = load float* %a_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_10_load"/></StgValue>
</operation>

<operation id="731" st_id="109" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:178  %tmp_18_18 = fadd float %tmp_18_17, %tmp_17_18

]]></Node>
<StgValue><ssdm name="tmp_18_18"/></StgValue>
</operation>

<operation id="732" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:179  %b_10_load = load float* %b_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_10_load"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="733" st_id="110" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:178  %tmp_18_18 = fadd float %tmp_18_17, %tmp_17_18

]]></Node>
<StgValue><ssdm name="tmp_18_18"/></StgValue>
</operation>

<operation id="734" st_id="110" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:180  %tmp_17_19 = fmul float %a_10_load, %b_10_load

]]></Node>
<StgValue><ssdm name="tmp_17_19"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="735" st_id="111" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:178  %tmp_18_18 = fadd float %tmp_18_17, %tmp_17_18

]]></Node>
<StgValue><ssdm name="tmp_18_18"/></StgValue>
</operation>

<operation id="736" st_id="111" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:180  %tmp_17_19 = fmul float %a_10_load, %b_10_load

]]></Node>
<StgValue><ssdm name="tmp_17_19"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="737" st_id="112" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:178  %tmp_18_18 = fadd float %tmp_18_17, %tmp_17_18

]]></Node>
<StgValue><ssdm name="tmp_18_18"/></StgValue>
</operation>

<operation id="738" st_id="112" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:180  %tmp_17_19 = fmul float %a_10_load, %b_10_load

]]></Node>
<StgValue><ssdm name="tmp_17_19"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="739" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:54  %a_10_addr_2 = getelementptr [64 x float]* %a_10, i64 0, i64 %a_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="a_10_addr_2"/></StgValue>
</operation>

<operation id="740" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:55  %a_10_load_1 = load float* %a_10_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_10_load_1"/></StgValue>
</operation>

<operation id="741" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:104  %b_10_addr_2 = getelementptr [64 x float]* %b_10, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="b_10_addr_2"/></StgValue>
</operation>

<operation id="742" st_id="113" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:178  %tmp_18_18 = fadd float %tmp_18_17, %tmp_17_18

]]></Node>
<StgValue><ssdm name="tmp_18_18"/></StgValue>
</operation>

<operation id="743" st_id="113" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:180  %tmp_17_19 = fmul float %a_10_load, %b_10_load

]]></Node>
<StgValue><ssdm name="tmp_17_19"/></StgValue>
</operation>

<operation id="744" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:182  %b_10_load_1 = load float* %b_10_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_10_load_1"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="745" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:55  %a_10_load_1 = load float* %a_10_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_10_load_1"/></StgValue>
</operation>

<operation id="746" st_id="114" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:181  %tmp_18_19 = fadd float %tmp_18_18, %tmp_17_19

]]></Node>
<StgValue><ssdm name="tmp_18_19"/></StgValue>
</operation>

<operation id="747" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:182  %b_10_load_1 = load float* %b_10_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_10_load_1"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="748" st_id="115" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:181  %tmp_18_19 = fadd float %tmp_18_18, %tmp_17_19

]]></Node>
<StgValue><ssdm name="tmp_18_19"/></StgValue>
</operation>

<operation id="749" st_id="115" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:183  %tmp_17_20 = fmul float %a_10_load_1, %b_10_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_20"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="750" st_id="116" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:181  %tmp_18_19 = fadd float %tmp_18_18, %tmp_17_19

]]></Node>
<StgValue><ssdm name="tmp_18_19"/></StgValue>
</operation>

<operation id="751" st_id="116" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:183  %tmp_17_20 = fmul float %a_10_load_1, %b_10_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_20"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="752" st_id="117" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:181  %tmp_18_19 = fadd float %tmp_18_18, %tmp_17_19

]]></Node>
<StgValue><ssdm name="tmp_18_19"/></StgValue>
</operation>

<operation id="753" st_id="117" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:183  %tmp_17_20 = fmul float %a_10_load_1, %b_10_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_20"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="754" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:56  %a_11_addr_1 = getelementptr [64 x float]* %a_11, i64 0, i64 %a_0_load_mid2

]]></Node>
<StgValue><ssdm name="a_11_addr_1"/></StgValue>
</operation>

<operation id="755" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:57  %a_11_load = load float* %a_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_11_load"/></StgValue>
</operation>

<operation id="756" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:105  %b_11_addr_1 = getelementptr [64 x float]* %b_11, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="b_11_addr_1"/></StgValue>
</operation>

<operation id="757" st_id="118" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:181  %tmp_18_19 = fadd float %tmp_18_18, %tmp_17_19

]]></Node>
<StgValue><ssdm name="tmp_18_19"/></StgValue>
</operation>

<operation id="758" st_id="118" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:183  %tmp_17_20 = fmul float %a_10_load_1, %b_10_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_20"/></StgValue>
</operation>

<operation id="759" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:185  %b_11_load = load float* %b_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_11_load"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="760" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:57  %a_11_load = load float* %a_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_11_load"/></StgValue>
</operation>

<operation id="761" st_id="119" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:184  %tmp_18_20 = fadd float %tmp_18_19, %tmp_17_20

]]></Node>
<StgValue><ssdm name="tmp_18_20"/></StgValue>
</operation>

<operation id="762" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:185  %b_11_load = load float* %b_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_11_load"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="763" st_id="120" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:184  %tmp_18_20 = fadd float %tmp_18_19, %tmp_17_20

]]></Node>
<StgValue><ssdm name="tmp_18_20"/></StgValue>
</operation>

<operation id="764" st_id="120" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:186  %tmp_17_21 = fmul float %a_11_load, %b_11_load

]]></Node>
<StgValue><ssdm name="tmp_17_21"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="765" st_id="121" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:184  %tmp_18_20 = fadd float %tmp_18_19, %tmp_17_20

]]></Node>
<StgValue><ssdm name="tmp_18_20"/></StgValue>
</operation>

<operation id="766" st_id="121" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:186  %tmp_17_21 = fmul float %a_11_load, %b_11_load

]]></Node>
<StgValue><ssdm name="tmp_17_21"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="767" st_id="122" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:184  %tmp_18_20 = fadd float %tmp_18_19, %tmp_17_20

]]></Node>
<StgValue><ssdm name="tmp_18_20"/></StgValue>
</operation>

<operation id="768" st_id="122" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:186  %tmp_17_21 = fmul float %a_11_load, %b_11_load

]]></Node>
<StgValue><ssdm name="tmp_17_21"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="769" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:58  %a_11_addr_2 = getelementptr [64 x float]* %a_11, i64 0, i64 %a_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="a_11_addr_2"/></StgValue>
</operation>

<operation id="770" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:59  %a_11_load_1 = load float* %a_11_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_11_load_1"/></StgValue>
</operation>

<operation id="771" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:106  %b_11_addr_2 = getelementptr [64 x float]* %b_11, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="b_11_addr_2"/></StgValue>
</operation>

<operation id="772" st_id="123" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:184  %tmp_18_20 = fadd float %tmp_18_19, %tmp_17_20

]]></Node>
<StgValue><ssdm name="tmp_18_20"/></StgValue>
</operation>

<operation id="773" st_id="123" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:186  %tmp_17_21 = fmul float %a_11_load, %b_11_load

]]></Node>
<StgValue><ssdm name="tmp_17_21"/></StgValue>
</operation>

<operation id="774" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:188  %b_11_load_1 = load float* %b_11_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_11_load_1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="775" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:59  %a_11_load_1 = load float* %a_11_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_11_load_1"/></StgValue>
</operation>

<operation id="776" st_id="124" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:187  %tmp_18_21 = fadd float %tmp_18_20, %tmp_17_21

]]></Node>
<StgValue><ssdm name="tmp_18_21"/></StgValue>
</operation>

<operation id="777" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:188  %b_11_load_1 = load float* %b_11_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_11_load_1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="778" st_id="125" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:187  %tmp_18_21 = fadd float %tmp_18_20, %tmp_17_21

]]></Node>
<StgValue><ssdm name="tmp_18_21"/></StgValue>
</operation>

<operation id="779" st_id="125" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:189  %tmp_17_22 = fmul float %a_11_load_1, %b_11_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_22"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="780" st_id="126" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:187  %tmp_18_21 = fadd float %tmp_18_20, %tmp_17_21

]]></Node>
<StgValue><ssdm name="tmp_18_21"/></StgValue>
</operation>

<operation id="781" st_id="126" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:189  %tmp_17_22 = fmul float %a_11_load_1, %b_11_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_22"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="782" st_id="127" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:187  %tmp_18_21 = fadd float %tmp_18_20, %tmp_17_21

]]></Node>
<StgValue><ssdm name="tmp_18_21"/></StgValue>
</operation>

<operation id="783" st_id="127" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:189  %tmp_17_22 = fmul float %a_11_load_1, %b_11_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_22"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="784" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:60  %a_12_addr_1 = getelementptr [64 x float]* %a_12, i64 0, i64 %a_0_load_mid2

]]></Node>
<StgValue><ssdm name="a_12_addr_1"/></StgValue>
</operation>

<operation id="785" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:61  %a_12_load = load float* %a_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_12_load"/></StgValue>
</operation>

<operation id="786" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:107  %b_12_addr_1 = getelementptr [64 x float]* %b_12, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="b_12_addr_1"/></StgValue>
</operation>

<operation id="787" st_id="128" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:187  %tmp_18_21 = fadd float %tmp_18_20, %tmp_17_21

]]></Node>
<StgValue><ssdm name="tmp_18_21"/></StgValue>
</operation>

<operation id="788" st_id="128" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:189  %tmp_17_22 = fmul float %a_11_load_1, %b_11_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_22"/></StgValue>
</operation>

<operation id="789" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:191  %b_12_load = load float* %b_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_12_load"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="790" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:61  %a_12_load = load float* %a_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_12_load"/></StgValue>
</operation>

<operation id="791" st_id="129" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:190  %tmp_18_22 = fadd float %tmp_18_21, %tmp_17_22

]]></Node>
<StgValue><ssdm name="tmp_18_22"/></StgValue>
</operation>

<operation id="792" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:191  %b_12_load = load float* %b_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_12_load"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="793" st_id="130" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:190  %tmp_18_22 = fadd float %tmp_18_21, %tmp_17_22

]]></Node>
<StgValue><ssdm name="tmp_18_22"/></StgValue>
</operation>

<operation id="794" st_id="130" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:192  %tmp_17_23 = fmul float %a_12_load, %b_12_load

]]></Node>
<StgValue><ssdm name="tmp_17_23"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="795" st_id="131" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:190  %tmp_18_22 = fadd float %tmp_18_21, %tmp_17_22

]]></Node>
<StgValue><ssdm name="tmp_18_22"/></StgValue>
</operation>

<operation id="796" st_id="131" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:192  %tmp_17_23 = fmul float %a_12_load, %b_12_load

]]></Node>
<StgValue><ssdm name="tmp_17_23"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="797" st_id="132" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:190  %tmp_18_22 = fadd float %tmp_18_21, %tmp_17_22

]]></Node>
<StgValue><ssdm name="tmp_18_22"/></StgValue>
</operation>

<operation id="798" st_id="132" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:192  %tmp_17_23 = fmul float %a_12_load, %b_12_load

]]></Node>
<StgValue><ssdm name="tmp_17_23"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="799" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:62  %a_12_addr_2 = getelementptr [64 x float]* %a_12, i64 0, i64 %a_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="a_12_addr_2"/></StgValue>
</operation>

<operation id="800" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:63  %a_12_load_1 = load float* %a_12_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_12_load_1"/></StgValue>
</operation>

<operation id="801" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:108  %b_12_addr_2 = getelementptr [64 x float]* %b_12, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="b_12_addr_2"/></StgValue>
</operation>

<operation id="802" st_id="133" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:190  %tmp_18_22 = fadd float %tmp_18_21, %tmp_17_22

]]></Node>
<StgValue><ssdm name="tmp_18_22"/></StgValue>
</operation>

<operation id="803" st_id="133" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:192  %tmp_17_23 = fmul float %a_12_load, %b_12_load

]]></Node>
<StgValue><ssdm name="tmp_17_23"/></StgValue>
</operation>

<operation id="804" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:194  %b_12_load_1 = load float* %b_12_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_12_load_1"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="805" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:63  %a_12_load_1 = load float* %a_12_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_12_load_1"/></StgValue>
</operation>

<operation id="806" st_id="134" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:193  %tmp_18_23 = fadd float %tmp_18_22, %tmp_17_23

]]></Node>
<StgValue><ssdm name="tmp_18_23"/></StgValue>
</operation>

<operation id="807" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:194  %b_12_load_1 = load float* %b_12_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_12_load_1"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="808" st_id="135" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:193  %tmp_18_23 = fadd float %tmp_18_22, %tmp_17_23

]]></Node>
<StgValue><ssdm name="tmp_18_23"/></StgValue>
</operation>

<operation id="809" st_id="135" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:195  %tmp_17_24 = fmul float %a_12_load_1, %b_12_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_24"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="810" st_id="136" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:193  %tmp_18_23 = fadd float %tmp_18_22, %tmp_17_23

]]></Node>
<StgValue><ssdm name="tmp_18_23"/></StgValue>
</operation>

<operation id="811" st_id="136" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:195  %tmp_17_24 = fmul float %a_12_load_1, %b_12_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_24"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="812" st_id="137" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:193  %tmp_18_23 = fadd float %tmp_18_22, %tmp_17_23

]]></Node>
<StgValue><ssdm name="tmp_18_23"/></StgValue>
</operation>

<operation id="813" st_id="137" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:195  %tmp_17_24 = fmul float %a_12_load_1, %b_12_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_24"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="814" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:64  %a_13_addr_1 = getelementptr [64 x float]* %a_13, i64 0, i64 %a_0_load_mid2

]]></Node>
<StgValue><ssdm name="a_13_addr_1"/></StgValue>
</operation>

<operation id="815" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:65  %a_13_load = load float* %a_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_13_load"/></StgValue>
</operation>

<operation id="816" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:109  %b_13_addr_1 = getelementptr [64 x float]* %b_13, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="b_13_addr_1"/></StgValue>
</operation>

<operation id="817" st_id="138" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:193  %tmp_18_23 = fadd float %tmp_18_22, %tmp_17_23

]]></Node>
<StgValue><ssdm name="tmp_18_23"/></StgValue>
</operation>

<operation id="818" st_id="138" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:195  %tmp_17_24 = fmul float %a_12_load_1, %b_12_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_24"/></StgValue>
</operation>

<operation id="819" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:197  %b_13_load = load float* %b_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_13_load"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="820" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:65  %a_13_load = load float* %a_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_13_load"/></StgValue>
</operation>

<operation id="821" st_id="139" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:196  %tmp_18_24 = fadd float %tmp_18_23, %tmp_17_24

]]></Node>
<StgValue><ssdm name="tmp_18_24"/></StgValue>
</operation>

<operation id="822" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:197  %b_13_load = load float* %b_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_13_load"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="823" st_id="140" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:196  %tmp_18_24 = fadd float %tmp_18_23, %tmp_17_24

]]></Node>
<StgValue><ssdm name="tmp_18_24"/></StgValue>
</operation>

<operation id="824" st_id="140" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:198  %tmp_17_25 = fmul float %a_13_load, %b_13_load

]]></Node>
<StgValue><ssdm name="tmp_17_25"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="825" st_id="141" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:196  %tmp_18_24 = fadd float %tmp_18_23, %tmp_17_24

]]></Node>
<StgValue><ssdm name="tmp_18_24"/></StgValue>
</operation>

<operation id="826" st_id="141" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:198  %tmp_17_25 = fmul float %a_13_load, %b_13_load

]]></Node>
<StgValue><ssdm name="tmp_17_25"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="827" st_id="142" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:196  %tmp_18_24 = fadd float %tmp_18_23, %tmp_17_24

]]></Node>
<StgValue><ssdm name="tmp_18_24"/></StgValue>
</operation>

<operation id="828" st_id="142" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:198  %tmp_17_25 = fmul float %a_13_load, %b_13_load

]]></Node>
<StgValue><ssdm name="tmp_17_25"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="829" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:66  %a_13_addr_2 = getelementptr [64 x float]* %a_13, i64 0, i64 %a_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="a_13_addr_2"/></StgValue>
</operation>

<operation id="830" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:67  %a_13_load_1 = load float* %a_13_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_13_load_1"/></StgValue>
</operation>

<operation id="831" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:110  %b_13_addr_2 = getelementptr [64 x float]* %b_13, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="b_13_addr_2"/></StgValue>
</operation>

<operation id="832" st_id="143" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:196  %tmp_18_24 = fadd float %tmp_18_23, %tmp_17_24

]]></Node>
<StgValue><ssdm name="tmp_18_24"/></StgValue>
</operation>

<operation id="833" st_id="143" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:198  %tmp_17_25 = fmul float %a_13_load, %b_13_load

]]></Node>
<StgValue><ssdm name="tmp_17_25"/></StgValue>
</operation>

<operation id="834" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:200  %b_13_load_1 = load float* %b_13_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_13_load_1"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="835" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:67  %a_13_load_1 = load float* %a_13_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_13_load_1"/></StgValue>
</operation>

<operation id="836" st_id="144" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:199  %tmp_18_25 = fadd float %tmp_18_24, %tmp_17_25

]]></Node>
<StgValue><ssdm name="tmp_18_25"/></StgValue>
</operation>

<operation id="837" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:200  %b_13_load_1 = load float* %b_13_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_13_load_1"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="838" st_id="145" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:199  %tmp_18_25 = fadd float %tmp_18_24, %tmp_17_25

]]></Node>
<StgValue><ssdm name="tmp_18_25"/></StgValue>
</operation>

<operation id="839" st_id="145" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:201  %tmp_17_26 = fmul float %a_13_load_1, %b_13_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_26"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="840" st_id="146" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:199  %tmp_18_25 = fadd float %tmp_18_24, %tmp_17_25

]]></Node>
<StgValue><ssdm name="tmp_18_25"/></StgValue>
</operation>

<operation id="841" st_id="146" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:201  %tmp_17_26 = fmul float %a_13_load_1, %b_13_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_26"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="842" st_id="147" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:199  %tmp_18_25 = fadd float %tmp_18_24, %tmp_17_25

]]></Node>
<StgValue><ssdm name="tmp_18_25"/></StgValue>
</operation>

<operation id="843" st_id="147" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:201  %tmp_17_26 = fmul float %a_13_load_1, %b_13_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_26"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="844" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:68  %a_14_addr_1 = getelementptr [64 x float]* %a_14, i64 0, i64 %a_0_load_mid2

]]></Node>
<StgValue><ssdm name="a_14_addr_1"/></StgValue>
</operation>

<operation id="845" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:69  %a_14_load = load float* %a_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_14_load"/></StgValue>
</operation>

<operation id="846" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:111  %b_14_addr_1 = getelementptr [64 x float]* %b_14, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="b_14_addr_1"/></StgValue>
</operation>

<operation id="847" st_id="148" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:199  %tmp_18_25 = fadd float %tmp_18_24, %tmp_17_25

]]></Node>
<StgValue><ssdm name="tmp_18_25"/></StgValue>
</operation>

<operation id="848" st_id="148" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:201  %tmp_17_26 = fmul float %a_13_load_1, %b_13_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_26"/></StgValue>
</operation>

<operation id="849" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:203  %b_14_load = load float* %b_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_14_load"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="850" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:69  %a_14_load = load float* %a_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_14_load"/></StgValue>
</operation>

<operation id="851" st_id="149" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:202  %tmp_18_26 = fadd float %tmp_18_25, %tmp_17_26

]]></Node>
<StgValue><ssdm name="tmp_18_26"/></StgValue>
</operation>

<operation id="852" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:203  %b_14_load = load float* %b_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_14_load"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="853" st_id="150" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:202  %tmp_18_26 = fadd float %tmp_18_25, %tmp_17_26

]]></Node>
<StgValue><ssdm name="tmp_18_26"/></StgValue>
</operation>

<operation id="854" st_id="150" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:204  %tmp_17_27 = fmul float %a_14_load, %b_14_load

]]></Node>
<StgValue><ssdm name="tmp_17_27"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="855" st_id="151" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:202  %tmp_18_26 = fadd float %tmp_18_25, %tmp_17_26

]]></Node>
<StgValue><ssdm name="tmp_18_26"/></StgValue>
</operation>

<operation id="856" st_id="151" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:204  %tmp_17_27 = fmul float %a_14_load, %b_14_load

]]></Node>
<StgValue><ssdm name="tmp_17_27"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="857" st_id="152" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:202  %tmp_18_26 = fadd float %tmp_18_25, %tmp_17_26

]]></Node>
<StgValue><ssdm name="tmp_18_26"/></StgValue>
</operation>

<operation id="858" st_id="152" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:204  %tmp_17_27 = fmul float %a_14_load, %b_14_load

]]></Node>
<StgValue><ssdm name="tmp_17_27"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="859" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:70  %a_14_addr_2 = getelementptr [64 x float]* %a_14, i64 0, i64 %a_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="a_14_addr_2"/></StgValue>
</operation>

<operation id="860" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:71  %a_14_load_1 = load float* %a_14_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_14_load_1"/></StgValue>
</operation>

<operation id="861" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:112  %b_14_addr_2 = getelementptr [64 x float]* %b_14, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="b_14_addr_2"/></StgValue>
</operation>

<operation id="862" st_id="153" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:202  %tmp_18_26 = fadd float %tmp_18_25, %tmp_17_26

]]></Node>
<StgValue><ssdm name="tmp_18_26"/></StgValue>
</operation>

<operation id="863" st_id="153" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:204  %tmp_17_27 = fmul float %a_14_load, %b_14_load

]]></Node>
<StgValue><ssdm name="tmp_17_27"/></StgValue>
</operation>

<operation id="864" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:206  %b_14_load_1 = load float* %b_14_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_14_load_1"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="865" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:71  %a_14_load_1 = load float* %a_14_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_14_load_1"/></StgValue>
</operation>

<operation id="866" st_id="154" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:205  %tmp_18_27 = fadd float %tmp_18_26, %tmp_17_27

]]></Node>
<StgValue><ssdm name="tmp_18_27"/></StgValue>
</operation>

<operation id="867" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:206  %b_14_load_1 = load float* %b_14_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_14_load_1"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="868" st_id="155" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:205  %tmp_18_27 = fadd float %tmp_18_26, %tmp_17_27

]]></Node>
<StgValue><ssdm name="tmp_18_27"/></StgValue>
</operation>

<operation id="869" st_id="155" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:207  %tmp_17_28 = fmul float %a_14_load_1, %b_14_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_28"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="870" st_id="156" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:205  %tmp_18_27 = fadd float %tmp_18_26, %tmp_17_27

]]></Node>
<StgValue><ssdm name="tmp_18_27"/></StgValue>
</operation>

<operation id="871" st_id="156" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:207  %tmp_17_28 = fmul float %a_14_load_1, %b_14_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_28"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="872" st_id="157" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:205  %tmp_18_27 = fadd float %tmp_18_26, %tmp_17_27

]]></Node>
<StgValue><ssdm name="tmp_18_27"/></StgValue>
</operation>

<operation id="873" st_id="157" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:207  %tmp_17_28 = fmul float %a_14_load_1, %b_14_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_28"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="874" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:72  %a_15_addr_1 = getelementptr [64 x float]* %a_15, i64 0, i64 %a_0_load_mid2

]]></Node>
<StgValue><ssdm name="a_15_addr_1"/></StgValue>
</operation>

<operation id="875" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:73  %a_15_load = load float* %a_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_15_load"/></StgValue>
</operation>

<operation id="876" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:113  %b_15_addr_1 = getelementptr [64 x float]* %b_15, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="b_15_addr_1"/></StgValue>
</operation>

<operation id="877" st_id="158" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:205  %tmp_18_27 = fadd float %tmp_18_26, %tmp_17_27

]]></Node>
<StgValue><ssdm name="tmp_18_27"/></StgValue>
</operation>

<operation id="878" st_id="158" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:207  %tmp_17_28 = fmul float %a_14_load_1, %b_14_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_28"/></StgValue>
</operation>

<operation id="879" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:209  %b_15_load = load float* %b_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_15_load"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="880" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:73  %a_15_load = load float* %a_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_15_load"/></StgValue>
</operation>

<operation id="881" st_id="159" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:208  %tmp_18_28 = fadd float %tmp_18_27, %tmp_17_28

]]></Node>
<StgValue><ssdm name="tmp_18_28"/></StgValue>
</operation>

<operation id="882" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:209  %b_15_load = load float* %b_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_15_load"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="883" st_id="160" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:208  %tmp_18_28 = fadd float %tmp_18_27, %tmp_17_28

]]></Node>
<StgValue><ssdm name="tmp_18_28"/></StgValue>
</operation>

<operation id="884" st_id="160" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:210  %tmp_17_29 = fmul float %a_15_load, %b_15_load

]]></Node>
<StgValue><ssdm name="tmp_17_29"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="885" st_id="161" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:208  %tmp_18_28 = fadd float %tmp_18_27, %tmp_17_28

]]></Node>
<StgValue><ssdm name="tmp_18_28"/></StgValue>
</operation>

<operation id="886" st_id="161" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:210  %tmp_17_29 = fmul float %a_15_load, %b_15_load

]]></Node>
<StgValue><ssdm name="tmp_17_29"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="887" st_id="162" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:208  %tmp_18_28 = fadd float %tmp_18_27, %tmp_17_28

]]></Node>
<StgValue><ssdm name="tmp_18_28"/></StgValue>
</operation>

<operation id="888" st_id="162" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:210  %tmp_17_29 = fmul float %a_15_load, %b_15_load

]]></Node>
<StgValue><ssdm name="tmp_17_29"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="889" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:74  %a_15_addr_2 = getelementptr [64 x float]* %a_15, i64 0, i64 %a_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="a_15_addr_2"/></StgValue>
</operation>

<operation id="890" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:75  %a_15_load_1 = load float* %a_15_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_15_load_1"/></StgValue>
</operation>

<operation id="891" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.i.i:114  %b_15_addr_2 = getelementptr [64 x float]* %b_15, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="b_15_addr_2"/></StgValue>
</operation>

<operation id="892" st_id="163" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:208  %tmp_18_28 = fadd float %tmp_18_27, %tmp_17_28

]]></Node>
<StgValue><ssdm name="tmp_18_28"/></StgValue>
</operation>

<operation id="893" st_id="163" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:210  %tmp_17_29 = fmul float %a_15_load, %b_15_load

]]></Node>
<StgValue><ssdm name="tmp_17_29"/></StgValue>
</operation>

<operation id="894" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:212  %b_15_load_1 = load float* %b_15_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_15_load_1"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="895" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:75  %a_15_load_1 = load float* %a_15_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_15_load_1"/></StgValue>
</operation>

<operation id="896" st_id="164" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:211  %tmp_18_29 = fadd float %tmp_18_28, %tmp_17_29

]]></Node>
<StgValue><ssdm name="tmp_18_29"/></StgValue>
</operation>

<operation id="897" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="6">
<![CDATA[
.preheader5.i.i:212  %b_15_load_1 = load float* %b_15_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_15_load_1"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="898" st_id="165" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:211  %tmp_18_29 = fadd float %tmp_18_28, %tmp_17_29

]]></Node>
<StgValue><ssdm name="tmp_18_29"/></StgValue>
</operation>

<operation id="899" st_id="165" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:213  %tmp_17_30 = fmul float %a_15_load_1, %b_15_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_30"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="900" st_id="166" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:211  %tmp_18_29 = fadd float %tmp_18_28, %tmp_17_29

]]></Node>
<StgValue><ssdm name="tmp_18_29"/></StgValue>
</operation>

<operation id="901" st_id="166" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:213  %tmp_17_30 = fmul float %a_15_load_1, %b_15_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_30"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="902" st_id="167" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:211  %tmp_18_29 = fadd float %tmp_18_28, %tmp_17_29

]]></Node>
<StgValue><ssdm name="tmp_18_29"/></StgValue>
</operation>

<operation id="903" st_id="167" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:213  %tmp_17_30 = fmul float %a_15_load_1, %b_15_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_30"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="904" st_id="168" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:211  %tmp_18_29 = fadd float %tmp_18_28, %tmp_17_29

]]></Node>
<StgValue><ssdm name="tmp_18_29"/></StgValue>
</operation>

<operation id="905" st_id="168" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:213  %tmp_17_30 = fmul float %a_15_load_1, %b_15_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_30"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="906" st_id="169" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:214  %tmp_18_30 = fadd float %tmp_18_29, %tmp_17_30

]]></Node>
<StgValue><ssdm name="tmp_18_30"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="907" st_id="170" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:214  %tmp_18_30 = fadd float %tmp_18_29, %tmp_17_30

]]></Node>
<StgValue><ssdm name="tmp_18_30"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="908" st_id="171" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:214  %tmp_18_30 = fadd float %tmp_18_29, %tmp_17_30

]]></Node>
<StgValue><ssdm name="tmp_18_30"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="909" st_id="172" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:214  %tmp_18_30 = fadd float %tmp_18_29, %tmp_17_30

]]></Node>
<StgValue><ssdm name="tmp_18_30"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="910" st_id="173" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.i.i:214  %tmp_18_30 = fadd float %tmp_18_29, %tmp_17_30

]]></Node>
<StgValue><ssdm name="tmp_18_30"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="911" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader5.i.i:76  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="912" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5.i.i:77  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="913" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader5.i.i:215  store float %tmp_18_30, float* %out_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="914" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader5.i.i:216  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="915" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.i.i:218  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="916" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="917" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader.i:0  %indvar_flatten2 = phi i11 [ %indvar_flatten_next2, %"mmult_hw<float, 32>.exit.i" ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="918" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader.i:1  %i4_0_i = phi i6 [ %tmp_2_mid2_v_v, %"mmult_hw<float, 32>.exit.i" ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0_i"/></StgValue>
</operation>

<operation id="919" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader.i:2  %j5_0_i = phi i6 [ %j_3, %"mmult_hw<float, 32>.exit.i" ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="j5_0_i"/></StgValue>
</operation>

<operation id="920" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i:3  %exitcond_flatten2 = icmp eq i11 %indvar_flatten2, -1024

]]></Node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="921" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i:4  %indvar_flatten_next2 = add i11 %indvar_flatten2, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="922" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %exitcond_flatten2, label %"wrapped_mmult_hw<float, 32, 1024, 4, 5, 5>.exit", label %"mmult_hw<float, 32>.exit.i"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="923" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
mmult_hw<float, 32>.exit.i:0  %i_4 = add i6 1, %i4_0_i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="924" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
mmult_hw<float, 32>.exit.i:1  %exitcond_i = icmp eq i6 %j5_0_i, -32

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="925" st_id="176" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
mmult_hw<float, 32>.exit.i:2  %j5_0_i_mid2 = select i1 %exitcond_i, i6 0, i6 %j5_0_i

]]></Node>
<StgValue><ssdm name="j5_0_i_mid2"/></StgValue>
</operation>

<operation id="926" st_id="176" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
mmult_hw<float, 32>.exit.i:3  %tmp_2_mid2_v_v = select i1 %exitcond_i, i6 %i_4, i6 %i4_0_i

]]></Node>
<StgValue><ssdm name="tmp_2_mid2_v_v"/></StgValue>
</operation>

<operation id="927" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="5" op_0_bw="6">
<![CDATA[
mmult_hw<float, 32>.exit.i:4  %tmp_22 = trunc i6 %tmp_2_mid2_v_v to i5

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="928" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
mmult_hw<float, 32>.exit.i:5  %tmp_2_mid2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_22, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_2_mid2"/></StgValue>
</operation>

<operation id="929" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
mmult_hw<float, 32>.exit.i:6  %tmp_23 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_2_mid2_v_v, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="930" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="12" op_0_bw="11">
<![CDATA[
mmult_hw<float, 32>.exit.i:7  %tmp_32_cast = zext i11 %tmp_23 to i12

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="931" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="10" op_0_bw="6">
<![CDATA[
mmult_hw<float, 32>.exit.i:8  %j5_0_i_cast2 = zext i6 %j5_0_i_mid2 to i10

]]></Node>
<StgValue><ssdm name="j5_0_i_cast2"/></StgValue>
</operation>

<operation id="932" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
mmult_hw<float, 32>.exit.i:11  %k = add i10 %j5_0_i_cast2, %tmp_2_mid2

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="933" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="12" op_0_bw="6">
<![CDATA[
mmult_hw<float, 32>.exit.i:12  %tmp_14_cast = zext i6 %j5_0_i_mid2 to i12

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="934" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
mmult_hw<float, 32>.exit.i:13  %tmp_24 = add i12 %tmp_32_cast, %tmp_14_cast

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="935" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="12">
<![CDATA[
mmult_hw<float, 32>.exit.i:14  %tmp_33_cast = zext i12 %tmp_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="936" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
mmult_hw<float, 32>.exit.i:15  %out_addr_2 = getelementptr [1024 x float]* %out, i64 0, i64 %tmp_33_cast

]]></Node>
<StgValue><ssdm name="out_addr_2"/></StgValue>
</operation>

<operation id="937" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
mmult_hw<float, 32>.exit.i:16  %last_assign = icmp eq i10 %k, -1

]]></Node>
<StgValue><ssdm name="last_assign"/></StgValue>
</operation>

<operation id="938" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="10">
<![CDATA[
mmult_hw<float, 32>.exit.i:17  %out_load_1 = load float* %out_addr_2, align 4

]]></Node>
<StgValue><ssdm name="out_load_1"/></StgValue>
</operation>

<operation id="939" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
mmult_hw<float, 32>.exit.i:21  %j_3 = add i6 1, %j5_0_i_mid2

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="940" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="10">
<![CDATA[
mmult_hw<float, 32>.exit.i:17  %out_load_1 = load float* %out_addr_2, align 4

]]></Node>
<StgValue><ssdm name="out_load_1"/></StgValue>
</operation>

<operation id="941" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32">
<![CDATA[
mmult_hw<float, 32>.exit.i:18  %val_assign = bitcast float %out_load_1 to i32

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="942" st_id="177" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="1" op_13_bw="5" op_14_bw="5">
<![CDATA[
mmult_hw<float, 32>.exit.i:19  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %OUTPUT_STREAM_data_V, i4* %OUTPUT_STREAM_keep_V, i4* %OUTPUT_STREAM_strb_V, i4* %OUTPUT_STREAM_user_V, i1* %OUTPUT_STREAM_last_V, i5* %OUTPUT_STREAM_id_V, i5* %OUTPUT_STREAM_dest_V, i32 %val_assign, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="943" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
mmult_hw<float, 32>.exit.i:9  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="944" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
mmult_hw<float, 32>.exit.i:10  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="945" st_id="178" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="1" op_13_bw="5" op_14_bw="5">
<![CDATA[
mmult_hw<float, 32>.exit.i:19  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %OUTPUT_STREAM_data_V, i4* %OUTPUT_STREAM_keep_V, i4* %OUTPUT_STREAM_strb_V, i4* %OUTPUT_STREAM_user_V, i1* %OUTPUT_STREAM_last_V, i5* %OUTPUT_STREAM_id_V, i5* %OUTPUT_STREAM_dest_V, i32 %val_assign, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="946" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
mmult_hw<float, 32>.exit.i:20  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_13)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="947" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
mmult_hw<float, 32>.exit.i:22  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="948" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0">
<![CDATA[
wrapped_mmult_hw<float, 32, 1024, 4, 5, 5>.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
