set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) pll.sdc]
set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) cpu.sdc]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ip/TERASIC_SEG7/hdl/SEG7_IF.v]
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) cpu.ocp]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) SEG7.v]
set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) ip/TERASIC_SEG7/hdl/SEG7_IF_hw.tcl]
set_global_assignment -name SDC_FILE [file join $::quartus(ip_rootpath) altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc]
set_global_assignment -name SOPC_BUILDER_SIGNATURE_ID 10BF48D4F2820000013BAACB113A 
 