INFO-FLOW: Workspace C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1 opened at Fri Feb 13 10:41:59 +0000 2026
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.199 sec.
Execute   set_part xc7z020clg484-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   source ./ADSD/solution1/directives.tcl 
Execute     set_directive_unroll compute_exp/compute_exp_label0 
INFO-FLOW: Setting directive 'UNROLL' 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'ADSD/Classifier.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ADSD/Classifier.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted ADSD/Classifier.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "ADSD/Classifier.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E ADSD/Classifier.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pp.0.cpp
Command       clang done; 0.66 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pp.0.cpp"  -o "C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pp.0.cpp -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/useless.bc
Command       clang done; 6.346 sec.
INFO-FLOW: GCC PP time: 7 seconds per iteration
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pp.0.cpp std=gnu++98 -directive=C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.537 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pp.0.cpp std=gnu++98 -directive=C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/solution1.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/solution1.json -quiet -fix-errors C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 7.993 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/xilinx-dataflow-lawyer.Classifier.pp.0.cpp.diag.yml C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/xilinx-dataflow-lawyer.Classifier.pp.0.cpp.out.log 2> C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/xilinx-dataflow-lawyer.Classifier.pp.0.cpp.err.log 
Command       ap_eval done; 8.255 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 21.769 sec.
INFO-FLOW: tidy-3.1 time 38 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 12.299 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pragma.2.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pragma.2.cpp
Command       clang done; 0.665 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.bc
Command       clang done; 9.046 sec.
INFO: [HLS 200-10] Analyzing design file 'ADSD/Exp.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ADSD/Exp.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted ADSD/Exp.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "ADSD/Exp.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E ADSD/Exp.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.pp.0.cpp
Command       clang done; 0.674 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.pp.0.cpp"  -o "C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.pp.0.cpp -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/useless.bc
Command       clang done; 1.004 sec.
INFO-FLOW: GCC PP time: 1 seconds per iteration
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.pp.0.cpp std=gnu++98 -directive=C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.622 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.pp.0.cpp std=gnu++98 -directive=C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/solution1.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/solution1.json -quiet -fix-errors C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.598 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/xilinx-dataflow-lawyer.Exp.pp.0.cpp.diag.yml C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/xilinx-dataflow-lawyer.Exp.pp.0.cpp.out.log 2> C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/xilinx-dataflow-lawyer.Exp.pp.0.cpp.err.log 
Command       ap_eval done; 0.593 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.674 sec.
INFO-FLOW: tidy-3.1 time 2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.767 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.pragma.2.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.pragma.2.cpp
Command       clang done; 0.637 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.bc
Command       clang done; 1.079 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Classifier.g.bc C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Exp.g.bc -hls-opt -except-internalize classify -LC:/Xilinx/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.795 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:27 . Memory (MB): peak = 102.488 ; gain = 46.609
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:27 . Memory (MB): peak = 102.488 ; gain = 46.609
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/a.pp.bc -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.895 sec.
Execute         llvm-ld C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2018.2/win64/lib -lfloatconversion -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.391 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top classify -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/a.g.0.bc -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'compute_class' (ADSD/Classifier.cpp:75).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:95).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:95).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:94).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:94).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:93).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:92).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:92).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:91).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:91).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:90).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:90).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:89).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:89).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:88).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:88).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:87).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:87).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:86).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:85).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:85).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:84).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:84).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:83).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:83).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:82).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:82).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:81).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:80).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:79).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:78).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:77).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_exp' (ADSD/Exp.cpp:76).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<26, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>.1' into 'compute_exp' (ADSD/Exp.cpp:98).
INFO: [XFORM 203-603] Inlining function 'compute_exp' into 'compute_class' (ADSD/Classifier.cpp:80).
Command         transform done; 43.041 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:02:12 . Memory (MB): peak = 656.672 ; gain = 600.793
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/a.g.1.bc -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.449 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ADSD/Classifier.cpp:25: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:02:13 . Memory (MB): peak = 656.672 ; gain = 600.793
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/a.g.1.bc to C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/a.o.1.bc -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'classify_label1' (ADSD/Classifier.cpp:55) in function 'compute_class' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'load_image_loop' (ADSD/Classifier.cpp:15) in function 'load_data' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (ADSD/Classifier.cpp:41) in function 'compute_class' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (ADSD/Classifier.cpp:50) in function 'compute_class' completely.
INFO: [XFORM 203-501] Unrolling loop 'classify_label1' (ADSD/Classifier.cpp:55) in function 'compute_class' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2.1' (ADSD/Classifier.cpp:59) in function 'compute_class' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (ADSD/Classifier.cpp:85) in function 'compute_class' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (ADSD/Classifier.cpp:22) in function 'load_data' completely.
WARNING: [XFORM 203-180] Applying partition directive (ADSD/Classifier.cpp:109:1) and reshape directive (ADSD/Classifier.cpp:108:1) on the same variable 'svs.V'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'svs.V'  in dimension 2 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'svs.V' in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'alphas.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sv_norms.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'x_local.V' (ADSD/Classifier.cpp:114) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'partial_sum.V' (ADSD/Classifier.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_products.V' (ADSD/Classifier.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MLN2.V'  in dimension 1 completely.
WARNING: [XFORM 203-713] All the elements of global array 'x_local[0].V' should be updated in process function 'load_data55', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'x_local[1].V' should be updated in process function 'load_data55', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'x_local[2].V' should be updated in process function 'load_data55', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'x_local[3].V' should be updated in process function 'load_data55', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'x_local[4].V' should be updated in process function 'load_data55', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'x_local[5].V' should be updated in process function 'load_data55', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'x_local[6].V' should be updated in process function 'load_data55', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'x_local[7].V' should be updated in process function 'load_data55', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'x_local[8].V' should be updated in process function 'load_data55', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'x_local[9].V' should be updated in process function 'load_data55', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'x_local[10].V' should be updated in process function 'load_data55', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'x_local[11].V' should be updated in process function 'load_data55', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'x_local[12].V' should be updated in process function 'load_data55', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'x_local[13].V' should be updated in process function 'load_data55', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'x_local[14].V' should be updated in process function 'load_data55', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'x_local[15].V' should be updated in process function 'load_data55', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'classify', detected/extracted 3 process function(s): 
	 'load_data55'
	 'compute_class'
	 'Block__proc'.
Command         transform done; 19.321 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ADSD/Exp.cpp:73:15) to (ADSD/Classifier.cpp:81:49) in function 'compute_class'... converting 61 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.13i26P.i4' into 'compute_class'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[11 x i8]P.i32.i64' into 'compute_class'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_class' (ADSD/Classifier.cpp:34)...272 expression(s) balanced.
Command         transform done; 5.771 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:07 ; elapsed = 00:02:38 . Memory (MB): peak = 656.672 ; gain = 600.793
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/a.o.2.bc -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'classify_label2' (ADSD/Classifier.cpp:46:57) in function 'compute_class' : 

more than one sub loop.
Command         transform done; 11.157 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:17 ; elapsed = 00:02:49 . Memory (MB): peak = 656.672 ; gain = 600.793
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 82.227 sec.
Command     elaborate done; 168.289 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'classify' ...
Execute       ap_set_top_model classify 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
Execute       get_model_list classify -filter all-wo-channel -topdown 
Execute       preproc_iomode -model classify 
Execute       preproc_iomode -model Block__proc 
Execute       preproc_iomode -model compute_class 
Execute       preproc_iomode -model load_data55 
Execute       get_model_list classify -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_data55 compute_class Block__proc classify
INFO-FLOW: Configuring Module : load_data55 ...
Execute       set_default_model load_data55 
Execute       apply_spec_resource_limit load_data55 
INFO-FLOW: Configuring Module : compute_class ...
Execute       set_default_model compute_class 
Execute       apply_spec_resource_limit compute_class 
INFO-FLOW: Configuring Module : Block__proc ...
Execute       set_default_model Block__proc 
Execute       apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : classify ...
Execute       set_default_model classify 
Execute       apply_spec_resource_limit classify 
INFO-FLOW: Model list for preprocess: load_data55 compute_class Block__proc classify
INFO-FLOW: Preprocessing Module: load_data55 ...
Execute       set_default_model load_data55 
Execute       cdfg_preprocess -model load_data55 
Execute       rtl_gen_preprocess load_data55 
INFO-FLOW: Preprocessing Module: compute_class ...
Execute       set_default_model compute_class 
Execute       cdfg_preprocess -model compute_class 
Execute       rtl_gen_preprocess compute_class 
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute       set_default_model Block__proc 
Execute       cdfg_preprocess -model Block__proc 
Execute       rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: classify ...
Execute       set_default_model classify 
Execute       cdfg_preprocess -model classify 
Execute       rtl_gen_preprocess classify 
INFO-FLOW: Model list for synthesis: load_data55 compute_class Block__proc classify
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data55 
Execute       schedule -model load_data55 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_image_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.223 sec.
INFO: [HLS 200-111]  Elapsed time: 169.433 seconds; current allocated memory: 309.394 MB.
Execute       report -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/load_data55.verbose.sched.rpt -verbose -f 
Command       report done; 0.12 sec.
Execute       db_write -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/load_data55.sched.adb -f 
INFO-FLOW: Finish scheduling load_data55.
Execute       set_default_model load_data55 
Execute       bind -model load_data55 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=load_data55
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.116 sec.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 310.074 MB.
Execute       report -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/load_data55.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/load_data55.bind.adb -f 
INFO-FLOW: Finish binding load_data55.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_class' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_class 
Execute       schedule -model compute_class 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'classify_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Reconstruct_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'select' operation ('Z.V') to 'add' operation ('__Val2__') (combination delay: 9.59925 ns) to honor II or Latency constraint in region 'Reconstruct_Loop'.
WARNING: [SCHED 204-21] Estimated clock period (9.59925ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'select' operation ('Z.V', ADSD/Exp.cpp:80->ADSD/Classifier.cpp:80) (0.766 ns)
	'add' operation ('__Val2__', ADSD/Exp.cpp:81->ADSD/Classifier.cpp:80) (2.43 ns)
	'select' operation ('Z.V', ADSD/Exp.cpp:81->ADSD/Classifier.cpp:80) (0.766 ns)
	'add' operation ('__Val2__', ADSD/Exp.cpp:82->ADSD/Classifier.cpp:80) (2.43 ns)
	'select' operation ('Z.V', ADSD/Exp.cpp:82->ADSD/Classifier.cpp:80) (0.766 ns)
	'add' operation ('__Val2__', ADSD/Exp.cpp:83->ADSD/Classifier.cpp:80) (2.43 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.944 sec.
INFO: [HLS 200-111]  Elapsed time: 4.246 seconds; current allocated memory: 316.576 MB.
Execute       report -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/compute_class.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
Command       report done; 1.155 sec.
Execute       db_write -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/compute_class.sched.adb -f 
Command       db_write done; 0.88 sec.
INFO-FLOW: Finish scheduling compute_class.
Execute       set_default_model compute_class 
Execute       bind -model compute_class 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=compute_class
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.712 sec.
INFO: [HLS 200-111]  Elapsed time: 2.813 seconds; current allocated memory: 323.781 MB.
Execute       report -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/compute_class.verbose.bind.rpt -verbose -f 
Command       report done; 1.285 sec.
Execute       db_write -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/compute_class.bind.adb -f 
Command       db_write done; 0.929 sec.
INFO-FLOW: Finish binding compute_class.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__proc 
Execute       schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.368 seconds; current allocated memory: 324.649 MB.
Execute       report -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Block_proc.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute       set_default_model Block__proc 
Execute       bind -model Block__proc 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block__proc
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.112 sec.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 324.674 MB.
Execute       report -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Block_proc.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model classify 
Execute       schedule -model classify 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 324.780 MB.
Execute       report -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.sched.adb -f 
INFO-FLOW: Finish scheduling classify.
Execute       set_default_model classify 
Execute       bind -model classify 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=classify
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.496 sec.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 325.671 MB.
Execute       report -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.verbose.bind.rpt -verbose -f 
Command       report done; 0.448 sec.
Execute       db_write -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.bind.adb -f 
INFO-FLOW: Finish binding classify.
Execute       get_model_list classify -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess load_data55 
Execute       rtl_gen_preprocess compute_class 
Execute       rtl_gen_preprocess Block__proc 
Execute       rtl_gen_preprocess classify 
INFO-FLOW: Model list for RTL generation: load_data55 compute_class Block__proc classify
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model load_data55 -vendor xilinx -mg_file C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/load_data55.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data55'.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 327.231 MB.
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data55 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/syn/systemc/load_data55 -synmodules load_data55 compute_class Block__proc classify 
Execute       gen_rtl load_data55 -style xilinx -f -lang vhdl -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/syn/vhdl/load_data55 
Execute       gen_rtl load_data55 -style xilinx -f -lang vlog -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/syn/verilog/load_data55 
Execute       gen_tb_info load_data55 -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/load_data55 -p C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db 
Execute       report -model load_data55 -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/syn/report/load_data55_csynth.rpt -f 
Execute       report -model load_data55 -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/syn/report/load_data55_csynth.xml -f -x 
Execute       report -model load_data55 -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/load_data55.verbose.rpt -verbose -f 
Execute       db_write -model load_data55 -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/load_data55.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_class' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model compute_class -vendor xilinx -mg_file C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/compute_class.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_class_svs_V_0' to 'compute_class_svsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_svs_V_1' to 'compute_class_svscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_svs_V_2' to 'compute_class_svsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_svs_V_3' to 'compute_class_svseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_svs_V_4' to 'compute_class_svsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_svs_V_5' to 'compute_class_svsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_svs_V_6' to 'compute_class_svshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_svs_V_7' to 'compute_class_svsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_svs_V_8' to 'compute_class_svsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_svs_V_9' to 'compute_class_svskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_svs_V_10' to 'compute_class_svslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_svs_V_11' to 'compute_class_svsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_svs_V_12' to 'compute_class_svsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_svs_V_13' to 'compute_class_svsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_svs_V_14' to 'compute_class_svspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_svs_V_15' to 'compute_class_svsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_alphas_V_0' to 'compute_class_alprcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_alphas_V_140' to 'compute_class_alpsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_alphas_V_247' to 'compute_class_alptde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_alphas_V_348' to 'compute_class_alpudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_alphas_V_449' to 'compute_class_alpvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_alphas_V_550' to 'compute_class_alpwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_alphas_V_651' to 'compute_class_alpxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_alphas_V_752' to 'compute_class_alpyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_alphas_V_853' to 'compute_class_alpzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_alphas_V_954' to 'compute_class_alpAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_alphas_V_1041' to 'compute_class_alpBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_alphas_V_1142' to 'compute_class_alpCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_alphas_V_1243' to 'compute_class_alpDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_alphas_V_1344' to 'compute_class_alpEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_alphas_V_1445' to 'compute_class_alpFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_alphas_V_1546' to 'compute_class_alpGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_sv_norms_V_0' to 'compute_class_sv_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_sv_norms_V_1' to 'compute_class_sv_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_sv_norms_V_2' to 'compute_class_sv_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_sv_norms_V_3' to 'compute_class_sv_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_sv_norms_V_4' to 'compute_class_sv_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_sv_norms_V_5' to 'compute_class_sv_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_sv_norms_V_6' to 'compute_class_sv_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_sv_norms_V_7' to 'compute_class_sv_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_sv_norms_V_8' to 'compute_class_sv_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_sv_norms_V_9' to 'compute_class_sv_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_sv_norms_V_10' to 'compute_class_sv_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_sv_norms_V_11' to 'compute_class_sv_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_sv_norms_V_12' to 'compute_class_sv_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_sv_norms_V_13' to 'compute_class_sv_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_sv_norms_V_14' to 'compute_class_sv_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_class_sv_norms_V_15' to 'compute_class_sv_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_32_1_1' to 'classify_mux_164_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mux_164_26_1_1' to 'classify_mux_164_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_mul_mul_22s_8s_30_1_1' to 'classify_mul_mul_Zio' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'classify_mul_mul_Zio': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Xh4': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'classify_mux_164_Yie': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_class'.
Command       create_rtl_model done; 2.131 sec.
INFO: [HLS 200-111]  Elapsed time: 2.513 seconds; current allocated memory: 341.047 MB.
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_class -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/syn/systemc/compute_class -synmodules load_data55 compute_class Block__proc classify 
Execute       gen_rtl compute_class -style xilinx -f -lang vhdl -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/syn/vhdl/compute_class 
Execute       gen_rtl compute_class -style xilinx -f -lang vlog -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/syn/verilog/compute_class 
Execute       gen_tb_info compute_class -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/compute_class -p C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db 
Command       gen_tb_info done; 0.177 sec.
Execute       report -model compute_class -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/syn/report/compute_class_csynth.rpt -f 
Command       report done; 0.21 sec.
Execute       report -model compute_class -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/syn/report/compute_class_csynth.xml -f -x 
Command       report done; 0.18 sec.
Execute       report -model compute_class -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/compute_class.verbose.rpt -verbose -f 
Command       report done; 1.554 sec.
Execute       db_write -model compute_class -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/compute_class.adb -f 
Command       db_write done; 1.575 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Block__proc -vendor xilinx -mg_file C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 5.899 seconds; current allocated memory: 345.430 MB.
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/syn/systemc/Block_proc -synmodules load_data55 compute_class Block__proc classify 
Execute       gen_rtl Block__proc -style xilinx -f -lang vhdl -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/syn/vhdl/Block_proc 
Execute       gen_rtl Block__proc -style xilinx -f -lang vlog -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/syn/verilog/Block_proc 
Execute       gen_tb_info Block__proc -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Block_proc -p C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db 
Execute       report -model Block__proc -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/syn/report/Block_proc_csynth.rpt -f 
Execute       report -model Block__proc -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/syn/report/Block_proc_csynth.xml -f -x 
Execute       report -model Block__proc -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Block_proc.verbose.rpt -verbose -f 
Execute       db_write -model Block__proc -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Block_proc.adb -f 
Command       db_write done; 0.146 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model classify -vendor xilinx -mg_file C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/in_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/in_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/in_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/x_norm_in_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'classify/result_out_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'classify' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'x_norm_in_V' and 'result_out_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'classify_x_local_0_V' to 'classify_x_local_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_1_V' to 'classify_x_local_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_2_V' to 'classify_x_local_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_3_V' to 'classify_x_local_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_4_V' to 'classify_x_local_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_5_V' to 'classify_x_local_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_6_V' to 'classify_x_local_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_7_V' to 'classify_x_local_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_8_V' to 'classify_x_local_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_9_V' to 'classify_x_local_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_10_V' to 'classify_x_local_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_11_V' to 'classify_x_local_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_12_V' to 'classify_x_local_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_13_V' to 'classify_x_local_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_14_V' to 'classify_x_local_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'classify_x_local_15_V' to 'classify_x_local_bfk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
Command       create_rtl_model done; 1.138 sec.
INFO: [HLS 200-111]  Elapsed time: 1.444 seconds; current allocated memory: 347.390 MB.
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.rtl_wrap.cfg.tcl 
Execute       gen_rtl classify -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/syn/systemc/classify -synmodules load_data55 compute_class Block__proc classify 
Execute       gen_rtl classify -istop -style xilinx -f -lang vhdl -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/syn/vhdl/classify 
Execute       gen_rtl classify -istop -style xilinx -f -lang vlog -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/syn/verilog/classify 
Execute       export_constraint_db -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.constraint.tcl -f -tool general 
Execute       report -model classify -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.design.xml -verbose -f -dv 
Command       report done; 0.366 sec.
Execute       report -model classify -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info classify -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify -p C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db 
Execute       report -model classify -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/syn/report/classify_csynth.rpt -f 
Execute       report -model classify -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/syn/report/classify_csynth.xml -f -x 
Execute       report -model classify -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.verbose.rpt -verbose -f 
Command       report done; 0.504 sec.
Execute       db_write -model classify -o C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.adb -f 
Command       db_write done; 0.222 sec.
Execute       sc_get_clocks classify 
Execute       sc_get_portdomain classify 
INFO-FLOW: Model list for RTL component generation: load_data55 compute_class Block__proc classify
INFO-FLOW: Handling components in module [load_data55] ... 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/load_data55.compgen.tcl 
INFO-FLOW: Handling components in module [compute_class] ... 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/compute_class.compgen.tcl 
INFO-FLOW: Found component classify_mux_164_Xh4.
INFO-FLOW: Append model classify_mux_164_Xh4
INFO-FLOW: Found component classify_mux_164_Yie.
INFO-FLOW: Append model classify_mux_164_Yie
INFO-FLOW: Found component classify_mul_mul_Zio.
INFO-FLOW: Append model classify_mul_mul_Zio
INFO-FLOW: Found component compute_class_svsbkb.
INFO-FLOW: Append model compute_class_svsbkb
INFO-FLOW: Found component compute_class_svscud.
INFO-FLOW: Append model compute_class_svscud
INFO-FLOW: Found component compute_class_svsdEe.
INFO-FLOW: Append model compute_class_svsdEe
INFO-FLOW: Found component compute_class_svseOg.
INFO-FLOW: Append model compute_class_svseOg
INFO-FLOW: Found component compute_class_svsfYi.
INFO-FLOW: Append model compute_class_svsfYi
INFO-FLOW: Found component compute_class_svsg8j.
INFO-FLOW: Append model compute_class_svsg8j
INFO-FLOW: Found component compute_class_svshbi.
INFO-FLOW: Append model compute_class_svshbi
INFO-FLOW: Found component compute_class_svsibs.
INFO-FLOW: Append model compute_class_svsibs
INFO-FLOW: Found component compute_class_svsjbC.
INFO-FLOW: Append model compute_class_svsjbC
INFO-FLOW: Found component compute_class_svskbM.
INFO-FLOW: Append model compute_class_svskbM
INFO-FLOW: Found component compute_class_svslbW.
INFO-FLOW: Append model compute_class_svslbW
INFO-FLOW: Found component compute_class_svsmb6.
INFO-FLOW: Append model compute_class_svsmb6
INFO-FLOW: Found component compute_class_svsncg.
INFO-FLOW: Append model compute_class_svsncg
INFO-FLOW: Found component compute_class_svsocq.
INFO-FLOW: Append model compute_class_svsocq
INFO-FLOW: Found component compute_class_svspcA.
INFO-FLOW: Append model compute_class_svspcA
INFO-FLOW: Found component compute_class_svsqcK.
INFO-FLOW: Append model compute_class_svsqcK
INFO-FLOW: Found component compute_class_alprcU.
INFO-FLOW: Append model compute_class_alprcU
INFO-FLOW: Found component compute_class_alpsc4.
INFO-FLOW: Append model compute_class_alpsc4
INFO-FLOW: Found component compute_class_alptde.
INFO-FLOW: Append model compute_class_alptde
INFO-FLOW: Found component compute_class_alpudo.
INFO-FLOW: Append model compute_class_alpudo
INFO-FLOW: Found component compute_class_alpvdy.
INFO-FLOW: Append model compute_class_alpvdy
INFO-FLOW: Found component compute_class_alpwdI.
INFO-FLOW: Append model compute_class_alpwdI
INFO-FLOW: Found component compute_class_alpxdS.
INFO-FLOW: Append model compute_class_alpxdS
INFO-FLOW: Found component compute_class_alpyd2.
INFO-FLOW: Append model compute_class_alpyd2
INFO-FLOW: Found component compute_class_alpzec.
INFO-FLOW: Append model compute_class_alpzec
INFO-FLOW: Found component compute_class_alpAem.
INFO-FLOW: Append model compute_class_alpAem
INFO-FLOW: Found component compute_class_alpBew.
INFO-FLOW: Append model compute_class_alpBew
INFO-FLOW: Found component compute_class_alpCeG.
INFO-FLOW: Append model compute_class_alpCeG
INFO-FLOW: Found component compute_class_alpDeQ.
INFO-FLOW: Append model compute_class_alpDeQ
INFO-FLOW: Found component compute_class_alpEe0.
INFO-FLOW: Append model compute_class_alpEe0
INFO-FLOW: Found component compute_class_alpFfa.
INFO-FLOW: Append model compute_class_alpFfa
INFO-FLOW: Found component compute_class_alpGfk.
INFO-FLOW: Append model compute_class_alpGfk
INFO-FLOW: Found component compute_class_sv_Hfu.
INFO-FLOW: Append model compute_class_sv_Hfu
INFO-FLOW: Found component compute_class_sv_IfE.
INFO-FLOW: Append model compute_class_sv_IfE
INFO-FLOW: Found component compute_class_sv_JfO.
INFO-FLOW: Append model compute_class_sv_JfO
INFO-FLOW: Found component compute_class_sv_KfY.
INFO-FLOW: Append model compute_class_sv_KfY
INFO-FLOW: Found component compute_class_sv_Lf8.
INFO-FLOW: Append model compute_class_sv_Lf8
INFO-FLOW: Found component compute_class_sv_Mgi.
INFO-FLOW: Append model compute_class_sv_Mgi
INFO-FLOW: Found component compute_class_sv_Ngs.
INFO-FLOW: Append model compute_class_sv_Ngs
INFO-FLOW: Found component compute_class_sv_OgC.
INFO-FLOW: Append model compute_class_sv_OgC
INFO-FLOW: Found component compute_class_sv_PgM.
INFO-FLOW: Append model compute_class_sv_PgM
INFO-FLOW: Found component compute_class_sv_QgW.
INFO-FLOW: Append model compute_class_sv_QgW
INFO-FLOW: Found component compute_class_sv_Rg6.
INFO-FLOW: Append model compute_class_sv_Rg6
INFO-FLOW: Found component compute_class_sv_Shg.
INFO-FLOW: Append model compute_class_sv_Shg
INFO-FLOW: Found component compute_class_sv_Thq.
INFO-FLOW: Append model compute_class_sv_Thq
INFO-FLOW: Found component compute_class_sv_UhA.
INFO-FLOW: Append model compute_class_sv_UhA
INFO-FLOW: Found component compute_class_sv_VhK.
INFO-FLOW: Append model compute_class_sv_VhK
INFO-FLOW: Found component compute_class_sv_WhU.
INFO-FLOW: Append model compute_class_sv_WhU
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [classify] ... 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.compgen.tcl 
INFO-FLOW: Found component fifo_w24_d2_A.
INFO-FLOW: Append model fifo_w24_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component classify_control_s_axi.
INFO-FLOW: Append model classify_control_s_axi
INFO-FLOW: Append model load_data55
INFO-FLOW: Append model compute_class
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model classify
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: classify_mux_164_Xh4 classify_mux_164_Yie classify_mul_mul_Zio compute_class_svsbkb compute_class_svscud compute_class_svsdEe compute_class_svseOg compute_class_svsfYi compute_class_svsg8j compute_class_svshbi compute_class_svsibs compute_class_svsjbC compute_class_svskbM compute_class_svslbW compute_class_svsmb6 compute_class_svsncg compute_class_svsocq compute_class_svspcA compute_class_svsqcK compute_class_alprcU compute_class_alpsc4 compute_class_alptde compute_class_alpudo compute_class_alpvdy compute_class_alpwdI compute_class_alpxdS compute_class_alpyd2 compute_class_alpzec compute_class_alpAem compute_class_alpBew compute_class_alpCeG compute_class_alpDeQ compute_class_alpEe0 compute_class_alpFfa compute_class_alpGfk compute_class_sv_Hfu compute_class_sv_IfE compute_class_sv_JfO compute_class_sv_KfY compute_class_sv_Lf8 compute_class_sv_Mgi compute_class_sv_Ngs compute_class_sv_OgC compute_class_sv_PgM compute_class_sv_QgW compute_class_sv_Rg6 compute_class_sv_Shg compute_class_sv_Thq compute_class_sv_UhA compute_class_sv_VhK compute_class_sv_WhU fifo_w24_d2_A fifo_w32_d2_A classify_control_s_axi load_data55 compute_class Block_proc classify
INFO-FLOW: To file: write model classify_mux_164_Xh4
INFO-FLOW: To file: write model classify_mux_164_Yie
INFO-FLOW: To file: write model classify_mul_mul_Zio
INFO-FLOW: To file: write model compute_class_svsbkb
INFO-FLOW: To file: write model compute_class_svscud
INFO-FLOW: To file: write model compute_class_svsdEe
INFO-FLOW: To file: write model compute_class_svseOg
INFO-FLOW: To file: write model compute_class_svsfYi
INFO-FLOW: To file: write model compute_class_svsg8j
INFO-FLOW: To file: write model compute_class_svshbi
INFO-FLOW: To file: write model compute_class_svsibs
INFO-FLOW: To file: write model compute_class_svsjbC
INFO-FLOW: To file: write model compute_class_svskbM
INFO-FLOW: To file: write model compute_class_svslbW
INFO-FLOW: To file: write model compute_class_svsmb6
INFO-FLOW: To file: write model compute_class_svsncg
INFO-FLOW: To file: write model compute_class_svsocq
INFO-FLOW: To file: write model compute_class_svspcA
INFO-FLOW: To file: write model compute_class_svsqcK
INFO-FLOW: To file: write model compute_class_alprcU
INFO-FLOW: To file: write model compute_class_alpsc4
INFO-FLOW: To file: write model compute_class_alptde
INFO-FLOW: To file: write model compute_class_alpudo
INFO-FLOW: To file: write model compute_class_alpvdy
INFO-FLOW: To file: write model compute_class_alpwdI
INFO-FLOW: To file: write model compute_class_alpxdS
INFO-FLOW: To file: write model compute_class_alpyd2
INFO-FLOW: To file: write model compute_class_alpzec
INFO-FLOW: To file: write model compute_class_alpAem
INFO-FLOW: To file: write model compute_class_alpBew
INFO-FLOW: To file: write model compute_class_alpCeG
INFO-FLOW: To file: write model compute_class_alpDeQ
INFO-FLOW: To file: write model compute_class_alpEe0
INFO-FLOW: To file: write model compute_class_alpFfa
INFO-FLOW: To file: write model compute_class_alpGfk
INFO-FLOW: To file: write model compute_class_sv_Hfu
INFO-FLOW: To file: write model compute_class_sv_IfE
INFO-FLOW: To file: write model compute_class_sv_JfO
INFO-FLOW: To file: write model compute_class_sv_KfY
INFO-FLOW: To file: write model compute_class_sv_Lf8
INFO-FLOW: To file: write model compute_class_sv_Mgi
INFO-FLOW: To file: write model compute_class_sv_Ngs
INFO-FLOW: To file: write model compute_class_sv_OgC
INFO-FLOW: To file: write model compute_class_sv_PgM
INFO-FLOW: To file: write model compute_class_sv_QgW
INFO-FLOW: To file: write model compute_class_sv_Rg6
INFO-FLOW: To file: write model compute_class_sv_Shg
INFO-FLOW: To file: write model compute_class_sv_Thq
INFO-FLOW: To file: write model compute_class_sv_UhA
INFO-FLOW: To file: write model compute_class_sv_VhK
INFO-FLOW: To file: write model compute_class_sv_WhU
INFO-FLOW: To file: write model fifo_w24_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model classify_control_s_axi
INFO-FLOW: To file: write model load_data55
INFO-FLOW: To file: write model compute_class
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model classify
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/load_data55.compgen.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/compute_class.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'compute_class_svsbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_svscud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_svsdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_svseOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_svsfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_svsg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_svshbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_svsibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_svsjbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_svskbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_svslbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_svsmb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_svsncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_svsocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_svspcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_svsqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_alprcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_alpsc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_alptde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_alpudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_alpvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_alpwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_alpxdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_alpyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_alpzec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_alpAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_alpBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_alpCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_alpDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_alpEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_alpFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_alpGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_sv_Hfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_sv_IfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_sv_JfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_sv_KfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_sv_Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_sv_Mgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_sv_Ngs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_sv_OgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_sv_PgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_sv_QgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_sv_Rg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_sv_Shg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_sv_Thq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_sv_UhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_sv_VhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'compute_class_sv_WhU_rom' using distributed ROMs.
Command       ap_source done; 2.483 sec.
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'classify_x_local_0iy_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'x_norm_in_V_c_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'res_internal_V_U(fifo_w32_d2_A)' using Shift Registers.
Execute         source ./control.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.187 sec.
Execute       get_config_sdx -target 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.119 sec.
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.122 sec.
Command       ap_source done; 0.122 sec.
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.rtl_wrap.cfg.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.rtl_wrap.cfg.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.rtl_wrap.cfg.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.tbgen.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.tbgen.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/load_data55.compgen.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/compute_class.compgen.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.compgen.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/load_data55.compgen.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/compute_class.compgen.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.compgen.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/load_data55.compgen.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/compute_class.compgen.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.compgen.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.constraint.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.tbgen.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.tbgen.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/classify.constraint.tcl 
Execute       sc_get_clocks classify 
Execute       source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:36 ; elapsed = 00:03:21 . Memory (MB): peak = 656.672 ; gain = 600.793
INFO: [SYSC 207-301] Generating SystemC RTL for classify.
INFO: [VHDL 208-304] Generating VHDL RTL for classify.
INFO: [VLOG 209-307] Generating Verilog RTL for classify.
Command     autosyn done; 32.021 sec.
Command   csynth_design done; 200.327 sec.
Command ap_source done; 200.585 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1 opened at Fri Feb 13 10:46:11 +0000 2026
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.108 sec.
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     ap_source done; 0.111 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.245 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.txt 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.txt 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/ground_truth.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/ground_truth.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/AcceleratorTB.cpp 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/AcceleratorTB.cpp 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/svs.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/svs.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/bias.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/bias.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.cpp 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.cpp 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.cpp 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.cpp 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/alphas.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/alphas.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.475 sec.
Command ap_source done; error code: 1; 4.76 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1 opened at Fri Feb 13 10:46:44 +0000 2026
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.122 sec.
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.125 sec.
Command     ap_source done; 0.125 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.286 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.txt 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.txt 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/ground_truth.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/ground_truth.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/AcceleratorTB.cpp 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/AcceleratorTB.cpp 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/svs.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/svs.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/bias.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/bias.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.cpp 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.cpp 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.cpp 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.cpp 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/alphas.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/alphas.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.391 sec.
Command ap_source done; error code: 1; 1.684 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1 opened at Fri Feb 13 10:47:17 +0000 2026
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.101 sec.
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.103 sec.
Command     ap_source done; 0.104 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.184 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.txt 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.txt 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/ground_truth.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/ground_truth.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/AcceleratorTB.cpp 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/AcceleratorTB.cpp 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/svs.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/svs.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/bias.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/bias.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.cpp 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.cpp 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.cpp 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.cpp 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/alphas.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/alphas.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.283 sec.
Command ap_source done; error code: 1; 1.473 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1 opened at Fri Feb 13 10:48:53 +0000 2026
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.11 sec.
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.112 sec.
Command     ap_source done; 0.112 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.191 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.txt 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.txt 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/ground_truth.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/ground_truth.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/AcceleratorTB.cpp 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/AcceleratorTB.cpp 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/svs.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/svs.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/bias.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/bias.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.cpp 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.cpp 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.cpp 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.cpp 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/alphas.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/alphas.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.207 sec.
Command ap_source done; error code: 1; 1.403 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1 opened at Fri Feb 13 10:49:06 +0000 2026
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.171 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.txt 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.txt 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/ground_truth.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/ground_truth.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/AcceleratorTB.cpp 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/AcceleratorTB.cpp 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/svs.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/svs.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/bias.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/bias.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.cpp 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.cpp 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.cpp 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.cpp 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/alphas.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/alphas.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.092 sec.
Command ap_source done; error code: 1; 1.269 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1 opened at Fri Feb 13 10:50:54 +0000 2026
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.114 sec.
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.117 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.202 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/mathi/Documents/ADSD_ICL/ADSD/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.txt 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.txt 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/test_data.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/ground_truth.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/ground_truth.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/AcceleratorTB.cpp 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/AcceleratorTB.cpp 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/svs.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/svs.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/bias.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/bias.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.cpp 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Exp.cpp 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.h 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.cpp 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/Classifier.cpp 
Execute     is_encrypted C:/Users/mathi/Documents/ADSD_ICL/ADSD/alphas.h 
Execute     is_xip C:/Users/mathi/Documents/ADSD_ICL/ADSD/alphas.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 133.212 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 145.476 sec.
Command ap_source done; 145.684 sec.
Execute cleanup_all 
