

Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            classic
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 22:17:13 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          720
LUT:           1526
FF:            2946
DSP:             14
BRAM:             0
SRL:            118
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.924
CP achieved post-implementation:    2.788
Timing not met
