# Adding file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v ... Done
# Adding file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v ... Done
# Adding file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v ... Done
# Adding file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v ... Done
# Adding file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\spi_write.v ... Done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'MainController' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Reg_Map' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 -L ovi_ice -L ice +access +r tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'MainController' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Reg_Map' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work SPI_Write $dsn/../../verilog/modules/SPI.v $dsn/../../verilog/modules/RegMap.v $dsn/../../verilog/modules/MainController.v $dsn/../../verilog/top.v $dsn/../../verilog/spi_write.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 62).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/RegMap.v, ln 37).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb.
# $root top modules: tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'MainController' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Reg_Map' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'D:\FPGA\Aldec\Active-HDL\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.1 [s]
# SLP: Finished : 1.2 [s]
# SLP: 0 primitives and 27 (100.00%) other processes in SLP
# SLP: 86 (98.85%) signals in SLP and 1 (1.15%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6055 kB (elbread=1280 elab2=4629 kernel=146 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\aldec\SPI_Write\src\wave.asdb
#  4:10 PM, Thursday, December 17, 2020
#  Simulation has been initialized
alog -O2 -sve -msg 5 -sv2k12 -work SPI_Write $dsn/../../verilog/top.v $dsn/../../verilog/modules/RegMap.v $dsn/../../verilog/modules/SPI.v $dsn/../../verilog/modules/MainController.v $dsn/../../verilog/spi_write.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (52, 19): Undeclared identifier: internalPath.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (61, 20): Undeclared identifier: internalPath.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (96, 23): Undeclared identifier: internalPath.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (101, 26): Undeclared identifier: internalPath.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (101, 34): Undeclared identifier: WRITE.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (106, 26): Undeclared identifier: internalPath.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (106, 33): Undeclared identifier: READ.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (111, 12): Undeclared identifier: WRITE.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (121, 11): Undeclared identifier: READ.
# Compile failure 9 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work SPI_Write $dsn/../../verilog/top.v $dsn/../../verilog/modules/RegMap.v $dsn/../../verilog/modules/SPI.v $dsn/../../verilog/modules/MainController.v $dsn/../../verilog/spi_write.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (56, 8): Undeclared identifier: d1.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work SPI_Write $dsn/../../verilog/top.v $dsn/../../verilog/modules/RegMap.v $dsn/../../verilog/modules/SPI.v $dsn/../../verilog/modules/MainController.v $dsn/../../verilog/spi_write.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/RegMap.v, ln 37).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 65).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 97).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb.
# $root top modules: tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'MainController' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Reg_Map' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'D:\FPGA\Aldec\Active-HDL\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 27 (100.00%) other processes in SLP
# SLP: 84 (98.82%) signals in SLP and 1 (1.18%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6056 kB (elbread=1280 elab2=4629 kernel=146 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\aldec\SPI_Write\src\wave.asdb
#  4:44 PM, Thursday, December 17, 2020
#  Simulation has been initialized
# add wave -noreg {/tb/SCK}
# add wave -noreg {/tb/SSEL}
# add wave -noreg {/tb/MOSI}
# add wave -noreg {/tb/MISO}
# 4 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 spi_write.v (82): $finish called.
# KERNEL: Time: 309969 ns,  Iteration: 0,  Instance: /tb,  Process: @INITIAL#80_5@.
# KERNEL: stopped at time: 309969 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work SPI_Write $dsn/../../verilog/top.v $dsn/../../verilog/modules/RegMap.v $dsn/../../verilog/modules/SPI.v $dsn/../../verilog/modules/MainController.v $dsn/../../verilog/spi_write.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/RegMap.v, ln 37).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 65).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 95).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb.
# $root top modules: tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'MainController' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Reg_Map' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'D:\FPGA\Aldec\Active-HDL\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 27 (100.00%) other processes in SLP
# SLP: 83 (98.81%) signals in SLP and 1 (1.19%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6055 kB (elbread=1280 elab2=4629 kernel=146 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\aldec\SPI_Write\src\wave.asdb
#  4:47 PM, Thursday, December 17, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 spi_write.v (82): $finish called.
# KERNEL: Time: 309969 ns,  Iteration: 0,  Instance: /tb,  Process: @INITIAL#80_5@.
# KERNEL: stopped at time: 309969 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'MainController' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Reg_Map' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'D:\FPGA\Aldec\Active-HDL\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 27 (100.00%) other processes in SLP
# SLP: 83 (98.81%) signals in SLP and 1 (1.19%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6055 kB (elbread=1280 elab2=4629 kernel=146 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\aldec\SPI_Write\src\wave.asdb
#  4:48 PM, Thursday, December 17, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/src/wave.asdb'.
run
alog -O2 -sve -msg 5 -sv2k12 -work SPI_Write $dsn/../../verilog/modules/SPI.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 65).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 95).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'MainController' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Reg_Map' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'D:\FPGA\Aldec\Active-HDL\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 27 (100.00%) other processes in SLP
# SLP: 83 (98.81%) signals in SLP and 1 (1.19%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6055 kB (elbread=1280 elab2=4629 kernel=146 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\aldec\SPI_Write\src\wave.asdb
#  4:48 PM, Thursday, December 17, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 spi_write.v (82): $finish called.
# KERNEL: Time: 309969 ns,  Iteration: 0,  Instance: /tb,  Process: @INITIAL#80_5@.
# KERNEL: stopped at time: 309969 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'MainController' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Reg_Map' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'D:\FPGA\Aldec\Active-HDL\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 27 (100.00%) other processes in SLP
# SLP: 83 (98.81%) signals in SLP and 1 (1.19%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6055 kB (elbread=1280 elab2=4629 kernel=146 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\aldec\SPI_Write\src\wave.asdb
#  4:49 PM, Thursday, December 17, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 spi_write.v (82): $finish called.
# KERNEL: Time: 309969 ns,  Iteration: 0,  Instance: /tb,  Process: @INITIAL#80_5@.
# KERNEL: stopped at time: 309969 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work SPI_Write $dsn/../../verilog/top.v $dsn/../../verilog/modules/RegMap.v $dsn/../../verilog/modules/SPI.v $dsn/../../verilog/modules/MainController.v $dsn/../../verilog/spi_write.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/RegMap.v, ln 37).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 65).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 95).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb.
# $root top modules: tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'MainController' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Reg_Map' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'D:\FPGA\Aldec\Active-HDL\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 27 (100.00%) other processes in SLP
# SLP: 83 (98.81%) signals in SLP and 1 (1.19%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6055 kB (elbread=1280 elab2=4629 kernel=146 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\aldec\SPI_Write\src\wave.asdb
#  4:51 PM, Thursday, December 17, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 spi_write.v (82): $finish called.
# KERNEL: Time: 309969 ns,  Iteration: 0,  Instance: /tb,  Process: @INITIAL#80_5@.
# KERNEL: stopped at time: 309969 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work SPI_Write $dsn/../../verilog/top.v $dsn/../../verilog/modules/RegMap.v $dsn/../../verilog/modules/SPI.v $dsn/../../verilog/modules/MainController.v $dsn/../../verilog/spi_write.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/RegMap.v, ln 37).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 65).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 95).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb.
# $root top modules: tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'MainController' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Reg_Map' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'D:\FPGA\Aldec\Active-HDL\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 27 (100.00%) other processes in SLP
# SLP: 83 (98.81%) signals in SLP and 1 (1.19%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6055 kB (elbread=1280 elab2=4629 kernel=146 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\aldec\SPI_Write\src\wave.asdb
#  4:54 PM, Thursday, December 17, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 spi_write.v (82): $finish called.
# KERNEL: Time: 309969 ns,  Iteration: 0,  Instance: /tb,  Process: @INITIAL#80_5@.
# KERNEL: stopped at time: 309969 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work SPI_Write $dsn/../../verilog/top.v $dsn/../../verilog/modules/RegMap.v $dsn/../../verilog/modules/SPI.v $dsn/../../verilog/modules/MainController.v $dsn/../../verilog/spi_write.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/RegMap.v, ln 37).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 65).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 95).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb.
# $root top modules: tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'MainController' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Reg_Map' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'D:\FPGA\Aldec\Active-HDL\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 27 (100.00%) other processes in SLP
# SLP: 83 (98.81%) signals in SLP and 1 (1.19%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6055 kB (elbread=1280 elab2=4629 kernel=146 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\aldec\SPI_Write\src\wave.asdb
#  4:54 PM, Thursday, December 17, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 spi_write.v (82): $finish called.
# KERNEL: Time: 309969 ns,  Iteration: 0,  Instance: /tb,  Process: @INITIAL#80_5@.
# KERNEL: stopped at time: 309969 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work SPI_Write $dsn/../../verilog/top.v $dsn/../../verilog/modules/RegMap.v $dsn/../../verilog/modules/SPI.v $dsn/../../verilog/modules/MainController.v $dsn/../../verilog/spi_write.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 ../../../verilog/modules/SPI.v : (155, 6): case/x/z...endcase pair(s) mismatch detected. 1 <endcase> tokens are missing.
# Error: VCP2020 ../../../verilog/modules/SPI.v : (155, 6): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 ../../../verilog/modules/SPI.v : (155, 6): Syntax error. Unexpected token: end[_END]. Expected tokens: 'endcase' , ''' , '(' , '[' , '{' ... .
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work SPI_Write $dsn/../../verilog/top.v $dsn/../../verilog/modules/RegMap.v $dsn/../../verilog/modules/SPI.v $dsn/../../verilog/modules/MainController.v $dsn/../../verilog/spi_write.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (104, 46): Undeclared identifier: START_TRANSACTION.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (112, 44): Undeclared identifier: START_TRANSACTION.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (116, 17): Undeclared identifier: READ_WRITE.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (120, 44): Undeclared identifier: START_TRANSACTION.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (124, 24): Undeclared identifier: START_TRANSACTION.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (126, 35): Undeclared identifier: WRITE_ADDR.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (129, 17): Undeclared identifier: WRITE_ADDR.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (130, 35): Undeclared identifier: WRITE_DATA.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (133, 17): Undeclared identifier: WRITE_DATA.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (135, 35): Undeclared identifier: READ_WRITE.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (147, 17): Undeclared identifier: WRITE_ADDR.
# Error: VCP2858 ../../../verilog/modules/SPI.v : (148, 23): DataBus is not a valid left-hand side of a procedural assignment.
# Error: VCP5103 ../../../verilog/modules/SPI.v : (150, 17): Undeclared identifier: WRITE_DATA.
# Error: VCP2858 ../../../verilog/modules/SPI.v : (151, 23): DataBus is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 ../../../verilog/modules/SPI.v : (154, 24): DataBus is not a valid left-hand side of a procedural assignment.
# Compile failure 15 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work SPI_Write $dsn/../../verilog/top.v $dsn/../../verilog/modules/RegMap.v $dsn/../../verilog/modules/SPI.v $dsn/../../verilog/modules/MainController.v $dsn/../../verilog/spi_write.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 ../../../verilog/modules/SPI.v : (151, 23): DataBus is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 ../../../verilog/modules/SPI.v : (154, 23): DataBus is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 ../../../verilog/modules/SPI.v : (157, 24): DataBus is not a valid left-hand side of a procedural assignment.
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work SPI_Write $dsn/../../verilog/top.v $dsn/../../verilog/modules/RegMap.v $dsn/../../verilog/modules/SPI.v $dsn/../../verilog/modules/MainController.v $dsn/../../verilog/spi_write.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 ../../../verilog/modules/SPI.v : (151, 23): DataBus is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 ../../../verilog/modules/SPI.v : (154, 23): DataBus is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 ../../../verilog/modules/SPI.v : (157, 24): DataBus is not a valid left-hand side of a procedural assignment.
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work SPI_Write $dsn/../../verilog/top.v $dsn/../../verilog/modules/RegMap.v $dsn/../../verilog/modules/SPI.v $dsn/../../verilog/modules/MainController.v $dsn/../../verilog/spi_write.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/RegMap.v, ln 37).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 68).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 98).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb.
# $root top modules: tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work SPI_Write $dsn/../../verilog/top.v $dsn/../../verilog/modules/RegMap.v $dsn/../../verilog/modules/SPI.v $dsn/../../verilog/modules/MainController.v $dsn/../../verilog/spi_write.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/RegMap.v, ln 37).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 68).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 98).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb.
# $root top modules: tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'MainController' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Reg_Map' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'D:\FPGA\Aldec\Active-HDL\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 27 (100.00%) other processes in SLP
# SLP: 82 (98.80%) signals in SLP and 1 (1.20%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6056 kB (elbread=1280 elab2=4629 kernel=146 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\aldec\SPI_Write\src\wave.asdb
#  5:10 PM, Thursday, December 17, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 spi_write.v (82): $finish called.
# KERNEL: Time: 309969 ns,  Iteration: 0,  Instance: /tb,  Process: @INITIAL#80_5@.
# KERNEL: stopped at time: 309969 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work SPI_Write $dsn/../../verilog/top.v $dsn/../../verilog/modules/RegMap.v $dsn/../../verilog/modules/SPI.v $dsn/../../verilog/modules/MainController.v $dsn/../../verilog/spi_write.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/RegMap.v, ln 37).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 66).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 96).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb.
# $root top modules: tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# KERNEL: Warning: KERNEL_0291 Signal '/tb/t/SPI_i/out_data' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/tb/t/SPI_i/SPI_In' has already been traced.
# 29 signal(s) traced.
# WAVEFORM: 37 signal(s) removed.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'MainController' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Reg_Map' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'D:\FPGA\Aldec\Active-HDL\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 27 (100.00%) other processes in SLP
# SLP: 82 (98.80%) signals in SLP and 1 (1.20%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6055 kB (elbread=1280 elab2=4629 kernel=146 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\aldec\SPI_Write\src\wave.asdb
#  5:13 PM, Thursday, December 17, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/src/wave.asdb'.
# WAVEFORM: 4 signal(s) inserted to virtual group.
# Warning: WAVEFORM: Object matching /tb/t/SPI_i/data_sent not found in C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/src/wave.asdb.
# Warning: WAVEFORM: Object matching /tb/t/SPI_i/addr_sent not found in C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/src/wave.asdb.
# Warning: WAVEFORM: Object matching /tb/t/SPI_i/module_out not found in C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/src/wave.asdb.
# WAVEFORM: 30 signal(s) inserted to virtual group.
run
# RUNTIME: Info: RUNTIME_0068 spi_write.v (82): $finish called.
# KERNEL: Time: 309969 ns,  Iteration: 0,  Instance: /tb,  Process: @INITIAL#80_5@.
# KERNEL: stopped at time: 309969 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# KERNEL: Warning: KERNEL_0291 Signal '/tb/t/SPI_i/SPI_Out' has already been traced.
# 0 signal(s) traced.
alog -O2 -sve -msg 5 -sv2k12 -work SPI_Write $dsn/../../verilog/top.v $dsn/../../verilog/modules/RegMap.v $dsn/../../verilog/modules/SPI.v $dsn/../../verilog/modules/MainController.v $dsn/../../verilog/spi_write.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/RegMap.v, ln 37).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 66).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 96).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb.
# $root top modules: tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'MainController' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Reg_Map' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'D:\FPGA\Aldec\Active-HDL\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 27 (100.00%) other processes in SLP
# SLP: 82 (98.80%) signals in SLP and 1 (1.20%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6055 kB (elbread=1280 elab2=4629 kernel=146 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\aldec\SPI_Write\src\wave.asdb
#  5:15 PM, Thursday, December 17, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/src/wave.asdb'.
# WAVEFORM: 4 signal(s) inserted to virtual group.
# WAVEFORM: 10 signal(s) inserted to virtual group.
run
# RUNTIME: Info: RUNTIME_0068 spi_write.v (82): $finish called.
# KERNEL: Time: 309969 ns,  Iteration: 0,  Instance: /tb,  Process: @INITIAL#80_5@.
# KERNEL: stopped at time: 309969 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'MainController' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Reg_Map' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'D:\FPGA\Aldec\Active-HDL\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 27 (100.00%) other processes in SLP
# SLP: 82 (98.80%) signals in SLP and 1 (1.20%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6055 kB (elbread=1280 elab2=4629 kernel=146 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\aldec\SPI_Write\src\wave.asdb
#  5:16 PM, Thursday, December 17, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/src/wave.asdb'.
# WAVEFORM: 4 signal(s) inserted to virtual group.
# WAVEFORM: 10 signal(s) inserted to virtual group.
run
# RUNTIME: Info: RUNTIME_0068 spi_write.v (82): $finish called.
# KERNEL: Time: 309969 ns,  Iteration: 0,  Instance: /tb,  Process: @INITIAL#80_5@.
# KERNEL: stopped at time: 309969 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work SPI_Write $dsn/../../verilog/top.v $dsn/../../verilog/modules/RegMap.v $dsn/../../verilog/modules/SPI.v $dsn/../../verilog/modules/MainController.v $dsn/../../verilog/spi_write.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/RegMap.v, ln 37).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 66).
# Parameters in case labels, will not check for overlapping labels (C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v, ln 96).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: tb.
# $root top modules: tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'MainController' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Reg_Map' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'MainController' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Reg_Map' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'MainController' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Reg_Map' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 -L ovi_ice -L ice +access +r tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'MainController' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Reg_Map' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'SPI' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'D:\FPGA\Aldec\Active-HDL\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 27 (100.00%) other processes in SLP
# SLP: 82 (98.80%) signals in SLP and 1 (1.20%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6055 kB (elbread=1280 elab2=4629 kernel=146 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\aldec\SPI_Write\src\wave.asdb
#  5:18 PM, Thursday, December 17, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/src/wave.asdb'.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run
# RUNTIME: Info: RUNTIME_0068 spi_write.v (82): $finish called.
# KERNEL: Time: 309969 ns,  Iteration: 0,  Instance: /tb,  Process: @INITIAL#80_5@.
# KERNEL: stopped at time: 309969 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 4 signal(s) traced.
# WAVEFORM: 8 signal(s) removed.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'MainController' does not have a `timescale d