module sub(
    output logic [1:-1] oned,     
    output logic [1:-1] [2:-1] twod,     
    output logic [1:-1] [2:-1] [3:-3] threed     
); 
endmodule