
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104206                       # Number of seconds simulated
sim_ticks                                104205977727                       # Number of ticks simulated
final_tick                               631199875005                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121044                       # Simulator instruction rate (inst/s)
host_op_rate                                   152512                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5725138                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887248                       # Number of bytes of host memory used
host_seconds                                 18201.48                       # Real time elapsed on the host
sim_insts                                  2203186870                       # Number of instructions simulated
sim_ops                                    2775948582                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      8525312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4031744                       # Number of bytes read from this memory
system.physmem.bytes_read::total             12560640                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1666304                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1666304                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        66604                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        31498                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 98130                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13018                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13018                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15968                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     81812120                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     38690141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               120536655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15968                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18425                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              34393                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15990484                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15990484                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15990484                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15968                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     81812120                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     38690141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              136527139                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               249894432                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21941519                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17780067                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015977                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8992731                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8285942                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2464416                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91032                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185597266                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121944343                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21941519                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10750358                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26716309                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6169367                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4874924                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11617392                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2015329                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221298425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.677176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.048748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194582116     87.93%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2482074      1.12%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1959519      0.89%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4593006      2.08%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1000038      0.45%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1555944      0.70%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1183086      0.53%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741704      0.34%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13200938      5.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221298425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.087803                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.487983                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183503635                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7028384                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26608408                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        89217                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4068775                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3779178                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41847                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149564813                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        74561                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4068775                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184010701                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2155111                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3396503                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26157915                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1509414                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149430469                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        39204                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        277523                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539471                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       248684                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210234638                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697276780                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697276780                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39539120                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35605                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19061                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4768546                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14537198                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7200913                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       132621                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1603562                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148360500                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35590                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139375852                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       142003                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24746725                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51469454                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2522                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221298425                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.629810                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.300991                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161190276     72.84%     72.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25773771     11.65%     84.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12497623      5.65%     90.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8338329      3.77%     93.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7722643      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2590751      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2676754      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379227      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129051      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221298425                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400238     59.29%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137238     20.33%     79.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137630     20.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117077042     84.00%     84.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113713      1.52%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13022124      9.34%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7146439      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139375852                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.557739                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             675106                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004844                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500867236                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173143299                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135799737                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140050958                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       351112                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3303261                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1000                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          484                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       175187                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4068775                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1349401                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        98064                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148396090                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10425                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14537198                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7200913                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19056                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         82744                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          484                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1100083                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1139215                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2239298                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136834638                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12575413                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2541212                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19720543                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19402742                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7145130                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.547570                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135800440                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135799737                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80445804                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222040212                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.543428                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362303                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25587943                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2017971                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217229650                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.565344                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369993                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165659184     76.26%     76.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24270659     11.17%     87.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10601038      4.88%     92.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6016959      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4358997      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1708518      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1326090      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954987      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2333218      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217229650                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2333218                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           363293758                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300863521                       # The number of ROB writes
system.switch_cpus0.timesIdled                3021648                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28596007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.498944                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.498944                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400169                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400169                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616363148                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189157350                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138105717                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               249894432                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21796758                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17889097                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2030517                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8907620                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8559640                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2169104                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95220                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    195089005                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             119663209                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21796758                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10728744                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25792394                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5654723                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8330727                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11798731                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2021519                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    232818722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.630160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.989575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       207026328     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1938209      0.83%     89.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3484127      1.50%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2052639      0.88%     92.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1685567      0.72%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1475776      0.63%     93.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          829303      0.36%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2062419      0.89%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12264354      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    232818722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087224                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.478855                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       193460570                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9971426                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25717206                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        63132                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3606382                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3580000                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     146650566                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1230                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3606382                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       193765121                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         777307                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      8296332                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25459025                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       914550                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     146598016                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         97494                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       527662                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    206565176                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    680383339                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    680383339                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175257405                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31307765                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34870                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17458                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2627767                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13576491                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7339978                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        71431                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1666727                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         145465043                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34870                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138606152                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        61745                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17383321                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36040781                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    232818722                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.595339                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.283595                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    175105129     75.21%     75.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22960852      9.86%     85.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12019260      5.16%     90.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8484739      3.64%     93.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8465914      3.64%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3020281      1.30%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2320816      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       271242      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       170489      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    232818722                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          50837     13.75%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164394     44.45%     58.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       154587     41.80%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116941746     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1903736      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17412      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12421738      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7321520      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138606152                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.554659                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             369818                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002668                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    510462588                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    162883476                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136250435                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138975970                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       282196                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2188128                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          242                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        97755                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3606382                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         575064                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        55139                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    145499913                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        84106                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13576491                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7339978                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17458                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45603                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          242                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1165670                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1063923                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2229593                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137038537                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12330541                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1567614                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19652057                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19411154                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7321516                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.548386                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136250491                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136250435                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79730109                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        217129908                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.545232                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367200                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101900043                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125606729                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19893498                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34824                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2047761                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    229212340                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.547993                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.399121                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    177934717     77.63%     77.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25009021     10.91%     88.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9595385      4.19%     92.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5056627      2.21%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4285662      1.87%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2040967      0.89%     97.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       961396      0.42%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1507322      0.66%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2821243      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    229212340                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101900043                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125606729                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18630586                       # Number of memory references committed
system.switch_cpus1.commit.loads             11388363                       # Number of loads committed
system.switch_cpus1.commit.membars              17412                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18224151                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113078575                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2597994                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2821243                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           371891324                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          294606840                       # The number of ROB writes
system.switch_cpus1.timesIdled                2872551                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17075710                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101900043                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125606729                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101900043                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.452349                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.452349                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.407772                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.407772                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       616210598                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190333752                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      135859419                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34824                       # number of misc regfile writes
system.l2.replacements                         102970                       # number of replacements
system.l2.tagsinuse                               512                       # Cycle average of tags in use
system.l2.total_refs                            18479                       # Total number of references to valid blocks.
system.l2.sampled_refs                         103482                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.178572                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            25.670766                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.043279                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    308.969743                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.062960                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    175.695113                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.952471                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.605669                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.050138                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000085                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.603457                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000123                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.343155                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.001860                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.001183                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         6696                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1992                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8688                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            14536                       # number of Writeback hits
system.l2.Writeback_hits::total                 14536                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         6696                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1992                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8688                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         6696                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1992                       # number of overall hits
system.l2.overall_hits::total                    8688                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        66604                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        31498                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 98130                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        66604                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        31498                       # number of demand (read+write) misses
system.l2.demand_misses::total                  98130                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        66604                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        31498                       # number of overall misses
system.l2.overall_misses::total                 98130                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1985939                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  11041760429                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2240449                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   5227706776                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     16273693593                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1985939                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  11041760429                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2240449                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   5227706776                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16273693593                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1985939                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  11041760429                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2240449                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   5227706776                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16273693593                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73300                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33490                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              106818                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        14536                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             14536                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73300                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33490                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               106818                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73300                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33490                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              106818                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.908649                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.940520                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.918665                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.908649                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.940520                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.918665                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.908649                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.940520                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.918665                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 152764.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165782.241742                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 149363.266667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165969.483015                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165838.108560                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 152764.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165782.241742                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 149363.266667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165969.483015                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165838.108560                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 152764.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165782.241742                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 149363.266667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165969.483015                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165838.108560                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13018                       # number of writebacks
system.l2.writebacks::total                     13018                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        66604                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        31498                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            98130                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        66604                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        31498                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             98130                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        66604                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        31498                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            98130                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1227165                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   7160597956                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1367391                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   3392372458                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  10555564970                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1227165                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   7160597956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1367391                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   3392372458                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10555564970                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1227165                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   7160597956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1367391                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   3392372458                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10555564970                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.908649                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.940520                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.918665                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.908649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.940520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.918665                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.908649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.940520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.918665                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 94397.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107510.028767                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91159.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107701.201918                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 107567.155508                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 94397.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107510.028767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91159.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107701.201918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107567.155508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 94397.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107510.028767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91159.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107701.201918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107567.155508                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996666                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011625001                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060336.050916                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996666                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11617377                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11617377                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11617377                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11617377                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11617377                       # number of overall hits
system.cpu0.icache.overall_hits::total       11617377                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2485347                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2485347                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2485347                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2485347                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2485347                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2485347                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11617392                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11617392                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11617392                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11617392                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11617392                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11617392                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 165689.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 165689.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 165689.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 165689.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 165689.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 165689.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2093839                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2093839                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2093839                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2093839                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2093839                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2093839                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161064.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161064.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161064.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161064.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161064.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161064.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73300                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179482329                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73556                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2440.077342                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.004681                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.995319                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902362                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097638                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9418876                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9418876                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18860                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18860                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16411534                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16411534                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16411534                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16411534                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       180601                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       180601                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       180601                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        180601                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       180601                       # number of overall misses
system.cpu0.dcache.overall_misses::total       180601                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  31686007734                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  31686007734                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  31686007734                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  31686007734                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  31686007734                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  31686007734                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9599477                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9599477                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16592135                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16592135                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16592135                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16592135                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018814                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018814                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010885                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010885                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010885                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010885                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 175447.576337                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 175447.576337                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 175447.576337                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 175447.576337                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 175447.576337                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 175447.576337                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7309                       # number of writebacks
system.cpu0.dcache.writebacks::total             7309                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107301                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107301                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107301                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107301                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107301                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107301                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73300                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73300                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73300                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73300                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73300                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73300                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  12045865841                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12045865841                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  12045865841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12045865841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  12045865841                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12045865841                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007636                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007636                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004418                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004418                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004418                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004418                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 164336.505334                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 164336.505334                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 164336.505334                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 164336.505334                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 164336.505334                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 164336.505334                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.996973                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013093189                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2197599.108460                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996973                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738777                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11798714                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11798714                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11798714                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11798714                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11798714                       # number of overall hits
system.cpu1.icache.overall_hits::total       11798714                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2772843                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2772843                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2772843                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2772843                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2772843                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2772843                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11798731                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11798731                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11798731                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11798731                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11798731                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11798731                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 163108.411765                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 163108.411765                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 163108.411765                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 163108.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 163108.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 163108.411765                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2366304                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2366304                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2366304                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2366304                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2366304                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2366304                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157753.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 157753.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 157753.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 157753.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 157753.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 157753.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33490                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162876077                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33746                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4826.529870                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.246690                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.753310                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903307                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096693                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9189933                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9189933                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7207399                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7207399                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17444                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17444                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17412                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17412                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16397332                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16397332                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16397332                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16397332                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        86095                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        86095                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        86095                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         86095                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        86095                       # number of overall misses
system.cpu1.dcache.overall_misses::total        86095                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15414002613                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15414002613                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15414002613                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15414002613                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15414002613                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15414002613                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9276028                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9276028                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7207399                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7207399                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17412                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17412                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16483427                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16483427                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16483427                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16483427                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009281                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009281                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005223                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005223                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005223                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005223                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 179034.817504                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 179034.817504                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 179034.817504                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 179034.817504                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 179034.817504                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 179034.817504                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7227                       # number of writebacks
system.cpu1.dcache.writebacks::total             7227                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52605                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52605                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        52605                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52605                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        52605                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52605                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33490                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33490                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33490                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33490                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33490                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33490                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5633090526                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5633090526                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5633090526                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5633090526                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5633090526                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5633090526                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 168202.165602                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 168202.165602                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 168202.165602                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 168202.165602                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 168202.165602                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 168202.165602                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
