{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap.v@131:141@HdlIdDef", "\n// Scratch register\nreg [31:0] up_scratch = 32'h00;\n\n// Start and end of transfer\nwire up_eot; // Asserted for one cycle when a transfer has been completed\nwire up_sot; // Asserted for one cycle when a transfer has been queued\n\n// Interupt handling\nreg [1:0] up_irq_mask = 2'h3;\nreg [1:0] up_irq_source = 2'h0;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_regmap.v@132:142", "// Scratch register\nreg [31:0] up_scratch = 32'h00;\n\n// Start and end of transfer\nwire up_eot; // Asserted for one cycle when a transfer has been completed\nwire up_sot; // Asserted for one cycle when a transfer has been queued\n\n// Interupt handling\nreg [1:0] up_irq_mask = 2'h3;\nreg [1:0] up_irq_source = 2'h0;\n\n"]], "Diff Content": {"Delete": [[136, "wire up_eot; // Asserted for one cycle when a transfer has been completed\n"]], "Add": []}}