#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x148e043a0 .scope module, "test" "test" 2 111;
 .timescale 0 0;
v0x148e194c0_0 .net/s "IR", 31 0, L_0x148e19b00;  1 drivers
v0x148e19570_0 .net/s "PC", 31 0, v0x148e17f90_0;  1 drivers
v0x148e19640_0 .net/s "WD", 31 0, L_0x148e1bd70;  1 drivers
v0x148e19710_0 .var "clock", 0 0;
S_0x148e04510 .scope module, "test_cpu" "CPU" 2 114, 2 65 0, S_0x148e043a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 32 "WD";
    .port_info 2 /OUTPUT 32 "IR";
    .port_info 3 /OUTPUT 32 "PC";
L_0x148e19b00 .functor BUFZ 32, L_0x148e197e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148e1c010 .functor AND 1, L_0x148e1b5d0, L_0x148e1aab0, C4<1>, C4<1>;
v0x148e17660_0 .net "A", 31 0, L_0x148e1a3e0;  1 drivers
v0x148e17710_0 .net "ALUOp", 1 0, L_0x148e1b670;  1 drivers
v0x148e177b0_0 .net "ALUOut", 31 0, v0x148e15b40_0;  1 drivers
v0x148e17880_0 .net "ALUSrc", 0 0, L_0x148e1b1c0;  1 drivers
v0x148e17910_0 .net "ALUctl", 3 0, v0x148e04950_0;  1 drivers
v0x148e17a20_0 .net "B", 31 0, L_0x148e1bf30;  1 drivers
v0x148e17ab0_0 .net "Branch", 0 0, L_0x148e1b5d0;  1 drivers
v0x148e17b40 .array "DMemory", 1023 0, 31 0;
v0x148e17bd0 .array "IMemory", 1023 0, 31 0;
v0x148e17cf0_0 .net "IR", 31 0, L_0x148e19b00;  alias, 1 drivers
v0x148e17da0_0 .net "MemWrite", 0 0, L_0x148e1b4a0;  1 drivers
v0x148e17e40_0 .net "MemtoReg", 0 0, L_0x148e1b260;  1 drivers
v0x148e17ee0_0 .net "NextPC", 31 0, L_0x148e1c0c0;  1 drivers
v0x148e17f90_0 .var "PC", 31 0;
v0x148e18050_0 .net "PCplus4", 31 0, v0x148e16370_0;  1 drivers
v0x148e180e0_0 .net "RD2", 31 0, L_0x148e1a690;  1 drivers
v0x148e18180_0 .net "RegDst", 0 0, L_0x148e1b0b0;  1 drivers
v0x148e18310_0 .net "RegWrite", 0 0, L_0x148e1b380;  1 drivers
v0x148e183c0_0 .net "SignExtend", 31 0, L_0x148e1a140;  1 drivers
v0x148e18450_0 .net "Target", 31 0, v0x148e15330_0;  1 drivers
v0x148e184e0_0 .net "Unused1", 0 0, L_0x148e1a990;  1 drivers
v0x148e18570_0 .net "Unused2", 0 0, L_0x148e1ac10;  1 drivers
v0x148e18600_0 .net "WD", 31 0, L_0x148e1bd70;  alias, 1 drivers
v0x148e186b0_0 .net "WR", 4 0, L_0x148e1baa0;  1 drivers
v0x148e18760_0 .net "Zero", 0 0, L_0x148e1aab0;  1 drivers
v0x148e18810_0 .net *"_ivl_0", 31 0, L_0x148e197e0;  1 drivers
v0x148e188a0_0 .net *"_ivl_11", 0 0, L_0x148e19bb0;  1 drivers
v0x148e18930_0 .net *"_ivl_12", 15 0, L_0x148e19c50;  1 drivers
v0x148e189e0_0 .net *"_ivl_15", 15 0, L_0x148e19db0;  1 drivers
v0x148e18a90_0 .net *"_ivl_2", 31 0, L_0x148e19980;  1 drivers
v0x148e18b40_0 .net *"_ivl_30", 29 0, L_0x148e1adf0;  1 drivers
L_0x140040298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x148e18bf0_0 .net *"_ivl_32", 1 0, L_0x140040298;  1 drivers
v0x148e18ca0_0 .net *"_ivl_4", 29 0, L_0x148e198a0;  1 drivers
v0x148e18230_0 .net *"_ivl_47", 4 0, L_0x148e1b950;  1 drivers
v0x148e18f30_0 .net *"_ivl_49", 4 0, L_0x148e1b710;  1 drivers
v0x148e18fc0_0 .net *"_ivl_52", 31 0, L_0x148e1b9f0;  1 drivers
v0x148e19060_0 .net *"_ivl_54", 31 0, L_0x148e1bb40;  1 drivers
v0x148e19110_0 .net *"_ivl_56", 29 0, L_0x148e1bc00;  1 drivers
L_0x1400402e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x148e191c0_0 .net *"_ivl_58", 1 0, L_0x1400402e0;  1 drivers
L_0x140040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x148e19270_0 .net *"_ivl_6", 1 0, L_0x140040010;  1 drivers
v0x148e19320_0 .net *"_ivl_65", 0 0, L_0x148e1c010;  1 drivers
v0x148e193c0_0 .net "clock", 0 0, v0x148e19710_0;  1 drivers
L_0x148e197e0 .array/port v0x148e17bd0, L_0x148e19980;
L_0x148e198a0 .part v0x148e17f90_0, 2, 30;
L_0x148e19980 .concat [ 30 2 0 0], L_0x148e198a0, L_0x140040010;
L_0x148e19bb0 .part L_0x148e19b00, 15, 1;
LS_0x148e19c50_0_0 .concat [ 1 1 1 1], L_0x148e19bb0, L_0x148e19bb0, L_0x148e19bb0, L_0x148e19bb0;
LS_0x148e19c50_0_4 .concat [ 1 1 1 1], L_0x148e19bb0, L_0x148e19bb0, L_0x148e19bb0, L_0x148e19bb0;
LS_0x148e19c50_0_8 .concat [ 1 1 1 1], L_0x148e19bb0, L_0x148e19bb0, L_0x148e19bb0, L_0x148e19bb0;
LS_0x148e19c50_0_12 .concat [ 1 1 1 1], L_0x148e19bb0, L_0x148e19bb0, L_0x148e19bb0, L_0x148e19bb0;
L_0x148e19c50 .concat [ 4 4 4 4], LS_0x148e19c50_0_0, LS_0x148e19c50_0_4, LS_0x148e19c50_0_8, LS_0x148e19c50_0_12;
L_0x148e19db0 .part L_0x148e19b00, 0, 16;
L_0x148e1a140 .concat [ 16 16 0 0], L_0x148e19db0, L_0x148e19c50;
L_0x148e1a780 .part L_0x148e19b00, 21, 5;
L_0x148e1a860 .part L_0x148e19b00, 16, 5;
L_0x148e1adf0 .part L_0x148e1a140, 0, 30;
L_0x148e1ae90 .concat [ 2 30 0 0], L_0x140040298, L_0x148e1adf0;
L_0x148e1b010 .part L_0x148e19b00, 26, 6;
L_0x148e1b0b0 .part v0x148e14e00_0, 7, 1;
L_0x148e1b1c0 .part v0x148e14e00_0, 6, 1;
L_0x148e1b260 .part v0x148e14e00_0, 5, 1;
L_0x148e1b380 .part v0x148e14e00_0, 4, 1;
L_0x148e1b4a0 .part v0x148e14e00_0, 3, 1;
L_0x148e1b5d0 .part v0x148e14e00_0, 2, 1;
L_0x148e1b670 .part v0x148e14e00_0, 0, 2;
L_0x148e1b7b0 .part L_0x148e19b00, 0, 6;
L_0x148e1b950 .part L_0x148e19b00, 11, 5;
L_0x148e1b710 .part L_0x148e19b00, 16, 5;
L_0x148e1baa0 .functor MUXZ 5, L_0x148e1b710, L_0x148e1b950, L_0x148e1b0b0, C4<>;
L_0x148e1b9f0 .array/port v0x148e17b40, L_0x148e1bb40;
L_0x148e1bc00 .part v0x148e15b40_0, 2, 30;
L_0x148e1bb40 .concat [ 30 2 0 0], L_0x148e1bc00, L_0x1400402e0;
L_0x148e1bd70 .functor MUXZ 32, v0x148e15b40_0, L_0x148e1b9f0, L_0x148e1b260, C4<>;
L_0x148e1bf30 .functor MUXZ 32, L_0x148e1a690, L_0x148e1a140, L_0x148e1b1c0, C4<>;
L_0x148e1c0c0 .functor MUXZ 32, v0x148e16370_0, v0x148e15330_0, L_0x148e1c010, C4<>;
S_0x148e046e0 .scope module, "ALUCtrl" "ALUControl" 2 99, 2 47 0, S_0x148e04510;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "FuncCode";
    .port_info 2 /OUTPUT 4 "ALUCtl";
v0x148e04950_0 .var "ALUCtl", 3 0;
v0x148e14a10_0 .net "ALUOp", 1 0, L_0x148e1b670;  alias, 1 drivers
v0x148e14ac0_0 .net "FuncCode", 5 0, L_0x148e1b7b0;  1 drivers
E_0x148e04910 .event edge, v0x148e14ac0_0, v0x148e14a10_0;
S_0x148e14bd0 .scope module, "MainCtr" "MainControl" 2 98, 2 34 0, S_0x148e04510;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op";
    .port_info 1 /OUTPUT 8 "Control";
v0x148e14e00_0 .var "Control", 7 0;
v0x148e14ec0_0 .net "Op", 5 0, L_0x148e1b010;  1 drivers
E_0x148e14dd0 .event edge, v0x148e14ec0_0;
S_0x148e14fa0 .scope module, "branch" "alu" 2 97, 2 16 0, S_0x148e04510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x148e15280_0 .net "A", 31 0, L_0x148e1ae90;  1 drivers
v0x148e15330_0 .var "ALUOut", 31 0;
L_0x140040250 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x148e153e0_0 .net "ALUctl", 3 0, L_0x140040250;  1 drivers
v0x148e154a0_0 .net "B", 31 0, v0x148e16370_0;  alias, 1 drivers
o0x1400082b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x148e15550_0 .net "Overflow", 0 0, o0x1400082b0;  0 drivers
v0x148e15630_0 .net "Zero", 0 0, L_0x148e1ac10;  alias, 1 drivers
L_0x140040208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x148e156d0_0 .net/2u *"_ivl_0", 31 0, L_0x140040208;  1 drivers
E_0x148e15230 .event edge, v0x148e154a0_0, v0x148e15280_0, v0x148e153e0_0;
L_0x148e1ac10 .cmp/eq 32, v0x148e15330_0, L_0x140040208;
S_0x148e15800 .scope module, "ex" "alu" 2 96, 2 16 0, S_0x148e04510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x148e15a90_0 .net "A", 31 0, L_0x148e1a3e0;  alias, 1 drivers
v0x148e15b40_0 .var "ALUOut", 31 0;
v0x148e15bf0_0 .net "ALUctl", 3 0, v0x148e04950_0;  alias, 1 drivers
v0x148e15cc0_0 .net "B", 31 0, L_0x148e1bf30;  alias, 1 drivers
o0x1400084c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x148e15d60_0 .net "Overflow", 0 0, o0x1400084c0;  0 drivers
v0x148e15e40_0 .net "Zero", 0 0, L_0x148e1aab0;  alias, 1 drivers
L_0x1400401c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x148e15ee0_0 .net/2u *"_ivl_0", 31 0, L_0x1400401c0;  1 drivers
E_0x148e15a40 .event edge, v0x148e15cc0_0, v0x148e15a90_0, v0x148e04950_0;
L_0x148e1aab0 .cmp/eq 32, v0x148e15b40_0, L_0x1400401c0;
S_0x148e16010 .scope module, "fetch" "alu" 2 95, 2 16 0, S_0x148e04510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x148e162c0_0 .net "A", 31 0, v0x148e17f90_0;  alias, 1 drivers
v0x148e16370_0 .var "ALUOut", 31 0;
L_0x140040130 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x148e16430_0 .net "ALUctl", 3 0, L_0x140040130;  1 drivers
L_0x140040178 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x148e164e0_0 .net "B", 31 0, L_0x140040178;  1 drivers
o0x1400086d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x148e16590_0 .net "Overflow", 0 0, o0x1400086d0;  0 drivers
v0x148e16670_0 .net "Zero", 0 0, L_0x148e1a990;  alias, 1 drivers
L_0x1400400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x148e16710_0 .net/2u *"_ivl_0", 31 0, L_0x1400400e8;  1 drivers
E_0x148e16290 .event edge, v0x148e164e0_0, v0x148e162c0_0, v0x148e16430_0;
L_0x148e1a990 .cmp/eq 32, v0x148e16370_0, L_0x1400400e8;
S_0x148e16840 .scope module, "rf" "reg_file" 2 94, 2 2 0, S_0x148e04510;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RR1";
    .port_info 1 /INPUT 5 "RR2";
    .port_info 2 /INPUT 5 "WR";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 32 "RD1";
    .port_info 6 /OUTPUT 32 "RD2";
    .port_info 7 /INPUT 1 "clock";
L_0x148e1a3e0 .functor BUFZ 32, L_0x148e1a220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148e1a690 .functor BUFZ 32, L_0x148e1a490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x148e16b00_0 .net "RD1", 31 0, L_0x148e1a3e0;  alias, 1 drivers
v0x148e16bd0_0 .net "RD2", 31 0, L_0x148e1a690;  alias, 1 drivers
v0x148e16c70_0 .net "RR1", 4 0, L_0x148e1a780;  1 drivers
v0x148e16d30_0 .net "RR2", 4 0, L_0x148e1a860;  1 drivers
v0x148e16de0_0 .net "RegWrite", 0 0, L_0x148e1b380;  alias, 1 drivers
v0x148e16ec0 .array "Regs", 31 0, 31 0;
v0x148e16f60_0 .net "WD", 31 0, L_0x148e1bd70;  alias, 1 drivers
v0x148e17010_0 .net "WR", 4 0, L_0x148e1baa0;  alias, 1 drivers
v0x148e170c0_0 .net *"_ivl_0", 31 0, L_0x148e1a220;  1 drivers
v0x148e171d0_0 .net *"_ivl_10", 6 0, L_0x148e1a530;  1 drivers
L_0x1400400a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x148e17280_0 .net *"_ivl_13", 1 0, L_0x1400400a0;  1 drivers
v0x148e17330_0 .net *"_ivl_2", 6 0, L_0x148e1a2c0;  1 drivers
L_0x140040058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x148e173e0_0 .net *"_ivl_5", 1 0, L_0x140040058;  1 drivers
v0x148e17490_0 .net *"_ivl_8", 31 0, L_0x148e1a490;  1 drivers
v0x148e17540_0 .net "clock", 0 0, v0x148e19710_0;  alias, 1 drivers
E_0x148e15180 .event negedge, v0x148e17540_0;
L_0x148e1a220 .array/port v0x148e16ec0, L_0x148e1a2c0;
L_0x148e1a2c0 .concat [ 5 2 0 0], L_0x148e1a780, L_0x140040058;
L_0x148e1a490 .array/port v0x148e16ec0, L_0x148e1a530;
L_0x148e1a530 .concat [ 5 2 0 0], L_0x148e1a860, L_0x1400400a0;
    .scope S_0x148e16840;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x148e16ec0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x148e16840;
T_1 ;
    %wait E_0x148e15180;
    %load/vec4 v0x148e16de0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x148e17010_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x148e16f60_0;
    %load/vec4 v0x148e17010_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x148e16ec0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x148e16010;
T_2 ;
    %wait E_0x148e16290;
    %load/vec4 v0x148e16430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x148e162c0_0;
    %load/vec4 v0x148e164e0_0;
    %and;
    %assign/vec4 v0x148e16370_0, 0;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x148e162c0_0;
    %load/vec4 v0x148e164e0_0;
    %or;
    %assign/vec4 v0x148e16370_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x148e162c0_0;
    %load/vec4 v0x148e164e0_0;
    %add;
    %assign/vec4 v0x148e16370_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x148e162c0_0;
    %load/vec4 v0x148e164e0_0;
    %sub;
    %assign/vec4 v0x148e16370_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x148e162c0_0;
    %load/vec4 v0x148e164e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %assign/vec4 v0x148e16370_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x148e162c0_0;
    %inv;
    %load/vec4 v0x148e164e0_0;
    %inv;
    %and;
    %assign/vec4 v0x148e16370_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x148e162c0_0;
    %inv;
    %load/vec4 v0x148e164e0_0;
    %inv;
    %or;
    %assign/vec4 v0x148e16370_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x148e15800;
T_3 ;
    %wait E_0x148e15a40;
    %load/vec4 v0x148e15bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x148e15a90_0;
    %load/vec4 v0x148e15cc0_0;
    %and;
    %assign/vec4 v0x148e15b40_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x148e15a90_0;
    %load/vec4 v0x148e15cc0_0;
    %or;
    %assign/vec4 v0x148e15b40_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x148e15a90_0;
    %load/vec4 v0x148e15cc0_0;
    %add;
    %assign/vec4 v0x148e15b40_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x148e15a90_0;
    %load/vec4 v0x148e15cc0_0;
    %sub;
    %assign/vec4 v0x148e15b40_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x148e15a90_0;
    %load/vec4 v0x148e15cc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x148e15b40_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x148e15a90_0;
    %inv;
    %load/vec4 v0x148e15cc0_0;
    %inv;
    %and;
    %assign/vec4 v0x148e15b40_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x148e15a90_0;
    %inv;
    %load/vec4 v0x148e15cc0_0;
    %inv;
    %or;
    %assign/vec4 v0x148e15b40_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x148e14fa0;
T_4 ;
    %wait E_0x148e15230;
    %load/vec4 v0x148e153e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x148e15280_0;
    %load/vec4 v0x148e154a0_0;
    %and;
    %assign/vec4 v0x148e15330_0, 0;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x148e15280_0;
    %load/vec4 v0x148e154a0_0;
    %or;
    %assign/vec4 v0x148e15330_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x148e15280_0;
    %load/vec4 v0x148e154a0_0;
    %add;
    %assign/vec4 v0x148e15330_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x148e15280_0;
    %load/vec4 v0x148e154a0_0;
    %sub;
    %assign/vec4 v0x148e15330_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x148e15280_0;
    %load/vec4 v0x148e154a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %assign/vec4 v0x148e15330_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x148e15280_0;
    %inv;
    %load/vec4 v0x148e154a0_0;
    %inv;
    %and;
    %assign/vec4 v0x148e15330_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x148e15280_0;
    %inv;
    %load/vec4 v0x148e154a0_0;
    %inv;
    %or;
    %assign/vec4 v0x148e15330_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x148e14bd0;
T_5 ;
    %wait E_0x148e14dd0;
    %load/vec4 v0x148e14ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 146, 0, 8;
    %assign/vec4 v0x148e14e00_0, 0;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 112, 0, 8;
    %assign/vec4 v0x148e14e00_0, 0;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 72, 0, 8;
    %assign/vec4 v0x148e14e00_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x148e14e00_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 84, 0, 8;
    %assign/vec4 v0x148e14e00_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x148e046e0;
T_6 ;
    %wait E_0x148e04910;
    %load/vec4 v0x148e14a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x148e04950_0, 0;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x148e04950_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x148e14ac0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x148e04950_0, 0;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x148e04950_0, 0;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x148e04950_0, 0;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x148e04950_0, 0;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x148e04950_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x148e04950_0, 0;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x148e04510;
T_7 ;
    %pushi/vec4 2349400064, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x148e17bd0, 4, 0;
    %pushi/vec4 2349465604, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x148e17bd0, 4, 0;
    %pushi/vec4 19552298, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x148e17bd0, 4, 0;
    %pushi/vec4 291504130, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x148e17bd0, 4, 0;
    %pushi/vec4 2886270980, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x148e17bd0, 4, 0;
    %pushi/vec4 2886336512, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x148e17bd0, 4, 0;
    %pushi/vec4 2349400064, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x148e17bd0, 4, 0;
    %pushi/vec4 2349465604, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x148e17bd0, 4, 0;
    %pushi/vec4 21647399, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x148e17bd0, 4, 0;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x148e17bd0, 4, 0;
    %pushi/vec4 19552288, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x148e17bd0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x148e17b40, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x148e17b40, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x148e04510;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x148e17f90_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x148e04510;
T_9 ;
    %wait E_0x148e15180;
    %load/vec4 v0x148e17ee0_0;
    %assign/vec4 v0x148e17f90_0, 0;
    %load/vec4 v0x148e17da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x148e180e0_0;
    %load/vec4 v0x148e177b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x148e17b40, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x148e043a0;
T_10 ;
    %delay 1, 0;
    %load/vec4 v0x148e19710_0;
    %inv;
    %store/vec4 v0x148e19710_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x148e043a0;
T_11 ;
    %vpi_call 2 117 "$display", "PC  IR                                WD" {0 0 0};
    %vpi_call 2 118 "$monitor", "%2d  %b %2d (%b)", v0x148e19570_0, v0x148e194c0_0, v0x148e19640_0, v0x148e19640_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x148e19710_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 120 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mips-simple.vl";
