Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e8d498007fe54f45a343f95ec42d40f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_1_behav xil_defaultlib.tb_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.refresh_counter
Compiling module xil_defaultlib.anode_control
Compiling module xil_defaultlib.BCD_control
Compiling module xil_defaultlib.BCD_2
Compiling module xil_defaultlib.BCD_cathode
Compiling module xil_defaultlib.tb_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1_behav
