#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Apr 29 20:35:08 2021
# Process ID: 22576
# Current directory: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module
# Command line: vivado
# Log file: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/vivado.log
# Journal file: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/tools/xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 7137.680 ; gain = 32.246 ; free physical = 38165 ; free virtual = 51800
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'Loading_file' is not declared [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:108]
ERROR: [VRFC 10-2989] 'Loading_file' is not declared [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:109]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 250000
Fetch_EN:x 
Fetch_EN:0 
                 800 =======Start jtag=======
                7080 =======jtag done=======
                7480 =======Start spi_load=======
Fetch_EN:1 
               13280 =======SPI_load done.=======
               32420 CHAR = 48  H
               32440 CHAR = 48  H
               45220 CHAR = 65  e
               45240 CHAR = 65  e
               58020 CHAR = 6c  l
               58040 CHAR = 6c  l
               70820 CHAR = 6c  l
               70840 CHAR = 6c  l
               83620 CHAR = 6f  o
               83640 CHAR = 6f  o
               96420 CHAR = 20   
               96440 CHAR = 20   
              109220 CHAR = 57  W
              109240 CHAR = 57  W
              122020 CHAR = 6f  o
              122040 CHAR = 6f  o
              134820 CHAR = 72  r
              134840 CHAR = 72  r
              147620 CHAR = 6c  l
              147640 CHAR = 6c  l
              160420 CHAR = 64  d
              160440 CHAR = 64  d
              173220 CHAR = 21  !
              173240 CHAR = 21  !
              186020 CHAR = 21  !
              186040 CHAR = 21  !
              198820 CHAR = 21  !
              198840 CHAR = 21  !
              211620 CHAR = 21  !
              211640 CHAR = 21  !
              224420 CHAR = 21  !
              224440 CHAR = 21  !
              237220 CHAR = 0a  

              237240 CHAR = 0a  

              243320 =======UART done.=======
$finish called at time : 243320 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 148
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 250000
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 7400.715 ; gain = 183.828 ; free physical = 38135 ; free virtual = 51773
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 29 20:39:57 2021] Launched synth_1...
Run output will be captured here: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu200-fsgd2104-2-e
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7873.258 ; gain = 0.000 ; free physical = 37200 ; free virtual = 50839
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7990.957 ; gain = 0.000 ; free physical = 37095 ; free virtual = 50733
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 75 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 8467.645 ; gain = 1066.930 ; free physical = 36827 ; free virtual = 50466
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xcu200-fsgd2104-2-e
Top: Loading_file_controller
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 9518.309 ; gain = 0.000 ; free physical = 35770 ; free virtual = 50170
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Loading_file_controller' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'JTAG_init_parser' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v:23]
	Parameter INIT bound to: 3'b001 
	Parameter JTAG_SETUP bound to: 3'b010 
	Parameter JTAG_DONE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v:88]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v:117]
INFO: [Synth 8-6155] done synthesizing module 'JTAG_init_parser' (1#1) [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v:23]
INFO: [Synth 8-6157] synthesizing module 'SPI_load_file' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:23]
	Parameter INIT bound to: 4'b0001 
	Parameter SPI_EN_QPI bound to: 4'b0010 
	Parameter SPI_IDLE bound to: 4'b0011 
	Parameter SPI_LOAD_ADDR_0 bound to: 4'b0100 
	Parameter SPI_LOAD_DATA bound to: 4'b0101 
	Parameter RESET_CSN bound to: 4'b0110 
	Parameter SPI_LOAD_ADDR_1 bound to: 4'b0111 
	Parameter LOAD_DONE bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:160]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:229]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:295]
INFO: [Synth 8-6155] done synthesizing module 'SPI_load_file' (2#1) [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:27]
	Parameter BIT_PERIOD bound to: 1280 - type: integer 
	Parameter WAIT_NEG_RX bound to: 4'b0001 
	Parameter WAIT_15_CYCLE bound to: 4'b0010 
	Parameter STORE_CHAR bound to: 4'b0011 
	Parameter WAIT_31_CYCLE bound to: 4'b0100 
	Parameter DONE bound to: 4'b0101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:82]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:158]
INFO: [Synth 8-6155] done synthesizing module 'uart' (3#1) [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Loading_file_controller' (4#1) [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 9518.309 ; gain = 0.000 ; free physical = 35803 ; free virtual = 50204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 9518.309 ; gain = 0.000 ; free physical = 35799 ; free virtual = 50199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 9518.309 ; gain = 0.000 ; free physical = 35799 ; free virtual = 50199
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9518.309 ; gain = 0.000 ; free physical = 35792 ; free virtual = 50192
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9555.324 ; gain = 0.000 ; free physical = 35716 ; free virtual = 50116
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 9569.992 ; gain = 51.684 ; free physical = 35524 ; free virtual = 49946
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 9569.992 ; gain = 51.684 ; free physical = 35524 ; free virtual = 49946
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu200-fsgd2104-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9611.793 ; gain = 0.000 ; free physical = 35434 ; free virtual = 49834
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9611.793 ; gain = 0.000 ; free physical = 35344 ; free virtual = 49744
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 75 instances

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_clock_networks -name {network_1}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May  2 20:29:38 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 250000
Fetch_EN:x 
Fetch_EN:0 
                 840 =======Start jtag=======
                7120 =======jtag done=======
                7560 =======Start spi_load=======
Fetch_EN:1 
               13360 =======SPI_load done.=======
               32500 CHAR = 48  H
               32520 CHAR = 48  H
               45300 CHAR = 65  e
               45320 CHAR = 65  e
               58100 CHAR = 6c  l
               58120 CHAR = 6c  l
               70900 CHAR = 6c  l
               70920 CHAR = 6c  l
               83700 CHAR = 6f  o
               83720 CHAR = 6f  o
               96500 CHAR = 20   
               96520 CHAR = 20   
              109300 CHAR = 57  W
              109320 CHAR = 57  W
              122100 CHAR = 6f  o
              122120 CHAR = 6f  o
              134900 CHAR = 72  r
              134920 CHAR = 72  r
              147700 CHAR = 6c  l
              147720 CHAR = 6c  l
              160500 CHAR = 64  d
              160520 CHAR = 64  d
              173300 CHAR = 21  !
              173320 CHAR = 21  !
              186100 CHAR = 21  !
              186120 CHAR = 21  !
              198900 CHAR = 21  !
              198920 CHAR = 21  !
              211700 CHAR = 21  !
              211720 CHAR = 21  !
              224500 CHAR = 21  !
              224520 CHAR = 21  !
              237300 CHAR = 0a  

              237320 CHAR = 0a  

              243400 =======UART done.=======
$finish called at time : 243400 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 148
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 250000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10190.652 ; gain = 110.051 ; free physical = 35102 ; free virtual = 49503
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 250000
Fetch_EN:x 
Fetch_EN:0 
                 840 =======Start jtag=======
                7120 =======jtag done=======
                7600 =======Start spi_load=======
Fetch_EN:1 
               13360 =======SPI_load done.=======
               32500 CHAR = 48  H
               32520 CHAR = 48  H
               45300 CHAR = 65  e
               45320 CHAR = 65  e
               58100 CHAR = 6c  l
               58120 CHAR = 6c  l
               70900 CHAR = 6c  l
               70920 CHAR = 6c  l
               83700 CHAR = 6f  o
               83720 CHAR = 6f  o
               96500 CHAR = 20   
               96520 CHAR = 20   
              109300 CHAR = 57  W
              109320 CHAR = 57  W
              122100 CHAR = 6f  o
              122120 CHAR = 6f  o
              134900 CHAR = 72  r
              134920 CHAR = 72  r
              147700 CHAR = 6c  l
              147720 CHAR = 6c  l
              160500 CHAR = 64  d
              160520 CHAR = 64  d
              173300 CHAR = 21  !
              173320 CHAR = 21  !
              186100 CHAR = 21  !
              186120 CHAR = 21  !
              198900 CHAR = 21  !
              198920 CHAR = 21  !
              211700 CHAR = 21  !
              211720 CHAR = 21  !
              224500 CHAR = 21  !
              224520 CHAR = 21  !
              237300 CHAR = 0a  

              237320 CHAR = 0a  

              243400 =======UART done.=======
$finish called at time : 243400 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 148
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 250000
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 10222.668 ; gain = 32.016 ; free physical = 35098 ; free virtual = 49499
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun May  2 20:38:03 2021] Launched synth_1...
Run output will be captured here: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.runs/synth_1/runme.log
close_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'close_design' was cancelled
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu200-fsgd2104-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10222.668 ; gain = 0.000 ; free physical = 35305 ; free virtual = 49706
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10222.668 ; gain = 0.000 ; free physical = 35233 ; free virtual = 49635
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 75 instances

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
reset_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim/testbench_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim/testbench_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim/testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testbench_func_synth xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testbench_func_synth xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDPE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.SPI_load_file
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_func_synth

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim/xsim.dir/testbench_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May  2 20:39:47 2021...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10222.668 ; gain = 0.000 ; free physical = 35006 ; free virtual = 49407
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_func_synth -key {Post-Synthesis:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 250000
Fetch_EN:x 
Fetch_EN:0 
                 400 =======Start jtag=======
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 250000
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 10353.633 ; gain = 130.965 ; free physical = 34995 ; free virtual = 49401
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 250000
Fetch_EN:x 
Fetch_EN:0 
                 800 =======Start jtag=======
                7080 =======jtag done=======
                7480 =======Start spi_load=======
Fetch_EN:1 
               13280 =======SPI_load done.=======
               32420 CHAR = 48  H
               32440 CHAR = 48  H
               45220 CHAR = 65  e
               45240 CHAR = 65  e
               58020 CHAR = 6c  l
               58040 CHAR = 6c  l
               70820 CHAR = 6c  l
               70840 CHAR = 6c  l
               83620 CHAR = 6f  o
               83640 CHAR = 6f  o
               96420 CHAR = 20   
               96440 CHAR = 20   
              109220 CHAR = 57  W
              109240 CHAR = 57  W
              122020 CHAR = 6f  o
              122040 CHAR = 6f  o
              134820 CHAR = 72  r
              134840 CHAR = 72  r
              147620 CHAR = 6c  l
              147640 CHAR = 6c  l
              160420 CHAR = 64  d
              160440 CHAR = 64  d
              173220 CHAR = 21  !
              173240 CHAR = 21  !
              186020 CHAR = 21  !
              186040 CHAR = 21  !
              198820 CHAR = 21  !
              198840 CHAR = 21  !
              211620 CHAR = 21  !
              211640 CHAR = 21  !
              224420 CHAR = 21  !
              224440 CHAR = 21  !
              237220 CHAR = 0a  

              237240 CHAR = 0a  

              243320 =======UART done.=======
$finish called at time : 243320 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 148
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 250000
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 10364.637 ; gain = 11.004 ; free physical = 34928 ; free virtual = 49335
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun May  2 20:43:02 2021] Launched synth_1...
Run output will be captured here: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.runs/synth_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun May  2 20:49:40 2021] Launched synth_1...
Run output will be captured here: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.runs/synth_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10364.637 ; gain = 0.000 ; free physical = 35183 ; free virtual = 49590
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 10364.637 ; gain = 0.000 ; free physical = 34912 ; free virtual = 49320
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun May  2 20:51:18 2021] Launched synth_1...
Run output will be captured here: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.runs/synth_1/runme.log
close_design
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 10364.637 ; gain = 0.000 ; free physical = 34448 ; free virtual = 48859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Loading_file_controller' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'JTAG_init_parser' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v:23]
	Parameter INIT bound to: 3'b001 
	Parameter JTAG_SETUP bound to: 3'b010 
	Parameter JTAG_DONE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v:88]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v:117]
INFO: [Synth 8-6155] done synthesizing module 'JTAG_init_parser' (1#1) [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v:23]
INFO: [Synth 8-6157] synthesizing module 'SPI_load_file' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:23]
	Parameter INIT bound to: 4'b0001 
	Parameter SPI_EN_QPI bound to: 4'b0010 
	Parameter SPI_IDLE bound to: 4'b0011 
	Parameter SPI_LOAD_ADDR_0 bound to: 4'b0100 
	Parameter SPI_LOAD_DATA bound to: 4'b0101 
	Parameter RESET_CSN bound to: 4'b0110 
	Parameter SPI_LOAD_ADDR_1 bound to: 4'b0111 
	Parameter LOAD_DONE bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:254]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:320]
INFO: [Synth 8-6155] done synthesizing module 'SPI_load_file' (2#1) [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:27]
	Parameter BIT_PERIOD bound to: 1280 - type: integer 
	Parameter WAIT_NEG_RX bound to: 4'b0001 
	Parameter WAIT_15_CYCLE bound to: 4'b0010 
	Parameter STORE_CHAR bound to: 4'b0011 
	Parameter WAIT_31_CYCLE bound to: 4'b0100 
	Parameter DONE bound to: 4'b0101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:82]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:158]
INFO: [Synth 8-6155] done synthesizing module 'uart' (3#1) [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Loading_file_controller' (4#1) [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 10364.637 ; gain = 0.000 ; free physical = 34446 ; free virtual = 48857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 10364.637 ; gain = 0.000 ; free physical = 34447 ; free virtual = 48859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 10364.637 ; gain = 0.000 ; free physical = 34447 ; free virtual = 48859
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10364.637 ; gain = 0.000 ; free physical = 34613 ; free virtual = 49025
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 10364.637 ; gain = 0.000 ; free physical = 34398 ; free virtual = 48809
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu200-fsgd2104-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10364.637 ; gain = 0.000 ; free physical = 34985 ; free virtual = 49393
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10364.637 ; gain = 0.000 ; free physical = 34903 ; free virtual = 49310
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 75 instances

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
current_design rtl_1
reset_run synth_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 250000
Fetch_EN:x 
Fetch_EN:0 
                 800 =======Start jtag=======
                7080 =======jtag done=======
                7480 =======Start spi_load=======
Fetch_EN:1 
               13280 =======SPI_load done.=======
               32420 CHAR = 48  H
               32440 CHAR = 48  H
               45220 CHAR = 65  e
               45240 CHAR = 65  e
               58020 CHAR = 6c  l
               58040 CHAR = 6c  l
               70820 CHAR = 6c  l
               70840 CHAR = 6c  l
               83620 CHAR = 6f  o
               83640 CHAR = 6f  o
               96420 CHAR = 20   
               96440 CHAR = 20   
              109220 CHAR = 57  W
              109240 CHAR = 57  W
              122020 CHAR = 6f  o
              122040 CHAR = 6f  o
              134820 CHAR = 72  r
              134840 CHAR = 72  r
              147620 CHAR = 6c  l
              147640 CHAR = 6c  l
              160420 CHAR = 64  d
              160440 CHAR = 64  d
              173220 CHAR = 21  !
              173240 CHAR = 21  !
              186020 CHAR = 21  !
              186040 CHAR = 21  !
              198820 CHAR = 21  !
              198840 CHAR = 21  !
              211620 CHAR = 21  !
              211640 CHAR = 21  !
              224420 CHAR = 21  !
              224440 CHAR = 21  !
              237220 CHAR = 0a  

              237240 CHAR = 0a  

              243320 =======UART done.=======
$finish called at time : 243320 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 148
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 250000
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 10481.379 ; gain = 116.742 ; free physical = 34306 ; free virtual = 48752
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 250000
Fetch_EN:x 
Fetch_EN:0 
                 800 =======Start jtag=======
                7080 =======jtag done=======
                7480 =======Start spi_load=======
Fetch_EN:1 
               13280 =======SPI_load done.=======
               32420 CHAR = 48  H
               32440 CHAR = 48  H
               45220 CHAR = 65  e
               45240 CHAR = 65  e
               58020 CHAR = 6c  l
               58040 CHAR = 6c  l
               70820 CHAR = 6c  l
               70840 CHAR = 6c  l
               83620 CHAR = 6f  o
               83640 CHAR = 6f  o
               96420 CHAR = 20   
               96440 CHAR = 20   
              109220 CHAR = 57  W
              109240 CHAR = 57  W
              122020 CHAR = 6f  o
              122040 CHAR = 6f  o
              134820 CHAR = 72  r
              134840 CHAR = 72  r
              147620 CHAR = 6c  l
              147640 CHAR = 6c  l
              160420 CHAR = 64  d
              160440 CHAR = 64  d
              173220 CHAR = 21  !
              173240 CHAR = 21  !
              186020 CHAR = 21  !
              186040 CHAR = 21  !
              198820 CHAR = 21  !
              198840 CHAR = 21  !
              211620 CHAR = 21  !
              211640 CHAR = 21  !
              224420 CHAR = 21  !
              224440 CHAR = 21  !
              237220 CHAR = 0a  

              237240 CHAR = 0a  

              243320 =======UART done.=======
$finish called at time : 243320 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 148
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 250000
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 10513.395 ; gain = 32.016 ; free physical = 34302 ; free virtual = 48747
launch_runs synth_1 -jobs 4
[Mon May  3 17:33:10 2021] Launched synth_1...
Run output will be captured here: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 250000
Fetch_EN:x 
Fetch_EN:0 
                 800 =======Start jtag=======
                7080 =======jtag done=======
                7480 =======Start spi_load=======
Fetch_EN:1 
               13280 =======SPI_load done.=======
               32420 CHAR = 48  H
               32440 CHAR = 48  H
               45220 CHAR = 65  e
               45240 CHAR = 65  e
               58020 CHAR = 6c  l
               58040 CHAR = 6c  l
               70820 CHAR = 6c  l
               70840 CHAR = 6c  l
               83620 CHAR = 6f  o
               83640 CHAR = 6f  o
               96420 CHAR = 20   
               96440 CHAR = 20   
              109220 CHAR = 57  W
              109240 CHAR = 57  W
              122020 CHAR = 6f  o
              122040 CHAR = 6f  o
              134820 CHAR = 72  r
              134840 CHAR = 72  r
              147620 CHAR = 6c  l
              147640 CHAR = 6c  l
              160420 CHAR = 64  d
              160440 CHAR = 64  d
              173220 CHAR = 21  !
              173240 CHAR = 21  !
              186020 CHAR = 21  !
              186040 CHAR = 21  !
              198820 CHAR = 21  !
              198840 CHAR = 21  !
              211620 CHAR = 21  !
              211640 CHAR = 21  !
              224420 CHAR = 21  !
              224440 CHAR = 21  !
              237220 CHAR = 0a  

              237240 CHAR = 0a  

              243320 =======UART done.=======
$finish called at time : 243320 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 148
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 250000
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 10529.402 ; gain = 16.008 ; free physical = 34307 ; free virtual = 48753
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon May  3 17:36:42 2021] Launched synth_1...
Run output will be captured here: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 10529.402 ; gain = 0.000 ; free physical = 34239 ; free virtual = 48685
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Loading_file_controller' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'JTAG_init_parser' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v:23]
	Parameter INIT bound to: 3'b001 
	Parameter JTAG_SETUP bound to: 3'b010 
	Parameter JTAG_DONE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v:88]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v:117]
INFO: [Synth 8-6155] done synthesizing module 'JTAG_init_parser' (1#1) [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v:23]
INFO: [Synth 8-6157] synthesizing module 'SPI_load_file' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:23]
	Parameter INIT bound to: 4'b0001 
	Parameter SPI_EN_QPI bound to: 4'b0010 
	Parameter SPI_IDLE bound to: 4'b0011 
	Parameter SPI_LOAD_ADDR_0 bound to: 4'b0100 
	Parameter SPI_LOAD_DATA bound to: 4'b0101 
	Parameter RESET_CSN bound to: 4'b0110 
	Parameter SPI_LOAD_ADDR_1 bound to: 4'b0111 
	Parameter LOAD_DONE bound to: 4'b1000 
WARNING: [Synth 8-567] referenced signal 'sck_zero' should be on the sensitivity list [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:132]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:186]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:255]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:321]
INFO: [Synth 8-6155] done synthesizing module 'SPI_load_file' (2#1) [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:27]
	Parameter BIT_PERIOD bound to: 1280 - type: integer 
	Parameter WAIT_NEG_RX bound to: 4'b0001 
	Parameter WAIT_15_CYCLE bound to: 4'b0010 
	Parameter STORE_CHAR bound to: 4'b0011 
	Parameter WAIT_31_CYCLE bound to: 4'b0100 
	Parameter DONE bound to: 4'b0101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:82]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:158]
INFO: [Synth 8-6155] done synthesizing module 'uart' (3#1) [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Loading_file_controller' (4#1) [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 10529.402 ; gain = 0.000 ; free physical = 34294 ; free virtual = 48741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 10529.402 ; gain = 0.000 ; free physical = 34297 ; free virtual = 48743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 10529.402 ; gain = 0.000 ; free physical = 34297 ; free virtual = 48743
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10529.402 ; gain = 0.000 ; free physical = 34478 ; free virtual = 48924
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 10529.402 ; gain = 0.000 ; free physical = 34281 ; free virtual = 48727
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 250000
Fetch_EN:x 
Fetch_EN:0 
                 800 =======Start jtag=======
                7080 =======jtag done=======
                7480 =======Start spi_load=======
Fetch_EN:1 
               13280 =======SPI_load done.=======
               32420 CHAR = 48  H
               32440 CHAR = 48  H
               45220 CHAR = 65  e
               45240 CHAR = 65  e
               58020 CHAR = 6c  l
               58040 CHAR = 6c  l
               70820 CHAR = 6c  l
               70840 CHAR = 6c  l
               83620 CHAR = 6f  o
               83640 CHAR = 6f  o
               96420 CHAR = 20   
               96440 CHAR = 20   
              109220 CHAR = 57  W
              109240 CHAR = 57  W
              122020 CHAR = 6f  o
              122040 CHAR = 6f  o
              134820 CHAR = 72  r
              134840 CHAR = 72  r
              147620 CHAR = 6c  l
              147640 CHAR = 6c  l
              160420 CHAR = 64  d
              160440 CHAR = 64  d
              173220 CHAR = 21  !
              173240 CHAR = 21  !
              186020 CHAR = 21  !
              186040 CHAR = 21  !
              198820 CHAR = 21  !
              198840 CHAR = 21  !
              211620 CHAR = 21  !
              211640 CHAR = 21  !
              224420 CHAR = 21  !
              224440 CHAR = 21  !
              237220 CHAR = 0a  

              237240 CHAR = 0a  

              243320 =======UART done.=======
$finish called at time : 243320 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 148
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 250000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May  6 18:18:47 2021...
