# HSpice-Project
Power Optimization of Six Different Transistor Level Implementation of Full Adder at 32nm and 45nm Technology
