// Copyright (c) 2022 by Rivos Inc.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

use const_field_offset::FieldOffsets;
use static_assertions::const_assert;
use tock_registers::interfaces::Readable;
use tock_registers::registers::{ReadOnly, ReadWrite};
use tock_registers::{register_bitfields, LocalRegisterCopy, RegisterLongName, UIntLike};

// PCI register definitions. See the PCI Express Base Specification for more details.
//
// Note that the definitions of legacy, PCI-only registers and bits are largely omitted.

register_bitfields![u16,
    pub Command [
        IoEnable OFFSET(0) NUMBITS(1),
        MemoryEnable OFFSET(1) NUMBITS(1),
        BusMasterEnable OFFSET(2) NUMBITS(1),
        ParityErrorResponse OFFSET(6) NUMBITS(1),
        SerrEnable OFFSET(8) NUMBITS(1),
        InterruptDisable OFFSET(10) NUMBITS(1),
    ],

    pub Status [
        ImmediateReadiness OFFSET(0) NUMBITS(1),
        InterruptStatus OFFSET(3) NUMBITS(1),
        CapabilitiesList OFFSET(4) NUMBITS(1),
        MasterDataParityError OFFSET(8) NUMBITS(1),
        SignaledTargetAbort OFFSET(11) NUMBITS(1),
        ReceivedTargetAbort OFFSET(12) NUMBITS(1),
        ReceivedMasterAbort OFFSET(13) NUMBITS(1),
        SignaledSystemError OFFSET(14) NUMBITS(1),
        DetectedParityError OFFSET(15) NUMBITS(1),
    ],

    pub SecondaryStatus [
        MasterDataParityError OFFSET(8) NUMBITS(1),
        SignaledTargetAbort OFFSET(11) NUMBITS(1),
        ReceivedTargetAbort OFFSET(12) NUMBITS(1),
        ReceivedMasterAbort OFFSET(13) NUMBITS(1),
        ReceivedSystemError OFFSET(14) NUMBITS(1),
        DetectedParityError OFFSET(15) NUMBITS(1),
    ],

    pub BridgeControl [
        ParityErrorResponse OFFSET(0) NUMBITS(1),
        SerrEnable OFFSET(1) NUMBITS(1),
        IsaEnable OFFSET(2) NUMBITS(1),
        VgaEnable OFFSET(3) NUMBITS(1),
        Vga16Bit OFFSET(4) NUMBITS(1),
        SecondaryBusReset OFFSET(6) NUMBITS(1),
    ],

    pub PmCapabilities [
        Version OFFSET(0) NUMBITS(3),
        ImmediateReadinessD0 OFFSET(4) NUMBITS(1),
        DeviceSpecificInitialization OFFSET(5) NUMBITS(1),
        AuxCurrent OFFSET(6) NUMBITS(3),
        D1Support OFFSET(9) NUMBITS(1),
        D2Support OFFSET(10) NUMBITS(1),
        PmeSupport OFFSET(11) NUMBITS(5),
    ],

    pub PmControlStatus [
        PowerState OFFSET(0) NUMBITS(2),
        NoSoftReset OFFSET(3) NUMBITS(1),
        PmeEn OFFSET(8) NUMBITS(1),
        DataSelect OFFSET(9) NUMBITS(4),
        DataScale OFFSET(13) NUMBITS(2),
        PmeStatus OFFSET(15) NUMBITS(1),
    ],

    pub MsiMessageControl [
        MsiEnable OFFSET(0) NUMBITS(1),
        MultipleMessageCapable OFFSET(1) NUMBITS(3),
        MultipleMessageEnable OFFSET(4) NUMBITS(3),
        Address64BitCapable OFFSET(7) NUMBITS(1),
        VectorMaskingCapable OFFSET(8) NUMBITS(1),
        ExtendedMessageCapable OFFSET(9) NUMBITS(1),
        ExtendedMessageEnable OFFSET(10) NUMBITS(1),
    ],

    pub MsiXMessageControl [
        TableSize OFFSET(0) NUMBITS(10),
        FunctionMask OFFSET(14) NUMBITS(1),
        MsiXEnable OFFSET(15) NUMBITS(1),
    ],

    pub ExpressCapabilities [
        Version OFFSET(0) NUMBITS(4),
        DeviceType OFFSET(4) NUMBITS(4),
        SlotImplemented OFFSET(8) NUMBITS(1),
        InterruptMessageNumber OFFSET(9) NUMBITS(5),
        FlitModeSupported OFFSET(15) NUMBITS(1),
    ],

    pub DeviceControl [
        EnableRelaxedOrdering OFFSET(4) NUMBITS(1),
        MaxPayloadSize OFFSET(5) NUMBITS(3),
        NoSnoop OFFSET(11) NUMBITS(1),
        MaxReadRequestSize OFFSET(12) NUMBITS(3),
        FunctionLevelReset OFFSET(15) NUMBITS(1),
    ],

    pub LinkStatus [
        LinkSpeed OFFSET(0) NUMBITS(4),
        LinkWidth OFFSET(4) NUMBITS(6),
    ],

    pub MemWindow [
        Address OFFSET(4) NUMBITS(12) [],
    ],
];

register_bitfields![u8,
    pub Type [
        Layout OFFSET(0) NUMBITS(7) [
            Type0 = 0,
            Type1 = 1,
        ],
        MultiFunction OFFSET(7) NUMBITS(1) [],
    ],

    pub Bist [
        CompletionCode OFFSET(0) NUMBITS(3) [],
        Start OFFSET(6) NUMBITS(1) [],
        Capable OFFSET(7) NUMBITS(1) [],
    ],

    pub IoWindow [
        Address OFFSET(4) NUMBITS(4) [],
    ],
];

register_bitfields![u32,
    pub BaseAddress [
        SpaceType OFFSET(0) NUMBITS(1) [
            Memory = 0,
            Io = 1,
        ],
        MemoryType OFFSET(1) NUMBITS(2) [
            Bits32 = 0,
            Bits64 = 2,
        ],
        Prefetchable OFFSET(3) NUMBITS(1) [],
        Address OFFSET(4) NUMBITS(28) [],
    ],

    pub DeviceCapabilities [
        MaxPayloadSize OFFSET(0) NUMBITS(3),
        FunctionLevelReset OFFSET(28) NUMBITS(1),
    ],

    pub LinkCapabilities [
        MaxLinkSpeed OFFSET(0) NUMBITS(4),
        MaxLinkWidth OFFSET(4) NUMBITS(6),
        PortNumber OFFSET(24) NUMBITS(8),
    ],
];

/// Common portion of the PCI configuration header.
#[repr(C)]
#[derive(FieldOffsets)]
pub struct CommonRegisters {
    pub vendor_id: ReadOnly<u16>,
    pub dev_id: ReadOnly<u16>,
    pub command: ReadWrite<u16, Command::Register>,
    pub status: ReadWrite<u16, Status::Register>,
    pub rev_id: ReadOnly<u8>,
    pub prog_if: ReadOnly<u8>,
    pub subclass: ReadOnly<u8>,
    pub class: ReadOnly<u8>,
    pub cl_size: ReadWrite<u8>,
    pub lat_timer: ReadOnly<u8>,
    pub header_type: ReadOnly<u8, Type::Register>,
    pub bist: ReadWrite<u8, Bist::Register>,
}

/// End byte offset of the common part of a PCI header.
pub const PCI_COMMON_HEADER_END: usize = 0xf;

/// Number of BAR registers in a PCI endpoint header.
pub const PCI_ENDPOINT_BARS: usize = 6;

/// Endpoint (type 0) PCI configuration registers.
#[repr(C)]
#[derive(FieldOffsets)]
pub struct EndpointRegisters {
    pub common: CommonRegisters,
    pub bar: [ReadWrite<u32, BaseAddress::Register>; PCI_ENDPOINT_BARS],
    pub cardbus: ReadOnly<u32>,
    pub subsys_vendor_id: ReadOnly<u16>,
    pub subsys_id: ReadOnly<u16>,
    pub expansion_rom: ReadOnly<u32>,
    pub cap_ptr: ReadOnly<u8>,
    _reserved: [u8; 7],
    pub int_line: ReadOnly<u8>,
    pub int_pin: ReadWrite<u8>,
    pub min_gnt: ReadOnly<u8>,
    pub max_lat: ReadOnly<u8>,
}

/// Number of BAR registers in a PCI bridge header.
pub const PCI_BRIDGE_BARS: usize = 2;

/// Bridge (type 1) PCI configuration registers.
#[repr(C)]
#[derive(FieldOffsets)]
pub struct BridgeRegisters {
    pub common: CommonRegisters,
    pub bar: [ReadWrite<u32, BaseAddress::Register>; PCI_BRIDGE_BARS],
    pub pri_bus: ReadWrite<u8>,
    pub sec_bus: ReadWrite<u8>,
    pub sub_bus: ReadWrite<u8>,
    pub sec_lat: ReadWrite<u8>,
    pub io_base: ReadWrite<u8, IoWindow::Register>,
    pub io_limit: ReadWrite<u8, IoWindow::Register>,
    pub sec_status: ReadWrite<u16, SecondaryStatus::Register>,
    pub mem_base: ReadWrite<u16, MemWindow::Register>,
    pub mem_limit: ReadWrite<u16, MemWindow::Register>,
    pub pref_base: ReadWrite<u16, MemWindow::Register>,
    pub pref_limit: ReadWrite<u16, MemWindow::Register>,
    pub pref_base_upper: ReadWrite<u32>,
    pub pref_limit_upper: ReadWrite<u32>,
    pub io_base_upper: ReadWrite<u16>,
    pub io_limit_upper: ReadWrite<u16>,
    pub cap_ptr: ReadOnly<u8>,
    _reserved: [u8; 3],
    pub expansion_rom: ReadOnly<u32>,
    pub int_line: ReadOnly<u8>,
    pub int_pin: ReadWrite<u8>,
    pub bridge_control: ReadWrite<u16, BridgeControl::Register>,
}

/// Start byte offset of the type-specific part of a PCI header.
pub const PCI_TYPE_HEADER_START: usize = 0x10;
/// End byte offset of the type-specific part of a PCI header.
pub const PCI_TYPE_HEADER_END: usize = 0x3f;

/// PCI capability header.
#[repr(C)]
#[derive(FieldOffsets)]
pub struct CapabilityHeader {
    pub cap_id: ReadOnly<u8>,
    pub next_cap: ReadOnly<u8>,
}

/// Start byte offset of where PCI capability structures may be located in the standard PCI
/// configuration space.
pub const PCI_CAPS_START: usize = PCI_TYPE_HEADER_END + 1;
/// End byte offset of the standard PCI configuration space.
pub const PCI_CONFIG_SPACE_END: usize = 0xff;
/// The maximum number of bytes that can be occupied by PCI capability structures.
pub const PCI_MAX_CAP_LENGTH: usize = PCI_CONFIG_SPACE_END - PCI_CAPS_START + 1;

/// PCI power management capability.
#[repr(C)]
#[derive(FieldOffsets)]
pub struct PowerManagementRegisters {
    pub header: CapabilityHeader,
    pub pmc: ReadOnly<u16, PmCapabilities::Register>,
    pub pmcsr: ReadWrite<u16, PmControlStatus::Register>,
    _reserved: u8,
    pub data: ReadWrite<u8>,
}

/// 64-bit MSI capability.
#[repr(C)]
#[derive(FieldOffsets)]
pub struct MsiRegisters {
    pub header: CapabilityHeader,
    pub msg_control: ReadWrite<u16, MsiMessageControl::Register>,
    pub msg_addr: ReadWrite<u32>,
    pub msg_upper_addr: ReadWrite<u32>,
    pub msg_data: ReadWrite<u16>,
    pub extended_msg_data: ReadWrite<u16>,
    pub mask_bits: ReadWrite<u32>,
    pub pending_bits: ReadOnly<u32>,
}

/// MSI-X capability.
#[repr(C)]
#[derive(FieldOffsets)]
pub struct MsiXRegisters {
    pub header: CapabilityHeader,
    pub msg_control: ReadWrite<u16, MsiXMessageControl::Register>,
    pub table_offset: ReadOnly<u32>,
    pub pba_offset: ReadOnly<u32>,
}

/// Vendor-specific capability. These capabilities are dynamically-sized.
#[repr(C)]
#[derive(FieldOffsets)]
pub struct VendorCapabilityHeader {
    pub header: CapabilityHeader,
    pub cap_length: ReadOnly<u8>,
    _vendor_specific: u8,
}

/// Bridge subsystem vendor ID capability.
#[repr(C)]
#[derive(FieldOffsets)]
pub struct BridgeSubsystemRegisters {
    pub header: CapabilityHeader,
    _reserved: u16,
    pub ssvid: ReadOnly<u16>,
    pub ssid: ReadOnly<u16>,
}

/// PCI Express capability registers.
///
/// Which registers are actually implemented depends on the version of the capability and the type
/// of the device.
#[repr(C)]
#[derive(FieldOffsets)]
pub struct ExpressRegisters {
    // Implemented by all devices.
    pub header: CapabilityHeader,
    pub exp_caps: ReadOnly<u16, ExpressCapabilities::Register>,
    pub dev_caps: ReadOnly<u32, DeviceCapabilities::Register>,
    pub dev_control: ReadWrite<u16, DeviceControl::Register>,
    pub dev_status: ReadWrite<u16>,
    // All devices with links. We only expose the link speed and width.
    pub link_caps: ReadOnly<u32, LinkCapabilities::Register>,
    pub link_control: ReadWrite<u16>,
    pub link_status: ReadWrite<u16, LinkStatus::Register>,
    // All devices with slots. We hide the FLAGS_SLOT bit, so these registers will appear as
    // unimplemented to a VM.
    pub slot_caps: ReadOnly<u32>,
    pub slot_control: ReadWrite<u16>,
    pub slot_status: ReadWrite<u16>,
    // All root ports or root complex event collectors. We don't expose any of the capabilities here.
    pub root_control: ReadWrite<u16>,
    pub root_caps: ReadOnly<u16>,
    pub root_status: ReadWrite<u32>,
    // Express capability V2 registers. We don't expose any of the bits here for now.
    pub dev_caps2: ReadOnly<u32>,
    pub dev_control2: ReadWrite<u16>,
    pub dev_status2: ReadOnly<u16>,
    pub link_caps2: ReadOnly<u32>,
    pub link_control2: ReadWrite<u16>,
    pub link_status2: ReadWrite<u16>,
    pub slot_caps2: ReadOnly<u32>,
    pub slot_control2: ReadOnly<u16>,
    pub slot_status2: ReadOnly<u16>,
}

/// Trait for specifying various mask values for a register.
///
/// TODO: Make the `*_mask()` functions const values.
pub trait RegisterMasks: RegisterLongName {
    type RegType: UIntLike;

    /// Returns a bit mask of the bits that are writeable by a VM for this register.
    fn writeable_mask() -> Self::RegType;

    /// Returns a bit mask of the bits that are readable by a VM for this register.
    fn readable_mask() -> Self::RegType;

    /// Returns a bit mask of the clearable (RW1C) bits for this register.
    fn clearable_mask() -> Self::RegType;
}

/// Helpers for masking off virtualized bits in emulated config register accesses.
pub trait RegisterHelpers {
    type RegType: UIntLike;

    /// Returns the value in `self` with the bits that should not be writeable by a VM masked off.
    fn writeable_bits(&self) -> Self::RegType;

    /// Returns the value in `self` with the bits that should not be readable by a VM masked off.
    fn readable_bits(&self) -> Self::RegType;

    /// Returns the value in `self` with the clearable (RW1C) bits masked off.
    fn non_clearable_bits(&self) -> Self::RegType;
}

// PCI config register readable/writeable masks.
//
// In general, we pass-through any non-legacy control and status bits for reads and writes. Anything
// related to INTx is hidden since we don't support virtualizing it. A few other bits are virtualized
// and are not passed through, as noted below.

impl RegisterMasks for Command::Register {
    type RegType = u16;

    fn writeable_mask() -> u16 {
        let mut mask = LocalRegisterCopy::<u16, Command::Register>::new(0);
        mask.modify(Command::IoEnable.val(1));
        mask.modify(Command::MemoryEnable.val(1));
        mask.modify(Command::BusMasterEnable.val(1));
        mask.modify(Command::ParityErrorResponse.val(1));
        mask.modify(Command::SerrEnable.val(1));
        mask.get()
    }

    fn readable_mask() -> u16 {
        Self::writeable_mask()
    }

    fn clearable_mask() -> u16 {
        0
    }
}

// STATUS.CAP_LIST is virtualized.
impl RegisterMasks for Status::Register {
    type RegType = u16;

    fn writeable_mask() -> u16 {
        let mut mask = LocalRegisterCopy::<u16, Status::Register>::new(0);
        mask.modify(Status::MasterDataParityError.val(1));
        mask.modify(Status::SignaledTargetAbort.val(1));
        mask.modify(Status::ReceivedTargetAbort.val(1));
        mask.modify(Status::ReceivedMasterAbort.val(1));
        mask.modify(Status::SignaledSystemError.val(1));
        mask.modify(Status::DetectedParityError.val(1));
        mask.get()
    }

    fn readable_mask() -> u16 {
        let mut mask = LocalRegisterCopy::<u16, Status::Register>::new(Self::writeable_mask());
        mask.modify(Status::ImmediateReadiness.val(1));
        mask.get()
    }

    fn clearable_mask() -> u16 {
        Self::writeable_mask()
    }
}

impl RegisterMasks for SecondaryStatus::Register {
    type RegType = u16;

    fn writeable_mask() -> u16 {
        let mut mask = LocalRegisterCopy::<u16, SecondaryStatus::Register>::new(0);
        mask.modify(SecondaryStatus::MasterDataParityError.val(1));
        mask.modify(SecondaryStatus::SignaledTargetAbort.val(1));
        mask.modify(SecondaryStatus::ReceivedTargetAbort.val(1));
        mask.modify(SecondaryStatus::ReceivedMasterAbort.val(1));
        mask.modify(SecondaryStatus::ReceivedSystemError.val(1));
        mask.modify(SecondaryStatus::DetectedParityError.val(1));
        mask.get()
    }

    fn readable_mask() -> u16 {
        Self::writeable_mask()
    }

    fn clearable_mask() -> u16 {
        Self::writeable_mask()
    }
}

// BRIDGE_CTL.BUS_RESET is virtualized.
impl RegisterMasks for BridgeControl::Register {
    type RegType = u16;

    fn writeable_mask() -> u16 {
        let mut mask = LocalRegisterCopy::<u16, BridgeControl::Register>::new(0);
        mask.modify(BridgeControl::ParityErrorResponse.val(1));
        mask.modify(BridgeControl::SerrEnable.val(1));
        mask.get()
    }

    fn readable_mask() -> u16 {
        Self::writeable_mask()
    }

    fn clearable_mask() -> u16 {
        0
    }
}

// Hide D1/D2 and PME support for now.
//
// TODO: Support power management control by VMs.
impl RegisterMasks for PmCapabilities::Register {
    type RegType = u16;

    fn writeable_mask() -> u16 {
        0
    }

    fn readable_mask() -> u16 {
        let mut mask = LocalRegisterCopy::<u16, PmCapabilities::Register>::new(0);
        mask.modify(PmCapabilities::Version.val(PmCapabilities::Version.mask));
        mask.modify(PmCapabilities::ImmediateReadinessD0.val(1));
        mask.modify(PmCapabilities::DeviceSpecificInitialization.val(1));
        mask.modify(PmCapabilities::AuxCurrent.val(PmCapabilities::AuxCurrent.mask));
        mask.get()
    }

    fn clearable_mask() -> u16 {
        0
    }
}

// Don't expose the ability to make power state transitions.
impl RegisterMasks for PmControlStatus::Register {
    type RegType = u16;

    fn writeable_mask() -> u16 {
        0
    }

    fn readable_mask() -> u16 {
        let mut mask = LocalRegisterCopy::<u16, PmControlStatus::Register>::new(0);
        mask.modify(PmControlStatus::NoSoftReset.val(1));
        mask.get()
    }

    fn clearable_mask() -> u16 {
        0
    }
}

impl RegisterMasks for MsiMessageControl::Register {
    type RegType = u16;

    fn writeable_mask() -> u16 {
        let mut mask = LocalRegisterCopy::<u16, MsiMessageControl::Register>::new(0);
        mask.modify(MsiMessageControl::MsiEnable.val(1));
        mask.modify(
            MsiMessageControl::MultipleMessageEnable
                .val(MsiMessageControl::MultipleMessageEnable.mask),
        );
        mask.modify(MsiMessageControl::ExtendedMessageEnable.val(1));
        mask.get()
    }

    fn readable_mask() -> u16 {
        let mut mask =
            LocalRegisterCopy::<u16, MsiMessageControl::Register>::new(Self::writeable_mask());
        mask.modify(
            MsiMessageControl::MultipleMessageCapable
                .val(MsiMessageControl::MultipleMessageCapable.mask),
        );
        mask.modify(MsiMessageControl::Address64BitCapable.val(1));
        mask.modify(MsiMessageControl::VectorMaskingCapable.val(1));
        mask.modify(MsiMessageControl::ExtendedMessageCapable.val(1));
        mask.get()
    }

    fn clearable_mask() -> u16 {
        0
    }
}

impl RegisterMasks for MsiXMessageControl::Register {
    type RegType = u16;

    fn writeable_mask() -> u16 {
        let mut mask = LocalRegisterCopy::<u16, MsiXMessageControl::Register>::new(0);
        mask.modify(MsiXMessageControl::FunctionMask.val(1));
        mask.modify(MsiXMessageControl::MsiXEnable.val(1));
        mask.get()
    }

    fn readable_mask() -> u16 {
        let mut mask =
            LocalRegisterCopy::<u16, MsiXMessageControl::Register>::new(Self::writeable_mask());
        mask.modify(MsiXMessageControl::TableSize.val(MsiXMessageControl::TableSize.mask));
        mask.get()
    }

    fn clearable_mask() -> u16 {
        0
    }
}

// Hide FLAGS_SLOT so that we can leave the slot registers unimplemented.
impl RegisterMasks for ExpressCapabilities::Register {
    type RegType = u16;

    fn writeable_mask() -> u16 {
        0
    }

    fn readable_mask() -> u16 {
        let mut mask = LocalRegisterCopy::<u16, ExpressCapabilities::Register>::new(0);
        mask.modify(ExpressCapabilities::Version.val(ExpressCapabilities::Version.mask));
        mask.modify(ExpressCapabilities::DeviceType.val(ExpressCapabilities::DeviceType.mask));
        mask.modify(
            ExpressCapabilities::InterruptMessageNumber
                .val(ExpressCapabilities::InterruptMessageNumber.mask),
        );
        mask.get()
    }

    fn clearable_mask() -> u16 {
        0
    }
}

// Hide everything but MPS for now. Phantom functions, extended tags, etc could affect requester IDs
// and confuse the IOMMU.
//
// TODO: Expose function-level reset capability.
impl RegisterMasks for DeviceCapabilities::Register {
    type RegType = u32;

    fn writeable_mask() -> u32 {
        0
    }

    fn readable_mask() -> u32 {
        let mut mask = LocalRegisterCopy::<u32, DeviceCapabilities::Register>::new(0);
        mask.modify(
            DeviceCapabilities::MaxPayloadSize.val(DeviceCapabilities::MaxPayloadSize.mask),
        );
        mask.get()
    }

    fn clearable_mask() -> u32 {
        0
    }
}

// Allow reads from (but not writes to) payload size fields since they can have system-wide effects
//
// TODO: Allow function-level resets.
impl RegisterMasks for DeviceControl::Register {
    type RegType = u16;

    fn writeable_mask() -> u16 {
        let mut mask = LocalRegisterCopy::<u16, DeviceControl::Register>::new(0);
        mask.modify(DeviceControl::EnableRelaxedOrdering.val(1));
        mask.modify(DeviceControl::NoSnoop.val(1));
        mask.get()
    }

    fn readable_mask() -> u16 {
        let mut mask =
            LocalRegisterCopy::<u16, DeviceControl::Register>::new(Self::writeable_mask());
        mask.modify(DeviceControl::MaxPayloadSize.val(DeviceControl::MaxPayloadSize.mask));
        mask.modify(DeviceControl::MaxReadRequestSize.val(DeviceControl::MaxReadRequestSize.mask));
        mask.get()
    }

    fn clearable_mask() -> u16 {
        0
    }
}

// Hide everything but link speed/width and port number.
impl RegisterMasks for LinkCapabilities::Register {
    type RegType = u32;

    fn writeable_mask() -> u32 {
        0
    }

    fn readable_mask() -> u32 {
        let mut mask = LocalRegisterCopy::<u32, LinkCapabilities::Register>::new(0);
        mask.modify(LinkCapabilities::MaxLinkSpeed.val(LinkCapabilities::MaxLinkSpeed.mask));
        mask.modify(LinkCapabilities::MaxLinkWidth.val(LinkCapabilities::MaxLinkWidth.mask));
        mask.modify(LinkCapabilities::PortNumber.val(LinkCapabilities::PortNumber.mask));
        mask.get()
    }

    fn clearable_mask() -> u32 {
        0
    }
}

// Like LNKCAP, hide everything except link speed/width.
impl RegisterMasks for LinkStatus::Register {
    type RegType = u16;

    fn writeable_mask() -> u16 {
        0
    }

    fn readable_mask() -> u16 {
        let mut mask = LocalRegisterCopy::<u16, LinkStatus::Register>::new(0);
        mask.modify(LinkStatus::LinkSpeed.val(LinkStatus::LinkSpeed.mask));
        mask.modify(LinkStatus::LinkWidth.val(LinkStatus::LinkWidth.mask));
        mask.get()
    }

    fn clearable_mask() -> u16 {
        0
    }
}

// Macro to implement RegisterHelpers for the given type.
macro_rules! reg_helpers_impl {
    ($reg_type:tt) => {
        impl<T: UIntLike, R: RegisterMasks<RegType = T>> RegisterHelpers for $reg_type<T, R> {
            type RegType = T;

            fn writeable_bits(&self) -> Self::RegType {
                self.get() & R::writeable_mask()
            }

            fn readable_bits(&self) -> Self::RegType {
                self.get() & R::readable_mask()
            }

            fn non_clearable_bits(&self) -> Self::RegType {
                self.get() & !R::clearable_mask()
            }
        }
    };
}

reg_helpers_impl!(LocalRegisterCopy);
reg_helpers_impl!(ReadOnly);
reg_helpers_impl!(ReadWrite);

fn _assert_register_layout() {
    const_assert!(core::mem::size_of::<CommonRegisters>() == 0x10);
    const_assert!(core::mem::size_of::<EndpointRegisters>() == 0x40);
    const_assert!(core::mem::size_of::<BridgeRegisters>() == 0x40);
}

/// Macro that itself defines a `span!()` macro for the given struct field which evaluates to a
/// const range pattern which can be used in `match` expressions. Note that the type of the field
/// must also be specified, though its cross-checked against the actual field span in a unit test.
///
/// This is as hairy as it is because of the limitations of match arm range patterns and constant
/// expressions in Rust. Ideally we would be able to reuse `memoffset::span_of()!` to implmenet this,
/// however it's currently not possible to use `span_of!()`/`offset_of!()` in const expressions, see
/// <https://github.com/Gilnaa/memoffset/issues/4#issuecomment-1069658383>.
///
/// TODO: Replace this with `span_of!()` when it's possible to use it in const expressions.
#[macro_export]
macro_rules! define_field_span {
    ($st:ident, $field:tt, $field_type:ty) => {
        pub mod $field {
            use super::$st;

            pub const START_OFFSET: usize = $st::FIELD_OFFSETS.$field.get_byte_offset();
            pub const END_OFFSET: usize = START_OFFSET + core::mem::size_of::<$field_type>() - 1;

            macro_rules! span {
                () => {
                    $field::START_OFFSET..=$field::END_OFFSET
                };
            }

            #[cfg(test)]
            mod tests {
                use memoffset::span_of;

                #[test]
                fn check_field_span() {
                    let actual_span = span_of!(super::$st, $field);
                    assert_eq!(super::START_OFFSET, actual_span.start);
                    assert_eq!(super::END_OFFSET, actual_span.end - 1);
                }
            }

            pub(crate) use span;
        }
    };
}
