Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 11:44:16 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/loop_imperfect_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.354       -7.431                     40                 3636        0.125        0.000                      0                 3636        1.220        0.000                       0                  1984  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.354       -7.431                     40                 3636        0.125        0.000                      0                 3636        1.220        0.000                       0                  1984  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           40  Failing Endpoints,  Worst Slack       -0.354ns,  Total Violation       -7.431ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 2.245ns (57.867%)  route 1.635ns (42.133%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.748 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.748    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.968 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_1/O[1]
                         net (fo=2, unplaced)         0.584     4.552    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[21]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.405     4.198    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.198    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                 -0.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_23_reg_2248_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.104ns (50.484%)  route 0.102ns (49.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_23_reg_2248_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.387 r  bd_0_i/hls_inst/inst/select_ln151_23_reg_2248_reg[24]/Q
                         net (fo=1, unplaced)         0.102     0.489    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/Q[24]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[0]_srl2/CLK
                         clock pessimism              0.000     0.298    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.364    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -0.364    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         4.000       2.175                bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         2.000       1.220                bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         2.000       1.220                bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[0]_srl2/CLK



