{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544149505092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544149505100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 10:25:04 2018 " "Processing started: Fri Dec 07 10:25:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544149505100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544149505100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off selecting_machine_startup -c selecting_machine_startup " "Command: quartus_map --read_settings_files=on --write_settings_files=off selecting_machine_startup -c selecting_machine_startup" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544149505100 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544149505834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecting_machine_startup.v 4 4 " "Found 4 design units, including 4 entities, in source file selecting_machine_startup.v" { { "Info" "ISGN_ENTITY_NAME" "1 selecting_machine_startup " "Found entity 1: selecting_machine_startup" {  } { { "selecting_machine_startup.v" "" { Text "E:/prime_for_FPGA/Lite/demo/startup_test/selecting_machine_startup.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544149515852 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_lattice_startup " "Found entity 2: decode_lattice_startup" {  } { { "selecting_machine_startup.v" "" { Text "E:/prime_for_FPGA/Lite/demo/startup_test/selecting_machine_startup.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544149515852 ""} { "Info" "ISGN_ENTITY_NAME" "3 decode_seg_startup " "Found entity 3: decode_seg_startup" {  } { { "selecting_machine_startup.v" "" { Text "E:/prime_for_FPGA/Lite/demo/startup_test/selecting_machine_startup.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544149515852 ""} { "Info" "ISGN_ENTITY_NAME" "4 frequency_divider " "Found entity 4: frequency_divider" {  } { { "selecting_machine_startup.v" "" { Text "E:/prime_for_FPGA/Lite/demo/startup_test/selecting_machine_startup.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544149515852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544149515852 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "selecting_machine_startup " "Elaborating entity \"selecting_machine_startup\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544149515895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_startup.v(26) " "Verilog HDL assignment warning at selecting_machine_startup.v(26): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_startup.v" "" { Text "E:/prime_for_FPGA/Lite/demo/startup_test/selecting_machine_startup.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544149515896 "|selecting_machine_startup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_500 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_500\"" {  } { { "selecting_machine_startup.v" "u_clk_500" { Text "E:/prime_for_FPGA/Lite/demo/startup_test/selecting_machine_startup.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544149515910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup.v(177) " "Verilog HDL assignment warning at selecting_machine_startup.v(177): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup.v" "" { Text "E:/prime_for_FPGA/Lite/demo/startup_test/selecting_machine_startup.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544149515910 "|selecting_machine_startup|frequency_divider:u_clk_500"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_2 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_2\"" {  } { { "selecting_machine_startup.v" "u_clk_2" { Text "E:/prime_for_FPGA/Lite/demo/startup_test/selecting_machine_startup.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544149515921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 selecting_machine_startup.v(177) " "Verilog HDL assignment warning at selecting_machine_startup.v(177): truncated value with size 32 to match size of target (28)" {  } { { "selecting_machine_startup.v" "" { Text "E:/prime_for_FPGA/Lite/demo/startup_test/selecting_machine_startup.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544149515922 "|selecting_machine_startup|frequency_divider:u_clk_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lattice_startup decode_lattice_startup:u_decode_lattice_startup " "Elaborating entity \"decode_lattice_startup\" for hierarchy \"decode_lattice_startup:u_decode_lattice_startup\"" {  } { { "selecting_machine_startup.v" "u_decode_lattice_startup" { Text "E:/prime_for_FPGA/Lite/demo/startup_test/selecting_machine_startup.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544149515929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_startup.v(65) " "Verilog HDL assignment warning at selecting_machine_startup.v(65): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_startup.v" "" { Text "E:/prime_for_FPGA/Lite/demo/startup_test/selecting_machine_startup.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544149515929 "|selecting_machine_startup|decode_lattice_startup:u_decode_lattice_startup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_seg_startup decode_seg_startup:u_decode_seg_startup " "Elaborating entity \"decode_seg_startup\" for hierarchy \"decode_seg_startup:u_decode_seg_startup\"" {  } { { "selecting_machine_startup.v" "u_decode_seg_startup" { Text "E:/prime_for_FPGA/Lite/demo/startup_test/selecting_machine_startup.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544149515938 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecting_machine_startup.v(125) " "Verilog HDL assignment warning at selecting_machine_startup.v(125): truncated value with size 32 to match size of target (3)" {  } { { "selecting_machine_startup.v" "" { Text "E:/prime_for_FPGA/Lite/demo/startup_test/selecting_machine_startup.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544149515938 "|selecting_machine_startup|decode_seg_startup:u_decode_seg_startup"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[6\] VCC " "Pin \"digit_cath\[6\]\" is stuck at VCC" {  } { { "selecting_machine_startup.v" "" { Text "E:/prime_for_FPGA/Lite/demo/startup_test/selecting_machine_startup.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544149516309 "|selecting_machine_startup|digit_cath[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_cath\[7\] VCC " "Pin \"digit_cath\[7\]\" is stuck at VCC" {  } { { "selecting_machine_startup.v" "" { Text "E:/prime_for_FPGA/Lite/demo/startup_test/selecting_machine_startup.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544149516309 "|selecting_machine_startup|digit_cath[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1544149516309 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544149516342 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544149516342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "160 " "Implemented 160 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544149516342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544149516342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544149516412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 10:25:16 2018 " "Processing ended: Fri Dec 07 10:25:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544149516412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544149516412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544149516412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544149516412 ""}
