(footprint "057-006-0" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (descr "<b>CONNECTOR</b><p>\nseries 057 contact pc board low profile headers<p>\nangled")
  (fp_text reference ">NAME" (at -5.08 8.89) (layer "F.SilkS")
    (effects (font (size 1.63576 1.63576) (thickness 0.14224)) (justify left bottom))
    (tstamp a8537efd-fef7-4225-ad34-6daafa981c57)
  )
  (fp_text value ">VALUE" (at -6.35 -6.35) (layer "F.Fab")
    (effects (font (size 1.63576 1.63576) (thickness 0.14224)) (justify left bottom))
    (tstamp a965bc09-8582-4498-ba42-1c28067aa13f)
  )
  (fp_line (start -5.08 2.54) (end -5.08 5.98) (layer "F.SilkS") (width 0.2032) (tstamp 1270e588-d813-440e-879a-5be5e1134410))
  (fp_line (start -7.67 2.54) (end -7.67 -5.86) (layer "F.SilkS") (width 0.2032) (tstamp 21495ff3-ced0-4c43-b5bb-ebe2e999acae))
  (fp_line (start 5.07 6.04) (end -5.07 6.04) (layer "F.SilkS") (width 0.2032) (tstamp 2d1608d7-d2b7-478b-9635-8ba375a7b2a0))
  (fp_line (start -1.9 0.23) (end -1.9 -5.86) (layer "F.SilkS") (width 0.2032) (tstamp 3ba99daa-536f-426f-8cf8-abf0855162a6))
  (fp_line (start -7.62 2.54) (end -5.08 2.54) (layer "F.SilkS") (width 0.2032) (tstamp 3ef00941-5350-4106-8a4e-d7421ce5f376))
  (fp_line (start -5.1 -3.25) (end -4.4 -5.22) (layer "F.SilkS") (width 0.4064) (tstamp 47d2c503-c5d0-4953-ac21-ee09a8a1462e))
  (fp_line (start 7.62 2.54) (end 5.08 2.54) (layer "F.SilkS") (width 0.2032) (tstamp 6ced8742-c4a1-4e56-b2c7-5478828ca810))
  (fp_line (start -4.4 -5.22) (end -5.8 -5.22) (layer "F.SilkS") (width 0.4064) (tstamp 9c8fb6dc-3a89-4527-bdda-107d963e99c9))
  (fp_line (start 1.9 0.23) (end 1.9 -5.86) (layer "F.SilkS") (width 0.2032) (tstamp b0cb20ed-e813-4e96-bd76-d1c4c757184d))
  (fp_line (start -5.8 -5.22) (end -5.1 -3.25) (layer "F.SilkS") (width 0.4064) (tstamp c6fbe7ff-8c62-403d-892a-02d87039973e))
  (fp_line (start 7.67 -5.86) (end 7.67 2.44) (layer "F.SilkS") (width 0.2032) (tstamp ea76c066-04d1-4a08-8b29-0ecab48d190a))
  (fp_line (start -1.9 0.23) (end 1.9 0.23) (layer "F.SilkS") (width 0.2032) (tstamp eb954217-1174-4ff1-bd40-c03a8f6552ea))
  (fp_line (start 5.08 2.54) (end 5.08 6.05) (layer "F.SilkS") (width 0.2032) (tstamp f73edb94-98ab-4f2d-b11f-e86deb3f06bf))
  (fp_line (start -7.67 -5.86) (end 7.67 -5.86) (layer "F.SilkS") (width 0.2032) (tstamp ff9c433c-5331-40d4-916e-686f43ba1fcc))
  (pad "" np_thru_hole circle (at -10.94 -3.66) (size 2.8 2.8) (drill 2.8) (layers *.Cu *.Mask) (tstamp 472e37ff-d42f-4505-a8ce-d10ce03c9a71))
  (pad "" np_thru_hole circle (at 11.19 -3.66) (size 2.8 2.8) (drill 2.8) (layers *.Cu *.Mask) (tstamp f6f107e2-4b02-468d-8944-c766bb94dcfe))
  (pad "1" thru_hole roundrect (at -2.54 5.08) (size 1.508 1.508) (drill 1) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp 39faed8f-3581-4b54-b9a9-e0c235d6ef49))
  (pad "2" thru_hole roundrect (at -2.54 2.54) (size 1.508 1.508) (drill 1) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp c076c784-aa0f-4991-b758-d3a7644c575e))
  (pad "3" thru_hole roundrect (at 0 5.08) (size 1.508 1.508) (drill 1) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp 972a40be-0845-43c7-abbb-c1b3f0a8cc79))
  (pad "4" thru_hole roundrect (at 0 2.54) (size 1.508 1.508) (drill 1) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp 01a90bdf-6274-4cf8-bc30-40d41cb65a7c))
  (pad "5" thru_hole roundrect (at 2.54 5.08) (size 1.508 1.508) (drill 1) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp 1aa0ce0a-b767-4cad-b895-99fe3e1a4abe))
  (pad "6" thru_hole roundrect (at 2.54 2.54) (size 1.508 1.508) (drill 1) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp d05230a0-fc55-4f90-b25f-2ca9bf0a2711))
)
