Instruction Memory: tests/branch_data_hazard_2cycles/build/app.hex
No input data buffer
No output buffer
Running userlogic for maximum of 1000 cycles
VCD info: dumpfile tests/branch_data_hazard_2cycles/streamwave.vcd opened for output.
Userlogic ran for 15 cycles
status register = 1
test register = 1
