Info: Generated by version: 19.4 build 64
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/mlx5_command_str/mlx5_command_str.ip --synthesis=VERILOG --output-directory=/home/canesche/HLStools/intel/a.prj/components/mlx5_command_str/mlx5_command_str --family="Arria 10" --part=10AX115U1F45I1SG
Info: mlx5_command_str: "Transforming system: mlx5_command_str"
Info: mlx5_command_str: "Naming system components in system: mlx5_command_str"
Info: mlx5_command_str: "Processing generation queue"
Info: mlx5_command_str: "Generating: mlx5_command_str"
Info: mlx5_command_str: "Generating: mlx5_command_str_internal"
Info: mlx5_command_str: Done "mlx5_command_str" with 2 modules, 70 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/mlx5_command_str/mlx5_command_str.ip --synthesis=VERILOG --ipxact --output-directory=/home/canesche/HLStools/intel/a.prj/components/mlx5_command_str/mlx5_command_str --family="Arria 10" --part=10AX115U1F45I1SG
Info: Finished: IP-XACT
