Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec  4 06:48:38 2025
| Host         : JOANNA running 64-bit major release  (build 9200)
| Command      : report_methodology -file cla5_registered_methodology_drc_routed.rpt -rpx cla5_registered_methodology_drc_routed.rpx
| Design       : cla5_registered
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 19
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                   | 17         |
| XDCC-5    | Warning  | User Non-Timing constraint/property overwritten | 2          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on a_in[0] relative to clock(s) gclk 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on a_in[1] relative to clock(s) gclk 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on a_in[2] relative to clock(s) gclk 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on a_in[3] relative to clock(s) gclk 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on a_in[4] relative to clock(s) gclk 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on b_in[0] relative to clock(s) gclk 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on b_in[1] relative to clock(s) gclk 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on b_in[2] relative to clock(s) gclk 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on b_in[3] relative to clock(s) gclk 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on b_in[4] relative to clock(s) gclk 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on c0_in relative to clock(s) gclk 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on cout_out relative to clock(s) gclk 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on sum_out[0] relative to clock(s) gclk 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on sum_out[1] relative to clock(s) gclk 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on sum_out[2] relative to clock(s) gclk 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on sum_out[3] relative to clock(s) gclk 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on sum_out[4] relative to clock(s) gclk 
Related violations: <none>

XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on cout_out overrides a previous user property.
New Source: C:/Users/joann/Downloads/boolean_cla.xdc (Line: 39)
Previous Source: C:/Users/joann/Downloads/boolean_cla.xdc (Line: 30)
Related violations: <none>

XDCC-5#2 Warning
User Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on sum_out[0] overrides a previous user property.
New Source: C:/Users/joann/Downloads/boolean_cla.xdc (Line: 36)
Previous Source: C:/Users/joann/Downloads/boolean_cla.xdc (Line: 23)
Related violations: <none>


