var searchData=
[
  ['o_20setting_20in_20standby_20shutdown_20mode_0',['GPIO bit number for I/O setting in standby/shutdown mode',['../group___p_w_r_ex___g_p_i_o___bit___number.html',1,'']]],
  ['oar1_1',['OAR1',['../struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6',1,'I2C_TypeDef']]],
  ['oar2_2',['OAR2',['../struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6',1,'I2C_TypeDef']]],
  ['ob_5fboot1_5fsram_3',['OB_BOOT1_SRAM',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t1.html#gab7a107055cc822c0dbd3f89d1aaf5033',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fboot1_5fsystem_4',['OB_BOOT1_SYSTEM',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t1.html#ga700c5e9893e6f29f90dc3fd4ba1c4406',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fboot_5fentry_5fforced_5fflash_5',['OB_BOOT_ENTRY_FORCED_FLASH',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gaecdfae7720771db018195097858fff93',1,'stm32_hal_legacy.h']]],
  ['ob_5fboot_5fentry_5fforced_5fnone_6',['OB_BOOT_ENTRY_FORCED_NONE',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga666d4ab8a89488eaf7d2182abea35d52',1,'stm32_hal_legacy.h']]],
  ['ob_5fbor_5flevel_5f0_7',['OB_BOR_LEVEL_0',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#ga5c53aae131ee67d58ed63b104758c23e',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f1_8',['OB_BOR_LEVEL_1',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#ga1ba8f79464d15e3a70367bcdec8c192c',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f2_9',['OB_BOR_LEVEL_2',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaa11a6dc81e575c99d60f18d78c4c2a28',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f3_10',['OB_BOR_LEVEL_3',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaca4220c096c1c217e070d1dba7fee72f',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f4_11',['OB_BOR_LEVEL_4',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaa4b60691eb133ef36d3882d935158d36',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fhw_12',['OB_IWDG_HW',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html#gadfcbfa963d79c339ec8e2d5a7734e47a',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstdby_5ffreeze_13',['OB_IWDG_STDBY_FREEZE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html#ga2033b993c192a55757fc3fb0d8cfebc9',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstdby_5frun_14',['OB_IWDG_STDBY_RUN',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html#gaed53e663482a87712d6424ef921167cb',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstop_5ffreeze_15',['OB_IWDG_STOP_FREEZE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html#gae0c882a6f14ebe5d1969b50d5a2dbb17',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstop_5frun_16',['OB_IWDG_STOP_RUN',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html#ga987e1a1bee2772467b010a71888b0047',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fsw_17',['OB_IWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html#ga5a357e232c955444c3f2ccb9a937ffce',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fpcrop_5frdp_5ferase_18',['OB_PCROP_RDP_ERASE',['../group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html#gadc1d319505606fc82937702a2baf1bd3',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fpcrop_5frdp_5fnot_5ferase_19',['OB_PCROP_RDP_NOT_ERASE',['../group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html#gaa64bfd8f4fa303d49e40d21a865bfe4b',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fram_5fparity_5fcheck_5freset_20',['OB_RAM_PARITY_CHECK_RESET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gab425a7c5a822ef819107a93463361bd9',1,'stm32_hal_legacy.h']]],
  ['ob_5fram_5fparity_5fcheck_5fset_21',['OB_RAM_PARITY_CHECK_SET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga98952cd374b07146bb79583fd61ef6e6',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel0_22',['OB_RDP_LEVEL0',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7339a05119a474a7bde67e9e500d38cb',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel1_23',['OB_RDP_LEVEL1',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7291ec039ae68ee1471af8ef3310d326',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel2_24',['OB_RDP_LEVEL2',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gae591fa55ccad5cc27b322a5fba9d6ca1',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel_5f0_25',['OB_RDP_LEVEL_0',['../group___f_l_a_s_h___o_b___read___protection.html#ga22c7871bda267a2844ab9ca9f7bd38e4',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5frdp_5flevel_5f1_26',['OB_RDP_LEVEL_1',['../group___f_l_a_s_h___o_b___read___protection.html#ga778207f0d12d87bbff9d55e985aba5bc',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5frdp_5flevel_5f2_27',['OB_RDP_LEVEL_2',['../group___f_l_a_s_h___o_b___read___protection.html#ga2262afca565429ce2808d835c49e5ee6',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fsdadc12_5fvdd_5fmonitor_5freset_28',['OB_SDADC12_VDD_MONITOR_RESET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga330d35b134c5a576318103b718559b11',1,'stm32_hal_legacy.h']]],
  ['ob_5fsdadc12_5fvdd_5fmonitor_5fset_29',['OB_SDADC12_VDD_MONITOR_SET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga28d03f0c0e87570a3bc2faa4e720b8e3',1,'stm32_hal_legacy.h']]],
  ['ob_5fshutdown_5fnorst_30',['OB_SHUTDOWN_NORST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_h_u_t_d_o_w_n.html#gafd6dec6b1ab10bd65d9dcd16f6f34895',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fshutdown_5frst_31',['OB_SHUTDOWN_RST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_h_u_t_d_o_w_n.html#gad16c5bc6433d84c3c138eb16144ed2cc',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fsram2_5fparity_5fdisable_32',['OB_SRAM2_PARITY_DISABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e.html#ga388861d528db5d266dab3d9bcae3a50f',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fsram2_5fparity_5fenable_33',['OB_SRAM2_PARITY_ENABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e.html#gae38da2c33e7c1b90b2f8f24038d86660',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fsram2_5frst_5ferase_34',['OB_SRAM2_RST_ERASE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___r_s_t.html#gaf65832da6eefaa0b1430dcb650d368e5',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fsram2_5frst_5fnot_5ferase_35',['OB_SRAM2_RST_NOT_ERASE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___r_s_t.html#gac206b0b8007e4442cd2887dbf328efd2',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fstandby_5fnorst_36',['OB_STANDBY_NORST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html#ga5909d7b439118a4d5ae9fed62ff7b272',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fstandby_5frst_37',['OB_STANDBY_RST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html#ga7e5c8a161424cc9ce917e0a97e7bc809',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fstop_5fnorst_38',['OB_STOP_NORST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html#gac440badc145bc62ab85e1cbca9483584',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fstop_5frst_39',['OB_STOP_RST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html#gaef92c03b1f279c532bfa13d3bb074b57',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fbor_5flev_40',['OB_USER_BOR_LEV',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga59ac2734e4058c4194db96ba23e26ed5',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fstdby_41',['OB_USER_IWDG_STDBY',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gab0b376afa9327bc01686d5f868e78296',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fstop_42',['OB_USER_IWDG_STOP',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga1a7ae96d361bcb5605777881c47241f8',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fsw_43',['OB_USER_IWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gadd91fcb984de1a1208bac3d6b50641db',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fnboot1_44',['OB_USER_nBOOT1',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga69b5cfc52df7f7ce2f6fc6d8d7437260',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fshdw_45',['OB_USER_nRST_SHDW',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga56725ddf6d66a0330a031dc86c3149f8',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fstdby_46',['OB_USER_nRST_STDBY',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga230f52c0bc901b7e136d94818c63cda2',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fstop_47',['OB_USER_nRST_STOP',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga9a7ab63ef27620c1cefe24ddf5b98c9d',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fsram2_5fpe_48',['OB_USER_SRAM2_PE',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gaf7f61a276da546daed9962abcbc1e2ce',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fsram2_5frst_49',['OB_USER_SRAM2_RST',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga9420352b617155df9663675807d06750',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fwwdg_5fsw_50',['OB_USER_WWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga352689fac3e55f95629dba2dac135756',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fwdg_5fhw_51',['OB_WDG_HW',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gae9a94b5f21aaa5dd5558095fa684b5a3',1,'stm32_hal_legacy.h']]],
  ['ob_5fwdg_5fsw_52',['OB_WDG_SW',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gac332a5aa5da146e19f3c39067220f0f8',1,'stm32_hal_legacy.h']]],
  ['ob_5fwrparea_5fbank1_5fareaa_53',['OB_WRPAREA_BANK1_AREAA',['../group___f_l_a_s_h___o_b___w_r_p___area.html#gaafeefc14205e2819477a720c372c6b91',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fwrparea_5fbank1_5fareab_54',['OB_WRPAREA_BANK1_AREAB',['../group___f_l_a_s_h___o_b___w_r_p___area.html#ga03abdb9bf97227b9e4ea570d6e658aca',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fwwdg_5fhw_55',['OB_WWDG_HW',['../group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html#ga32aa93fb6a71b73966b2bf934927835f',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fwwdg_5fsw_56',['OB_WWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html#ga1e5f3b6d137856b1acc34e7dbc81ffd9',1,'stm32l4xx_hal_flash.h']]],
  ['obex_5fbootconfig_57',['OBEX_BOOTCONFIG',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga79284d41c929869394172fc526ff3d7e',1,'stm32_hal_legacy.h']]],
  ['obex_5fpcrop_58',['OBEX_PCROP',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga1de788f8cf04b70320aaebf3388e638c',1,'stm32_hal_legacy.h']]],
  ['ocfastmode_59',['OCFastMode',['../struct_t_i_m___o_c___init_type_def.html#aadc3d763f52920adcd0150ffbad1043a',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate_60',['OCIdleState',['../struct_t_i_m___o_c___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OC_InitTypeDef::OCIdleState'],['../struct_t_i_m___one_pulse___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OnePulse_InitTypeDef::OCIdleState']]],
  ['ocmode_61',['OCMode',['../struct_t_i_m___o_c___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OC_InitTypeDef::OCMode'],['../struct_t_i_m___one_pulse___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OnePulse_InitTypeDef::OCMode']]],
  ['ocnidlestate_62',['OCNIdleState',['../struct_t_i_m___o_c___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OC_InitTypeDef::OCNIdleState'],['../struct_t_i_m___one_pulse___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OnePulse_InitTypeDef::OCNIdleState']]],
  ['ocnpolarity_63',['OCNPolarity',['../struct_t_i_m___o_c___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OC_InitTypeDef::OCNPolarity'],['../struct_t_i_m___one_pulse___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OnePulse_InitTypeDef::OCNPolarity']]],
  ['ocpolarity_64',['OCPolarity',['../struct_t_i_m___o_c___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OC_InitTypeDef::OCPolarity'],['../struct_t_i_m___one_pulse___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OnePulse_InitTypeDef::OCPolarity']]],
  ['oden_5fbitnumber_65',['ODEN_BitNumber',['../group___h_a_l___p_w_r___aliased.html#ga2f24ddbcbc5b8d74c0b032cfa53c725a',1,'stm32_hal_legacy.h']]],
  ['odr_66',['ODR',['../struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c',1,'GPIO_TypeDef']]],
  ['odswen_5fbitnumber_67',['ODSWEN_BitNumber',['../group___h_a_l___p_w_r___aliased.html#gaf2e21cacf95f557d2535d623c41577c2',1,'stm32_hal_legacy.h']]],
  ['of_20stop_20bits_68',['UART Number of Stop Bits',['../group___u_a_r_t___stop___bits.html',1,'']]],
  ['of_20unitary_20conversion_20or_20sequence_20conversions_69',['ADC sequencer end of unitary conversion or sequence conversions',['../group___a_d_c___e_o_c_selection.html',1,'']]],
  ['of_20view_70',['I2C Transfer Direction Master Point of View',['../group___i2_c___x_f_e_r_d_i_r_e_c_t_i_o_n.html',1,'']]],
  ['offset_71',['Offset',['../struct_a_d_c___channel_conf_type_def.html#a674f76759cbcc4b3efb7f8db8aed67bb',1,'ADC_ChannelConfTypeDef']]],
  ['offset_20number_72',['ADC instance - Offset number',['../group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b.html',1,'']]],
  ['offsetnumber_73',['OffsetNumber',['../struct_a_d_c___channel_conf_type_def.html#a0e0de195274f02ddfefd275a91bdf8c8',1,'ADC_ChannelConfTypeDef']]],
  ['offstate_20selection_20for_20idle_20mode_20state_74',['TIM OSSI OffState Selection for Idle mode state',['../group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html',1,'']]],
  ['offstate_20selection_20for_20run_20mode_20state_75',['TIM OSSR OffState Selection for Run mode state',['../group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html',1,'']]],
  ['offstateidlemode_76',['OffStateIDLEMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a24f5a355f44432458801392e40a80faa',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode_77',['OffStateRunMode',['../struct_t_i_m___break_dead_time_config_type_def.html#af45695121f3b3fe1ab24e8fbdb56d781',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['ofr1_78',['OFR1',['../struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7',1,'ADC_TypeDef']]],
  ['ofr2_79',['OFR2',['../struct_a_d_c___type_def.html#a7e0eef00d32be4b39e71068425dbdcb1',1,'ADC_TypeDef']]],
  ['ofr3_80',['OFR3',['../struct_a_d_c___type_def.html#a66d997b210433aa8f57b2405cf895d2d',1,'ADC_TypeDef']]],
  ['ofr4_81',['OFR4',['../struct_a_d_c___type_def.html#afe206e635f30b7b29f9e538b12247149',1,'ADC_TypeDef']]],
  ['on_20conversion_20data_82',['ADC group regular - Overrun behavior on conversion data',['../group___a_d_c___h_a_l___e_c___r_e_g___o_v_r___d_a_t_a___b_e_h_a_v_i_o_r.html',1,'']]],
  ['on_20gpio_83',['Fast-mode Plus on GPIO',['../group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o.html',1,'']]],
  ['on_20rdp_20level_20type_84',['FLASH Option Bytes PCROP On RDP Level Type',['../group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html',1,'']]],
  ['on_20reset_20type_85',['FLASH Option Bytes User SRAM2 Erase On Reset Type',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___r_s_t.html',1,'']]],
  ['on_20rx_20error_86',['UART Advanced Feature DMA Disable On Rx Error',['../group___u_a_r_t___d_m_a___disable__on___rx___error.html',1,'']]],
  ['on_20shutdown_87',['FLASH Option Bytes User Reset On Shutdown',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_h_u_t_d_o_w_n.html',1,'']]],
  ['on_20standby_88',['On Standby',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html',1,'FLASH Option Bytes User IWDG Mode On Standby'],['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html',1,'FLASH Option Bytes User Reset On Standby']]],
  ['on_20stop_89',['On Stop',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html',1,'FLASH Option Bytes User IWDG Mode On Stop'],['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html',1,'FLASH Option Bytes User Reset On Stop']]],
  ['one_20bit_20sampling_20method_90',['UART One Bit Sampling Method',['../group___u_a_r_t___one_bit___sampling.html',1,'']]],
  ['one_20pulse_20functions_91',['One Pulse functions',['../group___t_i_m_ex___exported___functions___group4.html',1,'Extended Timer Complementary One Pulse functions'],['../group___t_i_m___exported___functions___group5.html',1,'TIM One Pulse functions']]],
  ['one_20pulse_20mode_92',['TIM One Pulse Mode',['../group___t_i_m___one___pulse___mode.html',1,'']]],
  ['onebitsampling_93',['OneBitSampling',['../struct_u_a_r_t___init_type_def.html#af699e096fa74b5f58c1ee172025981ba',1,'UART_InitTypeDef']]],
  ['opamp_94',['OPAMP',['../group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6',1,'stm32l471xx.h']]],
  ['opamp_20aliased_20defines_20maintained_20for_20legacy_20purpose_95',['HAL OPAMP Aliased Defines maintained for legacy purpose',['../group___h_a_l___o_p_a_m_p___aliased___defines.html',1,'']]],
  ['opamp_20aliased_20macros_20maintained_20for_20legacy_20purpose_96',['HAL OPAMP Aliased Macros maintained for legacy purpose',['../group___h_a_l___o_p_a_m_p___aliased___macros.html',1,'']]],
  ['opamp1_97',['OPAMP1',['../group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488',1,'stm32l471xx.h']]],
  ['opamp12_5fcommon_98',['OPAMP12_COMMON',['../group___peripheral__declaration.html#ga4b1ee26305e87c88f198841409da1214',1,'stm32l471xx.h']]],
  ['opamp1_5fbase_99',['OPAMP1_BASE',['../group___peripheral__memory__map.html#ga5eb46aa20e371ed2e07b16a6b12c163d',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fcalon_100',['OPAMP1_CSR_CALON',['../group___peripheral___registers___bits___definition.html#ga881edbd6128ecfd2d2d847efa0a4f474',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fcalon_5fmsk_101',['OPAMP1_CSR_CALON_Msk',['../group___peripheral___registers___bits___definition.html#gab92e7f86f5e42bcc666a65a4de962ab3',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fcalon_5fpos_102',['OPAMP1_CSR_CALON_Pos',['../group___peripheral___registers___bits___definition.html#gafcd6bce1498db53652cd9e14365631dd',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fcalout_103',['OPAMP1_CSR_CALOUT',['../group___peripheral___registers___bits___definition.html#ga2e6b10a105915d63752a8b3a63431b55',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fcalout_5fmsk_104',['OPAMP1_CSR_CALOUT_Msk',['../group___peripheral___registers___bits___definition.html#ga799a85e4c65cd1c83a371583e19ff5af',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fcalout_5fpos_105',['OPAMP1_CSR_CALOUT_Pos',['../group___peripheral___registers___bits___definition.html#ga26fe89b0a8e951d86048f77bbce8fbd3',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fcalsel_106',['OPAMP1_CSR_CALSEL',['../group___peripheral___registers___bits___definition.html#ga8bb40e20f70ede081630648396036a1c',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fcalsel_5fmsk_107',['OPAMP1_CSR_CALSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga6875a32091a2423091132cecb4033300',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fcalsel_5fpos_108',['OPAMP1_CSR_CALSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga139d4533657f05bf9c9e3fd6de380656',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fopaen_109',['OPAMP1_CSR_OPAEN',['../group___peripheral___registers___bits___definition.html#gacd85605b59f2ee6480eb2827aaef113c',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fopaen_5fmsk_110',['OPAMP1_CSR_OPAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga328414fe6c71a3165eda6150246776d2',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fopaen_5fpos_111',['OPAMP1_CSR_OPAEN_Pos',['../group___peripheral___registers___bits___definition.html#ga0da24ad32237ab12098531b0837a271c',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fopalpm_112',['OPAMP1_CSR_OPALPM',['../group___peripheral___registers___bits___definition.html#ga14957d15dd5e94d6b25b76d33648aa59',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fopalpm_5fmsk_113',['OPAMP1_CSR_OPALPM_Msk',['../group___peripheral___registers___bits___definition.html#ga6389025343878e6afceb54420dd2d567',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fopalpm_5fpos_114',['OPAMP1_CSR_OPALPM_Pos',['../group___peripheral___registers___bits___definition.html#ga3ab2101563ca27033b684dd17623d416',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fopamode_115',['OPAMP1_CSR_OPAMODE',['../group___peripheral___registers___bits___definition.html#gae788656b37f651432c5bcef6bee7ac62',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fopamode_5f0_116',['OPAMP1_CSR_OPAMODE_0',['../group___peripheral___registers___bits___definition.html#ga5db163e9159eee63ff22c65f2b3c8122',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fopamode_5f1_117',['OPAMP1_CSR_OPAMODE_1',['../group___peripheral___registers___bits___definition.html#gaae2b36dc8b6de131b84834851e196c96',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fopamode_5fmsk_118',['OPAMP1_CSR_OPAMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga260dc269ea3d948dbb77914341a94cc2',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fopamode_5fpos_119',['OPAMP1_CSR_OPAMODE_Pos',['../group___peripheral___registers___bits___definition.html#ga7db35be52d67f04c5fa6a1a832625ae5',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5foparange_120',['OPAMP1_CSR_OPARANGE',['../group___peripheral___registers___bits___definition.html#ga2033f5185fa86838448591b767fe2905',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5foparange_5fmsk_121',['OPAMP1_CSR_OPARANGE_Msk',['../group___peripheral___registers___bits___definition.html#ga59d012fc3998782688ad57c89040fafc',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5foparange_5fpos_122',['OPAMP1_CSR_OPARANGE_Pos',['../group___peripheral___registers___bits___definition.html#ga2bea9a71dc78101698cf1df59bcda075',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fpgagain_123',['OPAMP1_CSR_PGAGAIN',['../group___peripheral___registers___bits___definition.html#ga62c2680694266755ad0385ba97b373a7',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fpgagain_5f0_124',['OPAMP1_CSR_PGAGAIN_0',['../group___peripheral___registers___bits___definition.html#gae55a237bd750afb8c20f34830fde796e',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fpgagain_5f1_125',['OPAMP1_CSR_PGAGAIN_1',['../group___peripheral___registers___bits___definition.html#ga4f4298e902251bd492922d21b34e647e',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fpgagain_5fmsk_126',['OPAMP1_CSR_PGAGAIN_Msk',['../group___peripheral___registers___bits___definition.html#ga0c1a92fe0af3e9f5c203019c0c1e36d9',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fpgagain_5fpos_127',['OPAMP1_CSR_PGAGAIN_Pos',['../group___peripheral___registers___bits___definition.html#ga4785f40b7329adfe05aaaa7c5941722e',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fusertrim_128',['OPAMP1_CSR_USERTRIM',['../group___peripheral___registers___bits___definition.html#gac5f5e943c33c5ba322326443eef14e60',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fusertrim_5fmsk_129',['OPAMP1_CSR_USERTRIM_Msk',['../group___peripheral___registers___bits___definition.html#gab28c9db62603b3e6c9f4a27d3ab345cd',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fusertrim_5fpos_130',['OPAMP1_CSR_USERTRIM_Pos',['../group___peripheral___registers___bits___definition.html#ga8e5131d98e569863a0c69dad00288314',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fvmsel_131',['OPAMP1_CSR_VMSEL',['../group___peripheral___registers___bits___definition.html#gac959fd04fc7c379ba199deb057de149a',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fvmsel_5f0_132',['OPAMP1_CSR_VMSEL_0',['../group___peripheral___registers___bits___definition.html#gaae85543e740bfa45a368fb0f1b19bb84',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fvmsel_5f1_133',['OPAMP1_CSR_VMSEL_1',['../group___peripheral___registers___bits___definition.html#gab519fb03bd18cb416f6236f7ef46ab6e',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fvmsel_5fmsk_134',['OPAMP1_CSR_VMSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga3dcb65d95398dda89e0f22d4df4777e0',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fvmsel_5fpos_135',['OPAMP1_CSR_VMSEL_Pos',['../group___peripheral___registers___bits___definition.html#gae76309f17791f58f98211ea3cbed609a',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fvpsel_136',['OPAMP1_CSR_VPSEL',['../group___peripheral___registers___bits___definition.html#gabc8b31cce17c2748b8e4fe9a28961772',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fvpsel_5fmsk_137',['OPAMP1_CSR_VPSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga46af5e984dd50b8329c899c7613aa6af',1,'stm32l471xx.h']]],
  ['opamp1_5fcsr_5fvpsel_5fpos_138',['OPAMP1_CSR_VPSEL_Pos',['../group___peripheral___registers___bits___definition.html#gab3b33c8d1522452e1af6b9f0ecf7c8fe',1,'stm32l471xx.h']]],
  ['opamp1_5flpotr_5ftrimlpoffsetn_139',['OPAMP1_LPOTR_TRIMLPOFFSETN',['../group___peripheral___registers___bits___definition.html#ga675d86cb0a8d96bcfdc764eb3477d7b8',1,'stm32l471xx.h']]],
  ['opamp1_5flpotr_5ftrimlpoffsetn_5fmsk_140',['OPAMP1_LPOTR_TRIMLPOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#ga9feea1690d227c4d99bd26059bf9f3f6',1,'stm32l471xx.h']]],
  ['opamp1_5flpotr_5ftrimlpoffsetn_5fpos_141',['OPAMP1_LPOTR_TRIMLPOFFSETN_Pos',['../group___peripheral___registers___bits___definition.html#gaeb3258dca47c587a271f4fd4f14623da',1,'stm32l471xx.h']]],
  ['opamp1_5flpotr_5ftrimlpoffsetp_142',['OPAMP1_LPOTR_TRIMLPOFFSETP',['../group___peripheral___registers___bits___definition.html#ga8b1b9c0d64c2a227fb97a5fec2258164',1,'stm32l471xx.h']]],
  ['opamp1_5flpotr_5ftrimlpoffsetp_5fmsk_143',['OPAMP1_LPOTR_TRIMLPOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#gaa639befa5c64622bb55fe5a7a43f7f1d',1,'stm32l471xx.h']]],
  ['opamp1_5flpotr_5ftrimlpoffsetp_5fpos_144',['OPAMP1_LPOTR_TRIMLPOFFSETP_Pos',['../group___peripheral___registers___bits___definition.html#ga3acfe3dd4f17418525c4fc438971421b',1,'stm32l471xx.h']]],
  ['opamp1_5fotr_5ftrimoffsetn_145',['OPAMP1_OTR_TRIMOFFSETN',['../group___peripheral___registers___bits___definition.html#gae8f8d0998d2220a73ee802943dcfaa9c',1,'stm32l471xx.h']]],
  ['opamp1_5fotr_5ftrimoffsetn_5fmsk_146',['OPAMP1_OTR_TRIMOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#gab1ee6afd2becb687feb39cf27510a784',1,'stm32l471xx.h']]],
  ['opamp1_5fotr_5ftrimoffsetn_5fpos_147',['OPAMP1_OTR_TRIMOFFSETN_Pos',['../group___peripheral___registers___bits___definition.html#gaeb900f84ac4ebc8d596d81226541ba24',1,'stm32l471xx.h']]],
  ['opamp1_5fotr_5ftrimoffsetp_148',['OPAMP1_OTR_TRIMOFFSETP',['../group___peripheral___registers___bits___definition.html#gae0c77514dae780fb3473a9c000a91f55',1,'stm32l471xx.h']]],
  ['opamp1_5fotr_5ftrimoffsetp_5fmsk_149',['OPAMP1_OTR_TRIMOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#ga359afd4ec85dd0439573ef8888e0a5eb',1,'stm32l471xx.h']]],
  ['opamp1_5fotr_5ftrimoffsetp_5fpos_150',['OPAMP1_OTR_TRIMOFFSETP_Pos',['../group___peripheral___registers___bits___definition.html#gae1eedb0471b1e7795eefba502f3c450a',1,'stm32l471xx.h']]],
  ['opamp2_151',['OPAMP2',['../group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e',1,'stm32l471xx.h']]],
  ['opamp2_5fbase_152',['OPAMP2_BASE',['../group___peripheral__memory__map.html#gabf0535307a717feba8341e57647d2385',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fcalon_153',['OPAMP2_CSR_CALON',['../group___peripheral___registers___bits___definition.html#ga4759e9791164fc2981f9c7ea01f26130',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fcalon_5fmsk_154',['OPAMP2_CSR_CALON_Msk',['../group___peripheral___registers___bits___definition.html#gae3e47bb9b3b238748e012b72f56eed47',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fcalon_5fpos_155',['OPAMP2_CSR_CALON_Pos',['../group___peripheral___registers___bits___definition.html#gab55bab0ad842e467ec64f6fd533ad02e',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fcalout_156',['OPAMP2_CSR_CALOUT',['../group___peripheral___registers___bits___definition.html#ga2b918288dea1ddce23ebe682f8f5dda7',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fcalout_5fmsk_157',['OPAMP2_CSR_CALOUT_Msk',['../group___peripheral___registers___bits___definition.html#ga9d9cec22aaafc3a8922b53b90970bc5b',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fcalout_5fpos_158',['OPAMP2_CSR_CALOUT_Pos',['../group___peripheral___registers___bits___definition.html#gac550c8ee0c6e1ee735eec230c0e0c2ed',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fcalsel_159',['OPAMP2_CSR_CALSEL',['../group___peripheral___registers___bits___definition.html#gaa298f782dc28b6efb7154619bed7928f',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fcalsel_5fmsk_160',['OPAMP2_CSR_CALSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga572569d99f2fb9dab693ceb50e08b5a0',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fcalsel_5fpos_161',['OPAMP2_CSR_CALSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga9a2f01e8c0bb8f74ec2e05db2e43795f',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fopaen_162',['OPAMP2_CSR_OPAEN',['../group___peripheral___registers___bits___definition.html#ga989826bfe4bd293f5ee6e9816fb19ce6',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fopaen_5fmsk_163',['OPAMP2_CSR_OPAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga60b6654f0c0541272970cda438b44c08',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fopaen_5fpos_164',['OPAMP2_CSR_OPAEN_Pos',['../group___peripheral___registers___bits___definition.html#ga05b1557a3d7bcb51a5d1264084f928f4',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fopalpm_165',['OPAMP2_CSR_OPALPM',['../group___peripheral___registers___bits___definition.html#gab9655c1723d266efe45afd2d4104edee',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fopalpm_5fmsk_166',['OPAMP2_CSR_OPALPM_Msk',['../group___peripheral___registers___bits___definition.html#ga0f27931eaa9192671edae5606cfa42a9',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fopalpm_5fpos_167',['OPAMP2_CSR_OPALPM_Pos',['../group___peripheral___registers___bits___definition.html#gaed757c5e1fe823a88b4f11b0cf5a8bc5',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fopamode_168',['OPAMP2_CSR_OPAMODE',['../group___peripheral___registers___bits___definition.html#ga9a14681f8b51e020ec028b9fd8799cec',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fopamode_5f0_169',['OPAMP2_CSR_OPAMODE_0',['../group___peripheral___registers___bits___definition.html#ga8558ced1ded8967308e18f95fceb2348',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fopamode_5f1_170',['OPAMP2_CSR_OPAMODE_1',['../group___peripheral___registers___bits___definition.html#gad4aaee5846c725d65cda56f7cc1ff320',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fopamode_5fmsk_171',['OPAMP2_CSR_OPAMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga78edb2456481540f8d87f495010df932',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fopamode_5fpos_172',['OPAMP2_CSR_OPAMODE_Pos',['../group___peripheral___registers___bits___definition.html#ga3a148b2417dc72f4a7f8c780f7ce16d0',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fpgagain_173',['OPAMP2_CSR_PGAGAIN',['../group___peripheral___registers___bits___definition.html#ga43352f64323d276cf241016401694d25',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fpgagain_5f0_174',['OPAMP2_CSR_PGAGAIN_0',['../group___peripheral___registers___bits___definition.html#ga000ff3b227857cd7792d4942ff67e8bd',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fpgagain_5f1_175',['OPAMP2_CSR_PGAGAIN_1',['../group___peripheral___registers___bits___definition.html#gaebe5b2940ee5c72cb6cd5661831d5647',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fpgagain_5fmsk_176',['OPAMP2_CSR_PGAGAIN_Msk',['../group___peripheral___registers___bits___definition.html#ga3c84f6eae3947d76bf774307b339662f',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fpgagain_5fpos_177',['OPAMP2_CSR_PGAGAIN_Pos',['../group___peripheral___registers___bits___definition.html#gaa0a72489c9a00717cbf83046b8d1096d',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fusertrim_178',['OPAMP2_CSR_USERTRIM',['../group___peripheral___registers___bits___definition.html#ga1c3c842e7589141e6fb1d9d047595341',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fusertrim_5fmsk_179',['OPAMP2_CSR_USERTRIM_Msk',['../group___peripheral___registers___bits___definition.html#gaddb953ae136cbd3d5404a452d713d5be',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fusertrim_5fpos_180',['OPAMP2_CSR_USERTRIM_Pos',['../group___peripheral___registers___bits___definition.html#gaaac6690c0debf84cdf58bd8733a8192f',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fvmsel_181',['OPAMP2_CSR_VMSEL',['../group___peripheral___registers___bits___definition.html#ga992aee87662e9ce16f20d8b8e1e4aa41',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fvmsel_5f0_182',['OPAMP2_CSR_VMSEL_0',['../group___peripheral___registers___bits___definition.html#ga342d1c6cab886eda343ea75523c12260',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fvmsel_5f1_183',['OPAMP2_CSR_VMSEL_1',['../group___peripheral___registers___bits___definition.html#ga2ce54682cf57c873d8d16049024925d2',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fvmsel_5fmsk_184',['OPAMP2_CSR_VMSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga10b20a570f5e07676fd2034616e5e494',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fvmsel_5fpos_185',['OPAMP2_CSR_VMSEL_Pos',['../group___peripheral___registers___bits___definition.html#gaf7fa393373361be0273f98b45d0c2f4e',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fvpsel_186',['OPAMP2_CSR_VPSEL',['../group___peripheral___registers___bits___definition.html#ga77246620071c627adfd6b8b57f37b1b6',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fvpsel_5fmsk_187',['OPAMP2_CSR_VPSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga33f6d503ad7dc06aad619d1075428ae5',1,'stm32l471xx.h']]],
  ['opamp2_5fcsr_5fvpsel_5fpos_188',['OPAMP2_CSR_VPSEL_Pos',['../group___peripheral___registers___bits___definition.html#gabdd379eac6c1b93d7d4ac03eb1b7de87',1,'stm32l471xx.h']]],
  ['opamp2_5flpotr_5ftrimlpoffsetn_189',['OPAMP2_LPOTR_TRIMLPOFFSETN',['../group___peripheral___registers___bits___definition.html#ga5ca6ee5e9aad37b23598141b8181895e',1,'stm32l471xx.h']]],
  ['opamp2_5flpotr_5ftrimlpoffsetn_5fmsk_190',['OPAMP2_LPOTR_TRIMLPOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#ga9d4ef8d544386719bb25679b1ef7a484',1,'stm32l471xx.h']]],
  ['opamp2_5flpotr_5ftrimlpoffsetn_5fpos_191',['OPAMP2_LPOTR_TRIMLPOFFSETN_Pos',['../group___peripheral___registers___bits___definition.html#gaae88ccd1b6531e0449dd3ef6355b11c6',1,'stm32l471xx.h']]],
  ['opamp2_5flpotr_5ftrimlpoffsetp_192',['OPAMP2_LPOTR_TRIMLPOFFSETP',['../group___peripheral___registers___bits___definition.html#gab2149494af32d1cb3eb70b44de56130c',1,'stm32l471xx.h']]],
  ['opamp2_5flpotr_5ftrimlpoffsetp_5fmsk_193',['OPAMP2_LPOTR_TRIMLPOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#ga8e2be8e9cb74da2ac40f8721674a3360',1,'stm32l471xx.h']]],
  ['opamp2_5flpotr_5ftrimlpoffsetp_5fpos_194',['OPAMP2_LPOTR_TRIMLPOFFSETP_Pos',['../group___peripheral___registers___bits___definition.html#ga47910cdbfd4a5725ea4ff5934b43bd1c',1,'stm32l471xx.h']]],
  ['opamp2_5fotr_5ftrimoffsetn_195',['OPAMP2_OTR_TRIMOFFSETN',['../group___peripheral___registers___bits___definition.html#ga2d28d7a551f1d768fed19ee8f5c5ef8a',1,'stm32l471xx.h']]],
  ['opamp2_5fotr_5ftrimoffsetn_5fmsk_196',['OPAMP2_OTR_TRIMOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#ga158824342911959b698a3488b95a1a0a',1,'stm32l471xx.h']]],
  ['opamp2_5fotr_5ftrimoffsetn_5fpos_197',['OPAMP2_OTR_TRIMOFFSETN_Pos',['../group___peripheral___registers___bits___definition.html#ga0e5af41cbd33bd6cd76c535297fc8e4a',1,'stm32l471xx.h']]],
  ['opamp2_5fotr_5ftrimoffsetp_198',['OPAMP2_OTR_TRIMOFFSETP',['../group___peripheral___registers___bits___definition.html#ga73bd03c39731a0847da6a983cda5bd05',1,'stm32l471xx.h']]],
  ['opamp2_5fotr_5ftrimoffsetp_5fmsk_199',['OPAMP2_OTR_TRIMOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#ga62651728968a537c2c1d2fecedf800fb',1,'stm32l471xx.h']]],
  ['opamp2_5fotr_5ftrimoffsetp_5fpos_200',['OPAMP2_OTR_TRIMOFFSETP_Pos',['../group___peripheral___registers___bits___definition.html#gac32ec4c6f4f12c02fbd58dff0cd34993',1,'stm32l471xx.h']]],
  ['opamp_5fbase_201',['OPAMP_BASE',['../group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c',1,'stm32l471xx.h']]],
  ['opamp_5fcommon_5ftypedef_202',['OPAMP_Common_TypeDef',['../struct_o_p_a_m_p___common___type_def.html',1,'']]],
  ['opamp_5fcsr_5fcalon_203',['OPAMP_CSR_CALON',['../group___peripheral___registers___bits___definition.html#gad7956ed2599bdd9e6527507e543dd687',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fcalon_5fmsk_204',['OPAMP_CSR_CALON_Msk',['../group___peripheral___registers___bits___definition.html#ga585abc89695eadf5e9ead9daf6f6e505',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fcalon_5fpos_205',['OPAMP_CSR_CALON_Pos',['../group___peripheral___registers___bits___definition.html#ga22572bc87e0835ac1c9c21d678cecd23',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fcalout_206',['OPAMP_CSR_CALOUT',['../group___peripheral___registers___bits___definition.html#gab43dfcde7f913ed8ad5e35b80c520e37',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fcalout_5fmsk_207',['OPAMP_CSR_CALOUT_Msk',['../group___peripheral___registers___bits___definition.html#gacd0d384b28dddc30c24a83de506bc7e7',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fcalout_5fpos_208',['OPAMP_CSR_CALOUT_Pos',['../group___peripheral___registers___bits___definition.html#gacf3a793c3a25128015320fe3211b0a20',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fcalsel_209',['OPAMP_CSR_CALSEL',['../group___peripheral___registers___bits___definition.html#gac544abc19652bb44e316ffbbbb9e0a40',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fcalsel_5fmsk_210',['OPAMP_CSR_CALSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga63d1aeb331c459803aa9d4e036946d7a',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fcalsel_5fpos_211',['OPAMP_CSR_CALSEL_Pos',['../group___peripheral___registers___bits___definition.html#gaccb557962b393c58a14137c8bb6f6f5e',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fopalpm_212',['OPAMP_CSR_OPALPM',['../group___peripheral___registers___bits___definition.html#gab6d33d2ae8024a1a502bb78b95541e7d',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fopalpm_5fmsk_213',['OPAMP_CSR_OPALPM_Msk',['../group___peripheral___registers___bits___definition.html#ga6329d12755634c84a3c320992866b692',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fopalpm_5fpos_214',['OPAMP_CSR_OPALPM_Pos',['../group___peripheral___registers___bits___definition.html#gabc44451d715c1c75a02468bad6429a5c',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fopamode_215',['OPAMP_CSR_OPAMODE',['../group___peripheral___registers___bits___definition.html#gace4143795b876dea67e4192fa697c8eb',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fopamode_5f0_216',['OPAMP_CSR_OPAMODE_0',['../group___peripheral___registers___bits___definition.html#gaa72fbae5aa1316f31bb3561bfee66a39',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fopamode_5f1_217',['OPAMP_CSR_OPAMODE_1',['../group___peripheral___registers___bits___definition.html#ga43f43ef81f58ce9712cfb33753cba5db',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fopamode_5fmsk_218',['OPAMP_CSR_OPAMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga434bc9b735428da3ea876a899977e706',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fopamode_5fpos_219',['OPAMP_CSR_OPAMODE_Pos',['../group___peripheral___registers___bits___definition.html#ga05e248c17bf2194fb967b11f2f0c7388',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fopampxen_220',['OPAMP_CSR_OPAMPxEN',['../group___peripheral___registers___bits___definition.html#ga544aac1da6f16f4eb187e6851b7711f6',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fopampxen_5fmsk_221',['OPAMP_CSR_OPAMPxEN_Msk',['../group___peripheral___registers___bits___definition.html#gad1add886109d22824bba50d8c8625fe6',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fopampxen_5fpos_222',['OPAMP_CSR_OPAMPxEN_Pos',['../group___peripheral___registers___bits___definition.html#gaa63f3b43b0acf0c24d3c4a1671b1cc2c',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fpggain_223',['OPAMP_CSR_PGGAIN',['../group___peripheral___registers___bits___definition.html#ga74ac9ae3fa7fe42f154d0daa42789b29',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fpggain_5f0_224',['OPAMP_CSR_PGGAIN_0',['../group___peripheral___registers___bits___definition.html#gaf0d5b9c273620fd0b3c441d522c415e7',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fpggain_5f1_225',['OPAMP_CSR_PGGAIN_1',['../group___peripheral___registers___bits___definition.html#gaa0fde506981f9a5a0d6a195e25b68d99',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fpggain_5fmsk_226',['OPAMP_CSR_PGGAIN_Msk',['../group___peripheral___registers___bits___definition.html#gadbf5c45c8d658cc0f0a8f4838ca4fac2',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fpggain_5fpos_227',['OPAMP_CSR_PGGAIN_Pos',['../group___peripheral___registers___bits___definition.html#gaf2a9dddeba6b0eb9e58b6de1f7a8384b',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fusertrim_228',['OPAMP_CSR_USERTRIM',['../group___peripheral___registers___bits___definition.html#ga3bcad44dbf70db471e1cdc52aa3875be',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fusertrim_5fmsk_229',['OPAMP_CSR_USERTRIM_Msk',['../group___peripheral___registers___bits___definition.html#ga7a137cd44ef80f8a325c81a1ca3c0e07',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fusertrim_5fpos_230',['OPAMP_CSR_USERTRIM_Pos',['../group___peripheral___registers___bits___definition.html#ga6089250803220b54bca714acbb7aefc1',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fvmsel_231',['OPAMP_CSR_VMSEL',['../group___peripheral___registers___bits___definition.html#gae8d844900337686f187b0d8053dff917',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fvmsel_5f0_232',['OPAMP_CSR_VMSEL_0',['../group___peripheral___registers___bits___definition.html#ga2a48fd6fc77e092ad4573e86fbeb8e1e',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fvmsel_5f1_233',['OPAMP_CSR_VMSEL_1',['../group___peripheral___registers___bits___definition.html#ga46f1f7f5183b41b90fb25cfe3e920460',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fvmsel_5fmsk_234',['OPAMP_CSR_VMSEL_Msk',['../group___peripheral___registers___bits___definition.html#gada380b084108367ad911b476c581f68d',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fvmsel_5fpos_235',['OPAMP_CSR_VMSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga480b38580315aa0940cfc29e8491127f',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fvpsel_236',['OPAMP_CSR_VPSEL',['../group___peripheral___registers___bits___definition.html#ga1adc457f5800c654905ebe4463082910',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fvpsel_5fmsk_237',['OPAMP_CSR_VPSEL_Msk',['../group___peripheral___registers___bits___definition.html#gad1cc44b01594db558befcb0e66705480',1,'stm32l471xx.h']]],
  ['opamp_5fcsr_5fvpsel_5fpos_238',['OPAMP_CSR_VPSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga4252d962ff051d1b1b9564c84f5622ee',1,'stm32l471xx.h']]],
  ['opamp_5finvertinginput_5fvinm_239',['OPAMP_INVERTINGINPUT_VINM',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gafe28bec51c15b3c50797e6cb12e271bc',1,'stm32_hal_legacy.h']]],
  ['opamp_5finvertinginput_5fvm0_240',['OPAMP_INVERTINGINPUT_VM0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gaa6ab36e92c4c9e5f08a766d722cc12e2',1,'stm32_hal_legacy.h']]],
  ['opamp_5finvertinginput_5fvm1_241',['OPAMP_INVERTINGINPUT_VM1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga1d73eb5e8d6e1c4e22cbdd896586375a',1,'stm32_hal_legacy.h']]],
  ['opamp_5flpotr_5ftrimlpoffsetn_242',['OPAMP_LPOTR_TRIMLPOFFSETN',['../group___peripheral___registers___bits___definition.html#ga9f0c334ecf44311827d064478bd696b5',1,'stm32l471xx.h']]],
  ['opamp_5flpotr_5ftrimlpoffsetn_5fmsk_243',['OPAMP_LPOTR_TRIMLPOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#gae23c3ec9c19dd7999df2612b1b2cbba2',1,'stm32l471xx.h']]],
  ['opamp_5flpotr_5ftrimlpoffsetn_5fpos_244',['OPAMP_LPOTR_TRIMLPOFFSETN_Pos',['../group___peripheral___registers___bits___definition.html#gabe5172714779f9eaf95a244c5b843c06',1,'stm32l471xx.h']]],
  ['opamp_5flpotr_5ftrimlpoffsetp_245',['OPAMP_LPOTR_TRIMLPOFFSETP',['../group___peripheral___registers___bits___definition.html#gaacbe54c45d2ce7c1cf7452bb92b49850',1,'stm32l471xx.h']]],
  ['opamp_5flpotr_5ftrimlpoffsetp_5fmsk_246',['OPAMP_LPOTR_TRIMLPOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#gae1b0c2fe21b79f39290e1c6883e2ee0f',1,'stm32l471xx.h']]],
  ['opamp_5flpotr_5ftrimlpoffsetp_5fpos_247',['OPAMP_LPOTR_TRIMLPOFFSETP_Pos',['../group___peripheral___registers___bits___definition.html#ga10191ef87117035b347f51f56248b166',1,'stm32l471xx.h']]],
  ['opamp_5fnoninvertinginput_5fvp0_248',['OPAMP_NONINVERTINGINPUT_VP0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0c8a66d4ef4f3e5ddff93741d59730a9',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp1_249',['OPAMP_NONINVERTINGINPUT_VP1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2373d73432511331d18e850f2cbcb637',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp2_250',['OPAMP_NONINVERTINGINPUT_VP2',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gaefe0c48289b99fc2a72078562ab1bbce',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp3_251',['OPAMP_NONINVERTINGINPUT_VP3',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga45a66909e6190a2cef2b6cb1a623ef3e',1,'stm32_hal_legacy.h']]],
  ['opamp_5fotr_5ftrimoffsetn_252',['OPAMP_OTR_TRIMOFFSETN',['../group___peripheral___registers___bits___definition.html#ga8079cde9e7a527d9591c4dbb683efeb5',1,'stm32l471xx.h']]],
  ['opamp_5fotr_5ftrimoffsetn_5fmsk_253',['OPAMP_OTR_TRIMOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#gafe1ec1a4d9c84acf7cce79800144e474',1,'stm32l471xx.h']]],
  ['opamp_5fotr_5ftrimoffsetn_5fpos_254',['OPAMP_OTR_TRIMOFFSETN_Pos',['../group___peripheral___registers___bits___definition.html#ga56dea05ff46186f4a7dae1684f3a9ef8',1,'stm32l471xx.h']]],
  ['opamp_5fotr_5ftrimoffsetp_255',['OPAMP_OTR_TRIMOFFSETP',['../group___peripheral___registers___bits___definition.html#ga5c19df17a3c495840a7496397ae6f620',1,'stm32l471xx.h']]],
  ['opamp_5fotr_5ftrimoffsetp_5fmsk_256',['OPAMP_OTR_TRIMOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#ga6ce7b29d792d02895287ba75f26c3b6f',1,'stm32l471xx.h']]],
  ['opamp_5fotr_5ftrimoffsetp_5fpos_257',['OPAMP_OTR_TRIMOFFSETP_Pos',['../group___peripheral___registers___bits___definition.html#ga9843e46c3d5faf3ca1528cc893a3459c',1,'stm32l471xx.h']]],
  ['opamp_5fpgaconnect_5fno_258',['OPAMP_PGACONNECT_NO',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gae834f2fc0846277de623320d541d2b83',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fvm0_259',['OPAMP_PGACONNECT_VM0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gad9238e09b6c72142f797d4a0cccef921',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fvm1_260',['OPAMP_PGACONNECT_VM1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga8a371a8519c5350bba225e66b4d82ef1',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5finvertinginput_5fvm0_261',['OPAMP_SEC_INVERTINGINPUT_VM0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2deb27c0ae55e51ce5e529b8ca12a5bf',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5finvertinginput_5fvm1_262',['OPAMP_SEC_INVERTINGINPUT_VM1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga64e070f02a3a612aa9307cd3d7be8cb9',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp0_263',['OPAMP_SEC_NONINVERTINGINPUT_VP0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0ca7da83e2be923743de9b1fa58e0b01',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp1_264',['OPAMP_SEC_NONINVERTINGINPUT_VP1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga044a5996a702fe67bd404674d6ce2890',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp2_265',['OPAMP_SEC_NONINVERTINGINPUT_VP2',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga99d279a0ad7e685d456f454d4eb90c02',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp3_266',['OPAMP_SEC_NONINVERTINGINPUT_VP3',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gac8152b9a1e42f8513a907918f2db651b',1,'stm32_hal_legacy.h']]],
  ['opamp_5ftypedef_267',['OPAMP_TypeDef',['../struct_o_p_a_m_p___type_def.html',1,'']]],
  ['operation_20functions_268',['operation functions',['../group___i2_c___exported___functions___group2.html',1,'Input and Output operation functions'],['../group___e_x_t_i___exported___functions___group2.html',1,'IO operation functions'],['../group___g_p_i_o___exported___functions___group2.html',1,'IO operation functions'],['../group___u_a_r_t___exported___functions___group2.html',1,'IO operation functions']]],
  ['option_20bytes_20pcrop_20on_20rdp_20level_20type_269',['FLASH Option Bytes PCROP On RDP Level Type',['../group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html',1,'']]],
  ['option_20bytes_20read_20protection_270',['FLASH Option Bytes Read Protection',['../group___f_l_a_s_h___o_b___read___protection.html',1,'']]],
  ['option_20bytes_20type_271',['FLASH Option Bytes Type',['../group___f_l_a_s_h___o_b___type.html',1,'']]],
  ['option_20bytes_20user_20boot1_20type_272',['FLASH Option Bytes User BOOT1 Type',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t1.html',1,'']]],
  ['option_20bytes_20user_20bor_20level_273',['FLASH Option Bytes User BOR Level',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html',1,'']]],
  ['option_20bytes_20user_20iwdg_20mode_20on_20standby_274',['FLASH Option Bytes User IWDG Mode On Standby',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html',1,'']]],
  ['option_20bytes_20user_20iwdg_20mode_20on_20stop_275',['FLASH Option Bytes User IWDG Mode On Stop',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html',1,'']]],
  ['option_20bytes_20user_20iwdg_20type_276',['FLASH Option Bytes User IWDG Type',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html',1,'']]],
  ['option_20bytes_20user_20reset_20on_20shutdown_277',['FLASH Option Bytes User Reset On Shutdown',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_h_u_t_d_o_w_n.html',1,'']]],
  ['option_20bytes_20user_20reset_20on_20standby_278',['FLASH Option Bytes User Reset On Standby',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html',1,'']]],
  ['option_20bytes_20user_20reset_20on_20stop_279',['FLASH Option Bytes User Reset On Stop',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html',1,'']]],
  ['option_20bytes_20user_20sram2_20erase_20on_20reset_20type_280',['FLASH Option Bytes User SRAM2 Erase On Reset Type',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___r_s_t.html',1,'']]],
  ['option_20bytes_20user_20sram2_20parity_20check_20type_281',['FLASH Option Bytes User SRAM2 Parity Check Type',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e.html',1,'']]],
  ['option_20bytes_20user_20type_282',['FLASH Option Bytes User Type',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html',1,'']]],
  ['option_20bytes_20user_20wwdg_20type_283',['FLASH Option Bytes User WWDG Type',['../group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html',1,'']]],
  ['optionbyte_5fpcrop_284',['OPTIONBYTE_PCROP',['../group___f_l_a_s_h___o_b___type.html#gade16326e09bd923b54f1ec8622a7bc4b',1,'stm32l4xx_hal_flash.h']]],
  ['optionbyte_5frdp_285',['OPTIONBYTE_RDP',['../group___f_l_a_s_h___o_b___type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06',1,'stm32l4xx_hal_flash.h']]],
  ['optionbyte_5fuser_286',['OPTIONBYTE_USER',['../group___f_l_a_s_h___o_b___type.html#gac7d843e666e15c79688a1914e8ffe7a5',1,'stm32l4xx_hal_flash.h']]],
  ['optionbyte_5fwrp_287',['OPTIONBYTE_WRP',['../group___f_l_a_s_h___o_b___type.html#ga48712a166ea192ddcda0f2653679f9ec',1,'stm32l4xx_hal_flash.h']]],
  ['options_288',['I2C Sequential Transfer Options',['../group___i2_c___x_f_e_r_o_p_t_i_o_n_s.html',1,'']]],
  ['optiontype_289',['OptionType',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#ac5941efaeb6bd9e3c0852613f990ebd8',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_290',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423',1,'FLASH_TypeDef']]],
  ['optr_291',['OPTR',['../struct_f_l_a_s_h___type_def.html#a0a5451bd489a6183347939eecfb69b14',1,'FLASH_TypeDef']]],
  ['or_292',['OR',['../struct_l_p_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'LPTIM_TypeDef::OR'],['../struct_r_t_c___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'RTC_TypeDef::OR'],['../struct_s_w_p_m_i___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'SWPMI_TypeDef::OR']]],
  ['or_203_293',['TIM Group Channel 5 and Channel 1, 2 or 3',['../group___t_i_m___group___channel5.html',1,'']]],
  ['or_20differential_20ending_294',['Channel - Single or differential ending',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_i_n_g_l_e___d_i_f_f___e_n_d_i_n_g.html',1,'']]],
  ['or_20disabled_20status_295',['or Disabled Status',['../group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html',1,'AHB1 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html',1,'AHB1 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_h_b2___clock___enable___disable___status.html',1,'AHB2 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html',1,'AHB2 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_h_b3___clock___enable___disable___status.html',1,'AHB3 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_h_b3___clock___sleep___enable___disable___status.html',1,'AHB3 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_p_b1___clock___enable___disable___status.html',1,'APB1 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html',1,'APB1 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_p_b2___clock___enable___disable___status.html',1,'APB2 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html',1,'APB2 Peripheral Clock Sleep Enabled or Disabled Status']]],
  ['or_20sequence_20conversions_296',['ADC sequencer end of unitary conversion or sequence conversions',['../group___a_d_c___e_o_c_selection.html',1,'']]],
  ['or_20stop_20mode_297',['I2C Start or Stop Mode',['../group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e.html',1,'']]],
  ['or1_298',['OR1',['../struct_t_i_m___type_def.html#a9b85c0208edae4594cbdfcf215573182',1,'TIM_TypeDef']]],
  ['or2_299',['OR2',['../struct_t_i_m___type_def.html#a638b9b28f19613b805b9fc77a4155bb4',1,'TIM_TypeDef']]],
  ['or3_300',['OR3',['../struct_t_i_m___type_def.html#a6d9aaae8463c5595f58923bc51370017',1,'TIM_TypeDef']]],
  ['oscillator_20type_301',['Oscillator Type',['../group___r_c_c___oscillator___type.html',1,'']]],
  ['oscillatortype_302',['OscillatorType',['../struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_303',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3',1,'GPIO_TypeDef']]],
  ['ossi_20offstate_20selection_20for_20idle_20mode_20state_304',['TIM OSSI OffState Selection for Idle mode state',['../group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html',1,'']]],
  ['ossr_20offstate_20selection_20for_20run_20mode_20state_305',['TIM OSSR OffState Selection for Run mode state',['../group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html',1,'']]],
  ['otr_306',['OTR',['../struct_o_p_a_m_p___type_def.html#ad35ad0a223a46ee5853526142d2da26c',1,'OPAMP_TypeDef']]],
  ['otyper_307',['OTYPER',['../struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9',1,'GPIO_TypeDef']]],
  ['out_20value_308',['UART polling-based communications time-out value',['../group___u_a_r_t___time_out___value.html',1,'']]],
  ['output_309',['PLL Clock Output',['../group___r_c_c___p_l_l___clock___output.html',1,'']]],
  ['output_20compare_20and_20pwm_20modes_310',['TIM Output Compare and PWM Modes',['../group___t_i_m___output___compare__and___p_w_m__modes.html',1,'']]],
  ['output_20compare_20functions_311',['Output Compare functions',['../group___t_i_m_ex___exported___functions___group2.html',1,'Extended Timer Complementary Output Compare functions'],['../group___t_i_m___exported___functions___group2.html',1,'TIM Output Compare functions']]],
  ['output_20compare_20idle_20state_312',['Output Compare Idle State',['../group___t_i_m___output___compare___n___idle___state.html',1,'TIM Complementary Output Compare Idle State'],['../group___t_i_m___output___compare___idle___state.html',1,'TIM Output Compare Idle State']]],
  ['output_20compare_20polarity_313',['Output Compare Polarity',['../group___t_i_m___output___compare___n___polarity.html',1,'TIM Complementary Output Compare Polarity'],['../group___t_i_m___output___compare___polarity.html',1,'TIM Output Compare Polarity']]],
  ['output_20compare_20state_314',['Output Compare State',['../group___t_i_m___output___compare___n___state.html',1,'TIM Complementary Output Compare State'],['../group___t_i_m___output___compare___state.html',1,'TIM Output Compare State']]],
  ['output_20enable_315',['TIM Automatic Output Enable',['../group___t_i_m___a_o_e___bit___set___reset.html',1,'']]],
  ['output_20fast_20state_316',['TIM Output Fast State',['../group___t_i_m___output___fast___state.html',1,'']]],
  ['output_20operation_20functions_317',['Input and Output operation functions',['../group___i2_c___exported___functions___group2.html',1,'']]],
  ['output_5fod_318',['OUTPUT_OD',['../group___g_p_i_o___private___constants.html#gaea041a6db0843f4b27a6a39b829d56e7',1,'stm32l4xx_hal_gpio.h']]],
  ['output_5fpp_319',['OUTPUT_PP',['../group___g_p_i_o___private___constants.html#ga282324fff426c331d129b53d159ea008',1,'stm32l4xx_hal_gpio.h']]],
  ['output_5ftype_320',['OUTPUT_TYPE',['../group___g_p_i_o___private___constants.html#gaf282b119b7274dd3e3beb01a18ae9803',1,'stm32l4xx_hal_gpio.h']]],
  ['output_5ftype_5fpos_321',['OUTPUT_TYPE_Pos',['../group___g_p_i_o___private___constants.html#gafe471d87fbc31effdccdf78ec66dfd15',1,'stm32l4xx_hal_gpio.h']]],
  ['over_20sampling_322',['UART Over Sampling',['../group___u_a_r_t___over___sampling.html',1,'']]],
  ['overrun_323',['Overrun',['../struct_a_d_c___init_type_def.html#ac20c5da6d0ffd3de9c705eff0f5a13bc',1,'ADC_InitTypeDef']]],
  ['overrun_20behavior_20on_20conversion_20data_324',['ADC group regular - Overrun behavior on conversion data',['../group___a_d_c___h_a_l___e_c___r_e_g___o_v_r___d_a_t_a___b_e_h_a_v_i_o_r.html',1,'']]],
  ['overrun_20disable_325',['UART Advanced Feature Overrun Disable',['../group___u_a_r_t___overrun___disable.html',1,'']]],
  ['overrundisable_326',['OverrunDisable',['../struct_u_a_r_t___adv_feature_init_type_def.html#a482f50369e2e24a560b9fd8db7b23aae',1,'UART_AdvFeatureInitTypeDef']]],
  ['oversampling_327',['OverSampling',['../struct_u_a_r_t___init_type_def.html#a35770b237370fda7fd0fabad22898490',1,'UART_InitTypeDef']]],
  ['oversampling_328',['Oversampling',['../struct_a_d_c___init_type_def.html#ac56060c128320b1fa8f7a505e42183cc',1,'ADC_InitTypeDef']]],
  ['oversampling_20data_20shift_329',['Oversampling - Data shift',['../group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t.html',1,'']]],
  ['oversampling_20discontinuous_20mode_330',['Oversampling - Discontinuous mode',['../group___a_d_c___h_a_l___e_c___o_v_s___d_i_s_c_o_n_t___m_o_d_e.html',1,'']]],
  ['oversampling_20oversampling_20scope_20for_20adc_20group_20regular_331',['Oversampling - Oversampling scope for ADC group regular',['../group___a_d_c___h_a_l___e_c___o_v_s___s_c_o_p_e___r_e_g.html',1,'']]],
  ['oversampling_20ratio_332',['Oversampling - Ratio',['../group___a_d_c___h_a_l___e_c___o_v_s___r_a_t_i_o.html',1,'']]],
  ['oversampling_20scope_20for_20adc_20group_20regular_333',['Oversampling - Oversampling scope for ADC group regular',['../group___a_d_c___h_a_l___e_c___o_v_s___s_c_o_p_e___r_e_g.html',1,'']]],
  ['oversamplingmode_334',['OversamplingMode',['../struct_a_d_c___init_type_def.html#a9f2cda697b30bc6c4d4fcd1eccd8c3cd',1,'ADC_InitTypeDef']]],
  ['oversamplingstopreset_335',['OversamplingStopReset',['../struct_a_d_c___oversampling_type_def.html#a7ee9e95c9ba2331a0c7ef22af6dd7dd8',1,'ADC_OversamplingTypeDef']]],
  ['ovr_5fdata_5foverwritten_336',['OVR_DATA_OVERWRITTEN',['../group___h_a_l___a_d_c___aliased___defines.html#ga46d2fd3222a716456b74ad881eb34039',1,'stm32_hal_legacy.h']]],
  ['ovr_5fdata_5fpreserved_337',['OVR_DATA_PRESERVED',['../group___h_a_l___a_d_c___aliased___defines.html#ga1fb9c5eb49053187ac90c0af92662be6',1,'stm32_hal_legacy.h']]],
  ['ovr_5fevent_338',['OVR_EVENT',['../group___h_a_l___a_d_c___aliased___defines.html#gaf63a166dce844ba44197109fe3a3d02f',1,'stm32_hal_legacy.h']]],
  ['own_20address2_20masks_339',['I2C Own Address2 Masks',['../group___i2_c___o_w_n___a_d_d_r_e_s_s2___m_a_s_k_s.html',1,'']]],
  ['ownaddress1_340',['OwnAddress1',['../struct_i2_c___init_type_def.html#a8abec5c168e27bf11b2808c1450bdeda',1,'I2C_InitTypeDef']]],
  ['ownaddress2_341',['OwnAddress2',['../struct_i2_c___init_type_def.html#a6300c7a7e1b7d5444226a1bd55744f53',1,'I2C_InitTypeDef']]],
  ['ownaddress2masks_342',['OwnAddress2Masks',['../struct_i2_c___init_type_def.html#a4fb48639ef769c55e617e6b97e63a531',1,'I2C_InitTypeDef']]]
];
