// Seed: 2957301080
module module_0;
  tri0 id_1;
  tri  id_3 = 1;
  assign id_1 = -1;
  wire id_4;
  module_2 modCall_1 ();
  assign id_2 = 1 - 1;
  always id_2 <= ~-1;
  wire id_5;
endmodule
module module_1 ();
  assign id_1 = -1;
  module_0 modCall_1 ();
  assign id_2 = id_1;
  assign id_1 = -1;
  wire id_3;
endmodule
module module_2 ();
  assign id_1 = 1;
  wire id_2;
  assign module_0.type_1 = 0;
  wire id_3;
  wire id_4;
endmodule
module module_3 (
    input  uwire id_0,
    output uwire id_1
);
  assign id_1 = id_0;
  module_2 modCall_1 ();
endmodule
