// Seed: 1702349388
module module_0 ();
  wor id_1 = 1'b0;
  supply1 id_2;
  assign id_2 = 1;
  id_3(
      id_2
  );
  supply0 id_4 = 1;
endmodule
module module_1 (
    input tri id_0,
    inout tri1 id_1,
    output supply1 id_2,
    input wand id_3,
    input supply0 id_4,
    inout wand id_5,
    input wor id_6
    , id_12,
    output wire id_7,
    output tri1 id_8,
    input wire id_9,
    input wire id_10
);
  logic [7:0][1][1 'h0] id_13 = 'd0;
  assign id_8 = id_10;
  module_0();
endmodule
