//  ----------------------------------------------------------------------
//  File Name   : GenCFold/cmn_syscfg_reg_venusa.h
//  Description : C header file generated by Python script.
//  Author      : dlchang
//  Script Ver  : LS.AUTO_REG.2024.12.12
//  SVN Revision: Can't find <<VenusA_SoC_Memory_Mapping.xlsx>> SVN detail info,pls chk£¡£¡
//  Create Time : 2025-04-27 15:29:43
//  Comments    : 
//  ----------------------------------------------------------------------

#ifndef __CMN_SYSCFG_REGFILE_H__
#define __CMN_SYSCFG_REGFILE_H__

#include <stdint.h>

#define CMN_SYSCFG_TEST_CTRL_OFFSET                 0x000
#define CMN_SYSCFG_TEST_CTRL_DBG_OUT_HL_EXCHANGE_Pos    15
#define CMN_SYSCFG_TEST_CTRL_DBG_OUT_HL_EXCHANGE_Msk    0x18000
#define CMN_SYSCFG_TEST_CTRL_DBG_OUT_SEL_Pos        10
#define CMN_SYSCFG_TEST_CTRL_DBG_OUT_SEL_Msk        0x7c00
#define CMN_SYSCFG_TEST_CTRL_DBG_OUT_EN_Pos         9
#define CMN_SYSCFG_TEST_CTRL_DBG_OUT_EN_Msk         0x200
#define CMN_SYSCFG_TEST_CTRL_DBG_CLK_DIV_SEL_Pos    6
#define CMN_SYSCFG_TEST_CTRL_DBG_CLK_DIV_SEL_Msk    0x1c0
#define CMN_SYSCFG_TEST_CTRL_DBG_CLK_SEL_Pos        1
#define CMN_SYSCFG_TEST_CTRL_DBG_CLK_SEL_Msk        0x3e
#define CMN_SYSCFG_TEST_CTRL_DBG_CLK_EN_Pos         0
#define CMN_SYSCFG_TEST_CTRL_DBG_CLK_EN_Msk         0x1

#define CMN_SYSCFG_SW_RESET_CORE0_OFFSET            0x004
#define CMN_SYSCFG_SW_RESET_CORE0_SYS_RESET0_Pos    0
#define CMN_SYSCFG_SW_RESET_CORE0_SYS_RESET0_Msk    0x1

#define CMN_SYSCFG_SW_RESET_CORE1_OFFSET            0x008
#define CMN_SYSCFG_SW_RESET_CORE1_SYS_RESET1_Pos    0
#define CMN_SYSCFG_SW_RESET_CORE1_SYS_RESET1_Msk    0x1

#define CMN_SYSCFG_SW_RESET_CFG0_OFFSET             0x00C
#define CMN_SYSCFG_SW_RESET_CFG0_CMN2AON_RST_EN_Pos    12
#define CMN_SYSCFG_SW_RESET_CFG0_CMN2AON_RST_EN_Msk    0x1000
#define CMN_SYSCFG_SW_RESET_CFG0_CMNSW1_2MCUCORE0_RST_EN_Pos    11
#define CMN_SYSCFG_SW_RESET_CFG0_CMNSW1_2MCUCORE0_RST_EN_Msk    0x800
#define CMN_SYSCFG_SW_RESET_CFG0_CORE1SYSREQ2MCUCORE0_RST_EN_Pos    10
#define CMN_SYSCFG_SW_RESET_CFG0_CORE1SYSREQ2MCUCORE0_RST_EN_Msk    0x400
#define CMN_SYSCFG_SW_RESET_CFG0_WDT1_2MCUCORE0_RST_EN_Pos    9
#define CMN_SYSCFG_SW_RESET_CFG0_WDT1_2MCUCORE0_RST_EN_Msk    0x200
#define CMN_SYSCFG_SW_RESET_CFG0_CMNSW0_2MCUCORE1_RST_EN_Pos    8
#define CMN_SYSCFG_SW_RESET_CFG0_CMNSW0_2MCUCORE1_RST_EN_Msk    0x100
#define CMN_SYSCFG_SW_RESET_CFG0_CORE0SYSREQ2MCUCORE1_RST_EN_Pos    7
#define CMN_SYSCFG_SW_RESET_CFG0_CORE0SYSREQ2MCUCORE1_RST_EN_Msk    0x80
#define CMN_SYSCFG_SW_RESET_CFG0_WDT0_2MCUCORE1_RST_EN_Pos    6
#define CMN_SYSCFG_SW_RESET_CFG0_WDT0_2MCUCORE1_RST_EN_Msk    0x40
#define CMN_SYSCFG_SW_RESET_CFG0_CMNSW1_2CMN_RST_EN_Pos    5
#define CMN_SYSCFG_SW_RESET_CFG0_CMNSW1_2CMN_RST_EN_Msk    0x20
#define CMN_SYSCFG_SW_RESET_CFG0_CORE1SYSREQ2CMN_RST_EN_Pos    4
#define CMN_SYSCFG_SW_RESET_CFG0_CORE1SYSREQ2CMN_RST_EN_Msk    0x10
#define CMN_SYSCFG_SW_RESET_CFG0_WDT1_2CMN_RST_EN_Pos    3
#define CMN_SYSCFG_SW_RESET_CFG0_WDT1_2CMN_RST_EN_Msk    0x8
#define CMN_SYSCFG_SW_RESET_CFG0_CMNSW0_2CMN_RST_EN_Pos    2
#define CMN_SYSCFG_SW_RESET_CFG0_CMNSW0_2CMN_RST_EN_Msk    0x4
#define CMN_SYSCFG_SW_RESET_CFG0_CORE0SYSREQ2CMN_RST_EN_Pos    1
#define CMN_SYSCFG_SW_RESET_CFG0_CORE0SYSREQ2CMN_RST_EN_Msk    0x2
#define CMN_SYSCFG_SW_RESET_CFG0_WDT0_2CMN_RST_EN_Pos    0
#define CMN_SYSCFG_SW_RESET_CFG0_WDT0_2CMN_RST_EN_Msk    0x1

#define CMN_SYSCFG_SW_RESET_CFG1_OFFSET             0x010
#define CMN_SYSCFG_SW_RESET_CFG1_MCU1_RESET_Pos     0
#define CMN_SYSCFG_SW_RESET_CFG1_MCU1_RESET_Msk     0x1

#define CMN_SYSCFG_SW_RESET_CFG2_OFFSET             0x014
#define CMN_SYSCFG_SW_RESET_CFG2_VIC_OUT_RESET_Pos    31
#define CMN_SYSCFG_SW_RESET_CFG2_VIC_OUT_RESET_Msk    0x80000000
#define CMN_SYSCFG_SW_RESET_CFG2_FLASH_CTRL_PRESET_Pos    30
#define CMN_SYSCFG_SW_RESET_CFG2_FLASH_CTRL_PRESET_Msk    0x40000000
#define CMN_SYSCFG_SW_RESET_CFG2_PSRAM_CTRL_PRESET_Pos    29
#define CMN_SYSCFG_SW_RESET_CFG2_PSRAM_CTRL_PRESET_Msk    0x20000000
#define CMN_SYSCFG_SW_RESET_CFG2_I8080_RESET_Pos    28
#define CMN_SYSCFG_SW_RESET_CFG2_I8080_RESET_Msk    0x10000000
#define CMN_SYSCFG_SW_RESET_CFG2_LUNA_RESET_Pos     27
#define CMN_SYSCFG_SW_RESET_CFG2_LUNA_RESET_Msk     0x8000000
#define CMN_SYSCFG_SW_RESET_CFG2_SDIOH_RESET_Pos    26
#define CMN_SYSCFG_SW_RESET_CFG2_SDIOH_RESET_Msk    0x4000000
#define CMN_SYSCFG_SW_RESET_CFG2_RGB_RESET_Pos      25
#define CMN_SYSCFG_SW_RESET_CFG2_RGB_RESET_Msk      0x2000000
#define CMN_SYSCFG_SW_RESET_CFG2_JPEG_RESET_Pos     24
#define CMN_SYSCFG_SW_RESET_CFG2_JPEG_RESET_Msk     0x1000000
#define CMN_SYSCFG_SW_RESET_CFG2_QSPI1_RESET_Pos    23
#define CMN_SYSCFG_SW_RESET_CFG2_QSPI1_RESET_Msk    0x800000
#define CMN_SYSCFG_SW_RESET_CFG2_QSPI0_RESET_Pos    22
#define CMN_SYSCFG_SW_RESET_CFG2_QSPI0_RESET_Msk    0x400000
#define CMN_SYSCFG_SW_RESET_CFG2_DVP_RESET_Pos      21
#define CMN_SYSCFG_SW_RESET_CFG2_DVP_RESET_Msk      0x200000
#define CMN_SYSCFG_SW_RESET_CFG2_I2S0_RESET_Pos     20
#define CMN_SYSCFG_SW_RESET_CFG2_I2S0_RESET_Msk     0x100000
#define CMN_SYSCFG_SW_RESET_CFG2_I2S1_RESET_Pos     19
#define CMN_SYSCFG_SW_RESET_CFG2_I2S1_RESET_Msk     0x80000
#define CMN_SYSCFG_SW_RESET_CFG2_CODEC_RESET_Pos    18
#define CMN_SYSCFG_SW_RESET_CFG2_CODEC_RESET_Msk    0x40000
#define CMN_SYSCFG_SW_RESET_CFG2_APC_RESET_Pos      17
#define CMN_SYSCFG_SW_RESET_CFG2_APC_RESET_Msk      0x20000
#define CMN_SYSCFG_SW_RESET_CFG2_GPDMA2D_RESET_Pos    16
#define CMN_SYSCFG_SW_RESET_CFG2_GPDMA2D_RESET_Msk    0x10000
#define CMN_SYSCFG_SW_RESET_CFG2_CMNDMA_RESET_Pos    15
#define CMN_SYSCFG_SW_RESET_CFG2_CMNDMA_RESET_Msk    0x8000
#define CMN_SYSCFG_SW_RESET_CFG2_GPADC_RESET_Pos    14
#define CMN_SYSCFG_SW_RESET_CFG2_GPADC_RESET_Msk    0x4000
#define CMN_SYSCFG_SW_RESET_CFG2_FLASH_CTRL_RESET_Pos    13
#define CMN_SYSCFG_SW_RESET_CFG2_FLASH_CTRL_RESET_Msk    0x2000
#define CMN_SYSCFG_SW_RESET_CFG2_PSRAM_CTRL_RESET_Pos    12
#define CMN_SYSCFG_SW_RESET_CFG2_PSRAM_CTRL_RESET_Msk    0x1000
#define CMN_SYSCFG_SW_RESET_CFG2_GPIO0_RESET_Pos    11
#define CMN_SYSCFG_SW_RESET_CFG2_GPIO0_RESET_Msk    0x800
#define CMN_SYSCFG_SW_RESET_CFG2_GPIO1_RESET_Pos    10
#define CMN_SYSCFG_SW_RESET_CFG2_GPIO1_RESET_Msk    0x400
#define CMN_SYSCFG_SW_RESET_CFG2_GPT_RESET_Pos      9
#define CMN_SYSCFG_SW_RESET_CFG2_GPT_RESET_Msk      0x200
#define CMN_SYSCFG_SW_RESET_CFG2_USBC_RESET_Pos     8
#define CMN_SYSCFG_SW_RESET_CFG2_USBC_RESET_Msk     0x100
#define CMN_SYSCFG_SW_RESET_CFG2_IR_RESET_Pos       7
#define CMN_SYSCFG_SW_RESET_CFG2_IR_RESET_Msk       0x80
#define CMN_SYSCFG_SW_RESET_CFG2_I2C1_RESET_Pos     6
#define CMN_SYSCFG_SW_RESET_CFG2_I2C1_RESET_Msk     0x40
#define CMN_SYSCFG_SW_RESET_CFG2_I2C0_RESET_Pos     5
#define CMN_SYSCFG_SW_RESET_CFG2_I2C0_RESET_Msk     0x20
#define CMN_SYSCFG_SW_RESET_CFG2_SPI1_RESET_Pos     4
#define CMN_SYSCFG_SW_RESET_CFG2_SPI1_RESET_Msk     0x10
#define CMN_SYSCFG_SW_RESET_CFG2_SPI0_RESET_Pos     3
#define CMN_SYSCFG_SW_RESET_CFG2_SPI0_RESET_Msk     0x8
#define CMN_SYSCFG_SW_RESET_CFG2_UART2_RESET_Pos    2
#define CMN_SYSCFG_SW_RESET_CFG2_UART2_RESET_Msk    0x4
#define CMN_SYSCFG_SW_RESET_CFG2_UART1_RESET_Pos    1
#define CMN_SYSCFG_SW_RESET_CFG2_UART1_RESET_Msk    0x2
#define CMN_SYSCFG_SW_RESET_CFG2_UART0_RESET_Pos    0
#define CMN_SYSCFG_SW_RESET_CFG2_UART0_RESET_Msk    0x1

#define CMN_SYSCFG_PERI_CLK_CFG0_OFFSET             0x018
#define CMN_SYSCFG_PERI_CLK_CFG0_DIV_PSRAM_CLK_LD_Pos    27
#define CMN_SYSCFG_PERI_CLK_CFG0_DIV_PSRAM_CLK_LD_Msk    0x8000000
#define CMN_SYSCFG_PERI_CLK_CFG0_DIV_PSRAM_CLK_M_Pos    22
#define CMN_SYSCFG_PERI_CLK_CFG0_DIV_PSRAM_CLK_M_Msk    0x7c00000
#define CMN_SYSCFG_PERI_CLK_CFG0_ENA_PSRAM_CLK_Pos    21
#define CMN_SYSCFG_PERI_CLK_CFG0_ENA_PSRAM_CLK_Msk    0x200000
#define CMN_SYSCFG_PERI_CLK_CFG0_SEL_PSRAM_CLK_Pos    20
#define CMN_SYSCFG_PERI_CLK_CFG0_SEL_PSRAM_CLK_Msk    0x100000
#define CMN_SYSCFG_PERI_CLK_CFG0_ENA_MTIME_TOGGLE_Pos    19
#define CMN_SYSCFG_PERI_CLK_CFG0_ENA_MTIME_TOGGLE_Msk    0x80000
#define CMN_SYSCFG_PERI_CLK_CFG0_MTIME_TOGGLE_LD_Pos    18
#define CMN_SYSCFG_PERI_CLK_CFG0_MTIME_TOGGLE_LD_Msk    0x40000
#define CMN_SYSCFG_PERI_CLK_CFG0_DIV_MTIME_TOGGLE_M_Pos    12
#define CMN_SYSCFG_PERI_CLK_CFG0_DIV_MTIME_TOGGLE_M_Msk    0x3f000
#define CMN_SYSCFG_PERI_CLK_CFG0_DIV_FLASHC_CLK_LD_Pos    7
#define CMN_SYSCFG_PERI_CLK_CFG0_DIV_FLASHC_CLK_LD_Msk    0x80
#define CMN_SYSCFG_PERI_CLK_CFG0_DIV_FLASHC_CLK_M_Pos    2
#define CMN_SYSCFG_PERI_CLK_CFG0_DIV_FLASHC_CLK_M_Msk    0x7c
#define CMN_SYSCFG_PERI_CLK_CFG0_ENA_FLASHC_CLK_Pos    1
#define CMN_SYSCFG_PERI_CLK_CFG0_ENA_FLASHC_CLK_Msk    0x2
#define CMN_SYSCFG_PERI_CLK_CFG0_SEL_FLASHC_CLK_Pos    0
#define CMN_SYSCFG_PERI_CLK_CFG0_SEL_FLASHC_CLK_Msk    0x1

#define CMN_SYSCFG_PERI_CLK_CFG1_OFFSET             0x01C
#define CMN_SYSCFG_PERI_CLK_CFG1_DIV_SPI0_CLK_LD_Pos    31
#define CMN_SYSCFG_PERI_CLK_CFG1_DIV_SPI0_CLK_LD_Msk    0x80000000
#define CMN_SYSCFG_PERI_CLK_CFG1_DIV_SPI0_CLK_N_Pos    28
#define CMN_SYSCFG_PERI_CLK_CFG1_DIV_SPI0_CLK_N_Msk    0x70000000
#define CMN_SYSCFG_PERI_CLK_CFG1_DIV_SPI0_CLK_M_Pos    24
#define CMN_SYSCFG_PERI_CLK_CFG1_DIV_SPI0_CLK_M_Msk    0xf000000
#define CMN_SYSCFG_PERI_CLK_CFG1_ENA_SPI0_CLK_Pos    23
#define CMN_SYSCFG_PERI_CLK_CFG1_ENA_SPI0_CLK_Msk    0x800000
#define CMN_SYSCFG_PERI_CLK_CFG1_SEL_SPI0_CLK_Pos    22
#define CMN_SYSCFG_PERI_CLK_CFG1_SEL_SPI0_CLK_Msk    0x400000
#define CMN_SYSCFG_PERI_CLK_CFG1_DIV_UART0_CLK_LD_Pos    21
#define CMN_SYSCFG_PERI_CLK_CFG1_DIV_UART0_CLK_LD_Msk    0x200000
#define CMN_SYSCFG_PERI_CLK_CFG1_DIV_UART0_CLK_N_Pos    12
#define CMN_SYSCFG_PERI_CLK_CFG1_DIV_UART0_CLK_N_Msk    0x1ff000
#define CMN_SYSCFG_PERI_CLK_CFG1_DIV_UART0_CLK_M_Pos    2
#define CMN_SYSCFG_PERI_CLK_CFG1_DIV_UART0_CLK_M_Msk    0xffc
#define CMN_SYSCFG_PERI_CLK_CFG1_ENA_UART0_CLK_Pos    1
#define CMN_SYSCFG_PERI_CLK_CFG1_ENA_UART0_CLK_Msk    0x2
#define CMN_SYSCFG_PERI_CLK_CFG1_SEL_UART0_CLK_Pos    0
#define CMN_SYSCFG_PERI_CLK_CFG1_SEL_UART0_CLK_Msk    0x1

#define CMN_SYSCFG_PERI_CLK_CFG2_OFFSET             0x020
#define CMN_SYSCFG_PERI_CLK_CFG2_DIV_SPI1_CLK_LD_Pos    31
#define CMN_SYSCFG_PERI_CLK_CFG2_DIV_SPI1_CLK_LD_Msk    0x80000000
#define CMN_SYSCFG_PERI_CLK_CFG2_DIV_SPI1_CLK_N_Pos    28
#define CMN_SYSCFG_PERI_CLK_CFG2_DIV_SPI1_CLK_N_Msk    0x70000000
#define CMN_SYSCFG_PERI_CLK_CFG2_DIV_SPI1_CLK_M_Pos    24
#define CMN_SYSCFG_PERI_CLK_CFG2_DIV_SPI1_CLK_M_Msk    0xf000000
#define CMN_SYSCFG_PERI_CLK_CFG2_ENA_SPI1_CLK_Pos    23
#define CMN_SYSCFG_PERI_CLK_CFG2_ENA_SPI1_CLK_Msk    0x800000
#define CMN_SYSCFG_PERI_CLK_CFG2_SEL_SPI1_CLK_Pos    22
#define CMN_SYSCFG_PERI_CLK_CFG2_SEL_SPI1_CLK_Msk    0x400000
#define CMN_SYSCFG_PERI_CLK_CFG2_DIV_UART1_CLK_LD_Pos    21
#define CMN_SYSCFG_PERI_CLK_CFG2_DIV_UART1_CLK_LD_Msk    0x200000
#define CMN_SYSCFG_PERI_CLK_CFG2_DIV_UART1_CLK_N_Pos    12
#define CMN_SYSCFG_PERI_CLK_CFG2_DIV_UART1_CLK_N_Msk    0x1ff000
#define CMN_SYSCFG_PERI_CLK_CFG2_DIV_UART1_CLK_M_Pos    2
#define CMN_SYSCFG_PERI_CLK_CFG2_DIV_UART1_CLK_M_Msk    0xffc
#define CMN_SYSCFG_PERI_CLK_CFG2_ENA_UART1_CLK_Pos    1
#define CMN_SYSCFG_PERI_CLK_CFG2_ENA_UART1_CLK_Msk    0x2
#define CMN_SYSCFG_PERI_CLK_CFG2_SEL_UART1_CLK_Pos    0
#define CMN_SYSCFG_PERI_CLK_CFG2_SEL_UART1_CLK_Msk    0x1

#define CMN_SYSCFG_PERI_CLK_CFG3_OFFSET             0x024
#define CMN_SYSCFG_PERI_CLK_CFG3_DIV_SDIOH_CLK2X_LD_Pos    31
#define CMN_SYSCFG_PERI_CLK_CFG3_DIV_SDIOH_CLK2X_LD_Msk    0x80000000
#define CMN_SYSCFG_PERI_CLK_CFG3_DIV_SDIOH_CLK2X_N_Pos    28
#define CMN_SYSCFG_PERI_CLK_CFG3_DIV_SDIOH_CLK2X_N_Msk    0x70000000
#define CMN_SYSCFG_PERI_CLK_CFG3_DIV_SDIOH_CLK2X_M_Pos    24
#define CMN_SYSCFG_PERI_CLK_CFG3_DIV_SDIOH_CLK2X_M_Msk    0xf000000
#define CMN_SYSCFG_PERI_CLK_CFG3_ENA_SDIOH_CLK2X_Pos    23
#define CMN_SYSCFG_PERI_CLK_CFG3_ENA_SDIOH_CLK2X_Msk    0x800000
#define CMN_SYSCFG_PERI_CLK_CFG3_SEL_SDIOH_CLK2X_Pos    22
#define CMN_SYSCFG_PERI_CLK_CFG3_SEL_SDIOH_CLK2X_Msk    0x400000
#define CMN_SYSCFG_PERI_CLK_CFG3_DIV_UART2_CLK_LD_Pos    21
#define CMN_SYSCFG_PERI_CLK_CFG3_DIV_UART2_CLK_LD_Msk    0x200000
#define CMN_SYSCFG_PERI_CLK_CFG3_DIV_UART2_CLK_N_Pos    12
#define CMN_SYSCFG_PERI_CLK_CFG3_DIV_UART2_CLK_N_Msk    0x1ff000
#define CMN_SYSCFG_PERI_CLK_CFG3_DIV_UART2_CLK_M_Pos    2
#define CMN_SYSCFG_PERI_CLK_CFG3_DIV_UART2_CLK_M_Msk    0xffc
#define CMN_SYSCFG_PERI_CLK_CFG3_ENA_UART2_CLK_Pos    1
#define CMN_SYSCFG_PERI_CLK_CFG3_ENA_UART2_CLK_Msk    0x2
#define CMN_SYSCFG_PERI_CLK_CFG3_SEL_UART2_CLK_Pos    0
#define CMN_SYSCFG_PERI_CLK_CFG3_SEL_UART2_CLK_Msk    0x1

#define CMN_SYSCFG_PERI_CLK_CFG4_OFFSET             0x028
#define CMN_SYSCFG_PERI_CLK_CFG4_SEL_VIC_OUT_CLK_Pos    18
#define CMN_SYSCFG_PERI_CLK_CFG4_SEL_VIC_OUT_CLK_Msk    0x40000
#define CMN_SYSCFG_PERI_CLK_CFG4_ENA_VIC_OUT_CLK_Pos    17
#define CMN_SYSCFG_PERI_CLK_CFG4_ENA_VIC_OUT_CLK_Msk    0x20000
#define CMN_SYSCFG_PERI_CLK_CFG4_DIV_VIC_OUT_CLK_LD_Pos    16
#define CMN_SYSCFG_PERI_CLK_CFG4_DIV_VIC_OUT_CLK_LD_Msk    0x10000
#define CMN_SYSCFG_PERI_CLK_CFG4_DIV_VIC_OUT_CLK_M_Pos    7
#define CMN_SYSCFG_PERI_CLK_CFG4_DIV_VIC_OUT_CLK_M_Msk    0xff80
#define CMN_SYSCFG_PERI_CLK_CFG4_ENA_GPT_CLK_Pos    6
#define CMN_SYSCFG_PERI_CLK_CFG4_ENA_GPT_CLK_Msk    0x40
#define CMN_SYSCFG_PERI_CLK_CFG4_DIV_GPT_T0_CLK_LD_Pos    5
#define CMN_SYSCFG_PERI_CLK_CFG4_DIV_GPT_T0_CLK_LD_Msk    0x20
#define CMN_SYSCFG_PERI_CLK_CFG4_DIV_GPT_T0_CLK_M_Pos    0
#define CMN_SYSCFG_PERI_CLK_CFG4_DIV_GPT_T0_CLK_M_Msk    0x1f

#define CMN_SYSCFG_PERI_CLK_CFG5_OFFSET             0x02C
#define CMN_SYSCFG_PERI_CLK_CFG5_ENA_I8080_CLK_Pos    26
#define CMN_SYSCFG_PERI_CLK_CFG5_ENA_I8080_CLK_Msk    0x4000000
#define CMN_SYSCFG_PERI_CLK_CFG5_DIV_I8080_CLK_LD_Pos    25
#define CMN_SYSCFG_PERI_CLK_CFG5_DIV_I8080_CLK_LD_Msk    0x2000000
#define CMN_SYSCFG_PERI_CLK_CFG5_DIV_I8080_CLK_M_Pos    21
#define CMN_SYSCFG_PERI_CLK_CFG5_DIV_I8080_CLK_M_Msk    0x1e00000
#define CMN_SYSCFG_PERI_CLK_CFG5_SEL_I8080_CLK_Pos    20
#define CMN_SYSCFG_PERI_CLK_CFG5_SEL_I8080_CLK_Msk    0x100000
#define CMN_SYSCFG_PERI_CLK_CFG5_DIV_IR_CLK_TX_LD_Pos    19
#define CMN_SYSCFG_PERI_CLK_CFG5_DIV_IR_CLK_TX_LD_Msk    0x80000
#define CMN_SYSCFG_PERI_CLK_CFG5_DIV_IR_CLK_TX_M_Pos    13
#define CMN_SYSCFG_PERI_CLK_CFG5_DIV_IR_CLK_TX_M_Msk    0x7e000
#define CMN_SYSCFG_PERI_CLK_CFG5_ENA_IR_CLK_Pos     12
#define CMN_SYSCFG_PERI_CLK_CFG5_ENA_IR_CLK_Msk     0x1000
#define CMN_SYSCFG_PERI_CLK_CFG5_DIV_GPADC_CLK_LD_Pos    11
#define CMN_SYSCFG_PERI_CLK_CFG5_DIV_GPADC_CLK_LD_Msk    0x800
#define CMN_SYSCFG_PERI_CLK_CFG5_DIV_GPADC_CLK_M_Pos    1
#define CMN_SYSCFG_PERI_CLK_CFG5_DIV_GPADC_CLK_M_Msk    0x7fe
#define CMN_SYSCFG_PERI_CLK_CFG5_ENA_GPADC_CLK_Pos    0
#define CMN_SYSCFG_PERI_CLK_CFG5_ENA_GPADC_CLK_Msk    0x1

#define CMN_SYSCFG_PERI_CLK_CFG6_OFFSET             0x030
#define CMN_SYSCFG_PERI_CLK_CFG6_SEL_I2S0_MCLK_Pos    29
#define CMN_SYSCFG_PERI_CLK_CFG6_SEL_I2S0_MCLK_Msk    0x20000000
#define CMN_SYSCFG_PERI_CLK_CFG6_SEL_I2S1_MCLK_Pos    28
#define CMN_SYSCFG_PERI_CLK_CFG6_SEL_I2S1_MCLK_Msk    0x10000000
#define CMN_SYSCFG_PERI_CLK_CFG6_ENA_RGB_CLK_Pos    27
#define CMN_SYSCFG_PERI_CLK_CFG6_ENA_RGB_CLK_Msk    0x8000000
#define CMN_SYSCFG_PERI_CLK_CFG6_DIV_RGB_CLK_LD_Pos    26
#define CMN_SYSCFG_PERI_CLK_CFG6_DIV_RGB_CLK_LD_Msk    0x4000000
#define CMN_SYSCFG_PERI_CLK_CFG6_DIV_RGB_CLK_M_Pos    22
#define CMN_SYSCFG_PERI_CLK_CFG6_DIV_RGB_CLK_M_Msk    0x3c00000
#define CMN_SYSCFG_PERI_CLK_CFG6_SEL_RGB_CLK_Pos    21
#define CMN_SYSCFG_PERI_CLK_CFG6_SEL_RGB_CLK_Msk    0x200000
#define CMN_SYSCFG_PERI_CLK_CFG6_SEL_VIC_CLK_Pos    20
#define CMN_SYSCFG_PERI_CLK_CFG6_SEL_VIC_CLK_Msk    0x100000
#define CMN_SYSCFG_PERI_CLK_CFG6_ENA_QSPI1_CLK_Pos    19
#define CMN_SYSCFG_PERI_CLK_CFG6_ENA_QSPI1_CLK_Msk    0x80000
#define CMN_SYSCFG_PERI_CLK_CFG6_DIV_QSPI1_CLK_N_Pos    16
#define CMN_SYSCFG_PERI_CLK_CFG6_DIV_QSPI1_CLK_N_Msk    0x70000
#define CMN_SYSCFG_PERI_CLK_CFG6_DIV_QSPI1_CLK_M_Pos    12
#define CMN_SYSCFG_PERI_CLK_CFG6_DIV_QSPI1_CLK_M_Msk    0xf000
#define CMN_SYSCFG_PERI_CLK_CFG6_DIV_QSPI1_CLK_LD_Pos    11
#define CMN_SYSCFG_PERI_CLK_CFG6_DIV_QSPI1_CLK_LD_Msk    0x800
#define CMN_SYSCFG_PERI_CLK_CFG6_SEL_QSPI1_CLK_Pos    10
#define CMN_SYSCFG_PERI_CLK_CFG6_SEL_QSPI1_CLK_Msk    0x400
#define CMN_SYSCFG_PERI_CLK_CFG6_ENA_QSPI0_CLK_Pos    9
#define CMN_SYSCFG_PERI_CLK_CFG6_ENA_QSPI0_CLK_Msk    0x200
#define CMN_SYSCFG_PERI_CLK_CFG6_DIV_QSPI0_CLK_N_Pos    6
#define CMN_SYSCFG_PERI_CLK_CFG6_DIV_QSPI0_CLK_N_Msk    0x1c0
#define CMN_SYSCFG_PERI_CLK_CFG6_DIV_QSPI0_CLK_M_Pos    2
#define CMN_SYSCFG_PERI_CLK_CFG6_DIV_QSPI0_CLK_M_Msk    0x3c
#define CMN_SYSCFG_PERI_CLK_CFG6_DIV_QSPI0_CLK_LD_Pos    1
#define CMN_SYSCFG_PERI_CLK_CFG6_DIV_QSPI0_CLK_LD_Msk    0x2
#define CMN_SYSCFG_PERI_CLK_CFG6_SEL_QSPI0_CLK_Pos    0
#define CMN_SYSCFG_PERI_CLK_CFG6_SEL_QSPI0_CLK_Msk    0x1

#define CMN_SYSCFG_PERI_CLK_CFG7_OFFSET             0x034
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_XTAL_DIV_32K_Pos    24
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_XTAL_DIV_32K_Msk    0xff000000
#define CMN_SYSCFG_PERI_CLK_CFG7_SEL_24M_SRC_Pos    16
#define CMN_SYSCFG_PERI_CLK_CFG7_SEL_24M_SRC_Msk    0x10000
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_I2S0_CLK_Pos    15
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_I2S0_CLK_Msk    0x8000
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_I2S1_CLK_Pos    14
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_I2S1_CLK_Msk    0x4000
#define CMN_SYSCFG_PERI_CLK_CFG7_AUD_DAC_MCLK_SRC_Pos    13
#define CMN_SYSCFG_PERI_CLK_CFG7_AUD_DAC_MCLK_SRC_Msk    0x2000
#define CMN_SYSCFG_PERI_CLK_CFG7_AUD_ADC_CLK_SRC_Pos    12
#define CMN_SYSCFG_PERI_CLK_CFG7_AUD_ADC_CLK_SRC_Msk    0x1000
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_VIC_CLK_Pos    11
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_VIC_CLK_Msk    0x800
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_APC_CLK_Pos    10
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_APC_CLK_Msk    0x400
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_CODEC_CLK_Pos    9
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_CODEC_CLK_Msk    0x200
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_JPEG_CLK_Pos    8
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_JPEG_CLK_Msk    0x100
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_LUNA_CLK_Pos    7
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_LUNA_CLK_Msk    0x80
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_GPIO1_CLK_Pos    6
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_GPIO1_CLK_Msk    0x40
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_GPIO0_CLK_Pos    5
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_GPIO0_CLK_Msk    0x20
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_GPDMA2D_CLK_Pos    4
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_GPDMA2D_CLK_Msk    0x10
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_CMNDMAC_CLK_Pos    3
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_CMNDMAC_CLK_Msk    0x8
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_USB_CLK_Pos    2
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_USB_CLK_Msk    0x4
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_I2C1_CLK_Pos    1
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_I2C1_CLK_Msk    0x2
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_I2C0_CLK_Pos    0
#define CMN_SYSCFG_PERI_CLK_CFG7_ENA_I2C0_CLK_Msk    0x1

#define CMN_SYSCFG_USB_CTRL1_OFFSET                 0x040
#define CMN_SYSCFG_USB_CTRL1_USBC_ST_CHRGVBUS_Pos    25
#define CMN_SYSCFG_USB_CTRL1_USBC_ST_CHRGVBUS_Msk    0x2000000
#define CMN_SYSCFG_USB_CTRL1_USBC_ST_DISCHRGVBUS_Pos    24
#define CMN_SYSCFG_USB_CTRL1_USBC_ST_DISCHRGVBUS_Msk    0x1000000
#define CMN_SYSCFG_USB_CTRL1_USBC_ST_DRVVBUS_Pos    23
#define CMN_SYSCFG_USB_CTRL1_USBC_ST_DRVVBUS_Msk    0x800000
#define CMN_SYSCFG_USB_CTRL1_USBC_ST_POWERDWN_Pos    22
#define CMN_SYSCFG_USB_CTRL1_USBC_ST_POWERDWN_Msk    0x400000
#define CMN_SYSCFG_USB_CTRL1_USBPHY_BIST_OK_Pos     21
#define CMN_SYSCFG_USB_CTRL1_USBPHY_BIST_OK_Msk     0x200000
#define CMN_SYSCFG_USB_CTRL1_USBPHY_HS_BIST_MODE_Pos    20
#define CMN_SYSCFG_USB_CTRL1_USBPHY_HS_BIST_MODE_Msk    0x100000
#define CMN_SYSCFG_USB_CTRL1_USBC_CFG_SESSEND_Pos    19
#define CMN_SYSCFG_USB_CTRL1_USBC_CFG_SESSEND_Msk    0x80000
#define CMN_SYSCFG_USB_CTRL1_USBC_CFG_IDDIG_Pos     18
#define CMN_SYSCFG_USB_CTRL1_USBC_CFG_IDDIG_Msk     0x40000
#define CMN_SYSCFG_USB_CTRL1_USBC_CFG_TM1_Pos       17
#define CMN_SYSCFG_USB_CTRL1_USBC_CFG_TM1_Msk       0x20000
#define CMN_SYSCFG_USB_CTRL1_USBC_CFG_AVALID_Pos    16
#define CMN_SYSCFG_USB_CTRL1_USBC_CFG_AVALID_Msk    0x10000
#define CMN_SYSCFG_USB_CTRL1_USBC_CFG_VBUSVALID_Pos    15
#define CMN_SYSCFG_USB_CTRL1_USBC_CFG_VBUSVALID_Msk    0x8000
#define CMN_SYSCFG_USB_CTRL1_UTMI_DATABUS16_8_Pos    14
#define CMN_SYSCFG_USB_CTRL1_UTMI_DATABUS16_8_Msk    0x4000
#define CMN_SYSCFG_USB_CTRL1_USBPHY_TXBITSTUFFENABLEH_Pos    13
#define CMN_SYSCFG_USB_CTRL1_USBPHY_TXBITSTUFFENABLEH_Msk    0x2000
#define CMN_SYSCFG_USB_CTRL1_USBPHY_TXBITSTUFFENABLE_Pos    12
#define CMN_SYSCFG_USB_CTRL1_USBPHY_TXBITSTUFFENABLE_Msk    0x1000
#define CMN_SYSCFG_USB_CTRL1_USBPHY_LPM_ALIVE_Pos    11
#define CMN_SYSCFG_USB_CTRL1_USBPHY_LPM_ALIVE_Msk    0x800
#define CMN_SYSCFG_USB_CTRL1_USBPHY_PLL_EN_Pos      10
#define CMN_SYSCFG_USB_CTRL1_USBPHY_PLL_EN_Msk      0x400
#define CMN_SYSCFG_USB_CTRL1_USBPHY_OSCOUTEN_Pos    9
#define CMN_SYSCFG_USB_CTRL1_USBPHY_OSCOUTEN_Msk    0x200
#define CMN_SYSCFG_USB_CTRL1_USBPHY_OUTCLKSEL_Pos    8
#define CMN_SYSCFG_USB_CTRL1_USBPHY_OUTCLKSEL_Msk    0x100
#define CMN_SYSCFG_USB_CTRL1_USBPHY_XTLSEL_Pos      5
#define CMN_SYSCFG_USB_CTRL1_USBPHY_XTLSEL_Msk      0xe0
#define CMN_SYSCFG_USB_CTRL1_USBPHY_LS_EN_Pos       4
#define CMN_SYSCFG_USB_CTRL1_USBPHY_LS_EN_Msk       0x10
#define CMN_SYSCFG_USB_CTRL1_USBPHY_DEBUG_SEL_Pos    0
#define CMN_SYSCFG_USB_CTRL1_USBPHY_DEBUG_SEL_Msk    0xf

#define CMN_SYSCFG_USBPHY_XCFG0_OFFSET              0x044
#define CMN_SYSCFG_USBPHY_XCFG0_USBPHY_XCFGI_31_0_Pos    0
#define CMN_SYSCFG_USBPHY_XCFG0_USBPHY_XCFGI_31_0_Msk    0xffffffff

#define CMN_SYSCFG_USBPHY_XCFG1_OFFSET              0x048
#define CMN_SYSCFG_USBPHY_XCFG1_USBPHY_XCFGI_63_32_Pos    0
#define CMN_SYSCFG_USBPHY_XCFG1_USBPHY_XCFGI_63_32_Msk    0xffffffff

#define CMN_SYSCFG_USBPHY_XCFG2_OFFSET              0x04C
#define CMN_SYSCFG_USBPHY_XCFG2_USBPHY_XCFGI_95_64_Pos    0
#define CMN_SYSCFG_USBPHY_XCFG2_USBPHY_XCFGI_95_64_Msk    0xffffffff

#define CMN_SYSCFG_USBPHY_XCFG3_OFFSET              0x050
#define CMN_SYSCFG_USBPHY_XCFG3_USBPHY_XCFG_LOCK_RANGE_MIN_Pos    29
#define CMN_SYSCFG_USBPHY_XCFG3_USBPHY_XCFG_LOCK_RANGE_MIN_Msk    0xe0000000
#define CMN_SYSCFG_USBPHY_XCFG3_USBPHY_XCFG_LOCK_RANGE_MAX_Pos    26
#define CMN_SYSCFG_USBPHY_XCFG3_USBPHY_XCFG_LOCK_RANGE_MAX_Msk    0x1c000000
#define CMN_SYSCFG_USBPHY_XCFG3_USBPHY_XCFG_FINE_TUNE_NUM_Pos    23
#define CMN_SYSCFG_USBPHY_XCFG3_USBPHY_XCFG_FINE_TUNE_NUM_Msk    0x3800000
#define CMN_SYSCFG_USBPHY_XCFG3_USBPHY_XCFG_COARSE_TUNE_NUM_Pos    20
#define CMN_SYSCFG_USBPHY_XCFG3_USBPHY_XCFG_COARSE_TUNE_NUM_Msk    0x700000
#define CMN_SYSCFG_USBPHY_XCFG3_USBPHY_XCFGI_115_96_Pos    0
#define CMN_SYSCFG_USBPHY_XCFG3_USBPHY_XCFGI_115_96_Msk    0xfffff

#define CMN_SYSCFG_USBPHY_XCFG4_OFFSET              0x058
#define CMN_SYSCFG_USBPHY_XCFG4_USBPHY_VCONTROL_PAD_Pos    25
#define CMN_SYSCFG_USBPHY_XCFG4_USBPHY_VCONTROL_PAD_Msk    0x1e000000
#define CMN_SYSCFG_USBPHY_XCFG4_USBPHY_TEST_MODE_Pos    24
#define CMN_SYSCFG_USBPHY_XCFG4_USBPHY_TEST_MODE_Msk    0x1000000
#define CMN_SYSCFG_USBPHY_XCFG4_USBPHY_EXTERNAL_TEST_MODE_Pos    23
#define CMN_SYSCFG_USBPHY_XCFG4_USBPHY_EXTERNAL_TEST_MODE_Msk    0x800000
#define CMN_SYSCFG_USBPHY_XCFG4_USBPHY_XCFGO_Pos    0
#define CMN_SYSCFG_USBPHY_XCFG4_USBPHY_XCFGO_Msk    0x7fffff

#define CMN_SYSCFG_USB_SOF_CNT_OFFSET               0x05C
#define CMN_SYSCFG_USB_SOF_CNT_SOF_FRAME_OVERFLOW_Pos    31
#define CMN_SYSCFG_USB_SOF_CNT_SOF_FRAME_OVERFLOW_Msk    0x80000000
#define CMN_SYSCFG_USB_SOF_CNT_SOF_FRAME_OVERFLOW_RAW_Pos    30
#define CMN_SYSCFG_USB_SOF_CNT_SOF_FRAME_OVERFLOW_RAW_Msk    0x40000000
#define CMN_SYSCFG_USB_SOF_CNT_SOF_FRAME_OVERFLOW_CNT_Pos    16
#define CMN_SYSCFG_USB_SOF_CNT_SOF_FRAME_OVERFLOW_CNT_Msk    0x3fff0000
#define CMN_SYSCFG_USB_SOF_CNT_SOF_FRAME_CNT_ENABLE_Pos    15
#define CMN_SYSCFG_USB_SOF_CNT_SOF_FRAME_CNT_ENABLE_Msk    0x8000
#define CMN_SYSCFG_USB_SOF_CNT_SOF_FRAME_OVERFLOW_INT_ENABLE_Pos    14
#define CMN_SYSCFG_USB_SOF_CNT_SOF_FRAME_OVERFLOW_INT_ENABLE_Msk    0x4000
#define CMN_SYSCFG_USB_SOF_CNT_SOF_FRAME_CNT_Pos    0
#define CMN_SYSCFG_USB_SOF_CNT_SOF_FRAME_CNT_Msk    0x3fff

#define CMN_SYSCFG_USB_SOF_CNT1_OFFSET              0x060
#define CMN_SYSCFG_USB_SOF_CNT1_SOF_FRAME_CNT_CLR_Pos    0
#define CMN_SYSCFG_USB_SOF_CNT1_SOF_FRAME_CNT_CLR_Msk    0x1

#define CMN_SYSCFG_PSRAMIO_CFG0_OFFSET              0x064
#define CMN_SYSCFG_PSRAMIO_CFG0_PSRAMIO_DQ7_DRV_CFG_Pos    21
#define CMN_SYSCFG_PSRAMIO_CFG0_PSRAMIO_DQ7_DRV_CFG_Msk    0xe00000
#define CMN_SYSCFG_PSRAMIO_CFG0_PSRAMIO_DQ6_DRV_CFG_Pos    18
#define CMN_SYSCFG_PSRAMIO_CFG0_PSRAMIO_DQ6_DRV_CFG_Msk    0x1c0000
#define CMN_SYSCFG_PSRAMIO_CFG0_PSRAMIO_DQ5_DRV_CFG_Pos    15
#define CMN_SYSCFG_PSRAMIO_CFG0_PSRAMIO_DQ5_DRV_CFG_Msk    0x38000
#define CMN_SYSCFG_PSRAMIO_CFG0_PSRAMIO_DQ4_DRV_CFG_Pos    12
#define CMN_SYSCFG_PSRAMIO_CFG0_PSRAMIO_DQ4_DRV_CFG_Msk    0x7000
#define CMN_SYSCFG_PSRAMIO_CFG0_PSRAMIO_DQ3_DRV_CFG_Pos    9
#define CMN_SYSCFG_PSRAMIO_CFG0_PSRAMIO_DQ3_DRV_CFG_Msk    0xe00
#define CMN_SYSCFG_PSRAMIO_CFG0_PSRAMIO_DQ2_DRV_CFG_Pos    6
#define CMN_SYSCFG_PSRAMIO_CFG0_PSRAMIO_DQ2_DRV_CFG_Msk    0x1c0
#define CMN_SYSCFG_PSRAMIO_CFG0_PSRAMIO_DQ1_DRV_CFG_Pos    3
#define CMN_SYSCFG_PSRAMIO_CFG0_PSRAMIO_DQ1_DRV_CFG_Msk    0x38
#define CMN_SYSCFG_PSRAMIO_CFG0_PSRAMIO_DQ0_DRV_CFG_Pos    0
#define CMN_SYSCFG_PSRAMIO_CFG0_PSRAMIO_DQ0_DRV_CFG_Msk    0x7

#define CMN_SYSCFG_PSRAMIO_CFG1_OFFSET              0x068
#define CMN_SYSCFG_PSRAMIO_CFG1_PSRAMIO_PD_Pos      15
#define CMN_SYSCFG_PSRAMIO_CFG1_PSRAMIO_PD_Msk      0x8000
#define CMN_SYSCFG_PSRAMIO_CFG1_PSRAMIO_CLK_DRV_CFG_Pos    9
#define CMN_SYSCFG_PSRAMIO_CFG1_PSRAMIO_CLK_DRV_CFG_Msk    0xe00
#define CMN_SYSCFG_PSRAMIO_CFG1_PSRAMIO_CEN_DRV_CFG_Pos    6
#define CMN_SYSCFG_PSRAMIO_CFG1_PSRAMIO_CEN_DRV_CFG_Msk    0x1c0
#define CMN_SYSCFG_PSRAMIO_CFG1_PSRAMIO_DM_DRV_CFG_Pos    3
#define CMN_SYSCFG_PSRAMIO_CFG1_PSRAMIO_DM_DRV_CFG_Msk    0x38
#define CMN_SYSCFG_PSRAMIO_CFG1_PSRAMIO_DQSDM_DRV_CFG_Pos    0
#define CMN_SYSCFG_PSRAMIO_CFG1_PSRAMIO_DQSDM_DRV_CFG_Msk    0x7

#define CMN_SYSCFG_PSRAMIO_CFG2_OFFSET              0x06C
#define CMN_SYSCFG_PSRAMIO_CFG2_PSRAMIO_DQ7_RX_CFG_Pos    28
#define CMN_SYSCFG_PSRAMIO_CFG2_PSRAMIO_DQ7_RX_CFG_Msk    0xf0000000
#define CMN_SYSCFG_PSRAMIO_CFG2_PSRAMIO_DQ6_RX_CFG_Pos    24
#define CMN_SYSCFG_PSRAMIO_CFG2_PSRAMIO_DQ6_RX_CFG_Msk    0xf000000
#define CMN_SYSCFG_PSRAMIO_CFG2_PSRAMIO_DQ5_RX_CFG_Pos    20
#define CMN_SYSCFG_PSRAMIO_CFG2_PSRAMIO_DQ5_RX_CFG_Msk    0xf00000
#define CMN_SYSCFG_PSRAMIO_CFG2_PSRAMIO_DQ4_RX_CFG_Pos    16
#define CMN_SYSCFG_PSRAMIO_CFG2_PSRAMIO_DQ4_RX_CFG_Msk    0xf0000
#define CMN_SYSCFG_PSRAMIO_CFG2_PSRAMIO_DQ3_RX_CFG_Pos    12
#define CMN_SYSCFG_PSRAMIO_CFG2_PSRAMIO_DQ3_RX_CFG_Msk    0xf000
#define CMN_SYSCFG_PSRAMIO_CFG2_PSRAMIO_DQ2_RX_CFG_Pos    8
#define CMN_SYSCFG_PSRAMIO_CFG2_PSRAMIO_DQ2_RX_CFG_Msk    0xf00
#define CMN_SYSCFG_PSRAMIO_CFG2_PSRAMIO_DQ1_RX_CFG_Pos    4
#define CMN_SYSCFG_PSRAMIO_CFG2_PSRAMIO_DQ1_RX_CFG_Msk    0xf0
#define CMN_SYSCFG_PSRAMIO_CFG2_PSRAMIO_DQ0_RX_CFG_Pos    0
#define CMN_SYSCFG_PSRAMIO_CFG2_PSRAMIO_DQ0_RX_CFG_Msk    0xf

#define CMN_SYSCFG_PSRAMIO_CFG3_OFFSET              0x070
#define CMN_SYSCFG_PSRAMIO_CFG3_PSRAMIO_VREF_MODE_Pos    18
#define CMN_SYSCFG_PSRAMIO_CFG3_PSRAMIO_VREF_MODE_Msk    0x40000
#define CMN_SYSCFG_PSRAMIO_CFG3_PSRAMIO_CEN_RX_COMP_EN_Pos    17
#define CMN_SYSCFG_PSRAMIO_CFG3_PSRAMIO_CEN_RX_COMP_EN_Msk    0x20000
#define CMN_SYSCFG_PSRAMIO_CFG3_PSRAMIO_DM_RX_COMP_EN_Pos    16
#define CMN_SYSCFG_PSRAMIO_CFG3_PSRAMIO_DM_RX_COMP_EN_Msk    0x10000
#define CMN_SYSCFG_PSRAMIO_CFG3_PSRAMIO_DQSDM_RX_COMP_EN_Pos    15
#define CMN_SYSCFG_PSRAMIO_CFG3_PSRAMIO_DQSDM_RX_COMP_EN_Msk    0x8000
#define CMN_SYSCFG_PSRAMIO_CFG3_PSRAMIO_CEN_RX_DIFF_EN_Pos    14
#define CMN_SYSCFG_PSRAMIO_CFG3_PSRAMIO_CEN_RX_DIFF_EN_Msk    0x4000
#define CMN_SYSCFG_PSRAMIO_CFG3_PSRAMIO_DM_RX_DIFF_EN_Pos    13
#define CMN_SYSCFG_PSRAMIO_CFG3_PSRAMIO_DM_RX_DIFF_EN_Msk    0x2000
#define CMN_SYSCFG_PSRAMIO_CFG3_PSRAMIO_DQSDM_RX_DIFF_EN_Pos    12
#define CMN_SYSCFG_PSRAMIO_CFG3_PSRAMIO_DQSDM_RX_DIFF_EN_Msk    0x1000
#define CMN_SYSCFG_PSRAMIO_CFG3_PSRAMIO_CEN_RX_CFG_Pos    8
#define CMN_SYSCFG_PSRAMIO_CFG3_PSRAMIO_CEN_RX_CFG_Msk    0xf00
#define CMN_SYSCFG_PSRAMIO_CFG3_PSRAMIO_DM_RX_CFG_Pos    4
#define CMN_SYSCFG_PSRAMIO_CFG3_PSRAMIO_DM_RX_CFG_Msk    0xf0
#define CMN_SYSCFG_PSRAMIO_CFG3_PSRAMIO_DQSDM_RX_CFG_Pos    0
#define CMN_SYSCFG_PSRAMIO_CFG3_PSRAMIO_DQSDM_RX_CFG_Msk    0xf

#define CMN_SYSCFG_PSRAMIO_CFG4_OFFSET              0x074
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ7_RX_COMP_EN_Pos    15
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ7_RX_COMP_EN_Msk    0x8000
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ7_RX_DIFF_EN_Pos    14
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ7_RX_DIFF_EN_Msk    0x4000
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ6_RX_COMP_EN_Pos    13
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ6_RX_COMP_EN_Msk    0x2000
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ6_RX_DIFF_EN_Pos    12
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ6_RX_DIFF_EN_Msk    0x1000
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ5_RX_COMP_EN_Pos    11
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ5_RX_COMP_EN_Msk    0x800
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ5_RX_DIFF_EN_Pos    10
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ5_RX_DIFF_EN_Msk    0x400
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ4_RX_COMP_EN_Pos    9
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ4_RX_COMP_EN_Msk    0x200
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ4_RX_DIFF_EN_Pos    8
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ4_RX_DIFF_EN_Msk    0x100
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ3_RX_COMP_EN_Pos    7
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ3_RX_COMP_EN_Msk    0x80
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ3_RX_DIFF_EN_Pos    6
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ3_RX_DIFF_EN_Msk    0x40
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ2_RX_COMP_EN_Pos    5
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ2_RX_COMP_EN_Msk    0x20
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ2_RX_DIFF_EN_Pos    4
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ2_RX_DIFF_EN_Msk    0x10
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ1_RX_COMP_EN_Pos    3
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ1_RX_COMP_EN_Msk    0x8
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ1_RX_DIFF_EN_Pos    2
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ1_RX_DIFF_EN_Msk    0x4
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ0_RX_COMP_EN_Pos    1
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ0_RX_COMP_EN_Msk    0x2
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ0_RX_DIFF_EN_Pos    0
#define CMN_SYSCFG_PSRAMIO_CFG4_PSRAMIO_DQ0_RX_DIFF_EN_Msk    0x1

#define CMN_SYSCFG_PSRAMIO_CFG5_OFFSET              0x078
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ7_SRN_Pos    30
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ7_SRN_Msk    0xc0000000
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ7_SRP_Pos    28
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ7_SRP_Msk    0x30000000
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ6_SRN_Pos    26
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ6_SRN_Msk    0xc000000
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ6_SRP_Pos    24
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ6_SRP_Msk    0x3000000
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ5_SRN_Pos    22
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ5_SRN_Msk    0xc00000
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ5_SRP_Pos    20
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ5_SRP_Msk    0x300000
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ4_SRN_Pos    18
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ4_SRN_Msk    0xc0000
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ4_SRP_Pos    16
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ4_SRP_Msk    0x30000
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ3_SRN_Pos    14
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ3_SRN_Msk    0xc000
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ3_SRP_Pos    12
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ3_SRP_Msk    0x3000
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ2_SRN_Pos    10
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ2_SRN_Msk    0xc00
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ2_SRP_Pos    8
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ2_SRP_Msk    0x300
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ1_SRN_Pos    6
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ1_SRN_Msk    0xc0
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ1_SRP_Pos    4
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ1_SRP_Msk    0x30
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ0_SRN_Pos    2
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ0_SRN_Msk    0xc
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ0_SRP_Pos    0
#define CMN_SYSCFG_PSRAMIO_CFG5_PSRAMIO_DQ0_SRP_Msk    0x3

#define CMN_SYSCFG_PSRAMIO_CFG6_OFFSET              0x07C
#define CMN_SYSCFG_PSRAMIO_CFG6_PSRAMIO_CLK_SRN_Pos    14
#define CMN_SYSCFG_PSRAMIO_CFG6_PSRAMIO_CLK_SRN_Msk    0xc000
#define CMN_SYSCFG_PSRAMIO_CFG6_PSRAMIO_CLK_SRP_Pos    12
#define CMN_SYSCFG_PSRAMIO_CFG6_PSRAMIO_CLK_SRP_Msk    0x3000
#define CMN_SYSCFG_PSRAMIO_CFG6_PSRAMIO_DQSDM_SRN_Pos    10
#define CMN_SYSCFG_PSRAMIO_CFG6_PSRAMIO_DQSDM_SRN_Msk    0xc00
#define CMN_SYSCFG_PSRAMIO_CFG6_PSRAMIO_DQSDM_SRP_Pos    8
#define CMN_SYSCFG_PSRAMIO_CFG6_PSRAMIO_DQSDM_SRP_Msk    0x300
#define CMN_SYSCFG_PSRAMIO_CFG6_PSRAMIO_DM_SRN_Pos    6
#define CMN_SYSCFG_PSRAMIO_CFG6_PSRAMIO_DM_SRN_Msk    0xc0
#define CMN_SYSCFG_PSRAMIO_CFG6_PSRAMIO_DM_SRP_Pos    4
#define CMN_SYSCFG_PSRAMIO_CFG6_PSRAMIO_DM_SRP_Msk    0x30
#define CMN_SYSCFG_PSRAMIO_CFG6_PSRAMIO_CEN_SRN_Pos    2
#define CMN_SYSCFG_PSRAMIO_CFG6_PSRAMIO_CEN_SRN_Msk    0xc
#define CMN_SYSCFG_PSRAMIO_CFG6_PSRAMIO_CEN_SRP_Pos    0
#define CMN_SYSCFG_PSRAMIO_CFG6_PSRAMIO_CEN_SRP_Msk    0x3

#define CMN_SYSCFG_RTC_FORCE_WAKEUP_OFFSET          0x080
#define CMN_SYSCFG_RTC_FORCE_WAKEUP_FORCE_WAKEUP_Pos    0
#define CMN_SYSCFG_RTC_FORCE_WAKEUP_FORCE_WAKEUP_Msk    0x1

#define CMN_SYSCFG_N300_CORE1_RST_ADDR_OFFSET       0x084
#define CMN_SYSCFG_N300_CORE1_RST_ADDR_N300_CORE1_RST_ADDR_Pos    0
#define CMN_SYSCFG_N300_CORE1_RST_ADDR_N300_CORE1_RST_ADDR_Msk    0xffffffff

#define CMN_SYSCFG_N300_CORE1_CTRL_OFFSET           0x088
#define CMN_SYSCFG_N300_CORE1_CTRL_CORE1_DBG_STOP_AT_BOOT_Pos    4
#define CMN_SYSCFG_N300_CORE1_CTRL_CORE1_DBG_STOP_AT_BOOT_Msk    0x10
#define CMN_SYSCFG_N300_CORE1_CTRL_CORE1_I_DBG_STOP_Pos    3
#define CMN_SYSCFG_N300_CORE1_CTRL_CORE1_I_DBG_STOP_Msk    0x8
#define CMN_SYSCFG_N300_CORE1_CTRL_CORE1_OVERRIDE_DM_SLEEP_Pos    2
#define CMN_SYSCFG_N300_CORE1_CTRL_CORE1_OVERRIDE_DM_SLEEP_Msk    0x4
#define CMN_SYSCFG_N300_CORE1_CTRL_CORE1_STOP_ON_RESET_Pos    1
#define CMN_SYSCFG_N300_CORE1_CTRL_CORE1_STOP_ON_RESET_Msk    0x2
#define CMN_SYSCFG_N300_CORE1_CTRL_CORE1_DBG_PD_N_Pos    0
#define CMN_SYSCFG_N300_CORE1_CTRL_CORE1_DBG_PD_N_Msk    0x1

#define CMN_SYSCFG_N300_CORE0_RST_ADDR_OFFSET       0x08C
#define CMN_SYSCFG_N300_CORE0_RST_ADDR_N300_CORE0_RST_ADDR_Pos    0
#define CMN_SYSCFG_N300_CORE0_RST_ADDR_N300_CORE0_RST_ADDR_Msk    0xffffffff

#define CMN_SYSCFG_N300_CORE0_CTRL_OFFSET           0x090
#define CMN_SYSCFG_N300_CORE0_CTRL_CORE0_DBG_STOP_AT_BOOT_Pos    4
#define CMN_SYSCFG_N300_CORE0_CTRL_CORE0_DBG_STOP_AT_BOOT_Msk    0x10
#define CMN_SYSCFG_N300_CORE0_CTRL_CORE0_I_DBG_STOP_Pos    3
#define CMN_SYSCFG_N300_CORE0_CTRL_CORE0_I_DBG_STOP_Msk    0x8
#define CMN_SYSCFG_N300_CORE0_CTRL_CORE0_OVERRIDE_DM_SLEEP_Pos    2
#define CMN_SYSCFG_N300_CORE0_CTRL_CORE0_OVERRIDE_DM_SLEEP_Msk    0x4
#define CMN_SYSCFG_N300_CORE0_CTRL_CORE0_STOP_ON_RESET_Pos    1
#define CMN_SYSCFG_N300_CORE0_CTRL_CORE0_STOP_ON_RESET_Msk    0x2
#define CMN_SYSCFG_N300_CORE0_CTRL_CORE0_DBG_PD_N_Pos    0
#define CMN_SYSCFG_N300_CORE0_CTRL_CORE0_DBG_PD_N_Msk    0x1

#define CMN_SYSCFG_CORE1_WDT_FEED_OFFSET            0x094
#define CMN_SYSCFG_CORE1_WDT_FEED_DIS_CORE1_DBG_WDT_PAUSE_Pos    0
#define CMN_SYSCFG_CORE1_WDT_FEED_DIS_CORE1_DBG_WDT_PAUSE_Msk    0xffff

#define CMN_SYSCFG_CORE0_WDT_FEED_OFFSET            0x098
#define CMN_SYSCFG_CORE0_WDT_FEED_DIS_CORE0_DBG_WDT_PAUSE_Pos    0
#define CMN_SYSCFG_CORE0_WDT_FEED_DIS_CORE0_DBG_WDT_PAUSE_Msk    0xffff

#define CMN_SYSCFG_DBG_CFG_OFFSET                   0x09C
#define CMN_SYSCFG_DBG_CFG_CTRL_BK_ENABLE_Pos       1
#define CMN_SYSCFG_DBG_CFG_CTRL_BK_ENABLE_Msk       0x2
#define CMN_SYSCFG_DBG_CFG_JTAG_DWBYPASS_Pos        0
#define CMN_SYSCFG_DBG_CFG_JTAG_DWBYPASS_Msk        0x1

#define CMN_SYSCFG_DMA_HS_OFFSET                    0x0A0
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_31_Pos         31
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_31_Msk         0x80000000
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_30_Pos         30
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_30_Msk         0x40000000
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_29_Pos         29
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_29_Msk         0x20000000
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_28_Pos         28
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_28_Msk         0x10000000
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_27_Pos         27
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_27_Msk         0x8000000
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_26_Pos         26
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_26_Msk         0x4000000
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_25_Pos         25
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_25_Msk         0x2000000
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_24_Pos         24
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_24_Msk         0x1000000
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_23_Pos         23
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_23_Msk         0x800000
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_22_Pos         22
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_22_Msk         0x400000
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_21_Pos         21
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_21_Msk         0x200000
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_20_Pos         20
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_20_Msk         0x100000
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_19_Pos         19
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_19_Msk         0x80000
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_18_Pos         18
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_18_Msk         0x40000
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_17_Pos         17
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_17_Msk         0x20000
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_16_Pos         16
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_16_Msk         0x10000
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_15_Pos         15
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_15_Msk         0x8000
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_14_Pos         14
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_14_Msk         0x4000
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_13_Pos         13
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_13_Msk         0x2000
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_12_Pos         12
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_12_Msk         0x1000
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_11_Pos         11
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_11_Msk         0x800
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_10_Pos         10
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_10_Msk         0x400
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_09_Pos         9
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_09_Msk         0x200
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_08_Pos         8
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_08_Msk         0x100
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_07_Pos         7
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_07_Msk         0x80
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_06_Pos         6
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_06_Msk         0x40
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_05_Pos         5
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_05_Msk         0x20
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_04_Pos         4
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_04_Msk         0x10
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_03_Pos         3
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_03_Msk         0x8
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_02_Pos         2
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_02_Msk         0x4
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_01_Pos         1
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_01_Msk         0x2
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_00_Pos         0
#define CMN_SYSCFG_DMA_HS_DMA_HS_SEL_00_Msk         0x1

#define CMN_SYSCFG_XO24M_OUT_READY_OFFSET           0x0A4
#define CMN_SYSCFG_XO24M_OUT_READY_XO24M_OUT_CNT_CLR_Pos    1
#define CMN_SYSCFG_XO24M_OUT_READY_XO24M_OUT_CNT_CLR_Msk    0x2
#define CMN_SYSCFG_XO24M_OUT_READY_XO24M_OUT_CNT_READY_Pos    0
#define CMN_SYSCFG_XO24M_OUT_READY_XO24M_OUT_CNT_READY_Msk    0x1

#define CMN_SYSCFG_CORE0_CACHE_CNT_SOFT_CLR_OFFSET    0x0B0
#define CMN_SYSCFG_CORE0_CACHE_CNT_SOFT_CLR_CORE0_DCACHE_CNT_SOFT_CLR_Pos    1
#define CMN_SYSCFG_CORE0_CACHE_CNT_SOFT_CLR_CORE0_DCACHE_CNT_SOFT_CLR_Msk    0x2
#define CMN_SYSCFG_CORE0_CACHE_CNT_SOFT_CLR_CORE0_ICACHE_CNT_SOFT_CLR_Pos    0
#define CMN_SYSCFG_CORE0_CACHE_CNT_SOFT_CLR_CORE0_ICACHE_CNT_SOFT_CLR_Msk    0x1

#define CMN_SYSCFG_CORE0_ICACHE_MISS_CNT_OFFSET     0x0B4
#define CMN_SYSCFG_CORE0_ICACHE_MISS_CNT_CORE0_ICACHE_MISS_CNT_Pos    0
#define CMN_SYSCFG_CORE0_ICACHE_MISS_CNT_CORE0_ICACHE_MISS_CNT_Msk    0xffffffff

#define CMN_SYSCFG_CORE0_ICACHE_HIT_MISS_CNT_OFFSET    0x0B8
#define CMN_SYSCFG_CORE0_ICACHE_HIT_MISS_CNT_CORE0_ICACHE_HIT_MISS_ADD_CNT_Pos    0
#define CMN_SYSCFG_CORE0_ICACHE_HIT_MISS_CNT_CORE0_ICACHE_HIT_MISS_ADD_CNT_Msk    0xffffffff

#define CMN_SYSCFG_CORE0_DCACHE_MISS_CNT_OFFSET     0x0BC
#define CMN_SYSCFG_CORE0_DCACHE_MISS_CNT_CORE0_DCACHE_MISS_CNT_Pos    0
#define CMN_SYSCFG_CORE0_DCACHE_MISS_CNT_CORE0_DCACHE_MISS_CNT_Msk    0xffffffff

#define CMN_SYSCFG_CORE0_DCACHE_HIT_MISS_CNT_OFFSET    0x0C0
#define CMN_SYSCFG_CORE0_DCACHE_HIT_MISS_CNT_CORE0_DCACHE_HIT_MISS_ADD_CNT_Pos    0
#define CMN_SYSCFG_CORE0_DCACHE_HIT_MISS_CNT_CORE0_DCACHE_HIT_MISS_ADD_CNT_Msk    0xffffffff

#define CMN_SYSCFG_CORE1_CACHE_CNT_SOFT_CLR_OFFSET    0x0C4
#define CMN_SYSCFG_CORE1_CACHE_CNT_SOFT_CLR_CORE1_DCACHE_CNT_SOFT_CLR_Pos    1
#define CMN_SYSCFG_CORE1_CACHE_CNT_SOFT_CLR_CORE1_DCACHE_CNT_SOFT_CLR_Msk    0x2
#define CMN_SYSCFG_CORE1_CACHE_CNT_SOFT_CLR_CORE1_ICACHE_CNT_SOFT_CLR_Pos    0
#define CMN_SYSCFG_CORE1_CACHE_CNT_SOFT_CLR_CORE1_ICACHE_CNT_SOFT_CLR_Msk    0x1

#define CMN_SYSCFG_CORE1_ICACHE_MISS_CNT_OFFSET     0x0C8
#define CMN_SYSCFG_CORE1_ICACHE_MISS_CNT_CORE1_ICACHE_MISS_CNT_Pos    0
#define CMN_SYSCFG_CORE1_ICACHE_MISS_CNT_CORE1_ICACHE_MISS_CNT_Msk    0xffffffff

#define CMN_SYSCFG_CORE1_ICACHE_HIT_MISS_CNT_OFFSET    0x0CC
#define CMN_SYSCFG_CORE1_ICACHE_HIT_MISS_CNT_CORE1_ICACHE_HIT_MISS_ADD_CNT_Pos    0
#define CMN_SYSCFG_CORE1_ICACHE_HIT_MISS_CNT_CORE1_ICACHE_HIT_MISS_ADD_CNT_Msk    0xffffffff

#define CMN_SYSCFG_CORE1_DCACHE_MISS_CNT_OFFSET     0x0D0
#define CMN_SYSCFG_CORE1_DCACHE_MISS_CNT_CORE1_DCACHE_MISS_CNT_Pos    0
#define CMN_SYSCFG_CORE1_DCACHE_MISS_CNT_CORE1_DCACHE_MISS_CNT_Msk    0xffffffff

#define CMN_SYSCFG_CORE1_DCACHE_HIT_MISS_CNT_OFFSET    0x0D4
#define CMN_SYSCFG_CORE1_DCACHE_HIT_MISS_CNT_CORE1_DCACHE_HIT_MISS_ADD_CNT_Pos    0
#define CMN_SYSCFG_CORE1_DCACHE_HIT_MISS_CNT_CORE1_DCACHE_HIT_MISS_ADD_CNT_Msk    0xffffffff

#define CMN_SYSCFG_VCC_OK_IMR_OFFSET                0x0D8
#define CMN_SYSCFG_VCC_OK_IMR_VCC_OK_FALL_IMR_Pos    1
#define CMN_SYSCFG_VCC_OK_IMR_VCC_OK_FALL_IMR_Msk    0x2
#define CMN_SYSCFG_VCC_OK_IMR_VCC_OK_RISE_IMR_Pos    0
#define CMN_SYSCFG_VCC_OK_IMR_VCC_OK_RISE_IMR_Msk    0x1

#define CMN_SYSCFG_VCC_OK_IRSR_OFFSET               0x0DC
#define CMN_SYSCFG_VCC_OK_IRSR_VCC_OK_FALL_IRSR_Pos    1
#define CMN_SYSCFG_VCC_OK_IRSR_VCC_OK_FALL_IRSR_Msk    0x2
#define CMN_SYSCFG_VCC_OK_IRSR_VCC_OK_RISE_IRSR_Pos    0
#define CMN_SYSCFG_VCC_OK_IRSR_VCC_OK_RISE_IRSR_Msk    0x1

#define CMN_SYSCFG_VCC_OK_ISR_OFFSET                0x0E0
#define CMN_SYSCFG_VCC_OK_ISR_VCC_OK_FALL_ISR_Pos    1
#define CMN_SYSCFG_VCC_OK_ISR_VCC_OK_FALL_ISR_Msk    0x2
#define CMN_SYSCFG_VCC_OK_ISR_VCC_OK_RISE_ISR_Pos    0
#define CMN_SYSCFG_VCC_OK_ISR_VCC_OK_RISE_ISR_Msk    0x1

#define CMN_SYSCFG_ANA_RSV_OFFSET                   0x0E4
#define CMN_SYSCFG_ANA_RSV_ANA_A2DCORE_RSV_Pos      16
#define CMN_SYSCFG_ANA_RSV_ANA_A2DCORE_RSV_Msk      0xff0000
#define CMN_SYSCFG_ANA_RSV_ANA_D2ACORE_RSV_Pos      0
#define CMN_SYSCFG_ANA_RSV_ANA_D2ACORE_RSV_Msk      0xffff

#define CMN_SYSCFG_ANA_RSV2_OFFSET                  0x0E8
#define CMN_SYSCFG_ANA_RSV2_ANA_A2D_RSV2_Pos        16
#define CMN_SYSCFG_ANA_RSV2_ANA_A2D_RSV2_Msk        0xff0000
#define CMN_SYSCFG_ANA_RSV2_ANA_D2A_RSV2_Pos        0
#define CMN_SYSCFG_ANA_RSV2_ANA_D2A_RSV2_Msk        0xffff

#define CMN_SYSCFG_CMN_DUMMY_RSVD_OFFSET            0x0EC
#define CMN_SYSCFG_CMN_DUMMY_RSVD_CMN_DUMMY_RSVD_Pos    0
#define CMN_SYSCFG_CMN_DUMMY_RSVD_CMN_DUMMY_RSVD_Msk    0xffffffff

struct CMN_SYSCFG_REG_TEST_CTRL_BITS
{
    volatile uint32_t DBG_CLK_EN                    : 1; // bit 0~0
    volatile uint32_t DBG_CLK_SEL                   : 5; // bit 1~5
    volatile uint32_t DBG_CLK_DIV_SEL               : 3; // bit 6~8
    volatile uint32_t DBG_OUT_EN                    : 1; // bit 9~9
    volatile uint32_t DBG_OUT_SEL                   : 5; // bit 10~14
    volatile uint32_t DBG_OUT_HL_EXCHANGE           : 2; // bit 15~16
    volatile uint32_t RESV_17_31                    : 15; // bit 17~31
};

union CMN_SYSCFG_REG_TEST_CTRL {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_TEST_CTRL_BITS            bit;
};

struct CMN_SYSCFG_REG_SW_RESET_CORE0_BITS
{
    volatile uint32_t SYS_RESET0                    : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union CMN_SYSCFG_REG_SW_RESET_CORE0 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_SW_RESET_CORE0_BITS       bit;
};

struct CMN_SYSCFG_REG_SW_RESET_CORE1_BITS
{
    volatile uint32_t SYS_RESET1                    : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union CMN_SYSCFG_REG_SW_RESET_CORE1 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_SW_RESET_CORE1_BITS       bit;
};

struct CMN_SYSCFG_REG_SW_RESET_CFG0_BITS
{
    volatile uint32_t WDT0_2CMN_RST_EN              : 1; // bit 0~0
    volatile uint32_t CORE0SYSREQ2CMN_RST_EN        : 1; // bit 1~1
    volatile uint32_t CMNSW0_2CMN_RST_EN            : 1; // bit 2~2
    volatile uint32_t WDT1_2CMN_RST_EN              : 1; // bit 3~3
    volatile uint32_t CORE1SYSREQ2CMN_RST_EN        : 1; // bit 4~4
    volatile uint32_t CMNSW1_2CMN_RST_EN            : 1; // bit 5~5
    volatile uint32_t WDT0_2MCUCORE1_RST_EN         : 1; // bit 6~6
    volatile uint32_t CORE0SYSREQ2MCUCORE1_RST_EN    : 1; // bit 7~7
    volatile uint32_t CMNSW0_2MCUCORE1_RST_EN       : 1; // bit 8~8
    volatile uint32_t WDT1_2MCUCORE0_RST_EN         : 1; // bit 9~9
    volatile uint32_t CORE1SYSREQ2MCUCORE0_RST_EN    : 1; // bit 10~10
    volatile uint32_t CMNSW1_2MCUCORE0_RST_EN       : 1; // bit 11~11
    volatile uint32_t CMN2AON_RST_EN                : 1; // bit 12~12
    volatile uint32_t RESV_13_31                    : 19; // bit 13~31
};

union CMN_SYSCFG_REG_SW_RESET_CFG0 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_SW_RESET_CFG0_BITS        bit;
};

struct CMN_SYSCFG_REG_SW_RESET_CFG1_BITS
{
    volatile uint32_t MCU1_RESET                    : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union CMN_SYSCFG_REG_SW_RESET_CFG1 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_SW_RESET_CFG1_BITS        bit;
};

struct CMN_SYSCFG_REG_SW_RESET_CFG2_BITS
{
    volatile uint32_t UART0_RESET                   : 1; // bit 0~0
    volatile uint32_t UART1_RESET                   : 1; // bit 1~1
    volatile uint32_t UART2_RESET                   : 1; // bit 2~2
    volatile uint32_t SPI0_RESET                    : 1; // bit 3~3
    volatile uint32_t SPI1_RESET                    : 1; // bit 4~4
    volatile uint32_t I2C0_RESET                    : 1; // bit 5~5
    volatile uint32_t I2C1_RESET                    : 1; // bit 6~6
    volatile uint32_t IR_RESET                      : 1; // bit 7~7
    volatile uint32_t USBC_RESET                    : 1; // bit 8~8
    volatile uint32_t GPT_RESET                     : 1; // bit 9~9
    volatile uint32_t GPIO1_RESET                   : 1; // bit 10~10
    volatile uint32_t GPIO0_RESET                   : 1; // bit 11~11
    volatile uint32_t PSRAM_CTRL_RESET              : 1; // bit 12~12
    volatile uint32_t FLASH_CTRL_RESET              : 1; // bit 13~13
    volatile uint32_t GPADC_RESET                   : 1; // bit 14~14
    volatile uint32_t CMNDMA_RESET                  : 1; // bit 15~15
    volatile uint32_t GPDMA2D_RESET                 : 1; // bit 16~16
    volatile uint32_t APC_RESET                     : 1; // bit 17~17
    volatile uint32_t CODEC_RESET                   : 1; // bit 18~18
    volatile uint32_t I2S1_RESET                    : 1; // bit 19~19
    volatile uint32_t I2S0_RESET                    : 1; // bit 20~20
    volatile uint32_t DVP_RESET                     : 1; // bit 21~21
    volatile uint32_t QSPI0_RESET                   : 1; // bit 22~22
    volatile uint32_t QSPI1_RESET                   : 1; // bit 23~23
    volatile uint32_t JPEG_RESET                    : 1; // bit 24~24
    volatile uint32_t RGB_RESET                     : 1; // bit 25~25
    volatile uint32_t SDIOH_RESET                   : 1; // bit 26~26
    volatile uint32_t LUNA_RESET                    : 1; // bit 27~27
    volatile uint32_t I8080_RESET                   : 1; // bit 28~28
    volatile uint32_t PSRAM_CTRL_PRESET             : 1; // bit 29~29
    volatile uint32_t FLASH_CTRL_PRESET             : 1; // bit 30~30
    volatile uint32_t VIC_OUT_RESET                 : 1; // bit 31~31
};

union CMN_SYSCFG_REG_SW_RESET_CFG2 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_SW_RESET_CFG2_BITS        bit;
};

struct CMN_SYSCFG_REG_PERI_CLK_CFG0_BITS
{
    volatile uint32_t SEL_FLASHC_CLK                : 1; // bit 0~0
    volatile uint32_t ENA_FLASHC_CLK                : 1; // bit 1~1
    volatile uint32_t DIV_FLASHC_CLK_M              : 5; // bit 2~6
    volatile uint32_t DIV_FLASHC_CLK_LD             : 1; // bit 7~7
    volatile uint32_t RESV_8_11                     : 4; // bit 8~11
    volatile uint32_t DIV_MTIME_TOGGLE_M            : 6; // bit 12~17
    volatile uint32_t MTIME_TOGGLE_LD               : 1; // bit 18~18
    volatile uint32_t ENA_MTIME_TOGGLE              : 1; // bit 19~19
    volatile uint32_t SEL_PSRAM_CLK                 : 1; // bit 20~20
    volatile uint32_t ENA_PSRAM_CLK                 : 1; // bit 21~21
    volatile uint32_t DIV_PSRAM_CLK_M               : 5; // bit 22~26
    volatile uint32_t DIV_PSRAM_CLK_LD              : 1; // bit 27~27
    volatile uint32_t RESV_28_31                    : 4; // bit 28~31
};

union CMN_SYSCFG_REG_PERI_CLK_CFG0 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_PERI_CLK_CFG0_BITS        bit;
};

struct CMN_SYSCFG_REG_PERI_CLK_CFG1_BITS
{
    volatile uint32_t SEL_UART0_CLK                 : 1; // bit 0~0
    volatile uint32_t ENA_UART0_CLK                 : 1; // bit 1~1
    volatile uint32_t DIV_UART0_CLK_M               : 10; // bit 2~11
    volatile uint32_t DIV_UART0_CLK_N               : 9; // bit 12~20
    volatile uint32_t DIV_UART0_CLK_LD              : 1; // bit 21~21
    volatile uint32_t SEL_SPI0_CLK                  : 1; // bit 22~22
    volatile uint32_t ENA_SPI0_CLK                  : 1; // bit 23~23
    volatile uint32_t DIV_SPI0_CLK_M                : 4; // bit 24~27
    volatile uint32_t DIV_SPI0_CLK_N                : 3; // bit 28~30
    volatile uint32_t DIV_SPI0_CLK_LD               : 1; // bit 31~31
};

union CMN_SYSCFG_REG_PERI_CLK_CFG1 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_PERI_CLK_CFG1_BITS        bit;
};

struct CMN_SYSCFG_REG_PERI_CLK_CFG2_BITS
{
    volatile uint32_t SEL_UART1_CLK                 : 1; // bit 0~0
    volatile uint32_t ENA_UART1_CLK                 : 1; // bit 1~1
    volatile uint32_t DIV_UART1_CLK_M               : 10; // bit 2~11
    volatile uint32_t DIV_UART1_CLK_N               : 9; // bit 12~20
    volatile uint32_t DIV_UART1_CLK_LD              : 1; // bit 21~21
    volatile uint32_t SEL_SPI1_CLK                  : 1; // bit 22~22
    volatile uint32_t ENA_SPI1_CLK                  : 1; // bit 23~23
    volatile uint32_t DIV_SPI1_CLK_M                : 4; // bit 24~27
    volatile uint32_t DIV_SPI1_CLK_N                : 3; // bit 28~30
    volatile uint32_t DIV_SPI1_CLK_LD               : 1; // bit 31~31
};

union CMN_SYSCFG_REG_PERI_CLK_CFG2 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_PERI_CLK_CFG2_BITS        bit;
};

struct CMN_SYSCFG_REG_PERI_CLK_CFG3_BITS
{
    volatile uint32_t SEL_UART2_CLK                 : 1; // bit 0~0
    volatile uint32_t ENA_UART2_CLK                 : 1; // bit 1~1
    volatile uint32_t DIV_UART2_CLK_M               : 10; // bit 2~11
    volatile uint32_t DIV_UART2_CLK_N               : 9; // bit 12~20
    volatile uint32_t DIV_UART2_CLK_LD              : 1; // bit 21~21
    volatile uint32_t SEL_SDIOH_CLK2X               : 1; // bit 22~22
    volatile uint32_t ENA_SDIOH_CLK2X               : 1; // bit 23~23
    volatile uint32_t DIV_SDIOH_CLK2X_M             : 4; // bit 24~27
    volatile uint32_t DIV_SDIOH_CLK2X_N             : 3; // bit 28~30
    volatile uint32_t DIV_SDIOH_CLK2X_LD            : 1; // bit 31~31
};

union CMN_SYSCFG_REG_PERI_CLK_CFG3 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_PERI_CLK_CFG3_BITS        bit;
};

struct CMN_SYSCFG_REG_PERI_CLK_CFG4_BITS
{
    volatile uint32_t DIV_GPT_T0_CLK_M              : 5; // bit 0~4
    volatile uint32_t DIV_GPT_T0_CLK_LD             : 1; // bit 5~5
    volatile uint32_t ENA_GPT_CLK                   : 1; // bit 6~6
    volatile uint32_t DIV_VIC_OUT_CLK_M             : 9; // bit 7~15
    volatile uint32_t DIV_VIC_OUT_CLK_LD            : 1; // bit 16~16
    volatile uint32_t ENA_VIC_OUT_CLK               : 1; // bit 17~17
    volatile uint32_t SEL_VIC_OUT_CLK               : 1; // bit 18~18
    volatile uint32_t RESV_19_31                    : 13; // bit 19~31
};

union CMN_SYSCFG_REG_PERI_CLK_CFG4 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_PERI_CLK_CFG4_BITS        bit;
};

struct CMN_SYSCFG_REG_PERI_CLK_CFG5_BITS
{
    volatile uint32_t ENA_GPADC_CLK                 : 1; // bit 0~0
    volatile uint32_t DIV_GPADC_CLK_M               : 10; // bit 1~10
    volatile uint32_t DIV_GPADC_CLK_LD              : 1; // bit 11~11
    volatile uint32_t ENA_IR_CLK                    : 1; // bit 12~12
    volatile uint32_t DIV_IR_CLK_TX_M               : 6; // bit 13~18
    volatile uint32_t DIV_IR_CLK_TX_LD              : 1; // bit 19~19
    volatile uint32_t SEL_I8080_CLK                 : 1; // bit 20~20
    volatile uint32_t DIV_I8080_CLK_M               : 4; // bit 21~24
    volatile uint32_t DIV_I8080_CLK_LD              : 1; // bit 25~25
    volatile uint32_t ENA_I8080_CLK                 : 1; // bit 26~26
    volatile uint32_t RESV_27_31                    : 5; // bit 27~31
};

union CMN_SYSCFG_REG_PERI_CLK_CFG5 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_PERI_CLK_CFG5_BITS        bit;
};

struct CMN_SYSCFG_REG_PERI_CLK_CFG6_BITS
{
    volatile uint32_t SEL_QSPI0_CLK                 : 1; // bit 0~0
    volatile uint32_t DIV_QSPI0_CLK_LD              : 1; // bit 1~1
    volatile uint32_t DIV_QSPI0_CLK_M               : 4; // bit 2~5
    volatile uint32_t DIV_QSPI0_CLK_N               : 3; // bit 6~8
    volatile uint32_t ENA_QSPI0_CLK                 : 1; // bit 9~9
    volatile uint32_t SEL_QSPI1_CLK                 : 1; // bit 10~10
    volatile uint32_t DIV_QSPI1_CLK_LD              : 1; // bit 11~11
    volatile uint32_t DIV_QSPI1_CLK_M               : 4; // bit 12~15
    volatile uint32_t DIV_QSPI1_CLK_N               : 3; // bit 16~18
    volatile uint32_t ENA_QSPI1_CLK                 : 1; // bit 19~19
    volatile uint32_t SEL_VIC_CLK                   : 1; // bit 20~20
    volatile uint32_t SEL_RGB_CLK                   : 1; // bit 21~21
    volatile uint32_t DIV_RGB_CLK_M                 : 4; // bit 22~25
    volatile uint32_t DIV_RGB_CLK_LD                : 1; // bit 26~26
    volatile uint32_t ENA_RGB_CLK                   : 1; // bit 27~27
    volatile uint32_t SEL_I2S1_MCLK                 : 1; // bit 28~28
    volatile uint32_t SEL_I2S0_MCLK                 : 1; // bit 29~29
    volatile uint32_t RESV_30_31                    : 2; // bit 30~31
};

union CMN_SYSCFG_REG_PERI_CLK_CFG6 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_PERI_CLK_CFG6_BITS        bit;
};

struct CMN_SYSCFG_REG_PERI_CLK_CFG7_BITS
{
    volatile uint32_t ENA_I2C0_CLK                  : 1; // bit 0~0
    volatile uint32_t ENA_I2C1_CLK                  : 1; // bit 1~1
    volatile uint32_t ENA_USB_CLK                   : 1; // bit 2~2
    volatile uint32_t ENA_CMNDMAC_CLK               : 1; // bit 3~3
    volatile uint32_t ENA_GPDMA2D_CLK               : 1; // bit 4~4
    volatile uint32_t ENA_GPIO0_CLK                 : 1; // bit 5~5
    volatile uint32_t ENA_GPIO1_CLK                 : 1; // bit 6~6
    volatile uint32_t ENA_LUNA_CLK                  : 1; // bit 7~7
    volatile uint32_t ENA_JPEG_CLK                  : 1; // bit 8~8
    volatile uint32_t ENA_CODEC_CLK                 : 1; // bit 9~9
    volatile uint32_t ENA_APC_CLK                   : 1; // bit 10~10
    volatile uint32_t ENA_VIC_CLK                   : 1; // bit 11~11
    volatile uint32_t AUD_ADC_CLK_SRC               : 1; // bit 12~12
    volatile uint32_t AUD_DAC_MCLK_SRC              : 1; // bit 13~13
    volatile uint32_t ENA_I2S1_CLK                  : 1; // bit 14~14
    volatile uint32_t ENA_I2S0_CLK                  : 1; // bit 15~15
    volatile uint32_t SEL_24M_SRC                   : 1; // bit 16~16
    volatile uint32_t RESV_17_23                    : 7; // bit 17~23
    volatile uint32_t ENA_XTAL_DIV_32K              : 8; // bit 24~31
};

union CMN_SYSCFG_REG_PERI_CLK_CFG7 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_PERI_CLK_CFG7_BITS        bit;
};

struct CMN_SYSCFG_REG_USB_CTRL1_BITS
{
    volatile uint32_t USBPHY_DEBUG_SEL              : 4; // bit 0~3
    volatile uint32_t USBPHY_LS_EN                  : 1; // bit 4~4
    volatile uint32_t USBPHY_XTLSEL                 : 3; // bit 5~7
    volatile uint32_t USBPHY_OUTCLKSEL              : 1; // bit 8~8
    volatile uint32_t USBPHY_OSCOUTEN               : 1; // bit 9~9
    volatile uint32_t USBPHY_PLL_EN                 : 1; // bit 10~10
    volatile uint32_t USBPHY_LPM_ALIVE              : 1; // bit 11~11
    volatile uint32_t USBPHY_TXBITSTUFFENABLE       : 1; // bit 12~12
    volatile uint32_t USBPHY_TXBITSTUFFENABLEH      : 1; // bit 13~13
    volatile uint32_t UTMI_DATABUS16_8              : 1; // bit 14~14
    volatile uint32_t USBC_CFG_VBUSVALID            : 1; // bit 15~15
    volatile uint32_t USBC_CFG_AVALID               : 1; // bit 16~16
    volatile uint32_t USBC_CFG_TM1                  : 1; // bit 17~17
    volatile uint32_t USBC_CFG_IDDIG                : 1; // bit 18~18
    volatile uint32_t USBC_CFG_SESSEND              : 1; // bit 19~19
    volatile uint32_t USBPHY_HS_BIST_MODE           : 1; // bit 20~20
    volatile uint32_t USBPHY_BIST_OK                : 1; // bit 21~21
    volatile uint32_t USBC_ST_POWERDWN              : 1; // bit 22~22
    volatile uint32_t USBC_ST_DRVVBUS               : 1; // bit 23~23
    volatile uint32_t USBC_ST_DISCHRGVBUS           : 1; // bit 24~24
    volatile uint32_t USBC_ST_CHRGVBUS              : 1; // bit 25~25
    volatile uint32_t RESV_26_31                    : 6; // bit 26~31
};

union CMN_SYSCFG_REG_USB_CTRL1 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_USB_CTRL1_BITS            bit;
};

struct CMN_SYSCFG_REG_USBPHY_XCFG0_BITS
{
    volatile uint32_t USBPHY_XCFGI_31_0             : 32; // bit 0~31
};

union CMN_SYSCFG_REG_USBPHY_XCFG0 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_USBPHY_XCFG0_BITS         bit;
};

struct CMN_SYSCFG_REG_USBPHY_XCFG1_BITS
{
    volatile uint32_t USBPHY_XCFGI_63_32            : 32; // bit 0~31
};

union CMN_SYSCFG_REG_USBPHY_XCFG1 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_USBPHY_XCFG1_BITS         bit;
};

struct CMN_SYSCFG_REG_USBPHY_XCFG2_BITS
{
    volatile uint32_t USBPHY_XCFGI_95_64            : 32; // bit 0~31
};

union CMN_SYSCFG_REG_USBPHY_XCFG2 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_USBPHY_XCFG2_BITS         bit;
};

struct CMN_SYSCFG_REG_USBPHY_XCFG3_BITS
{
    volatile uint32_t USBPHY_XCFGI_115_96           : 20; // bit 0~19
    volatile uint32_t USBPHY_XCFG_COARSE_TUNE_NUM    : 3; // bit 20~22
    volatile uint32_t USBPHY_XCFG_FINE_TUNE_NUM     : 3; // bit 23~25
    volatile uint32_t USBPHY_XCFG_LOCK_RANGE_MAX    : 3; // bit 26~28
    volatile uint32_t USBPHY_XCFG_LOCK_RANGE_MIN    : 3; // bit 29~31
};

union CMN_SYSCFG_REG_USBPHY_XCFG3 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_USBPHY_XCFG3_BITS         bit;
};

struct CMN_SYSCFG_REG_USBPHY_XCFG4_BITS
{
    volatile uint32_t USBPHY_XCFGO                  : 23; // bit 0~22
    volatile uint32_t USBPHY_EXTERNAL_TEST_MODE     : 1; // bit 23~23
    volatile uint32_t USBPHY_TEST_MODE              : 1; // bit 24~24
    volatile uint32_t USBPHY_VCONTROL_PAD           : 4; // bit 25~28
    volatile uint32_t RESV_29_31                    : 3; // bit 29~31
};

union CMN_SYSCFG_REG_USBPHY_XCFG4 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_USBPHY_XCFG4_BITS         bit;
};

struct CMN_SYSCFG_REG_USB_SOF_CNT_BITS
{
    volatile uint32_t SOF_FRAME_CNT                 : 14; // bit 0~13
    volatile uint32_t SOF_FRAME_OVERFLOW_INT_ENABLE    : 1; // bit 14~14
    volatile uint32_t SOF_FRAME_CNT_ENABLE          : 1; // bit 15~15
    volatile uint32_t SOF_FRAME_OVERFLOW_CNT        : 14; // bit 16~29
    volatile uint32_t SOF_FRAME_OVERFLOW_RAW        : 1; // bit 30~30
    volatile uint32_t SOF_FRAME_OVERFLOW            : 1; // bit 31~31
};

union CMN_SYSCFG_REG_USB_SOF_CNT {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_USB_SOF_CNT_BITS          bit;
};

struct CMN_SYSCFG_REG_USB_SOF_CNT1_BITS
{
    volatile uint32_t SOF_FRAME_CNT_CLR             : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union CMN_SYSCFG_REG_USB_SOF_CNT1 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_USB_SOF_CNT1_BITS         bit;
};

struct CMN_SYSCFG_REG_PSRAMIO_CFG0_BITS
{
    volatile uint32_t PSRAMIO_DQ0_DRV_CFG           : 3; // bit 0~2
    volatile uint32_t PSRAMIO_DQ1_DRV_CFG           : 3; // bit 3~5
    volatile uint32_t PSRAMIO_DQ2_DRV_CFG           : 3; // bit 6~8
    volatile uint32_t PSRAMIO_DQ3_DRV_CFG           : 3; // bit 9~11
    volatile uint32_t PSRAMIO_DQ4_DRV_CFG           : 3; // bit 12~14
    volatile uint32_t PSRAMIO_DQ5_DRV_CFG           : 3; // bit 15~17
    volatile uint32_t PSRAMIO_DQ6_DRV_CFG           : 3; // bit 18~20
    volatile uint32_t PSRAMIO_DQ7_DRV_CFG           : 3; // bit 21~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union CMN_SYSCFG_REG_PSRAMIO_CFG0 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_PSRAMIO_CFG0_BITS         bit;
};

struct CMN_SYSCFG_REG_PSRAMIO_CFG1_BITS
{
    volatile uint32_t PSRAMIO_DQSDM_DRV_CFG         : 3; // bit 0~2
    volatile uint32_t PSRAMIO_DM_DRV_CFG            : 3; // bit 3~5
    volatile uint32_t PSRAMIO_CEN_DRV_CFG           : 3; // bit 6~8
    volatile uint32_t PSRAMIO_CLK_DRV_CFG           : 3; // bit 9~11
    volatile uint32_t RESV_12_14                    : 3; // bit 12~14
    volatile uint32_t PSRAMIO_PD                    : 1; // bit 15~15
    volatile uint32_t RESV_16_31                    : 16; // bit 16~31
};

union CMN_SYSCFG_REG_PSRAMIO_CFG1 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_PSRAMIO_CFG1_BITS         bit;
};

struct CMN_SYSCFG_REG_PSRAMIO_CFG2_BITS
{
    volatile uint32_t PSRAMIO_DQ0_RX_CFG            : 4; // bit 0~3
    volatile uint32_t PSRAMIO_DQ1_RX_CFG            : 4; // bit 4~7
    volatile uint32_t PSRAMIO_DQ2_RX_CFG            : 4; // bit 8~11
    volatile uint32_t PSRAMIO_DQ3_RX_CFG            : 4; // bit 12~15
    volatile uint32_t PSRAMIO_DQ4_RX_CFG            : 4; // bit 16~19
    volatile uint32_t PSRAMIO_DQ5_RX_CFG            : 4; // bit 20~23
    volatile uint32_t PSRAMIO_DQ6_RX_CFG            : 4; // bit 24~27
    volatile uint32_t PSRAMIO_DQ7_RX_CFG            : 4; // bit 28~31
};

union CMN_SYSCFG_REG_PSRAMIO_CFG2 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_PSRAMIO_CFG2_BITS         bit;
};

struct CMN_SYSCFG_REG_PSRAMIO_CFG3_BITS
{
    volatile uint32_t PSRAMIO_DQSDM_RX_CFG          : 4; // bit 0~3
    volatile uint32_t PSRAMIO_DM_RX_CFG             : 4; // bit 4~7
    volatile uint32_t PSRAMIO_CEN_RX_CFG            : 4; // bit 8~11
    volatile uint32_t PSRAMIO_DQSDM_RX_DIFF_EN      : 1; // bit 12~12
    volatile uint32_t PSRAMIO_DM_RX_DIFF_EN         : 1; // bit 13~13
    volatile uint32_t PSRAMIO_CEN_RX_DIFF_EN        : 1; // bit 14~14
    volatile uint32_t PSRAMIO_DQSDM_RX_COMP_EN      : 1; // bit 15~15
    volatile uint32_t PSRAMIO_DM_RX_COMP_EN         : 1; // bit 16~16
    volatile uint32_t PSRAMIO_CEN_RX_COMP_EN        : 1; // bit 17~17
    volatile uint32_t PSRAMIO_VREF_MODE             : 1; // bit 18~18
    volatile uint32_t RESV_19_31                    : 13; // bit 19~31
};

union CMN_SYSCFG_REG_PSRAMIO_CFG3 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_PSRAMIO_CFG3_BITS         bit;
};

struct CMN_SYSCFG_REG_PSRAMIO_CFG4_BITS
{
    volatile uint32_t PSRAMIO_DQ0_RX_DIFF_EN        : 1; // bit 0~0
    volatile uint32_t PSRAMIO_DQ0_RX_COMP_EN        : 1; // bit 1~1
    volatile uint32_t PSRAMIO_DQ1_RX_DIFF_EN        : 1; // bit 2~2
    volatile uint32_t PSRAMIO_DQ1_RX_COMP_EN        : 1; // bit 3~3
    volatile uint32_t PSRAMIO_DQ2_RX_DIFF_EN        : 1; // bit 4~4
    volatile uint32_t PSRAMIO_DQ2_RX_COMP_EN        : 1; // bit 5~5
    volatile uint32_t PSRAMIO_DQ3_RX_DIFF_EN        : 1; // bit 6~6
    volatile uint32_t PSRAMIO_DQ3_RX_COMP_EN        : 1; // bit 7~7
    volatile uint32_t PSRAMIO_DQ4_RX_DIFF_EN        : 1; // bit 8~8
    volatile uint32_t PSRAMIO_DQ4_RX_COMP_EN        : 1; // bit 9~9
    volatile uint32_t PSRAMIO_DQ5_RX_DIFF_EN        : 1; // bit 10~10
    volatile uint32_t PSRAMIO_DQ5_RX_COMP_EN        : 1; // bit 11~11
    volatile uint32_t PSRAMIO_DQ6_RX_DIFF_EN        : 1; // bit 12~12
    volatile uint32_t PSRAMIO_DQ6_RX_COMP_EN        : 1; // bit 13~13
    volatile uint32_t PSRAMIO_DQ7_RX_DIFF_EN        : 1; // bit 14~14
    volatile uint32_t PSRAMIO_DQ7_RX_COMP_EN        : 1; // bit 15~15
    volatile uint32_t RESV_16_31                    : 16; // bit 16~31
};

union CMN_SYSCFG_REG_PSRAMIO_CFG4 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_PSRAMIO_CFG4_BITS         bit;
};

struct CMN_SYSCFG_REG_PSRAMIO_CFG5_BITS
{
    volatile uint32_t PSRAMIO_DQ0_SRP               : 2; // bit 0~1
    volatile uint32_t PSRAMIO_DQ0_SRN               : 2; // bit 2~3
    volatile uint32_t PSRAMIO_DQ1_SRP               : 2; // bit 4~5
    volatile uint32_t PSRAMIO_DQ1_SRN               : 2; // bit 6~7
    volatile uint32_t PSRAMIO_DQ2_SRP               : 2; // bit 8~9
    volatile uint32_t PSRAMIO_DQ2_SRN               : 2; // bit 10~11
    volatile uint32_t PSRAMIO_DQ3_SRP               : 2; // bit 12~13
    volatile uint32_t PSRAMIO_DQ3_SRN               : 2; // bit 14~15
    volatile uint32_t PSRAMIO_DQ4_SRP               : 2; // bit 16~17
    volatile uint32_t PSRAMIO_DQ4_SRN               : 2; // bit 18~19
    volatile uint32_t PSRAMIO_DQ5_SRP               : 2; // bit 20~21
    volatile uint32_t PSRAMIO_DQ5_SRN               : 2; // bit 22~23
    volatile uint32_t PSRAMIO_DQ6_SRP               : 2; // bit 24~25
    volatile uint32_t PSRAMIO_DQ6_SRN               : 2; // bit 26~27
    volatile uint32_t PSRAMIO_DQ7_SRP               : 2; // bit 28~29
    volatile uint32_t PSRAMIO_DQ7_SRN               : 2; // bit 30~31
};

union CMN_SYSCFG_REG_PSRAMIO_CFG5 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_PSRAMIO_CFG5_BITS         bit;
};

struct CMN_SYSCFG_REG_PSRAMIO_CFG6_BITS
{
    volatile uint32_t PSRAMIO_CEN_SRP               : 2; // bit 0~1
    volatile uint32_t PSRAMIO_CEN_SRN               : 2; // bit 2~3
    volatile uint32_t PSRAMIO_DM_SRP                : 2; // bit 4~5
    volatile uint32_t PSRAMIO_DM_SRN                : 2; // bit 6~7
    volatile uint32_t PSRAMIO_DQSDM_SRP             : 2; // bit 8~9
    volatile uint32_t PSRAMIO_DQSDM_SRN             : 2; // bit 10~11
    volatile uint32_t PSRAMIO_CLK_SRP               : 2; // bit 12~13
    volatile uint32_t PSRAMIO_CLK_SRN               : 2; // bit 14~15
    volatile uint32_t RESV_16_31                    : 16; // bit 16~31
};

union CMN_SYSCFG_REG_PSRAMIO_CFG6 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_PSRAMIO_CFG6_BITS         bit;
};

struct CMN_SYSCFG_REG_RTC_FORCE_WAKEUP_BITS
{
    volatile uint32_t FORCE_WAKEUP                  : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union CMN_SYSCFG_REG_RTC_FORCE_WAKEUP {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_RTC_FORCE_WAKEUP_BITS     bit;
};

struct CMN_SYSCFG_REG_N300_CORE1_RST_ADDR_BITS
{
    volatile uint32_t N300_CORE1_RST_ADDR           : 32; // bit 0~31
};

union CMN_SYSCFG_REG_N300_CORE1_RST_ADDR {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_N300_CORE1_RST_ADDR_BITS    bit;
};

struct CMN_SYSCFG_REG_N300_CORE1_CTRL_BITS
{
    volatile uint32_t CORE1_DBG_PD_N                : 1; // bit 0~0
    volatile uint32_t CORE1_STOP_ON_RESET           : 1; // bit 1~1
    volatile uint32_t CORE1_OVERRIDE_DM_SLEEP       : 1; // bit 2~2
    volatile uint32_t CORE1_I_DBG_STOP              : 1; // bit 3~3
    volatile uint32_t CORE1_DBG_STOP_AT_BOOT        : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union CMN_SYSCFG_REG_N300_CORE1_CTRL {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_N300_CORE1_CTRL_BITS      bit;
};

struct CMN_SYSCFG_REG_N300_CORE0_RST_ADDR_BITS
{
    volatile uint32_t N300_CORE0_RST_ADDR           : 32; // bit 0~31
};

union CMN_SYSCFG_REG_N300_CORE0_RST_ADDR {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_N300_CORE0_RST_ADDR_BITS    bit;
};

struct CMN_SYSCFG_REG_N300_CORE0_CTRL_BITS
{
    volatile uint32_t CORE0_DBG_PD_N                : 1; // bit 0~0
    volatile uint32_t CORE0_STOP_ON_RESET           : 1; // bit 1~1
    volatile uint32_t CORE0_OVERRIDE_DM_SLEEP       : 1; // bit 2~2
    volatile uint32_t CORE0_I_DBG_STOP              : 1; // bit 3~3
    volatile uint32_t CORE0_DBG_STOP_AT_BOOT        : 1; // bit 4~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union CMN_SYSCFG_REG_N300_CORE0_CTRL {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_N300_CORE0_CTRL_BITS      bit;
};

struct CMN_SYSCFG_REG_CORE1_WDT_FEED_BITS
{
    volatile uint32_t DIS_CORE1_DBG_WDT_PAUSE       : 16; // bit 0~15
    volatile uint32_t RESV_16_31                    : 16; // bit 16~31
};

union CMN_SYSCFG_REG_CORE1_WDT_FEED {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_CORE1_WDT_FEED_BITS       bit;
};

struct CMN_SYSCFG_REG_CORE0_WDT_FEED_BITS
{
    volatile uint32_t DIS_CORE0_DBG_WDT_PAUSE       : 16; // bit 0~15
    volatile uint32_t RESV_16_31                    : 16; // bit 16~31
};

union CMN_SYSCFG_REG_CORE0_WDT_FEED {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_CORE0_WDT_FEED_BITS       bit;
};

struct CMN_SYSCFG_REG_DBG_CFG_BITS
{
    volatile uint32_t JTAG_DWBYPASS                 : 1; // bit 0~0
    volatile uint32_t CTRL_BK_ENABLE                : 1; // bit 1~1
    volatile uint32_t RESV_2_31                     : 30; // bit 2~31
};

union CMN_SYSCFG_REG_DBG_CFG {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_DBG_CFG_BITS              bit;
};

struct CMN_SYSCFG_REG_DMA_HS_BITS
{
    volatile uint32_t DMA_HS_SEL_00                 : 1; // bit 0~0
    volatile uint32_t DMA_HS_SEL_01                 : 1; // bit 1~1
    volatile uint32_t DMA_HS_SEL_02                 : 1; // bit 2~2
    volatile uint32_t DMA_HS_SEL_03                 : 1; // bit 3~3
    volatile uint32_t DMA_HS_SEL_04                 : 1; // bit 4~4
    volatile uint32_t DMA_HS_SEL_05                 : 1; // bit 5~5
    volatile uint32_t DMA_HS_SEL_06                 : 1; // bit 6~6
    volatile uint32_t DMA_HS_SEL_07                 : 1; // bit 7~7
    volatile uint32_t DMA_HS_SEL_08                 : 1; // bit 8~8
    volatile uint32_t DMA_HS_SEL_09                 : 1; // bit 9~9
    volatile uint32_t DMA_HS_SEL_10                 : 1; // bit 10~10
    volatile uint32_t DMA_HS_SEL_11                 : 1; // bit 11~11
    volatile uint32_t DMA_HS_SEL_12                 : 1; // bit 12~12
    volatile uint32_t DMA_HS_SEL_13                 : 1; // bit 13~13
    volatile uint32_t DMA_HS_SEL_14                 : 1; // bit 14~14
    volatile uint32_t DMA_HS_SEL_15                 : 1; // bit 15~15
    volatile uint32_t DMA_HS_SEL_16                 : 1; // bit 16~16
    volatile uint32_t DMA_HS_SEL_17                 : 1; // bit 17~17
    volatile uint32_t DMA_HS_SEL_18                 : 1; // bit 18~18
    volatile uint32_t DMA_HS_SEL_19                 : 1; // bit 19~19
    volatile uint32_t DMA_HS_SEL_20                 : 1; // bit 20~20
    volatile uint32_t DMA_HS_SEL_21                 : 1; // bit 21~21
    volatile uint32_t DMA_HS_SEL_22                 : 1; // bit 22~22
    volatile uint32_t DMA_HS_SEL_23                 : 1; // bit 23~23
    volatile uint32_t DMA_HS_SEL_24                 : 1; // bit 24~24
    volatile uint32_t DMA_HS_SEL_25                 : 1; // bit 25~25
    volatile uint32_t DMA_HS_SEL_26                 : 1; // bit 26~26
    volatile uint32_t DMA_HS_SEL_27                 : 1; // bit 27~27
    volatile uint32_t DMA_HS_SEL_28                 : 1; // bit 28~28
    volatile uint32_t DMA_HS_SEL_29                 : 1; // bit 29~29
    volatile uint32_t DMA_HS_SEL_30                 : 1; // bit 30~30
    volatile uint32_t DMA_HS_SEL_31                 : 1; // bit 31~31
};

union CMN_SYSCFG_REG_DMA_HS {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_DMA_HS_BITS               bit;
};

struct CMN_SYSCFG_REG_XO24M_OUT_READY_BITS
{
    volatile uint32_t XO24M_OUT_CNT_READY           : 1; // bit 0~0
    volatile uint32_t XO24M_OUT_CNT_CLR             : 1; // bit 1~1
    volatile uint32_t RESV_2_31                     : 30; // bit 2~31
};

union CMN_SYSCFG_REG_XO24M_OUT_READY {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_XO24M_OUT_READY_BITS      bit;
};

struct CMN_SYSCFG_REG_CORE0_CACHE_CNT_SOFT_CLR_BITS
{
    volatile uint32_t CORE0_ICACHE_CNT_SOFT_CLR     : 1; // bit 0~0
    volatile uint32_t CORE0_DCACHE_CNT_SOFT_CLR     : 1; // bit 1~1
    volatile uint32_t RESV_2_31                     : 30; // bit 2~31
};

union CMN_SYSCFG_REG_CORE0_CACHE_CNT_SOFT_CLR {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_CORE0_CACHE_CNT_SOFT_CLR_BITS    bit;
};

struct CMN_SYSCFG_REG_CORE0_ICACHE_MISS_CNT_BITS
{
    volatile uint32_t CORE0_ICACHE_MISS_CNT         : 32; // bit 0~31
};

union CMN_SYSCFG_REG_CORE0_ICACHE_MISS_CNT {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_CORE0_ICACHE_MISS_CNT_BITS    bit;
};

struct CMN_SYSCFG_REG_CORE0_ICACHE_HIT_MISS_CNT_BITS
{
    volatile uint32_t CORE0_ICACHE_HIT_MISS_ADD_CNT    : 32; // bit 0~31
};

union CMN_SYSCFG_REG_CORE0_ICACHE_HIT_MISS_CNT {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_CORE0_ICACHE_HIT_MISS_CNT_BITS    bit;
};

struct CMN_SYSCFG_REG_CORE0_DCACHE_MISS_CNT_BITS
{
    volatile uint32_t CORE0_DCACHE_MISS_CNT         : 32; // bit 0~31
};

union CMN_SYSCFG_REG_CORE0_DCACHE_MISS_CNT {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_CORE0_DCACHE_MISS_CNT_BITS    bit;
};

struct CMN_SYSCFG_REG_CORE0_DCACHE_HIT_MISS_CNT_BITS
{
    volatile uint32_t CORE0_DCACHE_HIT_MISS_ADD_CNT    : 32; // bit 0~31
};

union CMN_SYSCFG_REG_CORE0_DCACHE_HIT_MISS_CNT {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_CORE0_DCACHE_HIT_MISS_CNT_BITS    bit;
};

struct CMN_SYSCFG_REG_CORE1_CACHE_CNT_SOFT_CLR_BITS
{
    volatile uint32_t CORE1_ICACHE_CNT_SOFT_CLR     : 1; // bit 0~0
    volatile uint32_t CORE1_DCACHE_CNT_SOFT_CLR     : 1; // bit 1~1
    volatile uint32_t RESV_2_31                     : 30; // bit 2~31
};

union CMN_SYSCFG_REG_CORE1_CACHE_CNT_SOFT_CLR {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_CORE1_CACHE_CNT_SOFT_CLR_BITS    bit;
};

struct CMN_SYSCFG_REG_CORE1_ICACHE_MISS_CNT_BITS
{
    volatile uint32_t CORE1_ICACHE_MISS_CNT         : 32; // bit 0~31
};

union CMN_SYSCFG_REG_CORE1_ICACHE_MISS_CNT {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_CORE1_ICACHE_MISS_CNT_BITS    bit;
};

struct CMN_SYSCFG_REG_CORE1_ICACHE_HIT_MISS_CNT_BITS
{
    volatile uint32_t CORE1_ICACHE_HIT_MISS_ADD_CNT    : 32; // bit 0~31
};

union CMN_SYSCFG_REG_CORE1_ICACHE_HIT_MISS_CNT {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_CORE1_ICACHE_HIT_MISS_CNT_BITS    bit;
};

struct CMN_SYSCFG_REG_CORE1_DCACHE_MISS_CNT_BITS
{
    volatile uint32_t CORE1_DCACHE_MISS_CNT         : 32; // bit 0~31
};

union CMN_SYSCFG_REG_CORE1_DCACHE_MISS_CNT {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_CORE1_DCACHE_MISS_CNT_BITS    bit;
};

struct CMN_SYSCFG_REG_CORE1_DCACHE_HIT_MISS_CNT_BITS
{
    volatile uint32_t CORE1_DCACHE_HIT_MISS_ADD_CNT    : 32; // bit 0~31
};

union CMN_SYSCFG_REG_CORE1_DCACHE_HIT_MISS_CNT {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_CORE1_DCACHE_HIT_MISS_CNT_BITS    bit;
};

struct CMN_SYSCFG_REG_VCC_OK_IMR_BITS
{
    volatile uint32_t VCC_OK_RISE_IMR               : 1; // bit 0~0
    volatile uint32_t VCC_OK_FALL_IMR               : 1; // bit 1~1
    volatile uint32_t RESV_2_31                     : 30; // bit 2~31
};

union CMN_SYSCFG_REG_VCC_OK_IMR {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_VCC_OK_IMR_BITS           bit;
};

struct CMN_SYSCFG_REG_VCC_OK_IRSR_BITS
{
    volatile uint32_t VCC_OK_RISE_IRSR              : 1; // bit 0~0
    volatile uint32_t VCC_OK_FALL_IRSR              : 1; // bit 1~1
    volatile uint32_t RESV_2_31                     : 30; // bit 2~31
};

union CMN_SYSCFG_REG_VCC_OK_IRSR {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_VCC_OK_IRSR_BITS          bit;
};

struct CMN_SYSCFG_REG_VCC_OK_ISR_BITS
{
    volatile uint32_t VCC_OK_RISE_ISR               : 1; // bit 0~0
    volatile uint32_t VCC_OK_FALL_ISR               : 1; // bit 1~1
    volatile uint32_t RESV_2_31                     : 30; // bit 2~31
};

union CMN_SYSCFG_REG_VCC_OK_ISR {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_VCC_OK_ISR_BITS           bit;
};

struct CMN_SYSCFG_REG_ANA_RSV_BITS
{
    volatile uint32_t ANA_D2ACORE_RSV               : 16; // bit 0~15
    volatile uint32_t ANA_A2DCORE_RSV               : 8; // bit 16~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union CMN_SYSCFG_REG_ANA_RSV {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_ANA_RSV_BITS              bit;
};

struct CMN_SYSCFG_REG_ANA_RSV2_BITS
{
    volatile uint32_t ANA_D2A_RSV2                  : 16; // bit 0~15
    volatile uint32_t ANA_A2D_RSV2                  : 8; // bit 16~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union CMN_SYSCFG_REG_ANA_RSV2 {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_ANA_RSV2_BITS             bit;
};

struct CMN_SYSCFG_REG_CMN_DUMMY_RSVD_BITS
{
    volatile uint32_t CMN_DUMMY_RSVD                : 32; // bit 0~31
};

union CMN_SYSCFG_REG_CMN_DUMMY_RSVD {
    volatile uint32_t                               all;
    struct CMN_SYSCFG_REG_CMN_DUMMY_RSVD_BITS       bit;
};

typedef struct
{
    union CMN_SYSCFG_REG_TEST_CTRL                  REG_TEST_CTRL; // 0x000
    union CMN_SYSCFG_REG_SW_RESET_CORE0             REG_SW_RESET_CORE0; // 0x004
    union CMN_SYSCFG_REG_SW_RESET_CORE1             REG_SW_RESET_CORE1; // 0x008
    union CMN_SYSCFG_REG_SW_RESET_CFG0              REG_SW_RESET_CFG0; // 0x00C
    union CMN_SYSCFG_REG_SW_RESET_CFG1              REG_SW_RESET_CFG1; // 0x010
    union CMN_SYSCFG_REG_SW_RESET_CFG2              REG_SW_RESET_CFG2; // 0x014
    union CMN_SYSCFG_REG_PERI_CLK_CFG0              REG_PERI_CLK_CFG0; // 0x018
    union CMN_SYSCFG_REG_PERI_CLK_CFG1              REG_PERI_CLK_CFG1; // 0x01C
    union CMN_SYSCFG_REG_PERI_CLK_CFG2              REG_PERI_CLK_CFG2; // 0x020
    union CMN_SYSCFG_REG_PERI_CLK_CFG3              REG_PERI_CLK_CFG3; // 0x024
    union CMN_SYSCFG_REG_PERI_CLK_CFG4              REG_PERI_CLK_CFG4; // 0x028
    union CMN_SYSCFG_REG_PERI_CLK_CFG5              REG_PERI_CLK_CFG5; // 0x02C
    union CMN_SYSCFG_REG_PERI_CLK_CFG6              REG_PERI_CLK_CFG6; // 0x030
    union CMN_SYSCFG_REG_PERI_CLK_CFG7              REG_PERI_CLK_CFG7; // 0x034
    volatile uint32_t                               REG_RESV_0X38_0X3C[2];
    union CMN_SYSCFG_REG_USB_CTRL1                  REG_USB_CTRL1; // 0x040
    union CMN_SYSCFG_REG_USBPHY_XCFG0               REG_USBPHY_XCFG0; // 0x044
    union CMN_SYSCFG_REG_USBPHY_XCFG1               REG_USBPHY_XCFG1; // 0x048
    union CMN_SYSCFG_REG_USBPHY_XCFG2               REG_USBPHY_XCFG2; // 0x04C
    union CMN_SYSCFG_REG_USBPHY_XCFG3               REG_USBPHY_XCFG3; // 0x050
    volatile uint32_t                               REG_RESV_0X54_0X54[1];
    union CMN_SYSCFG_REG_USBPHY_XCFG4               REG_USBPHY_XCFG4; // 0x058
    union CMN_SYSCFG_REG_USB_SOF_CNT                REG_USB_SOF_CNT; // 0x05C
    union CMN_SYSCFG_REG_USB_SOF_CNT1               REG_USB_SOF_CNT1; // 0x060
    union CMN_SYSCFG_REG_PSRAMIO_CFG0               REG_PSRAMIO_CFG0; // 0x064
    union CMN_SYSCFG_REG_PSRAMIO_CFG1               REG_PSRAMIO_CFG1; // 0x068
    union CMN_SYSCFG_REG_PSRAMIO_CFG2               REG_PSRAMIO_CFG2; // 0x06C
    union CMN_SYSCFG_REG_PSRAMIO_CFG3               REG_PSRAMIO_CFG3; // 0x070
    union CMN_SYSCFG_REG_PSRAMIO_CFG4               REG_PSRAMIO_CFG4; // 0x074
    union CMN_SYSCFG_REG_PSRAMIO_CFG5               REG_PSRAMIO_CFG5; // 0x078
    union CMN_SYSCFG_REG_PSRAMIO_CFG6               REG_PSRAMIO_CFG6; // 0x07C
    union CMN_SYSCFG_REG_RTC_FORCE_WAKEUP           REG_RTC_FORCE_WAKEUP; // 0x080
    union CMN_SYSCFG_REG_N300_CORE1_RST_ADDR        REG_N300_CORE1_RST_ADDR; // 0x084
    union CMN_SYSCFG_REG_N300_CORE1_CTRL            REG_N300_CORE1_CTRL; // 0x088
    union CMN_SYSCFG_REG_N300_CORE0_RST_ADDR        REG_N300_CORE0_RST_ADDR; // 0x08C
    union CMN_SYSCFG_REG_N300_CORE0_CTRL            REG_N300_CORE0_CTRL; // 0x090
    union CMN_SYSCFG_REG_CORE1_WDT_FEED             REG_CORE1_WDT_FEED; // 0x094
    union CMN_SYSCFG_REG_CORE0_WDT_FEED             REG_CORE0_WDT_FEED; // 0x098
    union CMN_SYSCFG_REG_DBG_CFG                    REG_DBG_CFG; // 0x09C
    union CMN_SYSCFG_REG_DMA_HS                     REG_DMA_HS;  // 0x0A0
    union CMN_SYSCFG_REG_XO24M_OUT_READY            REG_XO24M_OUT_READY; // 0x0A4
    volatile uint32_t                               REG_RESV_0XA8_0XAC[2];
    union CMN_SYSCFG_REG_CORE0_CACHE_CNT_SOFT_CLR    REG_CORE0_CACHE_CNT_SOFT_CLR; // 0x0B0
    union CMN_SYSCFG_REG_CORE0_ICACHE_MISS_CNT      REG_CORE0_ICACHE_MISS_CNT; // 0x0B4
    union CMN_SYSCFG_REG_CORE0_ICACHE_HIT_MISS_CNT    REG_CORE0_ICACHE_HIT_MISS_CNT; // 0x0B8
    union CMN_SYSCFG_REG_CORE0_DCACHE_MISS_CNT      REG_CORE0_DCACHE_MISS_CNT; // 0x0BC
    union CMN_SYSCFG_REG_CORE0_DCACHE_HIT_MISS_CNT    REG_CORE0_DCACHE_HIT_MISS_CNT; // 0x0C0
    union CMN_SYSCFG_REG_CORE1_CACHE_CNT_SOFT_CLR    REG_CORE1_CACHE_CNT_SOFT_CLR; // 0x0C4
    union CMN_SYSCFG_REG_CORE1_ICACHE_MISS_CNT      REG_CORE1_ICACHE_MISS_CNT; // 0x0C8
    union CMN_SYSCFG_REG_CORE1_ICACHE_HIT_MISS_CNT    REG_CORE1_ICACHE_HIT_MISS_CNT; // 0x0CC
    union CMN_SYSCFG_REG_CORE1_DCACHE_MISS_CNT      REG_CORE1_DCACHE_MISS_CNT; // 0x0D0
    union CMN_SYSCFG_REG_CORE1_DCACHE_HIT_MISS_CNT    REG_CORE1_DCACHE_HIT_MISS_CNT; // 0x0D4
    union CMN_SYSCFG_REG_VCC_OK_IMR                 REG_VCC_OK_IMR; // 0x0D8
    union CMN_SYSCFG_REG_VCC_OK_IRSR                REG_VCC_OK_IRSR; // 0x0DC
    union CMN_SYSCFG_REG_VCC_OK_ISR                 REG_VCC_OK_ISR; // 0x0E0
    union CMN_SYSCFG_REG_ANA_RSV                    REG_ANA_RSV; // 0x0E4
    union CMN_SYSCFG_REG_ANA_RSV2                   REG_ANA_RSV2; // 0x0E8
    union CMN_SYSCFG_REG_CMN_DUMMY_RSVD             REG_CMN_DUMMY_RSVD; // 0x0EC
} CMN_SYSCFG_RegDef;


#endif // __CMN_SYSCFG_REGFILE_H__

