<dec f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.h' l='418' type='bool llvm::HexagonInstrInfo::isVecUsableNextPacket(const llvm::MachineInstr &amp; ProdMI, const llvm::MachineInstr &amp; ConsMI) const'/>
<def f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='2828' ll='2840' type='bool llvm::HexagonInstrInfo::isVecUsableNextPacket(const llvm::MachineInstr &amp; ProdMI, const llvm::MachineInstr &amp; ConsMI) const'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='2924' u='c' c='_ZNK4llvm16HexagonInstrInfo20addLatencyToScheduleERKNS_12MachineInstrES3_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='3060' u='c' c='_ZNK4llvm16HexagonInstrInfo13producesStallERKNS_12MachineInstrES3_'/>
