Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Fri Feb 15 22:34:07 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -file top_timing_synth.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: AudVid/i2s/I2S_WS_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/EnableDataRead_reg/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spi/DataClk_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spiInitClock/outputCLK_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spiWorkClock/outputCLK_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spi/dataClk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spiWorkClock/outputCLK_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ClockManager/I2SCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 235 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.686        0.000                      0                   79        0.131        0.000                      0                   79        3.000        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 35.431}     70.862          14.112          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                      5.686        0.000                      0                   75        0.131        0.000                      0                   75        3.000        0.000                       0                    50  
  clk_out1_clk_wiz_0       69.059        0.000                      0                    4        0.142        0.000                      0                    4       34.931        0.000                       0                     6  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        5.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.999ns (26.993%)  route 2.702ns (73.007%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 12.357 - 10.000 ) 
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, unplaced)         0.584     2.042    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     2.138 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=22, unplaced)        0.584     2.722    AudVid/i2s/squaregenerator/CLK
                         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.178 r  AudVid/i2s/squaregenerator/count_reg[9]/Q
                         net (fo=3, unplaced)         0.983     4.161    AudVid/i2s/squaregenerator/count_reg[9]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.456 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, unplaced)         0.419     4.875    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     4.999 f  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=3, unplaced)         0.467     5.466    AudVid/i2s/squaregenerator/data[15]_i_2_n_0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.590 r  AudVid/i2s/squaregenerator/count[0]_i_1__6/O
                         net (fo=18, unplaced)        0.833     6.423    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
                         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, unplaced)         0.439    11.827    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    11.918 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=22, unplaced)        0.439    12.357    AudVid/i2s/squaregenerator/CLK
                         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/C
                         clock pessimism              0.220    12.577    
                         clock uncertainty           -0.035    12.542    
                         FDRE (Setup_fdre_C_R)       -0.433    12.109    AudVid/i2s/squaregenerator/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  5.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, unplaced)         0.114     0.340    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.366 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=22, unplaced)        0.114     0.480    AudVid/i2s/squaregenerator/CLK
                         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.621 f  AudVid/i2s/squaregenerator/count_reg[0]/Q
                         net (fo=1, unplaced)         0.125     0.747    AudVid/i2s/squaregenerator/count_reg_n_0_[0]
                         LUT1 (Prop_lut1_I0_O)        0.045     0.792 r  AudVid/i2s/squaregenerator/count[0]_i_3/O
                         net (fo=1, unplaced)         0.000     0.792    AudVid/i2s/squaregenerator/count[0]_i_3_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.862 r  AudVid/i2s/squaregenerator/count_reg[0]_i_2/O[0]
                         net (fo=1, unplaced)         0.000     0.862    AudVid/i2s/squaregenerator/count_reg[0]_i_2_n_7
                         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, unplaced)         0.259     0.673    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     0.702 r  ClockManager/Clk_wiz/CLK_BUFG/O
                         net (fo=22, unplaced)        0.259     0.961    AudVid/i2s/squaregenerator/CLK
                         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/C
                         clock pessimism             -0.336     0.625    
                         FDRE (Hold_fdre_C_D)         0.105     0.730    AudVid/i2s/squaregenerator/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845                ClockManager/Clk_wiz/CLK_BUFG/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       69.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.059ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.777ns (50.389%)  route 0.765ns (49.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 68.601 - 70.862 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, unplaced)         0.584     2.042    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=4, unplaced)         0.584    -1.586    ClockManager/clk_out1
                         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  ClockManager/counter_reg[0]/Q
                         net (fo=4, unplaced)         0.765    -0.365    ClockManager/counter[0]
                         LUT3 (Prop_lut3_I0_O)        0.321    -0.044 r  ClockManager/counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.044    ClockManager/counter[2]_i_1_n_0
                         FDRE                                         r  ClockManager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, unplaced)         0.439    72.689    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    67.311 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    68.071    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    68.162 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=4, unplaced)         0.439    68.601    ClockManager/clk_out1
                         FDRE                                         r  ClockManager/counter_reg[2]/C
                         clock pessimism              0.530    69.131    
                         clock uncertainty           -0.145    68.986    
                         FDRE (Setup_fdre_C_D)        0.029    69.015    ClockManager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         69.015    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                 69.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/I2SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, unplaced)         0.114     0.340    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=4, unplaced)         0.114    -0.959    ClockManager/clk_out1
                         FDRE                                         r  ClockManager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  ClockManager/counter_reg[1]/Q
                         net (fo=3, unplaced)         0.139    -0.679    ClockManager/counter[1]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.581 r  ClockManager/I2SCLK_i_1/O
                         net (fo=1, unplaced)         0.000    -0.581    ClockManager/I2SCLK_i_1_n_0
                         FDRE                                         r  ClockManager/I2SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=2, unplaced)         0.259     0.673    ClockManager/Clk_wiz/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=4, unplaced)         0.259    -1.094    ClockManager/clk_out1
                         FDRE                                         r  ClockManager/I2SCLK_reg/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    ClockManager/I2SCLK_reg
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 35.431 }
Period(ns):         70.862
Sources:            { ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            2.155         70.862      68.706               ClockManager/Clk_wiz/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       70.862      142.498              ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931               ClockManager/I2SCLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931               ClockManager/I2SCLK_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845               ClockManager/Clk_wiz/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000               ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBIN



