{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545057607497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545057607505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 17 15:40:07 2018 " "Processing started: Mon Dec 17 15:40:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545057607505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057607505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_System -c MIPS_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_System -c MIPS_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057607505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545057608324 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545057608324 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator MIPSMultiCycle.vhd(52) " "VHDL syntax error at MIPSMultiCycle.vhd(52) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "MIPSMultiCycle.vhd" "" { Text "C:/AC1/multicycle/MIPSMultiCycle.vhd" 52 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623242 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator MIPSMultiCycle.vhd(53) " "VHDL syntax error at MIPSMultiCycle.vhd(53) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "MIPSMultiCycle.vhd" "" { Text "C:/AC1/multicycle/MIPSMultiCycle.vhd" 53 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623242 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator MIPSMultiCycle.vhd(54) " "VHDL syntax error at MIPSMultiCycle.vhd(54) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "MIPSMultiCycle.vhd" "" { Text "C:/AC1/multicycle/MIPSMultiCycle.vhd" 54 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623242 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator MIPSMultiCycle.vhd(55) " "VHDL syntax error at MIPSMultiCycle.vhd(55) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "MIPSMultiCycle.vhd" "" { Text "C:/AC1/multicycle/MIPSMultiCycle.vhd" 55 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623242 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator MIPSMultiCycle.vhd(56) " "VHDL syntax error at MIPSMultiCycle.vhd(56) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "MIPSMultiCycle.vhd" "" { Text "C:/AC1/multicycle/MIPSMultiCycle.vhd" 56 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623242 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator MIPSMultiCycle.vhd(57) " "VHDL syntax error at MIPSMultiCycle.vhd(57) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "MIPSMultiCycle.vhd" "" { Text "C:/AC1/multicycle/MIPSMultiCycle.vhd" 57 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623243 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator MIPSMultiCycle.vhd(58) " "VHDL syntax error at MIPSMultiCycle.vhd(58) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "MIPSMultiCycle.vhd" "" { Text "C:/AC1/multicycle/MIPSMultiCycle.vhd" 58 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623243 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator MIPSMultiCycle.vhd(59) " "VHDL syntax error at MIPSMultiCycle.vhd(59) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "MIPSMultiCycle.vhd" "" { Text "C:/AC1/multicycle/MIPSMultiCycle.vhd" 59 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623243 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator MIPSMultiCycle.vhd(60) " "VHDL syntax error at MIPSMultiCycle.vhd(60) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "MIPSMultiCycle.vhd" "" { Text "C:/AC1/multicycle/MIPSMultiCycle.vhd" 60 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623243 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator MIPSMultiCycle.vhd(61) " "VHDL syntax error at MIPSMultiCycle.vhd(61) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "MIPSMultiCycle.vhd" "" { Text "C:/AC1/multicycle/MIPSMultiCycle.vhd" 61 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623243 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator MIPSMultiCycle.vhd(65) " "VHDL syntax error at MIPSMultiCycle.vhd(65) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "MIPSMultiCycle.vhd" "" { Text "C:/AC1/multicycle/MIPSMultiCycle.vhd" 65 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623243 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator MIPSMultiCycle.vhd(66) " "VHDL syntax error at MIPSMultiCycle.vhd(66) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "MIPSMultiCycle.vhd" "" { Text "C:/AC1/multicycle/MIPSMultiCycle.vhd" 66 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623243 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator MIPSMultiCycle.vhd(67) " "VHDL syntax error at MIPSMultiCycle.vhd(67) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "MIPSMultiCycle.vhd" "" { Text "C:/AC1/multicycle/MIPSMultiCycle.vhd" 67 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623243 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator MIPSMultiCycle.vhd(68) " "VHDL syntax error at MIPSMultiCycle.vhd(68) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "MIPSMultiCycle.vhd" "" { Text "C:/AC1/multicycle/MIPSMultiCycle.vhd" 68 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623243 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator MIPSMultiCycle.vhd(73) " "VHDL syntax error at MIPSMultiCycle.vhd(73) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "MIPSMultiCycle.vhd" "" { Text "C:/AC1/multicycle/MIPSMultiCycle.vhd" 73 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623243 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator MIPSMultiCycle.vhd(74) " "VHDL syntax error at MIPSMultiCycle.vhd(74) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "MIPSMultiCycle.vhd" "" { Text "C:/AC1/multicycle/MIPSMultiCycle.vhd" 74 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623243 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator MIPSMultiCycle.vhd(76) " "VHDL syntax error at MIPSMultiCycle.vhd(76) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "MIPSMultiCycle.vhd" "" { Text "C:/AC1/multicycle/MIPSMultiCycle.vhd" 76 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623243 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator MIPSMultiCycle.vhd(80) " "VHDL syntax error at MIPSMultiCycle.vhd(80) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "MIPSMultiCycle.vhd" "" { Text "C:/AC1/multicycle/MIPSMultiCycle.vhd" 80 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623243 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator MIPSMultiCycle.vhd(83) " "VHDL syntax error at MIPSMultiCycle.vhd(83) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "MIPSMultiCycle.vhd" "" { Text "C:/AC1/multicycle/MIPSMultiCycle.vhd" 83 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipsmulticycle.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mipsmulticycle.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623245 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \")\", or \",\" MIPS_System.vhd(48) " "VHDL syntax error at MIPS_System.vhd(48) near text \"=>\";  expecting \")\", or \",\"" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/multicycle/MIPS_System.vhd" 48 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_system.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mips_system.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceandclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceandclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceAndClock-Behavioral " "Found design unit 1: DebounceAndClock-Behavioral" {  } { { "DebounceAndClock.vhd" "" { Text "C:/AC1/multicycle/DebounceAndClock.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545057623258 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceAndClock " "Found entity 1: DebounceAndClock" {  } { { "DebounceAndClock.vhd" "" { Text "C:/AC1/multicycle/DebounceAndClock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545057623258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/multicycle/ControlUnit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545057623264 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/multicycle/ControlUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545057623264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcupdate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcupdate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCupdate-Behavioral " "Found design unit 1: PCupdate-Behavioral" {  } { { "PCupdate.vhd" "" { Text "C:/AC1/multicycle/PCupdate.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545057623271 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCupdate " "Found entity 1: PCupdate" {  } { { "PCupdate.vhd" "" { Text "C:/AC1/multicycle/PCupdate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545057623271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux41_N-Behavioral " "Found design unit 1: Mux41_N-Behavioral" {  } { { "Mux41_N.vhd" "" { Text "C:/AC1/multicycle/Mux41_N.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545057623276 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux41_N " "Found entity 1: Mux41_N" {  } { { "Mux41_N.vhd" "" { Text "C:/AC1/multicycle/Mux41_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545057623276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshifter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leftshifter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShifter2-Behavioral " "Found design unit 1: LeftShifter2-Behavioral" {  } { { "LeftShifter2.vhd" "" { Text "C:/AC1/multicycle/LeftShifter2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545057623282 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShifter2 " "Found entity 1: LeftShifter2" {  } { { "LeftShifter2.vhd" "" { Text "C:/AC1/multicycle/LeftShifter2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545057623282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_N-Behavioral " "Found design unit 1: Register_N-Behavioral" {  } { { "Register_N.vhd" "" { Text "C:/AC1/multicycle/Register_N.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545057623288 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_N " "Found entity 1: Register_N" {  } { { "Register_N.vhd" "" { Text "C:/AC1/multicycle/Register_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545057623288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behavioral " "Found design unit 1: RAM-Behavioral" {  } { { "RAM.vhd" "" { Text "C:/AC1/multicycle/RAM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545057623294 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/AC1/multicycle/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545057623294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623294 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545057623549 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 17 15:40:23 2018 " "Processing ended: Mon Dec 17 15:40:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545057623549 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545057623549 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545057623549 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545057623549 ""}
