Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Wed May 22 18:15:01 2024
| Host         : HP running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seven_segment_display_timing_summary_routed.rpt -pb seven_segment_display_timing_summary_routed.pb -rpx seven_segment_display_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_segment_display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     40          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               13          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (66)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (90)
5. checking no_input_delay (5)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (66)
-------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: comp1/temp1_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: comp2/temp2_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: comp3/temp_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: comp3/temp_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (90)
-------------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.287        0.000                      0                  130        0.101        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.287        0.000                      0                  130        0.101        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 comp1/counter1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.704ns (16.568%)  route 3.545ns (83.432%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    comp1/CLK
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  comp1/counter1_reg[30]/Q
                         net (fo=2, routed)           0.881     6.411    comp1/counter1[30]
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.535 r  comp1/counter1[31]_i_7/O
                         net (fo=1, routed)           1.108     7.642    comp1/counter1[31]_i_7_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.766 r  comp1/counter1[31]_i_1/O
                         net (fo=33, routed)          1.556     9.323    comp1/temp1
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    comp1/CLK
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[29]/C
                         clock pessimism              0.298    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X35Y51         FDRE (Setup_fdre_C_R)       -0.429    14.610    comp1/counter1_reg[29]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 comp1/counter1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.704ns (16.568%)  route 3.545ns (83.432%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    comp1/CLK
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  comp1/counter1_reg[30]/Q
                         net (fo=2, routed)           0.881     6.411    comp1/counter1[30]
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.535 r  comp1/counter1[31]_i_7/O
                         net (fo=1, routed)           1.108     7.642    comp1/counter1[31]_i_7_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.766 r  comp1/counter1[31]_i_1/O
                         net (fo=33, routed)          1.556     9.323    comp1/temp1
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    comp1/CLK
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[30]/C
                         clock pessimism              0.298    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X35Y51         FDRE (Setup_fdre_C_R)       -0.429    14.610    comp1/counter1_reg[30]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 comp1/counter1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.704ns (16.568%)  route 3.545ns (83.432%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    comp1/CLK
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  comp1/counter1_reg[30]/Q
                         net (fo=2, routed)           0.881     6.411    comp1/counter1[30]
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.535 r  comp1/counter1[31]_i_7/O
                         net (fo=1, routed)           1.108     7.642    comp1/counter1[31]_i_7_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.766 r  comp1/counter1[31]_i_1/O
                         net (fo=33, routed)          1.556     9.323    comp1/temp1
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    comp1/CLK
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[31]/C
                         clock pessimism              0.298    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X35Y51         FDRE (Setup_fdre_C_R)       -0.429    14.610    comp1/counter1_reg[31]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 comp1/counter1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.704ns (17.189%)  route 3.392ns (82.811%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    comp1/CLK
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  comp1/counter1_reg[30]/Q
                         net (fo=2, routed)           0.881     6.411    comp1/counter1[30]
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.535 r  comp1/counter1[31]_i_7/O
                         net (fo=1, routed)           1.108     7.642    comp1/counter1[31]_i_7_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.766 r  comp1/counter1[31]_i_1/O
                         net (fo=33, routed)          1.403     9.170    comp1/temp1
    SLICE_X35Y49         FDRE                                         r  comp1/counter1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    comp1/CLK
    SLICE_X35Y49         FDRE                                         r  comp1/counter1_reg[21]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.502    comp1/counter1_reg[21]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 comp1/counter1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.704ns (17.189%)  route 3.392ns (82.811%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    comp1/CLK
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  comp1/counter1_reg[30]/Q
                         net (fo=2, routed)           0.881     6.411    comp1/counter1[30]
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.535 r  comp1/counter1[31]_i_7/O
                         net (fo=1, routed)           1.108     7.642    comp1/counter1[31]_i_7_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.766 r  comp1/counter1[31]_i_1/O
                         net (fo=33, routed)          1.403     9.170    comp1/temp1
    SLICE_X35Y49         FDRE                                         r  comp1/counter1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    comp1/CLK
    SLICE_X35Y49         FDRE                                         r  comp1/counter1_reg[22]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.502    comp1/counter1_reg[22]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 comp1/counter1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.704ns (17.189%)  route 3.392ns (82.811%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    comp1/CLK
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  comp1/counter1_reg[30]/Q
                         net (fo=2, routed)           0.881     6.411    comp1/counter1[30]
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.535 r  comp1/counter1[31]_i_7/O
                         net (fo=1, routed)           1.108     7.642    comp1/counter1[31]_i_7_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.766 r  comp1/counter1[31]_i_1/O
                         net (fo=33, routed)          1.403     9.170    comp1/temp1
    SLICE_X35Y49         FDRE                                         r  comp1/counter1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    comp1/CLK
    SLICE_X35Y49         FDRE                                         r  comp1/counter1_reg[23]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.502    comp1/counter1_reg[23]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 comp1/counter1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.704ns (17.189%)  route 3.392ns (82.811%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    comp1/CLK
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  comp1/counter1_reg[30]/Q
                         net (fo=2, routed)           0.881     6.411    comp1/counter1[30]
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.535 r  comp1/counter1[31]_i_7/O
                         net (fo=1, routed)           1.108     7.642    comp1/counter1[31]_i_7_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.766 r  comp1/counter1[31]_i_1/O
                         net (fo=33, routed)          1.403     9.170    comp1/temp1
    SLICE_X35Y49         FDRE                                         r  comp1/counter1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    comp1/CLK
    SLICE_X35Y49         FDRE                                         r  comp1/counter1_reg[24]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.502    comp1/counter1_reg[24]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 comp1/counter1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.704ns (17.141%)  route 3.403ns (82.859%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    comp1/CLK
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  comp1/counter1_reg[30]/Q
                         net (fo=2, routed)           0.881     6.411    comp1/counter1[30]
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.535 r  comp1/counter1[31]_i_7/O
                         net (fo=1, routed)           1.108     7.642    comp1/counter1[31]_i_7_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.766 r  comp1/counter1[31]_i_1/O
                         net (fo=33, routed)          1.415     9.181    comp1/temp1
    SLICE_X35Y50         FDRE                                         r  comp1/counter1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    comp1/CLK
    SLICE_X35Y50         FDRE                                         r  comp1/counter1_reg[25]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.585    comp1/counter1_reg[25]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 comp1/counter1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.704ns (17.141%)  route 3.403ns (82.859%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    comp1/CLK
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  comp1/counter1_reg[30]/Q
                         net (fo=2, routed)           0.881     6.411    comp1/counter1[30]
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.535 r  comp1/counter1[31]_i_7/O
                         net (fo=1, routed)           1.108     7.642    comp1/counter1[31]_i_7_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.766 r  comp1/counter1[31]_i_1/O
                         net (fo=33, routed)          1.415     9.181    comp1/temp1
    SLICE_X35Y50         FDRE                                         r  comp1/counter1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    comp1/CLK
    SLICE_X35Y50         FDRE                                         r  comp1/counter1_reg[26]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.585    comp1/counter1_reg[26]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 comp1/counter1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.704ns (17.141%)  route 3.403ns (82.859%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    comp1/CLK
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  comp1/counter1_reg[30]/Q
                         net (fo=2, routed)           0.881     6.411    comp1/counter1[30]
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.535 r  comp1/counter1[31]_i_7/O
                         net (fo=1, routed)           1.108     7.642    comp1/counter1[31]_i_7_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.766 r  comp1/counter1[31]_i_1/O
                         net (fo=33, routed)          1.415     9.181    comp1/temp1
    SLICE_X35Y50         FDRE                                         r  comp1/counter1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    comp1/CLK
    SLICE_X35Y50         FDRE                                         r  comp1/counter1_reg[27]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.585    comp1/counter1_reg[27]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  5.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 comp1/counter1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    comp1/CLK
    SLICE_X35Y49         FDRE                                         r  comp1/counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  comp1/counter1_reg[24]/Q
                         net (fo=2, routed)           0.117     1.704    comp1/counter1[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  comp1/counter10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.865    comp1/counter10_carry__4_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.919 r  comp1/counter10_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.919    comp1/p_1_in[25]
    SLICE_X35Y50         FDRE                                         r  comp1/counter1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.957    comp1/CLK
    SLICE_X35Y50         FDRE                                         r  comp1/counter1_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    comp1/counter1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 comp1/counter1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    comp1/CLK
    SLICE_X35Y49         FDRE                                         r  comp1/counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  comp1/counter1_reg[24]/Q
                         net (fo=2, routed)           0.117     1.704    comp1/counter1[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  comp1/counter10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.865    comp1/counter10_carry__4_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.930 r  comp1/counter10_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.930    comp1/p_1_in[27]
    SLICE_X35Y50         FDRE                                         r  comp1/counter1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.957    comp1/CLK
    SLICE_X35Y50         FDRE                                         r  comp1/counter1_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    comp1/counter1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 comp1/counter1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    comp1/CLK
    SLICE_X35Y49         FDRE                                         r  comp1/counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  comp1/counter1_reg[24]/Q
                         net (fo=2, routed)           0.117     1.704    comp1/counter1[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  comp1/counter10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.865    comp1/counter10_carry__4_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.955 r  comp1/counter10_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.955    comp1/p_1_in[26]
    SLICE_X35Y50         FDRE                                         r  comp1/counter1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.957    comp1/CLK
    SLICE_X35Y50         FDRE                                         r  comp1/counter1_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    comp1/counter1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 comp1/counter1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    comp1/CLK
    SLICE_X35Y49         FDRE                                         r  comp1/counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  comp1/counter1_reg[24]/Q
                         net (fo=2, routed)           0.117     1.704    comp1/counter1[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  comp1/counter10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.865    comp1/counter10_carry__4_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.955 r  comp1/counter10_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.955    comp1/p_1_in[28]
    SLICE_X35Y50         FDRE                                         r  comp1/counter1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.957    comp1/CLK
    SLICE_X35Y50         FDRE                                         r  comp1/counter1_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    comp1/counter1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 comp1/counter1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    comp1/CLK
    SLICE_X35Y49         FDRE                                         r  comp1/counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  comp1/counter1_reg[24]/Q
                         net (fo=2, routed)           0.117     1.704    comp1/counter1[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  comp1/counter10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.865    comp1/counter10_carry__4_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.904 r  comp1/counter10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.904    comp1/counter10_carry__5_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.958 r  comp1/counter10_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.958    comp1/p_1_in[29]
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.957    comp1/CLK
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    comp1/counter1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 comp1/counter1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    comp1/CLK
    SLICE_X35Y49         FDRE                                         r  comp1/counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  comp1/counter1_reg[24]/Q
                         net (fo=2, routed)           0.117     1.704    comp1/counter1[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  comp1/counter10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.865    comp1/counter10_carry__4_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.904 r  comp1/counter10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.904    comp1/counter10_carry__5_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.969 r  comp1/counter10_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.969    comp1/p_1_in[31]
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.957    comp1/CLK
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    comp1/counter1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 comp1/counter1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    comp1/CLK
    SLICE_X35Y49         FDRE                                         r  comp1/counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  comp1/counter1_reg[24]/Q
                         net (fo=2, routed)           0.117     1.704    comp1/counter1[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  comp1/counter10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.865    comp1/counter10_carry__4_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.904 r  comp1/counter10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.904    comp1/counter10_carry__5_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.994 r  comp1/counter10_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.994    comp1/p_1_in[30]
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.957    comp1/CLK
    SLICE_X35Y51         FDRE                                         r  comp1/counter1_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    comp1/counter1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 comp1/counter1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    comp1/CLK
    SLICE_X35Y46         FDRE                                         r  comp1/counter1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  comp1/counter1_reg[12]/Q
                         net (fo=2, routed)           0.117     1.703    comp1/counter1[12]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  comp1/counter10_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.811    comp1/p_1_in[12]
    SLICE_X35Y46         FDRE                                         r  comp1/counter1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    comp1/CLK
    SLICE_X35Y46         FDRE                                         r  comp1/counter1_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    comp1/counter1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 comp1/counter1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    comp1/CLK
    SLICE_X35Y47         FDRE                                         r  comp1/counter1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  comp1/counter1_reg[16]/Q
                         net (fo=2, routed)           0.117     1.704    comp1/counter1[16]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  comp1/counter10_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.812    comp1/p_1_in[16]
    SLICE_X35Y47         FDRE                                         r  comp1/counter1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    comp1/CLK
    SLICE_X35Y47         FDRE                                         r  comp1/counter1_reg[16]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    comp1/counter1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 comp1/counter1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/counter1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    comp1/CLK
    SLICE_X35Y49         FDRE                                         r  comp1/counter1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  comp1/counter1_reg[24]/Q
                         net (fo=2, routed)           0.117     1.704    comp1/counter1[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  comp1/counter10_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.812    comp1/p_1_in[24]
    SLICE_X35Y49         FDRE                                         r  comp1/counter1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    comp1/CLK
    SLICE_X35Y49         FDRE                                         r  comp1/counter1_reg[24]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.105     1.551    comp1/counter1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { C }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  C_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   comp1/counter1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   comp1/counter1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   comp1/counter1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   comp1/counter1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   comp1/counter1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   comp1/counter1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   comp1/counter1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   comp1/counter1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   comp1/counter1_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   comp1/counter1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   comp1/counter1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   comp1/counter1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   comp1/counter1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   comp1/counter1_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   comp1/counter1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   comp1/counter1_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   comp1/counter1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   comp1/counter1_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   comp1/counter1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   comp1/counter1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   comp1/counter1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   comp1/counter1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   comp1/counter1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   comp1/counter1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   comp1/counter1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   comp1/counter1_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   comp1/counter1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   comp1/counter1_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   comp1/counter1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp6/temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.405ns  (logic 17.682ns (31.348%)  route 38.723ns (68.652%))
  Logic Levels:           65  (CARRY4=37 FDCE=1 LUT1=1 LUT2=1 LUT3=6 LUT4=6 LUT5=4 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          2.756     3.212    comp4/seconds_reg[0]
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.150     3.362 r  comp4/temp_reg[6]_i_606/O
                         net (fo=1, routed)           0.625     3.987    comp4/temp_reg[6]_i_606_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797     4.784 r  comp4/temp_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000     4.784    comp4/temp_reg[6]_i_348_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.901 r  comp4/temp_reg[6]_i_596/CO[3]
                         net (fo=1, routed)           0.000     4.901    comp4/temp_reg[6]_i_596_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.018 r  comp4/temp_reg[6]_i_595/CO[3]
                         net (fo=1, routed)           0.000     5.018    comp4/temp_reg[6]_i_595_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.135 r  comp4/temp_reg[6]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     5.135    comp4/temp_reg[6]_i_1135_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.252 r  comp4/temp_reg[6]_i_1134/CO[3]
                         net (fo=1, routed)           0.000     5.252    comp4/temp_reg[6]_i_1134_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.471 f  comp4/temp_reg[6]_i_805/O[0]
                         net (fo=9, routed)           1.529     7.000    comp4/int_bin[0]8[21]
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.321     7.321 f  comp4/temp_reg[6]_i_1141/O
                         net (fo=21, routed)          2.817    10.138    comp4/temp_reg[6]_i_1141_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.328    10.466 r  comp4/temp_reg[6]_i_1335/O
                         net (fo=4, routed)           1.072    11.538    comp4/temp_reg[6]_i_1335_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.662 r  comp4/temp_reg[6]_i_1339/O
                         net (fo=1, routed)           0.000    11.662    comp4/temp_reg[6]_i_1339_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.042 r  comp4/temp_reg[6]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    12.042    comp4/temp_reg[6]_i_1106_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.159 r  comp4/temp_reg[6]_i_747/CO[3]
                         net (fo=1, routed)           0.000    12.159    comp4/temp_reg[6]_i_747_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.276 r  comp4/temp_reg[6]_i_539/CO[3]
                         net (fo=1, routed)           0.000    12.276    comp4/temp_reg[6]_i_539_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.393 f  comp4/temp_reg[6]_i_537/CO[3]
                         net (fo=30, routed)          1.893    14.287    comp4/temp_reg[6]_i_537_n_0
    SLICE_X42Y88         LUT3 (Prop_lut3_I1_O)        0.157    14.444 r  comp4/temp_reg[6]_i_970/O
                         net (fo=2, routed)           0.768    15.211    comp4/temp_reg[6]_i_970_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    15.992 r  comp4/temp_reg[6]_i_634/CO[3]
                         net (fo=1, routed)           0.000    15.992    comp4/temp_reg[6]_i_634_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.211 r  comp4/temp_reg[6]_i_419/O[0]
                         net (fo=11, routed)          1.159    17.370    comp4/temp_reg[6]_i_419_n_7
    SLICE_X38Y89         LUT3 (Prop_lut3_I2_O)        0.324    17.694 r  comp4/temp_reg[6]_i_1576/O
                         net (fo=2, routed)           0.822    18.517    comp4/temp_reg[6]_i_1576_n_0
    SLICE_X38Y89         LUT4 (Prop_lut4_I3_O)        0.331    18.848 r  comp4/temp_reg[6]_i_1580/O
                         net (fo=1, routed)           0.000    18.848    comp4/temp_reg[6]_i_1580_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.224 r  comp4/temp_reg[6]_i_1377/CO[3]
                         net (fo=1, routed)           0.000    19.224    comp4/temp_reg[6]_i_1377_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.547 r  comp4/temp_reg[6]_i_1168/O[1]
                         net (fo=3, routed)           0.810    20.357    comp4/temp_reg[6]_i_1168_n_6
    SLICE_X39Y88         LUT4 (Prop_lut4_I0_O)        0.334    20.691 r  comp4/temp_reg[6]_i_1370/O
                         net (fo=1, routed)           0.532    21.223    comp4/temp_reg[6]_i_1370_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    21.823 r  comp4/temp_reg[6]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    21.823    comp4/temp_reg[6]_i_1155_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.937 r  comp4/temp_reg[6]_i_796/CO[3]
                         net (fo=1, routed)           0.000    21.937    comp4/temp_reg[6]_i_796_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.051 r  comp4/temp_reg[6]_i_542/CO[3]
                         net (fo=1, routed)           0.000    22.051    comp4/temp_reg[6]_i_542_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.208 r  comp4/temp_reg[6]_i_281/CO[1]
                         net (fo=1, routed)           0.805    23.013    comp4/temp_reg[6]_i_281_n_2
    SLICE_X41Y92         LUT5 (Prop_lut5_I0_O)        0.329    23.342 r  comp4/temp_reg[6]_i_137/O
                         net (fo=67, routed)          2.589    25.932    comp4/temp_reg[6]_i_137_n_0
    SLICE_X59Y88         LUT3 (Prop_lut3_I1_O)        0.124    26.056 r  comp4/temp_reg[6]_i_141/O
                         net (fo=73, routed)          0.495    26.551    comp4/temp_reg[6]_i_265_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.131 r  comp4/temp_reg[6]_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.131    comp4/temp_reg[6]_i_270_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.465 f  comp4/temp_reg[6]_i_413/O[1]
                         net (fo=2, routed)           0.815    28.280    comp4/int_bin[0]5[6]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.303    28.583 r  comp4/temp_reg[6]_i_1236/O
                         net (fo=1, routed)           0.000    28.583    comp4/temp_reg[6]_i_1236_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.116 r  comp4/temp_reg[6]_i_926/CO[3]
                         net (fo=1, routed)           0.000    29.116    comp4/temp_reg[6]_i_926_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.233 r  comp4/temp_reg[6]_i_952/CO[3]
                         net (fo=1, routed)           0.000    29.233    comp4/temp_reg[6]_i_952_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.350 r  comp4/temp_reg[6]_i_654/CO[3]
                         net (fo=1, routed)           0.000    29.350    comp4/temp_reg[6]_i_654_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.589 r  comp4/temp_reg[6]_i_438/O[2]
                         net (fo=4, routed)           1.021    30.610    comp4/temp_reg[6]_i_438_n_5
    SLICE_X63Y95         LUT4 (Prop_lut4_I0_O)        0.301    30.911 f  comp4/temp_reg[6]_i_624/O
                         net (fo=32, routed)          2.956    33.867    comp4/temp_reg[6]_i_624_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.124    33.991 r  comp4/temp_reg[6]_i_940/O
                         net (fo=6, routed)           1.139    35.131    comp4/temp_reg[6]_i_940_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.124    35.255 r  comp4/temp_reg[6]_i_944/O
                         net (fo=1, routed)           0.000    35.255    comp4/temp_reg[6]_i_944_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.768 r  comp4/temp_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    35.768    comp4/temp_reg[6]_i_614_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.885 r  comp4/temp_reg[6]_i_612/CO[3]
                         net (fo=1, routed)           0.000    35.885    comp4/temp_reg[6]_i_612_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.104 r  comp4/temp_reg[6]_i_628/O[0]
                         net (fo=2, routed)           1.186    37.290    comp4/temp_reg[6]_i_628_n_7
    SLICE_X55Y100        LUT3 (Prop_lut3_I2_O)        0.323    37.613 r  comp4/temp_reg[6]_i_407/O
                         net (fo=2, routed)           1.048    38.661    comp4/temp_reg[6]_i_407_n_0
    SLICE_X55Y100        LUT4 (Prop_lut4_I3_O)        0.326    38.987 r  comp4/temp_reg[6]_i_411/O
                         net (fo=1, routed)           0.000    38.987    comp4/temp_reg[6]_i_411_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.537 r  comp4/temp_reg[6]_i_208/CO[3]
                         net (fo=1, routed)           0.000    39.537    comp4/temp_reg[6]_i_208_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.651 r  comp4/temp_reg[6]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    39.651    comp4/temp_reg[6]_i_1492_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.985 r  comp4/temp_reg[6]_i_1277/O[1]
                         net (fo=4, routed)           1.462    41.446    comp4/temp_reg[6]_i_1277_n_6
    SLICE_X59Y99         LUT3 (Prop_lut3_I2_O)        0.303    41.749 r  comp4/temp_reg[6]_i_1281/O
                         net (fo=1, routed)           0.806    42.556    comp4/temp_reg[6]_i_1281_n_0
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124    42.680 r  comp4/temp_reg[6]_i_1011/O
                         net (fo=2, routed)           1.102    43.782    comp4/temp_reg[6]_i_1011_n_0
    SLICE_X56Y99         LUT6 (Prop_lut6_I0_O)        0.124    43.906 r  comp4/temp_reg[6]_i_1015/O
                         net (fo=1, routed)           0.000    43.906    comp4/temp_reg[6]_i_1015_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    44.450 r  comp4/temp_reg[6]_i_664/O[2]
                         net (fo=3, routed)           1.290    45.739    comp4/temp_reg[6]_i_664_n_5
    SLICE_X57Y100        LUT2 (Prop_lut2_I0_O)        0.301    46.040 r  comp4/temp_reg[6]_i_1004/O
                         net (fo=1, routed)           0.000    46.040    comp4/temp_reg[6]_i_1004_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.438 r  comp4/temp_reg[6]_i_659/CO[3]
                         net (fo=1, routed)           0.000    46.438    comp4/temp_reg[6]_i_659_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.552 r  comp4/temp_reg[6]_i_443/CO[3]
                         net (fo=1, routed)           0.000    46.552    comp4/temp_reg[6]_i_443_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.666 r  comp4/temp_reg[6]_i_234/CO[3]
                         net (fo=1, routed)           0.000    46.666    comp4/temp_reg[6]_i_234_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.888 r  comp4/temp_reg[6]_i_120/O[0]
                         net (fo=3, routed)           0.888    47.777    comp4/temp_reg[6]_i_120_n_7
    SLICE_X56Y103        LUT4 (Prop_lut4_I0_O)        0.299    48.076 r  comp4/temp_reg[6]_i_223/O
                         net (fo=1, routed)           0.624    48.700    comp4/temp_reg[6]_i_223_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    49.220 r  comp4/temp_reg[6]_i_114/CO[3]
                         net (fo=1, routed)           0.000    49.220    comp4/temp_reg[6]_i_114_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.474 r  comp4/temp_reg[6]_i_40/CO[0]
                         net (fo=5, routed)           1.666    51.140    comp4/temp_reg[6]_i_40_n_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I1_O)        0.367    51.507 f  comp4/temp_reg[6]_i_12/O
                         net (fo=10, routed)          0.834    52.341    comp4/digit6[0]
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.124    52.465 r  comp4/temp_reg[6]_i_44/O
                         net (fo=1, routed)           0.280    52.744    comp4/temp_reg[6]_i_44_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I4_O)        0.124    52.868 f  comp4/temp_reg[6]_i_13/O
                         net (fo=9, routed)           0.185    53.053    comp4/digit6[3]
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124    53.177 r  comp4/temp_reg[6]_i_10/O
                         net (fo=7, routed)           0.981    54.159    comp4/digit6[1]
    SLICE_X62Y92         LUT4 (Prop_lut4_I0_O)        0.154    54.313 r  comp4/temp_reg[6]_i_4/O
                         net (fo=1, routed)           1.285    55.598    comp4/temp_reg[6]_i_4_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I3_O)        0.327    55.925 r  comp4/temp_reg[6]_i_1/O
                         net (fo=1, routed)           0.480    56.405    comp6/D[6]
    SLICE_X64Y87         LDCE                                         r  comp6/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp6/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.039ns  (logic 17.325ns (30.916%)  route 38.714ns (69.084%))
  Logic Levels:           64  (CARRY4=37 FDCE=1 LUT1=1 LUT2=1 LUT3=6 LUT4=6 LUT5=4 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          2.756     3.212    comp4/seconds_reg[0]
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.150     3.362 r  comp4/temp_reg[6]_i_606/O
                         net (fo=1, routed)           0.625     3.987    comp4/temp_reg[6]_i_606_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797     4.784 r  comp4/temp_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000     4.784    comp4/temp_reg[6]_i_348_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.901 r  comp4/temp_reg[6]_i_596/CO[3]
                         net (fo=1, routed)           0.000     4.901    comp4/temp_reg[6]_i_596_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.018 r  comp4/temp_reg[6]_i_595/CO[3]
                         net (fo=1, routed)           0.000     5.018    comp4/temp_reg[6]_i_595_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.135 r  comp4/temp_reg[6]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     5.135    comp4/temp_reg[6]_i_1135_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.252 r  comp4/temp_reg[6]_i_1134/CO[3]
                         net (fo=1, routed)           0.000     5.252    comp4/temp_reg[6]_i_1134_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.471 f  comp4/temp_reg[6]_i_805/O[0]
                         net (fo=9, routed)           1.529     7.000    comp4/int_bin[0]8[21]
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.321     7.321 f  comp4/temp_reg[6]_i_1141/O
                         net (fo=21, routed)          2.817    10.138    comp4/temp_reg[6]_i_1141_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.328    10.466 r  comp4/temp_reg[6]_i_1335/O
                         net (fo=4, routed)           1.072    11.538    comp4/temp_reg[6]_i_1335_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.662 r  comp4/temp_reg[6]_i_1339/O
                         net (fo=1, routed)           0.000    11.662    comp4/temp_reg[6]_i_1339_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.042 r  comp4/temp_reg[6]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    12.042    comp4/temp_reg[6]_i_1106_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.159 r  comp4/temp_reg[6]_i_747/CO[3]
                         net (fo=1, routed)           0.000    12.159    comp4/temp_reg[6]_i_747_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.276 r  comp4/temp_reg[6]_i_539/CO[3]
                         net (fo=1, routed)           0.000    12.276    comp4/temp_reg[6]_i_539_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.393 f  comp4/temp_reg[6]_i_537/CO[3]
                         net (fo=30, routed)          1.893    14.287    comp4/temp_reg[6]_i_537_n_0
    SLICE_X42Y88         LUT3 (Prop_lut3_I1_O)        0.157    14.444 r  comp4/temp_reg[6]_i_970/O
                         net (fo=2, routed)           0.768    15.211    comp4/temp_reg[6]_i_970_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    15.992 r  comp4/temp_reg[6]_i_634/CO[3]
                         net (fo=1, routed)           0.000    15.992    comp4/temp_reg[6]_i_634_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.211 r  comp4/temp_reg[6]_i_419/O[0]
                         net (fo=11, routed)          1.159    17.370    comp4/temp_reg[6]_i_419_n_7
    SLICE_X38Y89         LUT3 (Prop_lut3_I2_O)        0.324    17.694 r  comp4/temp_reg[6]_i_1576/O
                         net (fo=2, routed)           0.822    18.517    comp4/temp_reg[6]_i_1576_n_0
    SLICE_X38Y89         LUT4 (Prop_lut4_I3_O)        0.331    18.848 r  comp4/temp_reg[6]_i_1580/O
                         net (fo=1, routed)           0.000    18.848    comp4/temp_reg[6]_i_1580_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.224 r  comp4/temp_reg[6]_i_1377/CO[3]
                         net (fo=1, routed)           0.000    19.224    comp4/temp_reg[6]_i_1377_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.547 r  comp4/temp_reg[6]_i_1168/O[1]
                         net (fo=3, routed)           0.810    20.357    comp4/temp_reg[6]_i_1168_n_6
    SLICE_X39Y88         LUT4 (Prop_lut4_I0_O)        0.334    20.691 r  comp4/temp_reg[6]_i_1370/O
                         net (fo=1, routed)           0.532    21.223    comp4/temp_reg[6]_i_1370_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    21.823 r  comp4/temp_reg[6]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    21.823    comp4/temp_reg[6]_i_1155_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.937 r  comp4/temp_reg[6]_i_796/CO[3]
                         net (fo=1, routed)           0.000    21.937    comp4/temp_reg[6]_i_796_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.051 r  comp4/temp_reg[6]_i_542/CO[3]
                         net (fo=1, routed)           0.000    22.051    comp4/temp_reg[6]_i_542_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.208 r  comp4/temp_reg[6]_i_281/CO[1]
                         net (fo=1, routed)           0.805    23.013    comp4/temp_reg[6]_i_281_n_2
    SLICE_X41Y92         LUT5 (Prop_lut5_I0_O)        0.329    23.342 r  comp4/temp_reg[6]_i_137/O
                         net (fo=67, routed)          2.589    25.932    comp4/temp_reg[6]_i_137_n_0
    SLICE_X59Y88         LUT3 (Prop_lut3_I1_O)        0.124    26.056 r  comp4/temp_reg[6]_i_141/O
                         net (fo=73, routed)          0.495    26.551    comp4/temp_reg[6]_i_265_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.131 r  comp4/temp_reg[6]_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.131    comp4/temp_reg[6]_i_270_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.465 f  comp4/temp_reg[6]_i_413/O[1]
                         net (fo=2, routed)           0.815    28.280    comp4/int_bin[0]5[6]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.303    28.583 r  comp4/temp_reg[6]_i_1236/O
                         net (fo=1, routed)           0.000    28.583    comp4/temp_reg[6]_i_1236_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.116 r  comp4/temp_reg[6]_i_926/CO[3]
                         net (fo=1, routed)           0.000    29.116    comp4/temp_reg[6]_i_926_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.233 r  comp4/temp_reg[6]_i_952/CO[3]
                         net (fo=1, routed)           0.000    29.233    comp4/temp_reg[6]_i_952_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.350 r  comp4/temp_reg[6]_i_654/CO[3]
                         net (fo=1, routed)           0.000    29.350    comp4/temp_reg[6]_i_654_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.589 r  comp4/temp_reg[6]_i_438/O[2]
                         net (fo=4, routed)           1.021    30.610    comp4/temp_reg[6]_i_438_n_5
    SLICE_X63Y95         LUT4 (Prop_lut4_I0_O)        0.301    30.911 f  comp4/temp_reg[6]_i_624/O
                         net (fo=32, routed)          2.956    33.867    comp4/temp_reg[6]_i_624_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.124    33.991 r  comp4/temp_reg[6]_i_940/O
                         net (fo=6, routed)           1.139    35.131    comp4/temp_reg[6]_i_940_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.124    35.255 r  comp4/temp_reg[6]_i_944/O
                         net (fo=1, routed)           0.000    35.255    comp4/temp_reg[6]_i_944_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.768 r  comp4/temp_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    35.768    comp4/temp_reg[6]_i_614_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.885 r  comp4/temp_reg[6]_i_612/CO[3]
                         net (fo=1, routed)           0.000    35.885    comp4/temp_reg[6]_i_612_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.104 r  comp4/temp_reg[6]_i_628/O[0]
                         net (fo=2, routed)           1.186    37.290    comp4/temp_reg[6]_i_628_n_7
    SLICE_X55Y100        LUT3 (Prop_lut3_I2_O)        0.323    37.613 r  comp4/temp_reg[6]_i_407/O
                         net (fo=2, routed)           1.048    38.661    comp4/temp_reg[6]_i_407_n_0
    SLICE_X55Y100        LUT4 (Prop_lut4_I3_O)        0.326    38.987 r  comp4/temp_reg[6]_i_411/O
                         net (fo=1, routed)           0.000    38.987    comp4/temp_reg[6]_i_411_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.537 r  comp4/temp_reg[6]_i_208/CO[3]
                         net (fo=1, routed)           0.000    39.537    comp4/temp_reg[6]_i_208_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.651 r  comp4/temp_reg[6]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    39.651    comp4/temp_reg[6]_i_1492_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.985 r  comp4/temp_reg[6]_i_1277/O[1]
                         net (fo=4, routed)           1.462    41.446    comp4/temp_reg[6]_i_1277_n_6
    SLICE_X59Y99         LUT3 (Prop_lut3_I2_O)        0.303    41.749 r  comp4/temp_reg[6]_i_1281/O
                         net (fo=1, routed)           0.806    42.556    comp4/temp_reg[6]_i_1281_n_0
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124    42.680 r  comp4/temp_reg[6]_i_1011/O
                         net (fo=2, routed)           1.102    43.782    comp4/temp_reg[6]_i_1011_n_0
    SLICE_X56Y99         LUT6 (Prop_lut6_I0_O)        0.124    43.906 r  comp4/temp_reg[6]_i_1015/O
                         net (fo=1, routed)           0.000    43.906    comp4/temp_reg[6]_i_1015_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    44.450 r  comp4/temp_reg[6]_i_664/O[2]
                         net (fo=3, routed)           1.290    45.739    comp4/temp_reg[6]_i_664_n_5
    SLICE_X57Y100        LUT2 (Prop_lut2_I0_O)        0.301    46.040 r  comp4/temp_reg[6]_i_1004/O
                         net (fo=1, routed)           0.000    46.040    comp4/temp_reg[6]_i_1004_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.438 r  comp4/temp_reg[6]_i_659/CO[3]
                         net (fo=1, routed)           0.000    46.438    comp4/temp_reg[6]_i_659_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.552 r  comp4/temp_reg[6]_i_443/CO[3]
                         net (fo=1, routed)           0.000    46.552    comp4/temp_reg[6]_i_443_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.666 r  comp4/temp_reg[6]_i_234/CO[3]
                         net (fo=1, routed)           0.000    46.666    comp4/temp_reg[6]_i_234_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.888 r  comp4/temp_reg[6]_i_120/O[0]
                         net (fo=3, routed)           0.888    47.777    comp4/temp_reg[6]_i_120_n_7
    SLICE_X56Y103        LUT4 (Prop_lut4_I0_O)        0.299    48.076 r  comp4/temp_reg[6]_i_223/O
                         net (fo=1, routed)           0.624    48.700    comp4/temp_reg[6]_i_223_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    49.220 r  comp4/temp_reg[6]_i_114/CO[3]
                         net (fo=1, routed)           0.000    49.220    comp4/temp_reg[6]_i_114_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.474 r  comp4/temp_reg[6]_i_40/CO[0]
                         net (fo=5, routed)           1.666    51.140    comp4/temp_reg[6]_i_40_n_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I1_O)        0.367    51.507 f  comp4/temp_reg[6]_i_12/O
                         net (fo=10, routed)          0.834    52.341    comp4/digit6[0]
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.124    52.465 r  comp4/temp_reg[6]_i_44/O
                         net (fo=1, routed)           0.280    52.744    comp4/temp_reg[6]_i_44_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I4_O)        0.124    52.868 f  comp4/temp_reg[6]_i_13/O
                         net (fo=9, routed)           1.183    54.051    comp4/digit6[3]
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.124    54.175 r  comp4/temp_reg[3]_i_3/O
                         net (fo=1, routed)           1.203    55.378    comp4/temp_reg[3]_i_3_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I3_O)        0.124    55.502 r  comp4/temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.537    56.039    comp6/D[3]
    SLICE_X64Y87         LDCE                                         r  comp6/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp6/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.965ns  (logic 17.449ns (31.179%)  route 38.516ns (68.821%))
  Logic Levels:           65  (CARRY4=37 FDCE=1 LUT1=1 LUT2=1 LUT3=6 LUT4=6 LUT5=4 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          2.756     3.212    comp4/seconds_reg[0]
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.150     3.362 r  comp4/temp_reg[6]_i_606/O
                         net (fo=1, routed)           0.625     3.987    comp4/temp_reg[6]_i_606_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797     4.784 r  comp4/temp_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000     4.784    comp4/temp_reg[6]_i_348_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.901 r  comp4/temp_reg[6]_i_596/CO[3]
                         net (fo=1, routed)           0.000     4.901    comp4/temp_reg[6]_i_596_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.018 r  comp4/temp_reg[6]_i_595/CO[3]
                         net (fo=1, routed)           0.000     5.018    comp4/temp_reg[6]_i_595_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.135 r  comp4/temp_reg[6]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     5.135    comp4/temp_reg[6]_i_1135_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.252 r  comp4/temp_reg[6]_i_1134/CO[3]
                         net (fo=1, routed)           0.000     5.252    comp4/temp_reg[6]_i_1134_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.471 f  comp4/temp_reg[6]_i_805/O[0]
                         net (fo=9, routed)           1.529     7.000    comp4/int_bin[0]8[21]
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.321     7.321 f  comp4/temp_reg[6]_i_1141/O
                         net (fo=21, routed)          2.817    10.138    comp4/temp_reg[6]_i_1141_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.328    10.466 r  comp4/temp_reg[6]_i_1335/O
                         net (fo=4, routed)           1.072    11.538    comp4/temp_reg[6]_i_1335_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.662 r  comp4/temp_reg[6]_i_1339/O
                         net (fo=1, routed)           0.000    11.662    comp4/temp_reg[6]_i_1339_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.042 r  comp4/temp_reg[6]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    12.042    comp4/temp_reg[6]_i_1106_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.159 r  comp4/temp_reg[6]_i_747/CO[3]
                         net (fo=1, routed)           0.000    12.159    comp4/temp_reg[6]_i_747_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.276 r  comp4/temp_reg[6]_i_539/CO[3]
                         net (fo=1, routed)           0.000    12.276    comp4/temp_reg[6]_i_539_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.393 f  comp4/temp_reg[6]_i_537/CO[3]
                         net (fo=30, routed)          1.893    14.287    comp4/temp_reg[6]_i_537_n_0
    SLICE_X42Y88         LUT3 (Prop_lut3_I1_O)        0.157    14.444 r  comp4/temp_reg[6]_i_970/O
                         net (fo=2, routed)           0.768    15.211    comp4/temp_reg[6]_i_970_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    15.992 r  comp4/temp_reg[6]_i_634/CO[3]
                         net (fo=1, routed)           0.000    15.992    comp4/temp_reg[6]_i_634_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.211 r  comp4/temp_reg[6]_i_419/O[0]
                         net (fo=11, routed)          1.159    17.370    comp4/temp_reg[6]_i_419_n_7
    SLICE_X38Y89         LUT3 (Prop_lut3_I2_O)        0.324    17.694 r  comp4/temp_reg[6]_i_1576/O
                         net (fo=2, routed)           0.822    18.517    comp4/temp_reg[6]_i_1576_n_0
    SLICE_X38Y89         LUT4 (Prop_lut4_I3_O)        0.331    18.848 r  comp4/temp_reg[6]_i_1580/O
                         net (fo=1, routed)           0.000    18.848    comp4/temp_reg[6]_i_1580_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.224 r  comp4/temp_reg[6]_i_1377/CO[3]
                         net (fo=1, routed)           0.000    19.224    comp4/temp_reg[6]_i_1377_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.547 r  comp4/temp_reg[6]_i_1168/O[1]
                         net (fo=3, routed)           0.810    20.357    comp4/temp_reg[6]_i_1168_n_6
    SLICE_X39Y88         LUT4 (Prop_lut4_I0_O)        0.334    20.691 r  comp4/temp_reg[6]_i_1370/O
                         net (fo=1, routed)           0.532    21.223    comp4/temp_reg[6]_i_1370_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    21.823 r  comp4/temp_reg[6]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    21.823    comp4/temp_reg[6]_i_1155_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.937 r  comp4/temp_reg[6]_i_796/CO[3]
                         net (fo=1, routed)           0.000    21.937    comp4/temp_reg[6]_i_796_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.051 r  comp4/temp_reg[6]_i_542/CO[3]
                         net (fo=1, routed)           0.000    22.051    comp4/temp_reg[6]_i_542_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.208 r  comp4/temp_reg[6]_i_281/CO[1]
                         net (fo=1, routed)           0.805    23.013    comp4/temp_reg[6]_i_281_n_2
    SLICE_X41Y92         LUT5 (Prop_lut5_I0_O)        0.329    23.342 r  comp4/temp_reg[6]_i_137/O
                         net (fo=67, routed)          2.589    25.932    comp4/temp_reg[6]_i_137_n_0
    SLICE_X59Y88         LUT3 (Prop_lut3_I1_O)        0.124    26.056 r  comp4/temp_reg[6]_i_141/O
                         net (fo=73, routed)          0.495    26.551    comp4/temp_reg[6]_i_265_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.131 r  comp4/temp_reg[6]_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.131    comp4/temp_reg[6]_i_270_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.465 f  comp4/temp_reg[6]_i_413/O[1]
                         net (fo=2, routed)           0.815    28.280    comp4/int_bin[0]5[6]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.303    28.583 r  comp4/temp_reg[6]_i_1236/O
                         net (fo=1, routed)           0.000    28.583    comp4/temp_reg[6]_i_1236_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.116 r  comp4/temp_reg[6]_i_926/CO[3]
                         net (fo=1, routed)           0.000    29.116    comp4/temp_reg[6]_i_926_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.233 r  comp4/temp_reg[6]_i_952/CO[3]
                         net (fo=1, routed)           0.000    29.233    comp4/temp_reg[6]_i_952_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.350 r  comp4/temp_reg[6]_i_654/CO[3]
                         net (fo=1, routed)           0.000    29.350    comp4/temp_reg[6]_i_654_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.589 r  comp4/temp_reg[6]_i_438/O[2]
                         net (fo=4, routed)           1.021    30.610    comp4/temp_reg[6]_i_438_n_5
    SLICE_X63Y95         LUT4 (Prop_lut4_I0_O)        0.301    30.911 f  comp4/temp_reg[6]_i_624/O
                         net (fo=32, routed)          2.956    33.867    comp4/temp_reg[6]_i_624_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.124    33.991 r  comp4/temp_reg[6]_i_940/O
                         net (fo=6, routed)           1.139    35.131    comp4/temp_reg[6]_i_940_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.124    35.255 r  comp4/temp_reg[6]_i_944/O
                         net (fo=1, routed)           0.000    35.255    comp4/temp_reg[6]_i_944_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.768 r  comp4/temp_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    35.768    comp4/temp_reg[6]_i_614_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.885 r  comp4/temp_reg[6]_i_612/CO[3]
                         net (fo=1, routed)           0.000    35.885    comp4/temp_reg[6]_i_612_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.104 r  comp4/temp_reg[6]_i_628/O[0]
                         net (fo=2, routed)           1.186    37.290    comp4/temp_reg[6]_i_628_n_7
    SLICE_X55Y100        LUT3 (Prop_lut3_I2_O)        0.323    37.613 r  comp4/temp_reg[6]_i_407/O
                         net (fo=2, routed)           1.048    38.661    comp4/temp_reg[6]_i_407_n_0
    SLICE_X55Y100        LUT4 (Prop_lut4_I3_O)        0.326    38.987 r  comp4/temp_reg[6]_i_411/O
                         net (fo=1, routed)           0.000    38.987    comp4/temp_reg[6]_i_411_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.537 r  comp4/temp_reg[6]_i_208/CO[3]
                         net (fo=1, routed)           0.000    39.537    comp4/temp_reg[6]_i_208_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.651 r  comp4/temp_reg[6]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    39.651    comp4/temp_reg[6]_i_1492_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.985 r  comp4/temp_reg[6]_i_1277/O[1]
                         net (fo=4, routed)           1.462    41.446    comp4/temp_reg[6]_i_1277_n_6
    SLICE_X59Y99         LUT3 (Prop_lut3_I2_O)        0.303    41.749 r  comp4/temp_reg[6]_i_1281/O
                         net (fo=1, routed)           0.806    42.556    comp4/temp_reg[6]_i_1281_n_0
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124    42.680 r  comp4/temp_reg[6]_i_1011/O
                         net (fo=2, routed)           1.102    43.782    comp4/temp_reg[6]_i_1011_n_0
    SLICE_X56Y99         LUT6 (Prop_lut6_I0_O)        0.124    43.906 r  comp4/temp_reg[6]_i_1015/O
                         net (fo=1, routed)           0.000    43.906    comp4/temp_reg[6]_i_1015_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    44.450 r  comp4/temp_reg[6]_i_664/O[2]
                         net (fo=3, routed)           1.290    45.739    comp4/temp_reg[6]_i_664_n_5
    SLICE_X57Y100        LUT2 (Prop_lut2_I0_O)        0.301    46.040 r  comp4/temp_reg[6]_i_1004/O
                         net (fo=1, routed)           0.000    46.040    comp4/temp_reg[6]_i_1004_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.438 r  comp4/temp_reg[6]_i_659/CO[3]
                         net (fo=1, routed)           0.000    46.438    comp4/temp_reg[6]_i_659_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.552 r  comp4/temp_reg[6]_i_443/CO[3]
                         net (fo=1, routed)           0.000    46.552    comp4/temp_reg[6]_i_443_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.666 r  comp4/temp_reg[6]_i_234/CO[3]
                         net (fo=1, routed)           0.000    46.666    comp4/temp_reg[6]_i_234_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.888 r  comp4/temp_reg[6]_i_120/O[0]
                         net (fo=3, routed)           0.888    47.777    comp4/temp_reg[6]_i_120_n_7
    SLICE_X56Y103        LUT4 (Prop_lut4_I0_O)        0.299    48.076 r  comp4/temp_reg[6]_i_223/O
                         net (fo=1, routed)           0.624    48.700    comp4/temp_reg[6]_i_223_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    49.220 r  comp4/temp_reg[6]_i_114/CO[3]
                         net (fo=1, routed)           0.000    49.220    comp4/temp_reg[6]_i_114_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.474 r  comp4/temp_reg[6]_i_40/CO[0]
                         net (fo=5, routed)           1.666    51.140    comp4/temp_reg[6]_i_40_n_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I1_O)        0.367    51.507 f  comp4/temp_reg[6]_i_12/O
                         net (fo=10, routed)          0.834    52.341    comp4/digit6[0]
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.124    52.465 r  comp4/temp_reg[6]_i_44/O
                         net (fo=1, routed)           0.280    52.744    comp4/temp_reg[6]_i_44_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I4_O)        0.124    52.868 r  comp4/temp_reg[6]_i_13/O
                         net (fo=9, routed)           0.185    53.053    comp4/digit6[3]
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124    53.177 f  comp4/temp_reg[6]_i_10/O
                         net (fo=7, routed)           0.983    54.160    comp4/digit6[1]
    SLICE_X62Y92         LUT4 (Prop_lut4_I0_O)        0.124    54.284 r  comp4/temp_reg[0]_i_3/O
                         net (fo=1, routed)           1.020    55.304    comp4/temp_reg[0]_i_3_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I3_O)        0.124    55.428 r  comp4/temp_reg[0]_i_1/O
                         net (fo=1, routed)           0.537    55.965    comp6/D[0]
    SLICE_X64Y85         LDCE                                         r  comp6/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp6/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.923ns  (logic 17.555ns (31.391%)  route 38.368ns (68.609%))
  Logic Levels:           64  (CARRY4=37 FDCE=1 LUT1=1 LUT2=1 LUT3=6 LUT4=6 LUT5=4 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          2.756     3.212    comp4/seconds_reg[0]
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.150     3.362 r  comp4/temp_reg[6]_i_606/O
                         net (fo=1, routed)           0.625     3.987    comp4/temp_reg[6]_i_606_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797     4.784 r  comp4/temp_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000     4.784    comp4/temp_reg[6]_i_348_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.901 r  comp4/temp_reg[6]_i_596/CO[3]
                         net (fo=1, routed)           0.000     4.901    comp4/temp_reg[6]_i_596_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.018 r  comp4/temp_reg[6]_i_595/CO[3]
                         net (fo=1, routed)           0.000     5.018    comp4/temp_reg[6]_i_595_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.135 r  comp4/temp_reg[6]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     5.135    comp4/temp_reg[6]_i_1135_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.252 r  comp4/temp_reg[6]_i_1134/CO[3]
                         net (fo=1, routed)           0.000     5.252    comp4/temp_reg[6]_i_1134_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.471 f  comp4/temp_reg[6]_i_805/O[0]
                         net (fo=9, routed)           1.529     7.000    comp4/int_bin[0]8[21]
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.321     7.321 f  comp4/temp_reg[6]_i_1141/O
                         net (fo=21, routed)          2.817    10.138    comp4/temp_reg[6]_i_1141_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.328    10.466 r  comp4/temp_reg[6]_i_1335/O
                         net (fo=4, routed)           1.072    11.538    comp4/temp_reg[6]_i_1335_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.662 r  comp4/temp_reg[6]_i_1339/O
                         net (fo=1, routed)           0.000    11.662    comp4/temp_reg[6]_i_1339_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.042 r  comp4/temp_reg[6]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    12.042    comp4/temp_reg[6]_i_1106_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.159 r  comp4/temp_reg[6]_i_747/CO[3]
                         net (fo=1, routed)           0.000    12.159    comp4/temp_reg[6]_i_747_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.276 r  comp4/temp_reg[6]_i_539/CO[3]
                         net (fo=1, routed)           0.000    12.276    comp4/temp_reg[6]_i_539_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.393 f  comp4/temp_reg[6]_i_537/CO[3]
                         net (fo=30, routed)          1.893    14.287    comp4/temp_reg[6]_i_537_n_0
    SLICE_X42Y88         LUT3 (Prop_lut3_I1_O)        0.157    14.444 r  comp4/temp_reg[6]_i_970/O
                         net (fo=2, routed)           0.768    15.211    comp4/temp_reg[6]_i_970_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    15.992 r  comp4/temp_reg[6]_i_634/CO[3]
                         net (fo=1, routed)           0.000    15.992    comp4/temp_reg[6]_i_634_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.211 r  comp4/temp_reg[6]_i_419/O[0]
                         net (fo=11, routed)          1.159    17.370    comp4/temp_reg[6]_i_419_n_7
    SLICE_X38Y89         LUT3 (Prop_lut3_I2_O)        0.324    17.694 r  comp4/temp_reg[6]_i_1576/O
                         net (fo=2, routed)           0.822    18.517    comp4/temp_reg[6]_i_1576_n_0
    SLICE_X38Y89         LUT4 (Prop_lut4_I3_O)        0.331    18.848 r  comp4/temp_reg[6]_i_1580/O
                         net (fo=1, routed)           0.000    18.848    comp4/temp_reg[6]_i_1580_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.224 r  comp4/temp_reg[6]_i_1377/CO[3]
                         net (fo=1, routed)           0.000    19.224    comp4/temp_reg[6]_i_1377_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.547 r  comp4/temp_reg[6]_i_1168/O[1]
                         net (fo=3, routed)           0.810    20.357    comp4/temp_reg[6]_i_1168_n_6
    SLICE_X39Y88         LUT4 (Prop_lut4_I0_O)        0.334    20.691 r  comp4/temp_reg[6]_i_1370/O
                         net (fo=1, routed)           0.532    21.223    comp4/temp_reg[6]_i_1370_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    21.823 r  comp4/temp_reg[6]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    21.823    comp4/temp_reg[6]_i_1155_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.937 r  comp4/temp_reg[6]_i_796/CO[3]
                         net (fo=1, routed)           0.000    21.937    comp4/temp_reg[6]_i_796_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.051 r  comp4/temp_reg[6]_i_542/CO[3]
                         net (fo=1, routed)           0.000    22.051    comp4/temp_reg[6]_i_542_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.208 r  comp4/temp_reg[6]_i_281/CO[1]
                         net (fo=1, routed)           0.805    23.013    comp4/temp_reg[6]_i_281_n_2
    SLICE_X41Y92         LUT5 (Prop_lut5_I0_O)        0.329    23.342 r  comp4/temp_reg[6]_i_137/O
                         net (fo=67, routed)          2.589    25.932    comp4/temp_reg[6]_i_137_n_0
    SLICE_X59Y88         LUT3 (Prop_lut3_I1_O)        0.124    26.056 r  comp4/temp_reg[6]_i_141/O
                         net (fo=73, routed)          0.495    26.551    comp4/temp_reg[6]_i_265_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.131 r  comp4/temp_reg[6]_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.131    comp4/temp_reg[6]_i_270_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.465 f  comp4/temp_reg[6]_i_413/O[1]
                         net (fo=2, routed)           0.815    28.280    comp4/int_bin[0]5[6]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.303    28.583 r  comp4/temp_reg[6]_i_1236/O
                         net (fo=1, routed)           0.000    28.583    comp4/temp_reg[6]_i_1236_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.116 r  comp4/temp_reg[6]_i_926/CO[3]
                         net (fo=1, routed)           0.000    29.116    comp4/temp_reg[6]_i_926_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.233 r  comp4/temp_reg[6]_i_952/CO[3]
                         net (fo=1, routed)           0.000    29.233    comp4/temp_reg[6]_i_952_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.350 r  comp4/temp_reg[6]_i_654/CO[3]
                         net (fo=1, routed)           0.000    29.350    comp4/temp_reg[6]_i_654_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.589 r  comp4/temp_reg[6]_i_438/O[2]
                         net (fo=4, routed)           1.021    30.610    comp4/temp_reg[6]_i_438_n_5
    SLICE_X63Y95         LUT4 (Prop_lut4_I0_O)        0.301    30.911 f  comp4/temp_reg[6]_i_624/O
                         net (fo=32, routed)          2.956    33.867    comp4/temp_reg[6]_i_624_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.124    33.991 r  comp4/temp_reg[6]_i_940/O
                         net (fo=6, routed)           1.139    35.131    comp4/temp_reg[6]_i_940_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.124    35.255 r  comp4/temp_reg[6]_i_944/O
                         net (fo=1, routed)           0.000    35.255    comp4/temp_reg[6]_i_944_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.768 r  comp4/temp_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    35.768    comp4/temp_reg[6]_i_614_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.885 r  comp4/temp_reg[6]_i_612/CO[3]
                         net (fo=1, routed)           0.000    35.885    comp4/temp_reg[6]_i_612_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.104 r  comp4/temp_reg[6]_i_628/O[0]
                         net (fo=2, routed)           1.186    37.290    comp4/temp_reg[6]_i_628_n_7
    SLICE_X55Y100        LUT3 (Prop_lut3_I2_O)        0.323    37.613 r  comp4/temp_reg[6]_i_407/O
                         net (fo=2, routed)           1.048    38.661    comp4/temp_reg[6]_i_407_n_0
    SLICE_X55Y100        LUT4 (Prop_lut4_I3_O)        0.326    38.987 r  comp4/temp_reg[6]_i_411/O
                         net (fo=1, routed)           0.000    38.987    comp4/temp_reg[6]_i_411_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.537 r  comp4/temp_reg[6]_i_208/CO[3]
                         net (fo=1, routed)           0.000    39.537    comp4/temp_reg[6]_i_208_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.651 r  comp4/temp_reg[6]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    39.651    comp4/temp_reg[6]_i_1492_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.985 r  comp4/temp_reg[6]_i_1277/O[1]
                         net (fo=4, routed)           1.462    41.446    comp4/temp_reg[6]_i_1277_n_6
    SLICE_X59Y99         LUT3 (Prop_lut3_I2_O)        0.303    41.749 r  comp4/temp_reg[6]_i_1281/O
                         net (fo=1, routed)           0.806    42.556    comp4/temp_reg[6]_i_1281_n_0
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124    42.680 r  comp4/temp_reg[6]_i_1011/O
                         net (fo=2, routed)           1.102    43.782    comp4/temp_reg[6]_i_1011_n_0
    SLICE_X56Y99         LUT6 (Prop_lut6_I0_O)        0.124    43.906 r  comp4/temp_reg[6]_i_1015/O
                         net (fo=1, routed)           0.000    43.906    comp4/temp_reg[6]_i_1015_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    44.450 r  comp4/temp_reg[6]_i_664/O[2]
                         net (fo=3, routed)           1.290    45.739    comp4/temp_reg[6]_i_664_n_5
    SLICE_X57Y100        LUT2 (Prop_lut2_I0_O)        0.301    46.040 r  comp4/temp_reg[6]_i_1004/O
                         net (fo=1, routed)           0.000    46.040    comp4/temp_reg[6]_i_1004_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.438 r  comp4/temp_reg[6]_i_659/CO[3]
                         net (fo=1, routed)           0.000    46.438    comp4/temp_reg[6]_i_659_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.552 r  comp4/temp_reg[6]_i_443/CO[3]
                         net (fo=1, routed)           0.000    46.552    comp4/temp_reg[6]_i_443_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.666 r  comp4/temp_reg[6]_i_234/CO[3]
                         net (fo=1, routed)           0.000    46.666    comp4/temp_reg[6]_i_234_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.888 r  comp4/temp_reg[6]_i_120/O[0]
                         net (fo=3, routed)           0.888    47.777    comp4/temp_reg[6]_i_120_n_7
    SLICE_X56Y103        LUT4 (Prop_lut4_I0_O)        0.299    48.076 r  comp4/temp_reg[6]_i_223/O
                         net (fo=1, routed)           0.624    48.700    comp4/temp_reg[6]_i_223_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    49.220 r  comp4/temp_reg[6]_i_114/CO[3]
                         net (fo=1, routed)           0.000    49.220    comp4/temp_reg[6]_i_114_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.474 r  comp4/temp_reg[6]_i_40/CO[0]
                         net (fo=5, routed)           1.666    51.140    comp4/temp_reg[6]_i_40_n_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I1_O)        0.367    51.507 f  comp4/temp_reg[6]_i_12/O
                         net (fo=10, routed)          0.834    52.341    comp4/digit6[0]
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.124    52.465 r  comp4/temp_reg[6]_i_44/O
                         net (fo=1, routed)           0.280    52.744    comp4/temp_reg[6]_i_44_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I4_O)        0.124    52.868 f  comp4/temp_reg[6]_i_13/O
                         net (fo=9, routed)           1.180    54.048    comp4/digit6[3]
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.152    54.200 r  comp4/temp_reg[1]_i_3/O
                         net (fo=1, routed)           0.922    55.123    comp4/temp_reg[1]_i_3_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I3_O)        0.326    55.449 r  comp4/temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.475    55.923    comp6/D[1]
    SLICE_X64Y85         LDCE                                         r  comp6/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp6/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.873ns  (logic 17.561ns (31.430%)  route 38.312ns (68.570%))
  Logic Levels:           64  (CARRY4=37 FDCE=1 LUT1=1 LUT2=1 LUT3=6 LUT4=6 LUT5=4 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          2.756     3.212    comp4/seconds_reg[0]
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.150     3.362 r  comp4/temp_reg[6]_i_606/O
                         net (fo=1, routed)           0.625     3.987    comp4/temp_reg[6]_i_606_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797     4.784 r  comp4/temp_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000     4.784    comp4/temp_reg[6]_i_348_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.901 r  comp4/temp_reg[6]_i_596/CO[3]
                         net (fo=1, routed)           0.000     4.901    comp4/temp_reg[6]_i_596_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.018 r  comp4/temp_reg[6]_i_595/CO[3]
                         net (fo=1, routed)           0.000     5.018    comp4/temp_reg[6]_i_595_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.135 r  comp4/temp_reg[6]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     5.135    comp4/temp_reg[6]_i_1135_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.252 r  comp4/temp_reg[6]_i_1134/CO[3]
                         net (fo=1, routed)           0.000     5.252    comp4/temp_reg[6]_i_1134_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.471 f  comp4/temp_reg[6]_i_805/O[0]
                         net (fo=9, routed)           1.529     7.000    comp4/int_bin[0]8[21]
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.321     7.321 f  comp4/temp_reg[6]_i_1141/O
                         net (fo=21, routed)          2.817    10.138    comp4/temp_reg[6]_i_1141_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.328    10.466 r  comp4/temp_reg[6]_i_1335/O
                         net (fo=4, routed)           1.072    11.538    comp4/temp_reg[6]_i_1335_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.662 r  comp4/temp_reg[6]_i_1339/O
                         net (fo=1, routed)           0.000    11.662    comp4/temp_reg[6]_i_1339_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.042 r  comp4/temp_reg[6]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    12.042    comp4/temp_reg[6]_i_1106_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.159 r  comp4/temp_reg[6]_i_747/CO[3]
                         net (fo=1, routed)           0.000    12.159    comp4/temp_reg[6]_i_747_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.276 r  comp4/temp_reg[6]_i_539/CO[3]
                         net (fo=1, routed)           0.000    12.276    comp4/temp_reg[6]_i_539_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.393 f  comp4/temp_reg[6]_i_537/CO[3]
                         net (fo=30, routed)          1.893    14.287    comp4/temp_reg[6]_i_537_n_0
    SLICE_X42Y88         LUT3 (Prop_lut3_I1_O)        0.157    14.444 r  comp4/temp_reg[6]_i_970/O
                         net (fo=2, routed)           0.768    15.211    comp4/temp_reg[6]_i_970_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    15.992 r  comp4/temp_reg[6]_i_634/CO[3]
                         net (fo=1, routed)           0.000    15.992    comp4/temp_reg[6]_i_634_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.211 r  comp4/temp_reg[6]_i_419/O[0]
                         net (fo=11, routed)          1.159    17.370    comp4/temp_reg[6]_i_419_n_7
    SLICE_X38Y89         LUT3 (Prop_lut3_I2_O)        0.324    17.694 r  comp4/temp_reg[6]_i_1576/O
                         net (fo=2, routed)           0.822    18.517    comp4/temp_reg[6]_i_1576_n_0
    SLICE_X38Y89         LUT4 (Prop_lut4_I3_O)        0.331    18.848 r  comp4/temp_reg[6]_i_1580/O
                         net (fo=1, routed)           0.000    18.848    comp4/temp_reg[6]_i_1580_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.224 r  comp4/temp_reg[6]_i_1377/CO[3]
                         net (fo=1, routed)           0.000    19.224    comp4/temp_reg[6]_i_1377_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.547 r  comp4/temp_reg[6]_i_1168/O[1]
                         net (fo=3, routed)           0.810    20.357    comp4/temp_reg[6]_i_1168_n_6
    SLICE_X39Y88         LUT4 (Prop_lut4_I0_O)        0.334    20.691 r  comp4/temp_reg[6]_i_1370/O
                         net (fo=1, routed)           0.532    21.223    comp4/temp_reg[6]_i_1370_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    21.823 r  comp4/temp_reg[6]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    21.823    comp4/temp_reg[6]_i_1155_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.937 r  comp4/temp_reg[6]_i_796/CO[3]
                         net (fo=1, routed)           0.000    21.937    comp4/temp_reg[6]_i_796_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.051 r  comp4/temp_reg[6]_i_542/CO[3]
                         net (fo=1, routed)           0.000    22.051    comp4/temp_reg[6]_i_542_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.208 r  comp4/temp_reg[6]_i_281/CO[1]
                         net (fo=1, routed)           0.805    23.013    comp4/temp_reg[6]_i_281_n_2
    SLICE_X41Y92         LUT5 (Prop_lut5_I0_O)        0.329    23.342 r  comp4/temp_reg[6]_i_137/O
                         net (fo=67, routed)          2.589    25.932    comp4/temp_reg[6]_i_137_n_0
    SLICE_X59Y88         LUT3 (Prop_lut3_I1_O)        0.124    26.056 r  comp4/temp_reg[6]_i_141/O
                         net (fo=73, routed)          0.495    26.551    comp4/temp_reg[6]_i_265_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.131 r  comp4/temp_reg[6]_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.131    comp4/temp_reg[6]_i_270_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.465 f  comp4/temp_reg[6]_i_413/O[1]
                         net (fo=2, routed)           0.815    28.280    comp4/int_bin[0]5[6]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.303    28.583 r  comp4/temp_reg[6]_i_1236/O
                         net (fo=1, routed)           0.000    28.583    comp4/temp_reg[6]_i_1236_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.116 r  comp4/temp_reg[6]_i_926/CO[3]
                         net (fo=1, routed)           0.000    29.116    comp4/temp_reg[6]_i_926_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.233 r  comp4/temp_reg[6]_i_952/CO[3]
                         net (fo=1, routed)           0.000    29.233    comp4/temp_reg[6]_i_952_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.350 r  comp4/temp_reg[6]_i_654/CO[3]
                         net (fo=1, routed)           0.000    29.350    comp4/temp_reg[6]_i_654_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.589 r  comp4/temp_reg[6]_i_438/O[2]
                         net (fo=4, routed)           1.021    30.610    comp4/temp_reg[6]_i_438_n_5
    SLICE_X63Y95         LUT4 (Prop_lut4_I0_O)        0.301    30.911 f  comp4/temp_reg[6]_i_624/O
                         net (fo=32, routed)          2.956    33.867    comp4/temp_reg[6]_i_624_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.124    33.991 r  comp4/temp_reg[6]_i_940/O
                         net (fo=6, routed)           1.139    35.131    comp4/temp_reg[6]_i_940_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.124    35.255 r  comp4/temp_reg[6]_i_944/O
                         net (fo=1, routed)           0.000    35.255    comp4/temp_reg[6]_i_944_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.768 r  comp4/temp_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    35.768    comp4/temp_reg[6]_i_614_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.885 r  comp4/temp_reg[6]_i_612/CO[3]
                         net (fo=1, routed)           0.000    35.885    comp4/temp_reg[6]_i_612_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.104 r  comp4/temp_reg[6]_i_628/O[0]
                         net (fo=2, routed)           1.186    37.290    comp4/temp_reg[6]_i_628_n_7
    SLICE_X55Y100        LUT3 (Prop_lut3_I2_O)        0.323    37.613 r  comp4/temp_reg[6]_i_407/O
                         net (fo=2, routed)           1.048    38.661    comp4/temp_reg[6]_i_407_n_0
    SLICE_X55Y100        LUT4 (Prop_lut4_I3_O)        0.326    38.987 r  comp4/temp_reg[6]_i_411/O
                         net (fo=1, routed)           0.000    38.987    comp4/temp_reg[6]_i_411_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.537 r  comp4/temp_reg[6]_i_208/CO[3]
                         net (fo=1, routed)           0.000    39.537    comp4/temp_reg[6]_i_208_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.651 r  comp4/temp_reg[6]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    39.651    comp4/temp_reg[6]_i_1492_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.985 r  comp4/temp_reg[6]_i_1277/O[1]
                         net (fo=4, routed)           1.462    41.446    comp4/temp_reg[6]_i_1277_n_6
    SLICE_X59Y99         LUT3 (Prop_lut3_I2_O)        0.303    41.749 r  comp4/temp_reg[6]_i_1281/O
                         net (fo=1, routed)           0.806    42.556    comp4/temp_reg[6]_i_1281_n_0
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124    42.680 r  comp4/temp_reg[6]_i_1011/O
                         net (fo=2, routed)           1.102    43.782    comp4/temp_reg[6]_i_1011_n_0
    SLICE_X56Y99         LUT6 (Prop_lut6_I0_O)        0.124    43.906 r  comp4/temp_reg[6]_i_1015/O
                         net (fo=1, routed)           0.000    43.906    comp4/temp_reg[6]_i_1015_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    44.450 r  comp4/temp_reg[6]_i_664/O[2]
                         net (fo=3, routed)           1.290    45.739    comp4/temp_reg[6]_i_664_n_5
    SLICE_X57Y100        LUT2 (Prop_lut2_I0_O)        0.301    46.040 r  comp4/temp_reg[6]_i_1004/O
                         net (fo=1, routed)           0.000    46.040    comp4/temp_reg[6]_i_1004_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.438 r  comp4/temp_reg[6]_i_659/CO[3]
                         net (fo=1, routed)           0.000    46.438    comp4/temp_reg[6]_i_659_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.552 r  comp4/temp_reg[6]_i_443/CO[3]
                         net (fo=1, routed)           0.000    46.552    comp4/temp_reg[6]_i_443_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.666 r  comp4/temp_reg[6]_i_234/CO[3]
                         net (fo=1, routed)           0.000    46.666    comp4/temp_reg[6]_i_234_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.888 r  comp4/temp_reg[6]_i_120/O[0]
                         net (fo=3, routed)           0.888    47.777    comp4/temp_reg[6]_i_120_n_7
    SLICE_X56Y103        LUT4 (Prop_lut4_I0_O)        0.299    48.076 r  comp4/temp_reg[6]_i_223/O
                         net (fo=1, routed)           0.624    48.700    comp4/temp_reg[6]_i_223_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    49.220 r  comp4/temp_reg[6]_i_114/CO[3]
                         net (fo=1, routed)           0.000    49.220    comp4/temp_reg[6]_i_114_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.474 r  comp4/temp_reg[6]_i_40/CO[0]
                         net (fo=5, routed)           1.666    51.140    comp4/temp_reg[6]_i_40_n_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I1_O)        0.367    51.507 f  comp4/temp_reg[6]_i_12/O
                         net (fo=10, routed)          0.834    52.341    comp4/digit6[0]
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.124    52.465 r  comp4/temp_reg[6]_i_44/O
                         net (fo=1, routed)           0.280    52.744    comp4/temp_reg[6]_i_44_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I4_O)        0.124    52.868 f  comp4/temp_reg[6]_i_13/O
                         net (fo=9, routed)           1.183    54.051    comp4/digit6[3]
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.152    54.203 r  comp4/temp_reg[5]_i_3/O
                         net (fo=1, routed)           0.711    54.914    comp4/temp_reg[5]_i_3_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I3_O)        0.332    55.246 r  comp4/temp_reg[5]_i_1/O
                         net (fo=1, routed)           0.626    55.873    comp6/D[5]
    SLICE_X64Y87         LDCE                                         r  comp6/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp6/temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.739ns  (logic 17.449ns (31.305%)  route 38.290ns (68.695%))
  Logic Levels:           65  (CARRY4=37 FDCE=1 LUT1=1 LUT2=1 LUT3=6 LUT4=6 LUT5=4 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          2.756     3.212    comp4/seconds_reg[0]
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.150     3.362 r  comp4/temp_reg[6]_i_606/O
                         net (fo=1, routed)           0.625     3.987    comp4/temp_reg[6]_i_606_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797     4.784 r  comp4/temp_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000     4.784    comp4/temp_reg[6]_i_348_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.901 r  comp4/temp_reg[6]_i_596/CO[3]
                         net (fo=1, routed)           0.000     4.901    comp4/temp_reg[6]_i_596_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.018 r  comp4/temp_reg[6]_i_595/CO[3]
                         net (fo=1, routed)           0.000     5.018    comp4/temp_reg[6]_i_595_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.135 r  comp4/temp_reg[6]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     5.135    comp4/temp_reg[6]_i_1135_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.252 r  comp4/temp_reg[6]_i_1134/CO[3]
                         net (fo=1, routed)           0.000     5.252    comp4/temp_reg[6]_i_1134_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.471 f  comp4/temp_reg[6]_i_805/O[0]
                         net (fo=9, routed)           1.529     7.000    comp4/int_bin[0]8[21]
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.321     7.321 f  comp4/temp_reg[6]_i_1141/O
                         net (fo=21, routed)          2.817    10.138    comp4/temp_reg[6]_i_1141_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.328    10.466 r  comp4/temp_reg[6]_i_1335/O
                         net (fo=4, routed)           1.072    11.538    comp4/temp_reg[6]_i_1335_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.662 r  comp4/temp_reg[6]_i_1339/O
                         net (fo=1, routed)           0.000    11.662    comp4/temp_reg[6]_i_1339_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.042 r  comp4/temp_reg[6]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    12.042    comp4/temp_reg[6]_i_1106_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.159 r  comp4/temp_reg[6]_i_747/CO[3]
                         net (fo=1, routed)           0.000    12.159    comp4/temp_reg[6]_i_747_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.276 r  comp4/temp_reg[6]_i_539/CO[3]
                         net (fo=1, routed)           0.000    12.276    comp4/temp_reg[6]_i_539_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.393 f  comp4/temp_reg[6]_i_537/CO[3]
                         net (fo=30, routed)          1.893    14.287    comp4/temp_reg[6]_i_537_n_0
    SLICE_X42Y88         LUT3 (Prop_lut3_I1_O)        0.157    14.444 r  comp4/temp_reg[6]_i_970/O
                         net (fo=2, routed)           0.768    15.211    comp4/temp_reg[6]_i_970_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    15.992 r  comp4/temp_reg[6]_i_634/CO[3]
                         net (fo=1, routed)           0.000    15.992    comp4/temp_reg[6]_i_634_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.211 r  comp4/temp_reg[6]_i_419/O[0]
                         net (fo=11, routed)          1.159    17.370    comp4/temp_reg[6]_i_419_n_7
    SLICE_X38Y89         LUT3 (Prop_lut3_I2_O)        0.324    17.694 r  comp4/temp_reg[6]_i_1576/O
                         net (fo=2, routed)           0.822    18.517    comp4/temp_reg[6]_i_1576_n_0
    SLICE_X38Y89         LUT4 (Prop_lut4_I3_O)        0.331    18.848 r  comp4/temp_reg[6]_i_1580/O
                         net (fo=1, routed)           0.000    18.848    comp4/temp_reg[6]_i_1580_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.224 r  comp4/temp_reg[6]_i_1377/CO[3]
                         net (fo=1, routed)           0.000    19.224    comp4/temp_reg[6]_i_1377_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.547 r  comp4/temp_reg[6]_i_1168/O[1]
                         net (fo=3, routed)           0.810    20.357    comp4/temp_reg[6]_i_1168_n_6
    SLICE_X39Y88         LUT4 (Prop_lut4_I0_O)        0.334    20.691 r  comp4/temp_reg[6]_i_1370/O
                         net (fo=1, routed)           0.532    21.223    comp4/temp_reg[6]_i_1370_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    21.823 r  comp4/temp_reg[6]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    21.823    comp4/temp_reg[6]_i_1155_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.937 r  comp4/temp_reg[6]_i_796/CO[3]
                         net (fo=1, routed)           0.000    21.937    comp4/temp_reg[6]_i_796_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.051 r  comp4/temp_reg[6]_i_542/CO[3]
                         net (fo=1, routed)           0.000    22.051    comp4/temp_reg[6]_i_542_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.208 r  comp4/temp_reg[6]_i_281/CO[1]
                         net (fo=1, routed)           0.805    23.013    comp4/temp_reg[6]_i_281_n_2
    SLICE_X41Y92         LUT5 (Prop_lut5_I0_O)        0.329    23.342 r  comp4/temp_reg[6]_i_137/O
                         net (fo=67, routed)          2.589    25.932    comp4/temp_reg[6]_i_137_n_0
    SLICE_X59Y88         LUT3 (Prop_lut3_I1_O)        0.124    26.056 r  comp4/temp_reg[6]_i_141/O
                         net (fo=73, routed)          0.495    26.551    comp4/temp_reg[6]_i_265_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.131 r  comp4/temp_reg[6]_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.131    comp4/temp_reg[6]_i_270_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.465 f  comp4/temp_reg[6]_i_413/O[1]
                         net (fo=2, routed)           0.815    28.280    comp4/int_bin[0]5[6]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.303    28.583 r  comp4/temp_reg[6]_i_1236/O
                         net (fo=1, routed)           0.000    28.583    comp4/temp_reg[6]_i_1236_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.116 r  comp4/temp_reg[6]_i_926/CO[3]
                         net (fo=1, routed)           0.000    29.116    comp4/temp_reg[6]_i_926_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.233 r  comp4/temp_reg[6]_i_952/CO[3]
                         net (fo=1, routed)           0.000    29.233    comp4/temp_reg[6]_i_952_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.350 r  comp4/temp_reg[6]_i_654/CO[3]
                         net (fo=1, routed)           0.000    29.350    comp4/temp_reg[6]_i_654_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.589 r  comp4/temp_reg[6]_i_438/O[2]
                         net (fo=4, routed)           1.021    30.610    comp4/temp_reg[6]_i_438_n_5
    SLICE_X63Y95         LUT4 (Prop_lut4_I0_O)        0.301    30.911 f  comp4/temp_reg[6]_i_624/O
                         net (fo=32, routed)          2.956    33.867    comp4/temp_reg[6]_i_624_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.124    33.991 r  comp4/temp_reg[6]_i_940/O
                         net (fo=6, routed)           1.139    35.131    comp4/temp_reg[6]_i_940_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.124    35.255 r  comp4/temp_reg[6]_i_944/O
                         net (fo=1, routed)           0.000    35.255    comp4/temp_reg[6]_i_944_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.768 r  comp4/temp_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    35.768    comp4/temp_reg[6]_i_614_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.885 r  comp4/temp_reg[6]_i_612/CO[3]
                         net (fo=1, routed)           0.000    35.885    comp4/temp_reg[6]_i_612_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.104 r  comp4/temp_reg[6]_i_628/O[0]
                         net (fo=2, routed)           1.186    37.290    comp4/temp_reg[6]_i_628_n_7
    SLICE_X55Y100        LUT3 (Prop_lut3_I2_O)        0.323    37.613 r  comp4/temp_reg[6]_i_407/O
                         net (fo=2, routed)           1.048    38.661    comp4/temp_reg[6]_i_407_n_0
    SLICE_X55Y100        LUT4 (Prop_lut4_I3_O)        0.326    38.987 r  comp4/temp_reg[6]_i_411/O
                         net (fo=1, routed)           0.000    38.987    comp4/temp_reg[6]_i_411_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.537 r  comp4/temp_reg[6]_i_208/CO[3]
                         net (fo=1, routed)           0.000    39.537    comp4/temp_reg[6]_i_208_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.651 r  comp4/temp_reg[6]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    39.651    comp4/temp_reg[6]_i_1492_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.985 r  comp4/temp_reg[6]_i_1277/O[1]
                         net (fo=4, routed)           1.462    41.446    comp4/temp_reg[6]_i_1277_n_6
    SLICE_X59Y99         LUT3 (Prop_lut3_I2_O)        0.303    41.749 r  comp4/temp_reg[6]_i_1281/O
                         net (fo=1, routed)           0.806    42.556    comp4/temp_reg[6]_i_1281_n_0
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124    42.680 r  comp4/temp_reg[6]_i_1011/O
                         net (fo=2, routed)           1.102    43.782    comp4/temp_reg[6]_i_1011_n_0
    SLICE_X56Y99         LUT6 (Prop_lut6_I0_O)        0.124    43.906 r  comp4/temp_reg[6]_i_1015/O
                         net (fo=1, routed)           0.000    43.906    comp4/temp_reg[6]_i_1015_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    44.450 r  comp4/temp_reg[6]_i_664/O[2]
                         net (fo=3, routed)           1.290    45.739    comp4/temp_reg[6]_i_664_n_5
    SLICE_X57Y100        LUT2 (Prop_lut2_I0_O)        0.301    46.040 r  comp4/temp_reg[6]_i_1004/O
                         net (fo=1, routed)           0.000    46.040    comp4/temp_reg[6]_i_1004_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.438 r  comp4/temp_reg[6]_i_659/CO[3]
                         net (fo=1, routed)           0.000    46.438    comp4/temp_reg[6]_i_659_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.552 r  comp4/temp_reg[6]_i_443/CO[3]
                         net (fo=1, routed)           0.000    46.552    comp4/temp_reg[6]_i_443_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.666 r  comp4/temp_reg[6]_i_234/CO[3]
                         net (fo=1, routed)           0.000    46.666    comp4/temp_reg[6]_i_234_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.888 r  comp4/temp_reg[6]_i_120/O[0]
                         net (fo=3, routed)           0.888    47.777    comp4/temp_reg[6]_i_120_n_7
    SLICE_X56Y103        LUT4 (Prop_lut4_I0_O)        0.299    48.076 r  comp4/temp_reg[6]_i_223/O
                         net (fo=1, routed)           0.624    48.700    comp4/temp_reg[6]_i_223_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    49.220 r  comp4/temp_reg[6]_i_114/CO[3]
                         net (fo=1, routed)           0.000    49.220    comp4/temp_reg[6]_i_114_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.474 r  comp4/temp_reg[6]_i_40/CO[0]
                         net (fo=5, routed)           1.666    51.140    comp4/temp_reg[6]_i_40_n_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I1_O)        0.367    51.507 f  comp4/temp_reg[6]_i_12/O
                         net (fo=10, routed)          0.834    52.341    comp4/digit6[0]
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.124    52.465 r  comp4/temp_reg[6]_i_44/O
                         net (fo=1, routed)           0.280    52.744    comp4/temp_reg[6]_i_44_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I4_O)        0.124    52.868 r  comp4/temp_reg[6]_i_13/O
                         net (fo=9, routed)           0.185    53.053    comp4/digit6[3]
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.124    53.177 f  comp4/temp_reg[6]_i_10/O
                         net (fo=7, routed)           0.981    54.159    comp4/digit6[1]
    SLICE_X62Y92         LUT4 (Prop_lut4_I1_O)        0.124    54.283 r  comp4/temp_reg[4]_i_3/O
                         net (fo=1, routed)           0.857    55.140    comp4/temp_reg[4]_i_3_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I3_O)        0.124    55.264 r  comp4/temp_reg[4]_i_1/O
                         net (fo=1, routed)           0.475    55.739    comp6/D[4]
    SLICE_X64Y87         LDCE                                         r  comp6/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp6/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.596ns  (logic 17.325ns (31.162%)  route 38.271ns (68.838%))
  Logic Levels:           64  (CARRY4=37 FDCE=1 LUT1=1 LUT2=1 LUT3=6 LUT4=6 LUT5=4 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          2.756     3.212    comp4/seconds_reg[0]
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.150     3.362 r  comp4/temp_reg[6]_i_606/O
                         net (fo=1, routed)           0.625     3.987    comp4/temp_reg[6]_i_606_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797     4.784 r  comp4/temp_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000     4.784    comp4/temp_reg[6]_i_348_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.901 r  comp4/temp_reg[6]_i_596/CO[3]
                         net (fo=1, routed)           0.000     4.901    comp4/temp_reg[6]_i_596_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.018 r  comp4/temp_reg[6]_i_595/CO[3]
                         net (fo=1, routed)           0.000     5.018    comp4/temp_reg[6]_i_595_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.135 r  comp4/temp_reg[6]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     5.135    comp4/temp_reg[6]_i_1135_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.252 r  comp4/temp_reg[6]_i_1134/CO[3]
                         net (fo=1, routed)           0.000     5.252    comp4/temp_reg[6]_i_1134_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.471 f  comp4/temp_reg[6]_i_805/O[0]
                         net (fo=9, routed)           1.529     7.000    comp4/int_bin[0]8[21]
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.321     7.321 f  comp4/temp_reg[6]_i_1141/O
                         net (fo=21, routed)          2.817    10.138    comp4/temp_reg[6]_i_1141_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.328    10.466 r  comp4/temp_reg[6]_i_1335/O
                         net (fo=4, routed)           1.072    11.538    comp4/temp_reg[6]_i_1335_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.662 r  comp4/temp_reg[6]_i_1339/O
                         net (fo=1, routed)           0.000    11.662    comp4/temp_reg[6]_i_1339_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.042 r  comp4/temp_reg[6]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    12.042    comp4/temp_reg[6]_i_1106_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.159 r  comp4/temp_reg[6]_i_747/CO[3]
                         net (fo=1, routed)           0.000    12.159    comp4/temp_reg[6]_i_747_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.276 r  comp4/temp_reg[6]_i_539/CO[3]
                         net (fo=1, routed)           0.000    12.276    comp4/temp_reg[6]_i_539_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.393 f  comp4/temp_reg[6]_i_537/CO[3]
                         net (fo=30, routed)          1.893    14.287    comp4/temp_reg[6]_i_537_n_0
    SLICE_X42Y88         LUT3 (Prop_lut3_I1_O)        0.157    14.444 r  comp4/temp_reg[6]_i_970/O
                         net (fo=2, routed)           0.768    15.211    comp4/temp_reg[6]_i_970_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    15.992 r  comp4/temp_reg[6]_i_634/CO[3]
                         net (fo=1, routed)           0.000    15.992    comp4/temp_reg[6]_i_634_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.211 r  comp4/temp_reg[6]_i_419/O[0]
                         net (fo=11, routed)          1.159    17.370    comp4/temp_reg[6]_i_419_n_7
    SLICE_X38Y89         LUT3 (Prop_lut3_I2_O)        0.324    17.694 r  comp4/temp_reg[6]_i_1576/O
                         net (fo=2, routed)           0.822    18.517    comp4/temp_reg[6]_i_1576_n_0
    SLICE_X38Y89         LUT4 (Prop_lut4_I3_O)        0.331    18.848 r  comp4/temp_reg[6]_i_1580/O
                         net (fo=1, routed)           0.000    18.848    comp4/temp_reg[6]_i_1580_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.224 r  comp4/temp_reg[6]_i_1377/CO[3]
                         net (fo=1, routed)           0.000    19.224    comp4/temp_reg[6]_i_1377_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.547 r  comp4/temp_reg[6]_i_1168/O[1]
                         net (fo=3, routed)           0.810    20.357    comp4/temp_reg[6]_i_1168_n_6
    SLICE_X39Y88         LUT4 (Prop_lut4_I0_O)        0.334    20.691 r  comp4/temp_reg[6]_i_1370/O
                         net (fo=1, routed)           0.532    21.223    comp4/temp_reg[6]_i_1370_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    21.823 r  comp4/temp_reg[6]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    21.823    comp4/temp_reg[6]_i_1155_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.937 r  comp4/temp_reg[6]_i_796/CO[3]
                         net (fo=1, routed)           0.000    21.937    comp4/temp_reg[6]_i_796_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.051 r  comp4/temp_reg[6]_i_542/CO[3]
                         net (fo=1, routed)           0.000    22.051    comp4/temp_reg[6]_i_542_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.208 r  comp4/temp_reg[6]_i_281/CO[1]
                         net (fo=1, routed)           0.805    23.013    comp4/temp_reg[6]_i_281_n_2
    SLICE_X41Y92         LUT5 (Prop_lut5_I0_O)        0.329    23.342 r  comp4/temp_reg[6]_i_137/O
                         net (fo=67, routed)          2.589    25.932    comp4/temp_reg[6]_i_137_n_0
    SLICE_X59Y88         LUT3 (Prop_lut3_I1_O)        0.124    26.056 r  comp4/temp_reg[6]_i_141/O
                         net (fo=73, routed)          0.495    26.551    comp4/temp_reg[6]_i_265_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.131 r  comp4/temp_reg[6]_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.131    comp4/temp_reg[6]_i_270_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.465 f  comp4/temp_reg[6]_i_413/O[1]
                         net (fo=2, routed)           0.815    28.280    comp4/int_bin[0]5[6]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.303    28.583 r  comp4/temp_reg[6]_i_1236/O
                         net (fo=1, routed)           0.000    28.583    comp4/temp_reg[6]_i_1236_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.116 r  comp4/temp_reg[6]_i_926/CO[3]
                         net (fo=1, routed)           0.000    29.116    comp4/temp_reg[6]_i_926_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.233 r  comp4/temp_reg[6]_i_952/CO[3]
                         net (fo=1, routed)           0.000    29.233    comp4/temp_reg[6]_i_952_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.350 r  comp4/temp_reg[6]_i_654/CO[3]
                         net (fo=1, routed)           0.000    29.350    comp4/temp_reg[6]_i_654_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.589 r  comp4/temp_reg[6]_i_438/O[2]
                         net (fo=4, routed)           1.021    30.610    comp4/temp_reg[6]_i_438_n_5
    SLICE_X63Y95         LUT4 (Prop_lut4_I0_O)        0.301    30.911 f  comp4/temp_reg[6]_i_624/O
                         net (fo=32, routed)          2.956    33.867    comp4/temp_reg[6]_i_624_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.124    33.991 r  comp4/temp_reg[6]_i_940/O
                         net (fo=6, routed)           1.139    35.131    comp4/temp_reg[6]_i_940_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.124    35.255 r  comp4/temp_reg[6]_i_944/O
                         net (fo=1, routed)           0.000    35.255    comp4/temp_reg[6]_i_944_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.768 r  comp4/temp_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    35.768    comp4/temp_reg[6]_i_614_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.885 r  comp4/temp_reg[6]_i_612/CO[3]
                         net (fo=1, routed)           0.000    35.885    comp4/temp_reg[6]_i_612_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.104 r  comp4/temp_reg[6]_i_628/O[0]
                         net (fo=2, routed)           1.186    37.290    comp4/temp_reg[6]_i_628_n_7
    SLICE_X55Y100        LUT3 (Prop_lut3_I2_O)        0.323    37.613 r  comp4/temp_reg[6]_i_407/O
                         net (fo=2, routed)           1.048    38.661    comp4/temp_reg[6]_i_407_n_0
    SLICE_X55Y100        LUT4 (Prop_lut4_I3_O)        0.326    38.987 r  comp4/temp_reg[6]_i_411/O
                         net (fo=1, routed)           0.000    38.987    comp4/temp_reg[6]_i_411_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.537 r  comp4/temp_reg[6]_i_208/CO[3]
                         net (fo=1, routed)           0.000    39.537    comp4/temp_reg[6]_i_208_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.651 r  comp4/temp_reg[6]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    39.651    comp4/temp_reg[6]_i_1492_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.985 r  comp4/temp_reg[6]_i_1277/O[1]
                         net (fo=4, routed)           1.462    41.446    comp4/temp_reg[6]_i_1277_n_6
    SLICE_X59Y99         LUT3 (Prop_lut3_I2_O)        0.303    41.749 r  comp4/temp_reg[6]_i_1281/O
                         net (fo=1, routed)           0.806    42.556    comp4/temp_reg[6]_i_1281_n_0
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124    42.680 r  comp4/temp_reg[6]_i_1011/O
                         net (fo=2, routed)           1.102    43.782    comp4/temp_reg[6]_i_1011_n_0
    SLICE_X56Y99         LUT6 (Prop_lut6_I0_O)        0.124    43.906 r  comp4/temp_reg[6]_i_1015/O
                         net (fo=1, routed)           0.000    43.906    comp4/temp_reg[6]_i_1015_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    44.450 r  comp4/temp_reg[6]_i_664/O[2]
                         net (fo=3, routed)           1.290    45.739    comp4/temp_reg[6]_i_664_n_5
    SLICE_X57Y100        LUT2 (Prop_lut2_I0_O)        0.301    46.040 r  comp4/temp_reg[6]_i_1004/O
                         net (fo=1, routed)           0.000    46.040    comp4/temp_reg[6]_i_1004_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.438 r  comp4/temp_reg[6]_i_659/CO[3]
                         net (fo=1, routed)           0.000    46.438    comp4/temp_reg[6]_i_659_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.552 r  comp4/temp_reg[6]_i_443/CO[3]
                         net (fo=1, routed)           0.000    46.552    comp4/temp_reg[6]_i_443_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.666 r  comp4/temp_reg[6]_i_234/CO[3]
                         net (fo=1, routed)           0.000    46.666    comp4/temp_reg[6]_i_234_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.888 r  comp4/temp_reg[6]_i_120/O[0]
                         net (fo=3, routed)           0.888    47.777    comp4/temp_reg[6]_i_120_n_7
    SLICE_X56Y103        LUT4 (Prop_lut4_I0_O)        0.299    48.076 r  comp4/temp_reg[6]_i_223/O
                         net (fo=1, routed)           0.624    48.700    comp4/temp_reg[6]_i_223_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    49.220 r  comp4/temp_reg[6]_i_114/CO[3]
                         net (fo=1, routed)           0.000    49.220    comp4/temp_reg[6]_i_114_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.474 r  comp4/temp_reg[6]_i_40/CO[0]
                         net (fo=5, routed)           1.666    51.140    comp4/temp_reg[6]_i_40_n_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I1_O)        0.367    51.507 f  comp4/temp_reg[6]_i_12/O
                         net (fo=10, routed)          0.834    52.341    comp4/digit6[0]
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.124    52.465 r  comp4/temp_reg[6]_i_44/O
                         net (fo=1, routed)           0.280    52.744    comp4/temp_reg[6]_i_44_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I4_O)        0.124    52.868 f  comp4/temp_reg[6]_i_13/O
                         net (fo=9, routed)           1.180    54.048    comp4/digit6[3]
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.124    54.172 r  comp4/temp_reg[2]_i_3/O
                         net (fo=1, routed)           0.674    54.846    comp4/temp_reg[2]_i_3_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I3_O)        0.124    54.970 r  comp4/temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.626    55.596    comp6/D[2]
    SLICE_X64Y85         LDCE                                         r  comp6/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.586ns  (logic 0.828ns (10.915%)  route 6.758ns (89.085%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDCE                         0.000     0.000 r  comp4/seconds_reg[10]/C
    SLICE_X58Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  comp4/seconds_reg[10]/Q
                         net (fo=21, routed)          2.952     3.408    comp4/seconds_reg[10]
    SLICE_X43Y83         LUT4 (Prop_lut4_I1_O)        0.124     3.532 r  comp4/seconds[0]_i_11/O
                         net (fo=1, routed)           0.808     4.340    comp4/seconds[0]_i_11_n_0
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.464 r  comp4/seconds[0]_i_7/O
                         net (fo=1, routed)           0.448     4.911    comp4/seconds[0]_i_7_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I2_O)        0.124     5.035 f  comp4/seconds[0]_i_2/O
                         net (fo=37, routed)          2.550     7.586    comp4/seconds[0]_i_2_n_0
    SLICE_X58Y91         FDCE                                         f  comp4/seconds_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.586ns  (logic 0.828ns (10.915%)  route 6.758ns (89.085%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDCE                         0.000     0.000 r  comp4/seconds_reg[10]/C
    SLICE_X58Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  comp4/seconds_reg[10]/Q
                         net (fo=21, routed)          2.952     3.408    comp4/seconds_reg[10]
    SLICE_X43Y83         LUT4 (Prop_lut4_I1_O)        0.124     3.532 r  comp4/seconds[0]_i_11/O
                         net (fo=1, routed)           0.808     4.340    comp4/seconds[0]_i_11_n_0
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.464 r  comp4/seconds[0]_i_7/O
                         net (fo=1, routed)           0.448     4.911    comp4/seconds[0]_i_7_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I2_O)        0.124     5.035 f  comp4/seconds[0]_i_2/O
                         net (fo=37, routed)          2.550     7.586    comp4/seconds[0]_i_2_n_0
    SLICE_X58Y91         FDCE                                         f  comp4/seconds_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.586ns  (logic 0.828ns (10.915%)  route 6.758ns (89.085%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDCE                         0.000     0.000 r  comp4/seconds_reg[10]/C
    SLICE_X58Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  comp4/seconds_reg[10]/Q
                         net (fo=21, routed)          2.952     3.408    comp4/seconds_reg[10]
    SLICE_X43Y83         LUT4 (Prop_lut4_I1_O)        0.124     3.532 r  comp4/seconds[0]_i_11/O
                         net (fo=1, routed)           0.808     4.340    comp4/seconds[0]_i_11_n_0
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.464 r  comp4/seconds[0]_i_7/O
                         net (fo=1, routed)           0.448     4.911    comp4/seconds[0]_i_7_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I2_O)        0.124     5.035 f  comp4/seconds[0]_i_2/O
                         net (fo=37, routed)          2.550     7.586    comp4/seconds[0]_i_2_n_0
    SLICE_X58Y91         FDCE                                         f  comp4/seconds_reg[30]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp4/seconds_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.268ns (76.268%)  route 0.083ns (23.732%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDCE                         0.000     0.000 r  comp4/seconds_reg[10]/C
    SLICE_X58Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[10]/Q
                         net (fo=21, routed)          0.083     0.224    comp4/seconds_reg[10]
    SLICE_X58Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.351 r  comp4/seconds_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.351    comp4/seconds_reg[8]_i_1_n_4
    SLICE_X58Y86         FDCE                                         r  comp4/seconds_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.268ns (76.268%)  route 0.083ns (23.732%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE                         0.000     0.000 r  comp4/seconds_reg[6]/C
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[6]/Q
                         net (fo=15, routed)          0.083     0.224    comp4/seconds_reg[6]
    SLICE_X58Y85         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.351 r  comp4/seconds_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.351    comp4/seconds_reg[4]_i_1_n_4
    SLICE_X58Y85         FDCE                                         r  comp4/seconds_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.265ns (74.653%)  route 0.090ns (25.347%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          0.090     0.231    comp4/seconds_reg[0]
    SLICE_X58Y84         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.355 r  comp4/seconds_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.355    comp4/seconds_reg[0]_i_1_n_6
    SLICE_X58Y84         FDCE                                         r  comp4/seconds_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.287ns (77.984%)  route 0.081ns (22.016%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE                         0.000     0.000 r  comp4/seconds_reg[5]/C
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[5]/Q
                         net (fo=23, routed)          0.081     0.222    comp4/seconds_reg[5]
    SLICE_X58Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.368 r  comp4/seconds_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.368    comp4/seconds_reg[4]_i_1_n_5
    SLICE_X58Y85         FDCE                                         r  comp4/seconds_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.252ns (65.117%)  route 0.135ns (34.883%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE                         0.000     0.000 r  comp4/seconds_reg[14]/C
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[14]/Q
                         net (fo=13, routed)          0.135     0.276    comp4/seconds_reg[14]
    SLICE_X58Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.387 r  comp4/seconds_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.387    comp4/seconds_reg[12]_i_1_n_5
    SLICE_X58Y87         FDCE                                         r  comp4/seconds_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.252ns (65.117%)  route 0.135ns (34.883%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDCE                         0.000     0.000 r  comp4/seconds_reg[22]/C
    SLICE_X58Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[22]/Q
                         net (fo=10, routed)          0.135     0.276    comp4/seconds_reg[22]
    SLICE_X58Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.387 r  comp4/seconds_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.387    comp4/seconds_reg[20]_i_1_n_5
    SLICE_X58Y89         FDCE                                         r  comp4/seconds_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDCE                         0.000     0.000 r  comp4/seconds_reg[18]/C
    SLICE_X58Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[18]/Q
                         net (fo=32, routed)          0.136     0.277    comp4/seconds_reg[18]
    SLICE_X58Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.388 r  comp4/seconds_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    comp4/seconds_reg[16]_i_1_n_5
    SLICE_X58Y88         FDCE                                         r  comp4/seconds_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDCE                         0.000     0.000 r  comp4/seconds_reg[30]/C
    SLICE_X58Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[30]/Q
                         net (fo=29, routed)          0.136     0.277    comp4/seconds_reg[30]
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.388 r  comp4/seconds_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    comp4/seconds_reg[28]_i_1_n_5
    SLICE_X58Y91         FDCE                                         r  comp4/seconds_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.298ns (76.809%)  route 0.090ns (23.191%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          0.090     0.231    comp4/seconds_reg[0]
    SLICE_X58Y84         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.388 r  comp4/seconds_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    comp4/seconds_reg[0]_i_1_n_5
    SLICE_X58Y84         FDCE                                         r  comp4/seconds_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.308ns (78.378%)  route 0.085ns (21.622%))
  Logic Levels:           3  (CARRY4=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE                         0.000     0.000 r  comp4/seconds_reg[7]/C
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[7]/Q
                         net (fo=17, routed)          0.085     0.226    comp4/seconds_reg[7]
    SLICE_X58Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.339 r  comp4/seconds_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.339    comp4/seconds_reg[4]_i_1_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.393 r  comp4/seconds_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.393    comp4/seconds_reg[8]_i_1_n_7
    SLICE_X58Y86         FDCE                                         r  comp4/seconds_reg[8]/D
  -------------------------------------------------------------------    -------------------





