
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.112096                       # Number of seconds simulated
sim_ticks                                1112096473000                       # Number of ticks simulated
final_tick                               1112096473000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1188539                       # Simulator instruction rate (inst/s)
host_op_rate                                  1927373                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2622098743                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671120                       # Number of bytes of host memory used
host_seconds                                   424.12                       # Real time elapsed on the host
sim_insts                                   504088746                       # Number of instructions simulated
sim_ops                                     817446077                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1112096473000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        17904192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17926720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16453696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16453696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           279753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              280105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        257089                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257089                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           16099495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16119753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        14795206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14795206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        14795206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          16099495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             30914958                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1112096473000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1112096473000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245978                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374646                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1112096473000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1112096473000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335172                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1112096473000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2224192946                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088746                       # Number of instructions committed
system.cpu.committedOps                     817446077                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812629958                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565888                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812629958                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855523                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741290                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557761                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904568                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620620                       # number of memory refs
system.cpu.num_load_insts                   238245974                       # Number of load instructions
system.cpu.num_store_insts                   64374646                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2224192946                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772144                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014338     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446077                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1112096473000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.823911                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620624                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682546                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.370299                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.823911                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923794                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923794                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1112096473000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237629929                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237629929                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64088081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64088081                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301718010                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301718010                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301718010                       # number of overall hits
system.cpu.dcache.overall_hits::total       301718010                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       616049                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        616049                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       286565                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       286565                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       902614                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         902614                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       902614                       # number of overall misses
system.cpu.dcache.overall_misses::total        902614                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 109777812000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 109777812000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  23201416000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23201416000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 132979228000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 132979228000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 132979228000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 132979228000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245978                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245978                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620624                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620624                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620624                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620624                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004452                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004452                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002983                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002983                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002983                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002983                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 178196.559040                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 178196.559040                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80963.886029                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80963.886029                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 147326.795286                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 147326.795286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 147326.795286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 147326.795286                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657703                       # number of writebacks
system.cpu.dcache.writebacks::total            657703                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       616049                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       616049                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       286565                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286565                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       902614                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       902614                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       902614                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       902614                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 109161763000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 109161763000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22914851000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22914851000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 132076614000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 132076614000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 132076614000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 132076614000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004452                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004452                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002983                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002983                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002983                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002983                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 177196.559040                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 177196.559040                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79963.886029                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79963.886029                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 146326.795286                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 146326.795286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 146326.795286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 146326.795286                       # average overall mshr miss latency
system.cpu.dcache.replacements                 682034                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1112096473000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1112096473000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1112096473000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           278.477105                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335172                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1924247.647727                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   278.477105                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.543901                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.543901                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          307                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.599609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670696                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670696                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1112096473000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334820                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334820                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334820                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334820                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334820                       # number of overall hits
system.cpu.icache.overall_hits::total       677334820                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          352                       # number of overall misses
system.cpu.icache.overall_misses::total           352                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     64419000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     64419000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     64419000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     64419000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     64419000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     64419000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335172                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335172                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335172                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335172                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 183008.522727                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 183008.522727                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 183008.522727                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 183008.522727                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 183008.522727                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 183008.522727                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     64067000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64067000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     64067000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64067000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     64067000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64067000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 182008.522727                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 182008.522727                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 182008.522727                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 182008.522727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 182008.522727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 182008.522727                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1112096473000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1112096473000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1112096473000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.607265                       # Cycle average of tags in use
system.l2.tags.total_refs                     1585045                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518826                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.055061                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.928307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.923048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.755911                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998832                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1522                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13199186                       # Number of tag accesses
system.l2.tags.data_accesses                 13199186                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1112096473000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657703                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657703                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            220068                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               220068                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3063                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3063                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161110                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161110                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                164173                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164173                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               164173                       # number of overall hits
system.l2.overall_hits::total                  164173                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63434                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63434                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              352                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454939                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454939                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518373                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518725                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                352                       # number of overall misses
system.l2.overall_misses::cpu.data             518373                       # number of overall misses
system.l2.overall_misses::total                518725                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20142127500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20142127500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     63537500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63537500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 106546034000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 106546034000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      63537500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  126688161500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     126751699000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     63537500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 126688161500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    126751699000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657703                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657703                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        220068                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           220068                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       616049                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        616049                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682546                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682898                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682546                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682898                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.953938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.953938                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738479                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738479                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759470                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759594                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759470                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759594                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 317528.888293                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 317528.888293                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 180504.261364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 180504.261364                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 234198.505734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 234198.505734                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 180504.261364                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 244395.756531                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 244352.400598                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 180504.261364                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 244395.756531                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 244352.400598                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               508448                       # number of writebacks
system.l2.writebacks::total                    508448                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63434                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454939                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518725                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518725                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19507787500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19507787500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     60017500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60017500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 101996644000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 101996644000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     60017500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 121504431500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 121564449000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     60017500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 121504431500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 121564449000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.953938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.953938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738479                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738479                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759594                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759594                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 307528.888293                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 307528.888293                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 170504.261364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 170504.261364                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 224198.505734                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 224198.505734                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 170504.261364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 234395.756531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 234352.400598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 170504.261364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 234395.756531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 234352.400598                       # average overall mshr miss latency
system.l2.replacements                         516778                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1112096473000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16152.022073                       # Cycle average of tags in use
system.l3.tags.total_refs                     1035133                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    280121                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.695307                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        0.940183                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          6.575689                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      16144.506201                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000057                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000401                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.985382                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.985841                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16321                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   2350387                       # Number of tag accesses
system.l3.tags.data_accesses                  2350387                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1112096473000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       508448                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           508448                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                662                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   662                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         237958                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            237958                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                238620                       # number of demand (read+write) hits
system.l3.demand_hits::total                   238620                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               238620                       # number of overall hits
system.l3.overall_hits::total                  238620                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62772                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62772                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          352                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       216981                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          217333                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              279753                       # number of demand (read+write) misses
system.l3.demand_misses::total                 280105                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                352                       # number of overall misses
system.l3.overall_misses::cpu.data             279753                       # number of overall misses
system.l3.overall_misses::total                280105                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  18799090500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18799090500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     56145500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  93066008000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  93122153500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      56145500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  111865098500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     111921244000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     56145500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 111865098500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    111921244000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       508448                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       508448                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63434                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63434                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          352                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454939                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455291                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518373                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518725                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518373                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518725                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.989564                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989564                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.476945                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.477350                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.539675                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.539987                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.539675                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.539987                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 299482.101893                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 299482.101893                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 159504.261364                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 428913.167512                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 428476.823584                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 159504.261364                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 399870.952233                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 399568.890238                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 159504.261364                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 399870.952233                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 399568.890238                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               257089                       # number of writebacks
system.l3.writebacks::total                    257089                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        62772                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62772                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          352                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       216981                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       217333                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         279753                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            280105                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        279753                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           280105                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17794738500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17794738500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     50513500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  89594312000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  89644825500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     50513500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 107389050500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 107439564000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     50513500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 107389050500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 107439564000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.989564                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989564                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.476945                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.477350                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.539675                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.539987                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.539675                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.539987                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 283482.101893                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 283482.101893                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 143504.261364                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 412913.167512                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 412476.823584                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 143504.261364                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 383870.952233                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 383568.890238                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 143504.261364                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 383870.952233                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 383568.890238                       # average overall mshr miss latency
system.l3.replacements                         263737                       # number of replacements
system.membus.snoop_filter.tot_requests        543547                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       263442                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1112096473000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             217333                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       257089                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6353                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62772                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62772                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        217333                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       823652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       823652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 823652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     34380416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     34380416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34380416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            280105                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  280105    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              280105                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1571905500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1400527500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1585045                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       902147                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            665                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          665                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1112096473000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616401                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1423240                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39309                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          220068                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         220068                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66497                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66497                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           352                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       616049                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2487262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2488011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85775936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85801344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          780515                       # Total snoops (count)
system.tol2bus.snoopTraffic                  48994368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1683481                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000395                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019871                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1682816     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    665      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1683481                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1450270500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1133853000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1112096473000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455291                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       765537                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           14608                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63434                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63434                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455291                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553858                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65739072                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          263737                       # Total snoops (count)
system.tol3bus.snoopTraffic                  16453696                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1298870                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.203051                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.402270                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1035133     79.69%     79.69% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 263737     20.31%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1298870                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1026014500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778087500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
