<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.10.0" />
<title>src.Parser.conv API documentation</title>
<meta name="description" content="" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/10.1.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/10.1.1/highlight.min.js" integrity="sha256-Uv3H6lx7dJmRfRvH8TH6kJD1TSK1aFcwgx+mdg3epi8=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>src.Parser.conv</code></h1>
</header>
<section id="section-intro">
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">from src.Parser.verilog_parser import extract_io_v,gates_module_extraction
from src.Parser.bench_parser import extract_gates_b,extract_io_b
from src.utils import format_verilog,io_port

gate_to_assign={&#39;BUF&#39;:&#39;&#39;,&#39;NOT&#39;:&#39;~&#39;, &#39;AND&#39;:&#39;&amp;&#39;, &#39;OR&#39;:&#39;|&#39;,&#39;XOR&#39;:&#39;^&#39;,&#39;NAND&#39;:&#39;&amp;&#39;, &#39;NOR&#39;:&#39;|&#39;,&#39;XNOR&#39;:&#39;^&#39;}


def bench_to_verilog(bench,clkpin=&#34;Clock&#34;,modulename=&#34;top&#34;):
    gates,gate_count = extract_gates_b(bench)
    # print(&#34;HERE &#34;,gates)
    inputs = extract_io_b(bench, mode=&#34;input&#34;)
    outputs = extract_io_b(bench, mode=&#34;output&#34;)

    gate_list = list(gates.keys())

    print(&#34;tmpcheck&#34;,gates[&#34;DFF&#34;])
    if((&#34;DFF&#34; in gate_list) and clkpin not in inputs):
        print(&#34;DFF IN CIRCUIT&#34;)
        clockp=&#34;,&#34;+clkpin
        clockio=&#34;input {};&#34;.format(clkpin)
    else:
        clockio=&#34;&#34;
        clockp=&#34;&#34;

    porti, input_dec,replace_i = io_port(inputs, mode=&#34;input&#34;)
    porto, output_dec,replace_o = io_port(outputs, mode=&#34;output&#34;)
    verilog = &#34;module {} ({},{});{}&#34;.format(modulename,
        porti+clockp, porto, input_dec+output_dec+clockio)

    # clock=&#34;&#34;
    # if(&#34;DFF&#34; in gate_list):
    #     for k in inputs:
    #         if((&#34;clk&#34; in k.lower()) or (&#34;clock&#34; in k.lower())):
    #             clock=k
    #     if(clock==&#34;&#34;):
    #         print(&#34;################### ERROR ###################&#34;)
        
    #     for i in gates[&#34;DFF&#34;]:
    #         verilog += &#34;reg &#34;+i[0]+&#34; ;&#34;

    #     verilog+=&#34;always@(posedge {})begin &#34;.format(clock)
    #     for i in gates[&#34;DFF&#34;]:
    #         verilog += i[0]+&#34; = &#34;+i[1]+&#34; ;&#34;
    #     verilog+=&#34; end &#34;
        

    wires=[]
    verilog_wire=&#34;&#34;
    verilog_assign=&#34;&#34;
    for i in gate_list:
        tmp = gates[i]
        
        if i == &#39;NOT&#39;:
            for j in tmp:
                if((j[0] not in outputs) and (j[0] not in wires)):
                    verilog_wire +=&#34;wire {};&#34;.format(j[0])
                    wires.append(j[0])
                verilog_assign += &#34;assign &#34; + j[0]+&#34; = ~&#34;+j[1]+&#34; ;&#34;
        elif i == &#39;BUF&#39;:
            for j in tmp:
                if((j[0] not in outputs) and (j[0] not in wires)):
                    verilog_wire +=&#34;wire {};&#34;.format(j[0])
                    wires.append(j[0])
                verilog_assign += &#34;assign &#34; + j[0]+&#34; = &#34;+j[1]+&#34; ;&#34;
        elif i == &#34;AND&#34;:
            for j in tmp:
                if((j[0] not in outputs) and (j[0] not in wires)):
                    verilog_wire +=&#34;wire {};&#34;.format(j[0])
                    wires.append(j[0])
                verilog_assign += &#34;assign &#34; + j[0]+&#34; = &#34;+j[1]+&#34; &amp; &#34;+j[2]+&#34; ;&#34;
        elif i == &#34;NAND&#34;:
            for j in tmp:
                if((j[0] not in outputs) and (j[0] not in wires)):
                    verilog_wire +=&#34;wire {};&#34;.format(j[0])
                    wires.append(j[0])
                verilog_assign += &#34;assign &#34; + j[0]+&#34; = ~(&#34;+j[1]+&#34; &amp; &#34;+j[2]+&#34;) ;&#34;
        elif i == &#34;OR&#34;:
            for j in tmp:
                if((j[0] not in outputs) and (j[0] not in wires)):
                    verilog_wire +=&#34;wire {};&#34;.format(j[0])
                    wires.append(j[0])
                verilog_assign += &#34;assign &#34; + j[0]+&#34; = &#34;+j[1]+&#34; | &#34;+j[2]+&#34; ;&#34;
        elif i == &#34;NOR&#34;:
            for j in tmp:
                if((j[0] not in outputs) and (j[0] not in wires)):
                    verilog_wire +=&#34;wire {};&#34;.format(j[0])
                    wires.append(j[0])
                verilog_assign += &#34;assign &#34; + j[0]+&#34; = ~(&#34;+j[1]+&#34; | &#34;+j[2]+&#34;) ;&#34;
        elif i == &#34;XOR&#34;:
            for j in tmp:
                if((j[0] not in outputs) and (j[0] not in wires)):
                    verilog_wire +=&#34;wire {};&#34;.format(j[0])
                    wires.append(j[0])
                verilog_assign += &#34;assign &#34; + j[0]+&#34; = &#34;+j[1]+&#34; ^ &#34;+j[2]+&#34; ;&#34;
        elif i == &#34;XNOR&#34;:
            for j in tmp:
                if((j[0] not in outputs) and (j[0] not in wires)):
                    verilog_wire +=&#34;wire {};&#34;.format(j[0])
                    wires.append(j[0])
                verilog_assign += &#34;assign &#34; + j[0]+&#34; = ~(&#34;+j[1]+&#34; ^ &#34;+j[2]+&#34;) ;&#34;
        elif i == &#34;DFF&#34;:
            print(tmp)
            for j in tmp:
                verilog_assign += &#34;reg {};always@(posedge {})begin {}&lt;={}; end &#34;.format(j[0],clkpin,j[0],j[1])


    verilog += verilog_wire + verilog_assign + &#34;endmodule&#34;

    
    verilog = format_verilog(verilog)
    return verilog, gate_count



####################################################################################################################################
####################################################################################################################################


def verilog_to_bench(verilog,gate_mapping,gates_vlib,FF_vlib):
    verilog = format_verilog(verilog)
    inputs,_=extract_io_v(verilog,mode=&#34;input&#34;)
    outputs,_=extract_io_v(verilog,mode=&#34;output&#34;)
    
    gate_tech,sub_module,(FF_tech,Clock_pins,Reset_pins)=gates_module_extraction(verilog,gate_mapping,gates_vlib,FF_vlib)

    bench=&#34;&#34;

    for i in inputs:
        tmpi=inputs[i]
        if(tmpi[&#34;bits&#34;]==1):
            bench+=&#34;INPUT({})\n&#34;.format(i)
        else:
            for k in range(tmpi[&#39;startbit&#39;],tmpi[&#39;endbit&#39;]+1):
                bench+=&#34;INPUT({})\n&#34;.format(i+f&#34;[{k}]&#34;)

        
    for i in outputs:
        tmpi=outputs[i]
        if(tmpi[&#34;bits&#34;]==1):
            bench+=&#34;OUTPUT({})\n&#34;.format(i)
        else:
            for k in range(tmpi[&#39;startbit&#39;],tmpi[&#39;endbit&#39;]+1):
                bench+=&#34;OUTPUT({})\n&#34;.format(i+f&#34;[{k}]&#34;)

    
    # for i in gates:
    #     if(i==&#39;BUF&#39; or i==&#39;NOT&#39;):
    #         for j in gates[i]:
    #             bench+=&#34;{} = {}({})\n&#34;.format(j[1],i,j[0])
    #     else:
    #         for j in gates[i]:
    #             bench+=&#34;{} = {}({},{})\n&#34;.format(j[2],i,j[0],j[1])
    return bench</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-functions">Functions</h2>
<dl>
<dt id="src.Parser.conv.bench_to_verilog"><code class="name flex">
<span>def <span class="ident">bench_to_verilog</span></span>(<span>bench, clkpin='Clock', modulename='top')</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def bench_to_verilog(bench,clkpin=&#34;Clock&#34;,modulename=&#34;top&#34;):
    gates,gate_count = extract_gates_b(bench)
    # print(&#34;HERE &#34;,gates)
    inputs = extract_io_b(bench, mode=&#34;input&#34;)
    outputs = extract_io_b(bench, mode=&#34;output&#34;)

    gate_list = list(gates.keys())

    print(&#34;tmpcheck&#34;,gates[&#34;DFF&#34;])
    if((&#34;DFF&#34; in gate_list) and clkpin not in inputs):
        print(&#34;DFF IN CIRCUIT&#34;)
        clockp=&#34;,&#34;+clkpin
        clockio=&#34;input {};&#34;.format(clkpin)
    else:
        clockio=&#34;&#34;
        clockp=&#34;&#34;

    porti, input_dec,replace_i = io_port(inputs, mode=&#34;input&#34;)
    porto, output_dec,replace_o = io_port(outputs, mode=&#34;output&#34;)
    verilog = &#34;module {} ({},{});{}&#34;.format(modulename,
        porti+clockp, porto, input_dec+output_dec+clockio)

    # clock=&#34;&#34;
    # if(&#34;DFF&#34; in gate_list):
    #     for k in inputs:
    #         if((&#34;clk&#34; in k.lower()) or (&#34;clock&#34; in k.lower())):
    #             clock=k
    #     if(clock==&#34;&#34;):
    #         print(&#34;################### ERROR ###################&#34;)
        
    #     for i in gates[&#34;DFF&#34;]:
    #         verilog += &#34;reg &#34;+i[0]+&#34; ;&#34;

    #     verilog+=&#34;always@(posedge {})begin &#34;.format(clock)
    #     for i in gates[&#34;DFF&#34;]:
    #         verilog += i[0]+&#34; = &#34;+i[1]+&#34; ;&#34;
    #     verilog+=&#34; end &#34;
        

    wires=[]
    verilog_wire=&#34;&#34;
    verilog_assign=&#34;&#34;
    for i in gate_list:
        tmp = gates[i]
        
        if i == &#39;NOT&#39;:
            for j in tmp:
                if((j[0] not in outputs) and (j[0] not in wires)):
                    verilog_wire +=&#34;wire {};&#34;.format(j[0])
                    wires.append(j[0])
                verilog_assign += &#34;assign &#34; + j[0]+&#34; = ~&#34;+j[1]+&#34; ;&#34;
        elif i == &#39;BUF&#39;:
            for j in tmp:
                if((j[0] not in outputs) and (j[0] not in wires)):
                    verilog_wire +=&#34;wire {};&#34;.format(j[0])
                    wires.append(j[0])
                verilog_assign += &#34;assign &#34; + j[0]+&#34; = &#34;+j[1]+&#34; ;&#34;
        elif i == &#34;AND&#34;:
            for j in tmp:
                if((j[0] not in outputs) and (j[0] not in wires)):
                    verilog_wire +=&#34;wire {};&#34;.format(j[0])
                    wires.append(j[0])
                verilog_assign += &#34;assign &#34; + j[0]+&#34; = &#34;+j[1]+&#34; &amp; &#34;+j[2]+&#34; ;&#34;
        elif i == &#34;NAND&#34;:
            for j in tmp:
                if((j[0] not in outputs) and (j[0] not in wires)):
                    verilog_wire +=&#34;wire {};&#34;.format(j[0])
                    wires.append(j[0])
                verilog_assign += &#34;assign &#34; + j[0]+&#34; = ~(&#34;+j[1]+&#34; &amp; &#34;+j[2]+&#34;) ;&#34;
        elif i == &#34;OR&#34;:
            for j in tmp:
                if((j[0] not in outputs) and (j[0] not in wires)):
                    verilog_wire +=&#34;wire {};&#34;.format(j[0])
                    wires.append(j[0])
                verilog_assign += &#34;assign &#34; + j[0]+&#34; = &#34;+j[1]+&#34; | &#34;+j[2]+&#34; ;&#34;
        elif i == &#34;NOR&#34;:
            for j in tmp:
                if((j[0] not in outputs) and (j[0] not in wires)):
                    verilog_wire +=&#34;wire {};&#34;.format(j[0])
                    wires.append(j[0])
                verilog_assign += &#34;assign &#34; + j[0]+&#34; = ~(&#34;+j[1]+&#34; | &#34;+j[2]+&#34;) ;&#34;
        elif i == &#34;XOR&#34;:
            for j in tmp:
                if((j[0] not in outputs) and (j[0] not in wires)):
                    verilog_wire +=&#34;wire {};&#34;.format(j[0])
                    wires.append(j[0])
                verilog_assign += &#34;assign &#34; + j[0]+&#34; = &#34;+j[1]+&#34; ^ &#34;+j[2]+&#34; ;&#34;
        elif i == &#34;XNOR&#34;:
            for j in tmp:
                if((j[0] not in outputs) and (j[0] not in wires)):
                    verilog_wire +=&#34;wire {};&#34;.format(j[0])
                    wires.append(j[0])
                verilog_assign += &#34;assign &#34; + j[0]+&#34; = ~(&#34;+j[1]+&#34; ^ &#34;+j[2]+&#34;) ;&#34;
        elif i == &#34;DFF&#34;:
            print(tmp)
            for j in tmp:
                verilog_assign += &#34;reg {};always@(posedge {})begin {}&lt;={}; end &#34;.format(j[0],clkpin,j[0],j[1])


    verilog += verilog_wire + verilog_assign + &#34;endmodule&#34;

    
    verilog = format_verilog(verilog)
    return verilog, gate_count</code></pre>
</details>
</dd>
<dt id="src.Parser.conv.verilog_to_bench"><code class="name flex">
<span>def <span class="ident">verilog_to_bench</span></span>(<span>verilog, gate_mapping, gates_vlib, FF_vlib)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def verilog_to_bench(verilog,gate_mapping,gates_vlib,FF_vlib):
    verilog = format_verilog(verilog)
    inputs,_=extract_io_v(verilog,mode=&#34;input&#34;)
    outputs,_=extract_io_v(verilog,mode=&#34;output&#34;)
    
    gate_tech,sub_module,(FF_tech,Clock_pins,Reset_pins)=gates_module_extraction(verilog,gate_mapping,gates_vlib,FF_vlib)

    bench=&#34;&#34;

    for i in inputs:
        tmpi=inputs[i]
        if(tmpi[&#34;bits&#34;]==1):
            bench+=&#34;INPUT({})\n&#34;.format(i)
        else:
            for k in range(tmpi[&#39;startbit&#39;],tmpi[&#39;endbit&#39;]+1):
                bench+=&#34;INPUT({})\n&#34;.format(i+f&#34;[{k}]&#34;)

        
    for i in outputs:
        tmpi=outputs[i]
        if(tmpi[&#34;bits&#34;]==1):
            bench+=&#34;OUTPUT({})\n&#34;.format(i)
        else:
            for k in range(tmpi[&#39;startbit&#39;],tmpi[&#39;endbit&#39;]+1):
                bench+=&#34;OUTPUT({})\n&#34;.format(i+f&#34;[{k}]&#34;)

    
    # for i in gates:
    #     if(i==&#39;BUF&#39; or i==&#39;NOT&#39;):
    #         for j in gates[i]:
    #             bench+=&#34;{} = {}({})\n&#34;.format(j[1],i,j[0])
    #     else:
    #         for j in gates[i]:
    #             bench+=&#34;{} = {}({},{})\n&#34;.format(j[2],i,j[0],j[1])
    return bench</code></pre>
</details>
</dd>
</dl>
</section>
<section>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="src.Parser" href="index.html">src.Parser</a></code></li>
</ul>
</li>
<li><h3><a href="#header-functions">Functions</a></h3>
<ul class="">
<li><code><a title="src.Parser.conv.bench_to_verilog" href="#src.Parser.conv.bench_to_verilog">bench_to_verilog</a></code></li>
<li><code><a title="src.Parser.conv.verilog_to_bench" href="#src.Parser.conv.verilog_to_bench">verilog_to_bench</a></code></li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc" title="pdoc: Python API documentation generator"><cite>pdoc</cite> 0.10.0</a>.</p>
</footer>
</body>
</html>