<profile>

<section name = "Vivado HLS Report for 'Conv1DMac_new'" level="0">
<item name = "Date">Fri Apr 28 22:20:34 2023
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">S4_1</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.198, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">16777221, 16777221, 16777221, 16777221, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_ofmChannels_loop_neuronFold_loop_synapseFold">16777219, 16777219, 5, 1, 1, 16777216, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 0, 0, 621</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 0, 1092</column>
<column name="Memory">54, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 147</column>
<column name="Register">0, -, 387, 96</column>
<specialColumn name="Available">1090, 900, 437200, 218600</specialColumn>
<specialColumn name="Utilization (%)">4, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="computeS4_1_mux_6g8j_U6">computeS4_1_mux_6g8j, 0, 0, 0, 273</column>
<column name="computeS4_1_mux_6g8j_U7">computeS4_1_mux_6g8j, 0, 0, 0, 273</column>
<column name="computeS4_1_mux_6g8j_U8">computeS4_1_mux_6g8j, 0, 0, 0, 273</column>
<column name="computeS4_1_mux_6g8j_U9">computeS4_1_mux_6g8j, 0, 0, 0, 273</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="weights20_m_weights_3_U">Conv1DMac_new_weicud, 12, 0, 0, 32768, 6, 1, 196608</column>
<column name="weights20_m_weights_2_U">Conv1DMac_new_weidEe, 14, 0, 0, 32768, 7, 1, 229376</column>
<column name="weights20_m_weights_1_U">Conv1DMac_new_weieOg, 14, 0, 0, 32768, 7, 1, 229376</column>
<column name="weights20_m_weights_s_U">Conv1DMac_new_weifYi, 14, 0, 0, 32768, 7, 1, 229376</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_3_fu_722_p2">*, 0, 0, 41, 7, 8</column>
<column name="p_Val2_4_fu_792_p2">*, 0, 0, 41, 7, 8</column>
<column name="p_Val2_s_57_fu_652_p2">*, 0, 0, 41, 7, 8</column>
<column name="p_Val2_s_fu_582_p2">*, 0, 0, 41, 6, 8</column>
<column name="indvar_flatten_next2_fu_417_p2">+, 0, 0, 32, 1, 25</column>
<column name="indvar_flatten_op_fu_549_p2">+, 0, 0, 24, 17, 1</column>
<column name="macRegisters_0_V_fu_887_p2">+, 0, 0, 8, 8, 8</column>
<column name="macRegisters_1_V_fu_907_p2">+, 0, 0, 8, 8, 8</column>
<column name="macRegisters_2_V_fu_926_p2">+, 0, 0, 8, 8, 8</column>
<column name="macRegisters_3_V_fu_945_p2">+, 0, 0, 8, 8, 8</column>
<column name="nm_1_fu_471_p2">+, 0, 0, 15, 1, 7</column>
<column name="p_Val2_7_1_fu_1242_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_7_2_fu_1381_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_7_3_fu_1520_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_7_fu_1103_p2">+, 0, 0, 15, 8, 8</column>
<column name="sf_1_fu_543_p2">+, 0, 0, 17, 10, 1</column>
<column name="tmp1_fu_881_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp2_fu_901_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp3_fu_920_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp4_fu_939_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp_6_fu_531_p2">+, 0, 0, 22, 15, 15</column>
<column name="ap_block_state4_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_1_1_fu_893_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_1_2_fu_912_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_1_3_fu_931_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_1_fu_873_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_5_mid_fu_465_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten2_fu_411_p2">icmp, 0, 0, 18, 25, 26</column>
<column name="exitcond_flatten_fu_423_p2">icmp, 0, 0, 18, 17, 16</column>
<column name="tmp_14_fu_642_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_16_1_fu_712_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_16_2_fu_782_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_16_3_fu_852_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_40_fu_459_p2">icmp, 0, 0, 13, 10, 11</column>
<column name="tmp_9_fu_537_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="tmp_11_fu_618_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_17_fu_688_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_21_fu_758_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_25_fu_828_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_8_fu_477_p2">or, 0, 0, 2, 1, 1</column>
<column name="indvar_flatten_next_fu_555_p3">select, 0, 0, 17, 1, 1</column>
<column name="nm_mid2_fu_519_p3">select, 0, 0, 7, 1, 7</column>
<column name="nm_mid_fu_429_p3">select, 0, 0, 7, 1, 1</column>
<column name="nm_t_mid2_fu_511_p3">select, 0, 0, 6, 1, 6</column>
<column name="nm_t_mid_fu_445_p3">select, 0, 0, 6, 1, 1</column>
<column name="sf_mid2_fu_483_p3">select, 0, 0, 10, 1, 1</column>
<column name="tmp_3_mid2_fu_503_p3">select, 0, 0, 15, 1, 15</column>
<column name="tmp_3_mid_fu_437_p3">select, 0, 0, 15, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="not_exitcond_flatten_fu_453_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten2_reg_335">9, 2, 25, 50</column>
<column name="indvar_flatten_reg_346">9, 2, 17, 34</column>
<column name="macRegisters_0_V_2_fu_254">9, 2, 8, 16</column>
<column name="macRegisters_1_V_2_fu_258">9, 2, 8, 16</column>
<column name="macRegisters_2_V_2_fu_262">9, 2, 8, 16</column>
<column name="macRegisters_3_V_2_fu_266">9, 2, 8, 16</column>
<column name="nm_reg_357">9, 2, 7, 14</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="sf_reg_368">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="exitcond_flatten2_reg_1563">1, 0, 1, 0</column>
<column name="indvar_flatten2_reg_335">25, 0, 25, 0</column>
<column name="indvar_flatten_reg_346">17, 0, 17, 0</column>
<column name="macRegisters_0_V_2_fu_254">8, 0, 8, 0</column>
<column name="macRegisters_1_V_2_fu_258">8, 0, 8, 0</column>
<column name="macRegisters_2_V_2_fu_262">8, 0, 8, 0</column>
<column name="macRegisters_3_V_2_fu_266">8, 0, 8, 0</column>
<column name="nm_reg_357">7, 0, 7, 0</column>
<column name="nm_t_mid2_reg_1572">6, 0, 6, 0</column>
<column name="p_Val2_7_1_reg_1689">8, 0, 8, 0</column>
<column name="p_Val2_7_2_reg_1694">8, 0, 8, 0</column>
<column name="p_Val2_7_3_reg_1699">8, 0, 8, 0</column>
<column name="p_Val2_7_reg_1684">8, 0, 8, 0</column>
<column name="sf_reg_368">10, 0, 10, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_14_reg_1634">1, 0, 1, 0</column>
<column name="tmp_16_1_reg_1649">1, 0, 1, 0</column>
<column name="tmp_16_2_reg_1664">1, 0, 1, 0</column>
<column name="tmp_16_3_reg_1679">1, 0, 1, 0</column>
<column name="tmp_28_reg_1624">7, 0, 7, 0</column>
<column name="tmp_31_reg_1639">8, 0, 8, 0</column>
<column name="tmp_33_reg_1654">8, 0, 8, 0</column>
<column name="tmp_35_reg_1669">8, 0, 8, 0</column>
<column name="tmp_48_reg_1629">1, 0, 1, 0</column>
<column name="tmp_51_reg_1644">1, 0, 1, 0</column>
<column name="tmp_54_reg_1659">1, 0, 1, 0</column>
<column name="tmp_57_reg_1674">1, 0, 1, 0</column>
<column name="tmp_6_reg_1585">15, 0, 15, 0</column>
<column name="tmp_9_reg_1590">1, 0, 1, 0</column>
<column name="exitcond_flatten2_reg_1563">64, 32, 1, 0</column>
<column name="nm_t_mid2_reg_1572">64, 32, 6, 0</column>
<column name="tmp_9_reg_1590">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Conv1DMac_new, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Conv1DMac_new, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Conv1DMac_new, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Conv1DMac_new, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Conv1DMac_new, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Conv1DMac_new, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Conv1DMac_new, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Conv1DMac_new, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Conv1DMac_new, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Conv1DMac_new, return value</column>
<column name="in_V_V_dout">in, 8, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 32, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
