# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../fullsine.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../../1st_Semester/EEE4120F_HPEC/EEE4120F-Pracs-master/Prac5/top.v" \
"../../../../../1st_Semester/EEE4120F_HPEC/EEE4120F-Pracs-master/Prac5/Debounce.v" \
"../../../../../1st_Semester/EEE4120F_HPEC/EEE4120F-Pracs-master/Prac5/PWM.v" \
"../../../../fullsine.srcs/tb_top/new/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
