<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="image.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="read_image_VHDL.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="read_image_VHDL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="read_image_VHDL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="read_image_VHDL.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="read_image_VHDL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="read_image_VHDL.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="read_image_VHDL.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="read_image_VHDL.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="read_image_VHDL.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="read_image_VHDL.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="read_image_VHDL.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="read_image_VHDL.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="read_image_VHDL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="read_image_VHDL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="read_image_VHDL.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="read_image_VHDL.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="read_image_VHDL.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="read_image_VHDL.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="read_image_VHDL.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="read_image_VHDL_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="read_image_VHDL_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="read_image_VHDL_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="read_image_VHDL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="read_image_VHDL_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="read_image_VHDL_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="read_image_VHDL_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="read_image_VHDL_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="read_image_VHDL_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="read_image_VHDL_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="read_image_VHDL_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="read_image_VHDL_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="read_image_VHDL_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="read_image_VHDL_par.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="read_image_VHDL_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="read_image_VHDL_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="read_image_VHDL_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="read_image_VHDL_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="read_image_VHDL_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1625567657" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1625567657">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1625567710" xil_pn:in_ck="1301728338011045797" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1625567710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="image.vhd"/>
      <outfile xil_pn:name="image_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1625567712" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2670135120316290162" xil_pn:start_ts="1625567712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625567712" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1100450214216237460" xil_pn:start_ts="1625567712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625567657" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3898849158120781932" xil_pn:start_ts="1625567657">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625567712" xil_pn:in_ck="1301728338011045797" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1625567712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="image.vhd"/>
      <outfile xil_pn:name="image_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1625567718" xil_pn:in_ck="1301728338011045797" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3806565953222553889" xil_pn:start_ts="1625567712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="read_image_VHDL_beh.prj"/>
      <outfile xil_pn:name="read_image_VHDL_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1625567718" xil_pn:in_ck="-7466394592964528262" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2398799509086735476" xil_pn:start_ts="1625567718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="read_image_VHDL_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1625567269" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1625567268">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1625567269" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7737395741300208684" xil_pn:start_ts="1625567269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625567269" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3898849158120781932" xil_pn:start_ts="1625567269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625567269" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1625567269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625567269" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2670135120316290162" xil_pn:start_ts="1625567269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625567269" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1625567269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625567269" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7142166155714368606" xil_pn:start_ts="1625567269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625567461" xil_pn:in_ck="152447740101427" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-5404676849200578213" xil_pn:start_ts="1625567448">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="read_image_VHDL.lso"/>
      <outfile xil_pn:name="read_image_VHDL.ngc"/>
      <outfile xil_pn:name="read_image_VHDL.ngr"/>
      <outfile xil_pn:name="read_image_VHDL.prj"/>
      <outfile xil_pn:name="read_image_VHDL.stx"/>
      <outfile xil_pn:name="read_image_VHDL.syr"/>
      <outfile xil_pn:name="read_image_VHDL.xst"/>
      <outfile xil_pn:name="read_image_VHDL_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1625567284" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8306397847350138883" xil_pn:start_ts="1625567284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625567472" xil_pn:in_ck="-9102508322219418095" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6416806494646329265" xil_pn:start_ts="1625567461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="read_image_VHDL.bld"/>
      <outfile xil_pn:name="read_image_VHDL.ngd"/>
      <outfile xil_pn:name="read_image_VHDL_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1625567543" xil_pn:in_ck="-9102508322219418094" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1625567472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="read_image_VHDL.pcf"/>
      <outfile xil_pn:name="read_image_VHDL_map.map"/>
      <outfile xil_pn:name="read_image_VHDL_map.mrp"/>
      <outfile xil_pn:name="read_image_VHDL_map.ncd"/>
      <outfile xil_pn:name="read_image_VHDL_map.ngm"/>
      <outfile xil_pn:name="read_image_VHDL_map.xrpt"/>
      <outfile xil_pn:name="read_image_VHDL_summary.xml"/>
      <outfile xil_pn:name="read_image_VHDL_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1625567583" xil_pn:in_ck="-5607498595221854677" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1625567543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="read_image_VHDL.ncd"/>
      <outfile xil_pn:name="read_image_VHDL.pad"/>
      <outfile xil_pn:name="read_image_VHDL.par"/>
      <outfile xil_pn:name="read_image_VHDL.ptwx"/>
      <outfile xil_pn:name="read_image_VHDL.unroutes"/>
      <outfile xil_pn:name="read_image_VHDL.xpi"/>
      <outfile xil_pn:name="read_image_VHDL_pad.csv"/>
      <outfile xil_pn:name="read_image_VHDL_pad.txt"/>
      <outfile xil_pn:name="read_image_VHDL_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1625567583" xil_pn:in_ck="-9102508322219418226" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1625567567">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="read_image_VHDL.twr"/>
      <outfile xil_pn:name="read_image_VHDL.twx"/>
    </transform>
  </transforms>

</generated_project>
