0.6
2018.2
Jun 14 2018
20:41:02
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/comb_ckt/comb_ckt.sim/sim_1/synth/timing/xsim/TestComb_ckt_time_synth.v,1683747337,verilog,,,,combCkt;glbl,,,,,,,,
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/comb_ckt/comb_ckt.srcs/sim_1/new/TestComb_ckt.vhd,1683747034,vhdl,,,,testcomb_ckt,,,,,,,,
