<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver iicps v2_2: xiicps_hw.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xiicps_hw.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_assert.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a985ef58212940c666ada245d3e83a17d">XIICPS_HW_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a140ccea93d5db30437b80cefe55f3623">XIicPs_In32</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a2b1db1e3cb3185be41fe8ea44c453f6d">XIicPs_Out32</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#abcc20fce80c1e8dff27be4e584c2cc27">XIicPs_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XIicPs_In32((BaseAddress) + (RegOffset))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#aa0bde6894589023ea8248a9d9cdc73c5">XIicPs_WriteReg</a>(BaseAddress, RegOffset, RegisterValue)&nbsp;&nbsp;&nbsp;XIicPs_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#ab8f0f78d7389924d17d2b7b49f622cf1">XIicPs_ReadIER</a>(BaseAddress)&nbsp;&nbsp;&nbsp;XIicPs_ReadReg((BaseAddress),  XIICPS_IER_OFFSET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#af7a3f4b57fe275f426ac9b771b187b23">XIicPs_EnableInterrupts</a>(BaseAddress, IntrMask)&nbsp;&nbsp;&nbsp;XIicPs_WriteReg((BaseAddress), XIICPS_IER_OFFSET, (IntrMask))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a90efda2a784d4b972f1835b0ba81cde1">XIicPs_DisableAllInterrupts</a>(BaseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a6a21536b3361fa36f00745a3e653fbbd">XIicPs_DisableInterrupts</a>(BaseAddress, IntrMask)</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Map</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp092729737d14686054aa21531a3582c6"></a> Register offsets for the IIC. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a0c96ab97015c857822df599608ba9c10">XIICPS_CR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a12b4d0ee4dce6172ba78a0dec5666a72">XIICPS_SR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a3d97551edd7013b07093cac16dbe80f1">XIICPS_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#ac9101ca416d8b9e303b4a65c4840a1d5">XIICPS_DATA_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a9ec604e5ed330606d24a082484e905f0">XIICPS_ISR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a2afdc061285f0155f3fbbf322beae54f">XIICPS_TRANS_SIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a3750481db8ebadadea48985f0abcb755">XIICPS_SLV_PAUSE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a61f5015241d07352f5cad00c589ec4e0">XIICPS_TIME_OUT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a0668ec3389dd427fecfca4d1b9d2f0c4">XIICPS_IMR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a471cbaf2444941e33de173ea5e5c7f03">XIICPS_IER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#ac95b4e2bd04257b322e5bf66f956bdf3">XIICPS_IDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>
<tr><td colspan="2"><div class="groupHeader">Control Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp51793cbea2ebce2243b8f2115ce2db60"></a> This register contains various control bits that affects the operation of the IIC controller. Read/Write. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#ae1eb58bcf8d77fd6a8f9325d5344b390">XIICPS_CR_DIV_A_MASK</a>&nbsp;&nbsp;&nbsp;0x0000C000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#ae980b732a8b41e97461d097cdca82d38">XIICPS_CR_DIV_A_SHIFT</a>&nbsp;&nbsp;&nbsp;14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#ab87d93689afe5c24a5619083ea1f3ca9">XIICPS_DIV_A_MAX</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#aee06a0e2ceece45ef3ca15fffacbaac3">XIICPS_CR_DIV_B_MASK</a>&nbsp;&nbsp;&nbsp;0x00003F00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a0475ff513956035cd712dd4ee3301364">XIICPS_CR_DIV_B_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a167d2a48ba5ab4cdf58f229bf6a0b554">XIICPS_CR_CLR_FIFO_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#ade5ece1da092340afd300afe0387f207">XIICPS_CR_SLVMON_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a11283b281c133a5b15d4da9ce99fa44e">XIICPS_CR_HOLD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a8eca5ebddd70579d4ecc3af1df21f4bf">XIICPS_CR_ACKEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#ada95425b2ab9cb404dcdc418d667370c">XIICPS_CR_NEA_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a77c04588069ca5f72be4e8177ff6c0d8">XIICPS_CR_MS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#ad8c3988f9bb22c7d3f2ce88f6a7f0aa0">XIICPS_CR_RD_WR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a42b856fa59af3400a93291cf0e652307">XIICPS_CR_RESET_VALUE</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td colspan="2"><div class="groupHeader">IIC Status Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp75eaa7c0382d92847dfdb38e6ab0785b"></a> This register is used to indicate status of the IIC controller. Read only </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a67aa73d65f217cb22ecbbb10711ea561">XIICPS_SR_BA_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#ae886bd15d96c8e3e3e8bbbcbc4878a5c">XIICPS_SR_RXOVF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a4ec47ab77103b89564d25650fee6132f">XIICPS_SR_TXDV_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#afbe8fcac03eab822b049d469485356d0">XIICPS_SR_RXDV_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a694b3781a9539f3c34b97a4d58b68efd">XIICPS_SR_RXRW_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td colspan="2"><div class="groupHeader">IIC Address Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7e7330928960fa108b5a02226a6eb945"></a> Normal addressing mode uses add[6:0]. Extended addressing mode uses add[9:0]. A write access to this register always initiates a transfer if the IIC is in master mode. Read/Write </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a65d613d28fe2707d6e1d0fb2ea5b0d9e">XIICPS_ADDR_MASK</a>&nbsp;&nbsp;&nbsp;0x000003FF</td></tr>
<tr><td colspan="2"><div class="groupHeader">IIC Data Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpf12129274a9535a9b5a05d1a52df3782"></a> When written to, the data register sets data to transmit. When read from, the data register reads the last received byte of data. Read/Write </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a324b3ca19000b5cc8944daf85c8f7736">XIICPS_DATA_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>
<tr><td colspan="2"><div class="groupHeader">IIC Interrupt Registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp0064b81699e38d85fbdab106230ad973"></a> <b>IIC Interrupt Status Register</b></p>
<p>This register holds the interrupt status flags for the IIC controller. Some of the flags are level triggered</p>
<ul>
<li>i.e. are set as long as the interrupt condition exists. Other flags are edge triggered, which means they are set one the interrupt condition occurs then remain set until they are cleared by software. The interrupts are cleared by writing a one to the interrupt bit position in the Interrupt Status Register. Read/Write.</li>
</ul>
<p><b>IIC Interrupt Enable Register</b></p>
<p>This register is used to enable interrupt sources for the IIC controller. Writing a '1' to a bit in this register clears the corresponding bit in the IIC Interrupt Mask register. Write only.</p>
<p><b>IIC Interrupt Disable Register </b></p>
<p>This register is used to disable interrupt sources for the IIC controller. Writing a '1' to a bit in this register sets the corresponding bit in the IIC Interrupt Mask register. Write only.</p>
<p><b>IIC Interrupt Mask Register</b></p>
<p>This register shows the enabled/disabled status of each IIC controller interrupt source. A bit set to 1 will ignore the corresponding interrupt in the status register. A bit set to 0 means the interrupt is enabled. All mask bits are set and all interrupts are disabled after reset. Read only.</p>
<p>All four registers have the same bit definitions. They are only defined once for each of the Interrupt Enable Register, Interrupt Disable Register, Interrupt Mask Register, and Interrupt Status Register </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a88441aea66e1ef8f1fd211756b1d1630">XIICPS_IXR_ARB_LOST_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a6b92f85baedcc73892a141f80afe3462">XIICPS_IXR_RX_UNF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#ad2473caf4558fac9af1bd071a022e3cf">XIICPS_IXR_TX_OVR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a1f69893ddec793ff77b61deb51665aa5">XIICPS_IXR_RX_OVR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a5c873e7df9f7a05e458b0d7e9b50faa9">XIICPS_IXR_SLV_RDY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a6df84833528a63b5f5fb07a7d1743c91">XIICPS_IXR_TO_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a74650276000c8cc48cce610b8c6d2140">XIICPS_IXR_NACK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#aa4e9c302ebb54b53aa67ec6c9f4616a3">XIICPS_IXR_DATA_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a56fefd834bba9cc03c0a84bd2a3e099a">XIICPS_IXR_COMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a98fd97807996f571433d9235dc0b0ca4">XIICPS_IXR_DEFAULT_MASK</a>&nbsp;&nbsp;&nbsp;0x000002FF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a8e324637da3483d518d499b7257c7631">XIICPS_IXR_ALL_INTR_MASK</a>&nbsp;&nbsp;&nbsp;0x000002FF</td></tr>
<tr><td colspan="2"><div class="groupHeader">IIC Transfer Size Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpc02165d1cfda9202014e420db7a03226"></a> The register's meaning varies according to the operating mode as follows:</p>
<ul>
<li>Master transmitter mode: number of data bytes still not transmitted minus one</li>
<li>Master receiver mode: number of data bytes that are still expected to be received</li>
<li>Slave transmitter mode: number of bytes remaining in the FIFO after the master terminates the transfer</li>
<li>Slave receiver mode: number of valid data bytes in the FIFO</li>
</ul>
<p>This register is cleared if CLR_FIFO bit in the control register is set. Read/Write </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a15b4866837028af069caa628b3a855c2">XIICPS_TRANS_SIZE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a609b88168d4a0681b42005e0d402a7eb">XIICPS_FIFO_DEPTH</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#aaf1867a207f808f18a373435dee8f525">XIICPS_DATA_INTR_DEPTH</a>&nbsp;&nbsp;&nbsp;14</td></tr>
<tr><td colspan="2"><div class="groupHeader">IIC Slave Monitor Pause Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp70bdb181d25788e69d7d2b1474db6607"></a> This register is associated with the slave monitor mode of the I2C interface. It is meaningful only when the module is in master mode and bit SLVMON in the control register is set.</p>
<p>This register defines the pause interval between consecutive attempts to address the slave once a write to an I2C address register is done by the host. It represents the number of sclk cycles minus one between two attempts.</p>
<p>The reset value of the register is 0, which results in the master repeatedly trying to access the slave immediately after unsuccessful attempt. Read/Write </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a6bc4423ced1691dc807ed57ddf4d2a97">XIICPS_SLV_PAUSE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>
<tr><td colspan="2"><div class="groupHeader">IIC Time Out Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp3a827b62a1380f8b4ba122be0f9cff2d"></a> The value of time out register represents the time out interval in number of sclk cycles minus one.</p>
<p>When the accessed slave holds the sclk line low for longer than the time out period, thus prohibiting the I2C interface in master mode to complete the current transfer, an interrupt is generated and TO interrupt flag is set.</p>
<p>The reset value of the register is 0x1f. Read/Write </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#a5816d28492ddffba63659c197da00ed2">XIICPS_TIME_OUT_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#afbad4feee5924c925b1fe0d864c3799a">XIICPS_TO_RESET_VALUE</a>&nbsp;&nbsp;&nbsp;0x0000001F</td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiicps__hw_8h.html#aa05b46b0ff672dd58fcb4e074710c725">XIicPs_ResetHw</a> (u32 BaseAddr)</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header file contains the hardware definition for an IIC device. It includes register definitions and interface functions to read/write the registers.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who 	Date     Changes
 ----- ------  -------- -----------------------------------------------
 1.00a drg/jz  01/30/10 First release
 1.04a kpc		11/07/13 Added function prototype.
 </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="a65d613d28fe2707d6e1d0fb2ea5b0d9e"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_ADDR_MASK" ref="a65d613d28fe2707d6e1d0fb2ea5b0d9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_ADDR_MASK&nbsp;&nbsp;&nbsp;0x000003FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IIC Address Mask </p>

</div>
</div>
<a class="anchor" id="a3d97551edd7013b07093cac16dbe80f1"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_ADDR_OFFSET" ref="a3d97551edd7013b07093cac16dbe80f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_ADDR_OFFSET&nbsp;&nbsp;&nbsp;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IIC Address </p>

</div>
</div>
<a class="anchor" id="a8eca5ebddd70579d4ecc3af1df21f4bf"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_ACKEN_MASK" ref="a8eca5ebddd70579d4ecc3af1df21f4bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_CR_ACKEN_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable TX of ACK when Master receiver </p>

</div>
</div>
<a class="anchor" id="a167d2a48ba5ab4cdf58f229bf6a0b554"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_CLR_FIFO_MASK" ref="a167d2a48ba5ab4cdf58f229bf6a0b554" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_CR_CLR_FIFO_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clear FIFO, auto clears </p>

</div>
</div>
<a class="anchor" id="ae1eb58bcf8d77fd6a8f9325d5344b390"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_DIV_A_MASK" ref="ae1eb58bcf8d77fd6a8f9325d5344b390" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_CR_DIV_A_MASK&nbsp;&nbsp;&nbsp;0x0000C000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Divisor A </p>

</div>
</div>
<a class="anchor" id="ae980b732a8b41e97461d097cdca82d38"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_DIV_A_SHIFT" ref="ae980b732a8b41e97461d097cdca82d38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_CR_DIV_A_SHIFT&nbsp;&nbsp;&nbsp;14</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Divisor A shift </p>

</div>
</div>
<a class="anchor" id="aee06a0e2ceece45ef3ca15fffacbaac3"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_DIV_B_MASK" ref="aee06a0e2ceece45ef3ca15fffacbaac3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_CR_DIV_B_MASK&nbsp;&nbsp;&nbsp;0x00003F00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Divisor B </p>

</div>
</div>
<a class="anchor" id="a0475ff513956035cd712dd4ee3301364"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_DIV_B_SHIFT" ref="a0475ff513956035cd712dd4ee3301364" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_CR_DIV_B_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Divisor B shift </p>

</div>
</div>
<a class="anchor" id="a11283b281c133a5b15d4da9ce99fa44e"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_HOLD_MASK" ref="a11283b281c133a5b15d4da9ce99fa44e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_CR_HOLD_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Hold bus 1=Hold scl, 0=terminate transfer </p>

</div>
</div>
<a class="anchor" id="a77c04588069ca5f72be4e8177ff6c0d8"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_MS_MASK" ref="a77c04588069ca5f72be4e8177ff6c0d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_CR_MS_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master mode bit 1=Master, 0=Slave </p>

</div>
</div>
<a class="anchor" id="ada95425b2ab9cb404dcdc418d667370c"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_NEA_MASK" ref="ada95425b2ab9cb404dcdc418d667370c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_CR_NEA_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Addressing Mode 1=7 bit, 0=10 bit </p>

</div>
</div>
<a class="anchor" id="a0c96ab97015c857822df599608ba9c10"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_OFFSET" ref="a0c96ab97015c857822df599608ba9c10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_CR_OFFSET&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>32-bit Control </p>

</div>
</div>
<a class="anchor" id="ad8c3988f9bb22c7d3f2ce88f6a7f0aa0"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_RD_WR_MASK" ref="ad8c3988f9bb22c7d3f2ce88f6a7f0aa0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_CR_RD_WR_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read or Write Master transfer 0=Transmitter, 1=Receiver </p>

</div>
</div>
<a class="anchor" id="a42b856fa59af3400a93291cf0e652307"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_RESET_VALUE" ref="a42b856fa59af3400a93291cf0e652307" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_CR_RESET_VALUE&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reset value of the Control register </p>

</div>
</div>
<a class="anchor" id="ade5ece1da092340afd300afe0387f207"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_CR_SLVMON_MASK" ref="ade5ece1da092340afd300afe0387f207" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_CR_SLVMON_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave monitor mode </p>

</div>
</div>
<a class="anchor" id="aaf1867a207f808f18a373435dee8f525"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_DATA_INTR_DEPTH" ref="aaf1867a207f808f18a373435dee8f525" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_DATA_INTR_DEPTH&nbsp;&nbsp;&nbsp;14</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of bytes at DATA intr </p>

</div>
</div>
<a class="anchor" id="a324b3ca19000b5cc8944daf85c8f7736"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_DATA_MASK" ref="a324b3ca19000b5cc8944daf85c8f7736" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_DATA_MASK&nbsp;&nbsp;&nbsp;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IIC Data Mask </p>

</div>
</div>
<a class="anchor" id="ac9101ca416d8b9e303b4a65c4840a1d5"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_DATA_OFFSET" ref="ac9101ca416d8b9e303b4a65c4840a1d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_DATA_OFFSET&nbsp;&nbsp;&nbsp;0x0C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IIC FIFO Data </p>

</div>
</div>
<a class="anchor" id="a90efda2a784d4b972f1835b0ba81cde1"></a><!-- doxytag: member="xiicps_hw.h::XIicPs_DisableAllInterrupts" ref="a90efda2a784d4b972f1835b0ba81cde1" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIicPs_DisableAllInterrupts</td>
          <td>(</td>
          <td class="paramtype">BaseAddress&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xiicps__hw_8h.html#aa0bde6894589023ea8248a9d9cdc73c5">XIicPs_WriteReg</a>((BaseAddress), <a class="code" href="xiicps__hw_8h.html#ac95b4e2bd04257b322e5bf66f956bdf3">XIICPS_IDR_OFFSET</a>, \
                <a class="code" href="xiicps__hw_8h.html#a8e324637da3483d518d499b7257c7631">XIICPS_IXR_ALL_INTR_MASK</a>)
</pre></div><p>Disable all interrupts.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xiicps__hw_8h.html#a90efda2a784d4b972f1835b0ba81cde1">XIicPs_DisableAllInterrupts(u32 BaseAddress)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a6a21536b3361fa36f00745a3e653fbbd"></a><!-- doxytag: member="xiicps_hw.h::XIicPs_DisableInterrupts" ref="a6a21536b3361fa36f00745a3e653fbbd" args="(BaseAddress, IntrMask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIicPs_DisableInterrupts</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">IntrMask&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xiicps__hw_8h.html#aa0bde6894589023ea8248a9d9cdc73c5">XIicPs_WriteReg</a>((BaseAddress), <a class="code" href="xiicps__hw_8h.html#ac95b4e2bd04257b322e5bf66f956bdf3">XIICPS_IDR_OFFSET</a>, \
                (IntrMask))
</pre></div><p>Disable selected interrupts.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
    <tr><td valign="top"></td><td valign="top"><em>IntrMask</em>&nbsp;</td><td>is the interrupts to be disabled.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xiicps__hw_8h.html#a6a21536b3361fa36f00745a3e653fbbd">XIicPs_DisableInterrupts(u32 BaseAddress, u32 IntrMask)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="ab87d93689afe5c24a5619083ea1f3ca9"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_DIV_A_MAX" ref="ab87d93689afe5c24a5619083ea1f3ca9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_DIV_A_MAX&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maximum value of Divisor A </p>

</div>
</div>
<a class="anchor" id="af7a3f4b57fe275f426ac9b771b187b23"></a><!-- doxytag: member="xiicps_hw.h::XIicPs_EnableInterrupts" ref="af7a3f4b57fe275f426ac9b771b187b23" args="(BaseAddress, IntrMask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIicPs_EnableInterrupts</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">IntrMask&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XIicPs_WriteReg((BaseAddress), XIICPS_IER_OFFSET, (IntrMask))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write to the interrupt enable register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
    <tr><td valign="top"></td><td valign="top"><em>IntrMask</em>&nbsp;</td><td>is the interrupts to be enabled.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void XIicPs_EnabledInterrupts(u32 BaseAddress, u32 IntrMask) </dd></dl>

</div>
</div>
<a class="anchor" id="a609b88168d4a0681b42005e0d402a7eb"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_FIFO_DEPTH" ref="a609b88168d4a0681b42005e0d402a7eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_FIFO_DEPTH&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of bytes in the FIFO </p>

</div>
</div>
<a class="anchor" id="a985ef58212940c666ada245d3e83a17d"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_HW_H" ref="a985ef58212940c666ada245d3e83a17d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_HW_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac95b4e2bd04257b322e5bf66f956bdf3"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IDR_OFFSET" ref="ac95b4e2bd04257b322e5bf66f956bdf3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_IDR_OFFSET&nbsp;&nbsp;&nbsp;0x28</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Disable </p>

</div>
</div>
<a class="anchor" id="a471cbaf2444941e33de173ea5e5c7f03"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IER_OFFSET" ref="a471cbaf2444941e33de173ea5e5c7f03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_IER_OFFSET&nbsp;&nbsp;&nbsp;0x24</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="a0668ec3389dd427fecfca4d1b9d2f0c4"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IMR_OFFSET" ref="a0668ec3389dd427fecfca4d1b9d2f0c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_IMR_OFFSET&nbsp;&nbsp;&nbsp;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Enabled Mask </p>

</div>
</div>
<a class="anchor" id="a140ccea93d5db30437b80cefe55f3623"></a><!-- doxytag: member="xiicps_hw.h::XIicPs_In32" ref="a140ccea93d5db30437b80cefe55f3623" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIicPs_In32&nbsp;&nbsp;&nbsp;Xil_In32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ec604e5ed330606d24a082484e905f0"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_ISR_OFFSET" ref="a9ec604e5ed330606d24a082484e905f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_ISR_OFFSET&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Status </p>

</div>
</div>
<a class="anchor" id="a8e324637da3483d518d499b7257c7631"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_ALL_INTR_MASK" ref="a8e324637da3483d518d499b7257c7631" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_IXR_ALL_INTR_MASK&nbsp;&nbsp;&nbsp;0x000002FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>All ISR Mask </p>

</div>
</div>
<a class="anchor" id="a88441aea66e1ef8f1fd211756b1d1630"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_ARB_LOST_MASK" ref="a88441aea66e1ef8f1fd211756b1d1630" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_IXR_ARB_LOST_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Arbitration Lost Interrupt mask </p>

</div>
</div>
<a class="anchor" id="a56fefd834bba9cc03c0a84bd2a3e099a"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_COMP_MASK" ref="a56fefd834bba9cc03c0a84bd2a3e099a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_IXR_COMP_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer Complete Interrupt mask </p>

</div>
</div>
<a class="anchor" id="aa4e9c302ebb54b53aa67ec6c9f4616a3"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_DATA_MASK" ref="aa4e9c302ebb54b53aa67ec6c9f4616a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_IXR_DATA_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Interrupt mask </p>

</div>
</div>
<a class="anchor" id="a98fd97807996f571433d9235dc0b0ca4"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_DEFAULT_MASK" ref="a98fd97807996f571433d9235dc0b0ca4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_IXR_DEFAULT_MASK&nbsp;&nbsp;&nbsp;0x000002FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Default ISR Mask </p>

</div>
</div>
<a class="anchor" id="a74650276000c8cc48cce610b8c6d2140"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_NACK_MASK" ref="a74650276000c8cc48cce610b8c6d2140" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_IXR_NACK_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NACK Interrupt mask </p>

</div>
</div>
<a class="anchor" id="a1f69893ddec793ff77b61deb51665aa5"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_RX_OVR_MASK" ref="a1f69893ddec793ff77b61deb51665aa5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_IXR_RX_OVR_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Overflow Interrupt mask </p>

</div>
</div>
<a class="anchor" id="a6b92f85baedcc73892a141f80afe3462"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_RX_UNF_MASK" ref="a6b92f85baedcc73892a141f80afe3462" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_IXR_RX_UNF_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO Recieve Underflow Interrupt mask </p>

</div>
</div>
<a class="anchor" id="a5c873e7df9f7a05e458b0d7e9b50faa9"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_SLV_RDY_MASK" ref="a5c873e7df9f7a05e458b0d7e9b50faa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_IXR_SLV_RDY_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Monitored Slave Ready Interrupt mask </p>

</div>
</div>
<a class="anchor" id="a6df84833528a63b5f5fb07a7d1743c91"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_TO_MASK" ref="a6df84833528a63b5f5fb07a7d1743c91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_IXR_TO_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer Time Out Interrupt mask </p>

</div>
</div>
<a class="anchor" id="ad2473caf4558fac9af1bd071a022e3cf"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_IXR_TX_OVR_MASK" ref="ad2473caf4558fac9af1bd071a022e3cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_IXR_TX_OVR_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Overflow Interrupt mask </p>

</div>
</div>
<a class="anchor" id="a2b1db1e3cb3185be41fe8ea44c453f6d"></a><!-- doxytag: member="xiicps_hw.h::XIicPs_Out32" ref="a2b1db1e3cb3185be41fe8ea44c453f6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIicPs_Out32&nbsp;&nbsp;&nbsp;Xil_Out32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8f0f78d7389924d17d2b7b49f622cf1"></a><!-- doxytag: member="xiicps_hw.h::XIicPs_ReadIER" ref="ab8f0f78d7389924d17d2b7b49f622cf1" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIicPs_ReadIER</td>
          <td>(</td>
          <td class="paramtype">BaseAddress&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XIicPs_ReadReg((BaseAddress),  XIICPS_IER_OFFSET)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read the interrupt enable register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Current bit mask that represents currently enabled interrupts.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xiicps__hw_8h.html#ab8f0f78d7389924d17d2b7b49f622cf1">XIicPs_ReadIER(u32 BaseAddress)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="abcc20fce80c1e8dff27be4e584c2cc27"></a><!-- doxytag: member="xiicps_hw.h::XIicPs_ReadReg" ref="abcc20fce80c1e8dff27be4e584c2cc27" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIicPs_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XIicPs_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read an IIC register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to select the specific register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The value read from the register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: u32 XIicPs_ReadReg(u32 BaseAddress. int RegOffset) </dd></dl>

</div>
</div>
<a class="anchor" id="a6bc4423ced1691dc807ed57ddf4d2a97"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_SLV_PAUSE_MASK" ref="a6bc4423ced1691dc807ed57ddf4d2a97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_SLV_PAUSE_MASK&nbsp;&nbsp;&nbsp;0x0000000F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave monitor pause mask </p>

</div>
</div>
<a class="anchor" id="a3750481db8ebadadea48985f0abcb755"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_SLV_PAUSE_OFFSET" ref="a3750481db8ebadadea48985f0abcb755" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_SLV_PAUSE_OFFSET&nbsp;&nbsp;&nbsp;0x18</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave monitor pause </p>

</div>
</div>
<a class="anchor" id="a67aa73d65f217cb22ecbbb10711ea561"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_SR_BA_MASK" ref="a67aa73d65f217cb22ecbbb10711ea561" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_SR_BA_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bus Active Mask </p>

</div>
</div>
<a class="anchor" id="a12b4d0ee4dce6172ba78a0dec5666a72"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_SR_OFFSET" ref="a12b4d0ee4dce6172ba78a0dec5666a72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_SR_OFFSET&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Status </p>

</div>
</div>
<a class="anchor" id="afbe8fcac03eab822b049d469485356d0"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_SR_RXDV_MASK" ref="afbe8fcac03eab822b049d469485356d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_SR_RXDV_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receiver Data Valid Mask </p>

</div>
</div>
<a class="anchor" id="ae886bd15d96c8e3e3e8bbbcbc4878a5c"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_SR_RXOVF_MASK" ref="ae886bd15d96c8e3e3e8bbbcbc4878a5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_SR_RXOVF_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receiver Overflow Mask </p>

</div>
</div>
<a class="anchor" id="a694b3781a9539f3c34b97a4d58b68efd"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_SR_RXRW_MASK" ref="a694b3781a9539f3c34b97a4d58b68efd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_SR_RXRW_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive read/write Mask </p>

</div>
</div>
<a class="anchor" id="a4ec47ab77103b89564d25650fee6132f"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_SR_TXDV_MASK" ref="a4ec47ab77103b89564d25650fee6132f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_SR_TXDV_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Data Valid Mask </p>

</div>
</div>
<a class="anchor" id="a5816d28492ddffba63659c197da00ed2"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_TIME_OUT_MASK" ref="a5816d28492ddffba63659c197da00ed2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_TIME_OUT_MASK&nbsp;&nbsp;&nbsp;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IIC Time Out mask </p>

</div>
</div>
<a class="anchor" id="a61f5015241d07352f5cad00c589ec4e0"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_TIME_OUT_OFFSET" ref="a61f5015241d07352f5cad00c589ec4e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_TIME_OUT_OFFSET&nbsp;&nbsp;&nbsp;0x1C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Time Out </p>

</div>
</div>
<a class="anchor" id="afbad4feee5924c925b1fe0d864c3799a"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_TO_RESET_VALUE" ref="afbad4feee5924c925b1fe0d864c3799a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_TO_RESET_VALUE&nbsp;&nbsp;&nbsp;0x0000001F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IIC Time Out reset value </p>

</div>
</div>
<a class="anchor" id="a15b4866837028af069caa628b3a855c2"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_TRANS_SIZE_MASK" ref="a15b4866837028af069caa628b3a855c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_TRANS_SIZE_MASK&nbsp;&nbsp;&nbsp;0x0000003F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IIC Transfer Size Mask </p>

</div>
</div>
<a class="anchor" id="a2afdc061285f0155f3fbbf322beae54f"></a><!-- doxytag: member="xiicps_hw.h::XIICPS_TRANS_SIZE_OFFSET" ref="a2afdc061285f0155f3fbbf322beae54f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIICPS_TRANS_SIZE_OFFSET&nbsp;&nbsp;&nbsp;0x14</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer Size </p>

</div>
</div>
<a class="anchor" id="aa0bde6894589023ea8248a9d9cdc73c5"></a><!-- doxytag: member="xiicps_hw.h::XIicPs_WriteReg" ref="aa0bde6894589023ea8248a9d9cdc73c5" args="(BaseAddress, RegOffset, RegisterValue)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIicPs_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegisterValue&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XIicPs_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write an IIC register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to select the specific register. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegisterValue</em>&nbsp;</td><td>is the value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xiicps__hw_8h.html#aa0bde6894589023ea8248a9d9cdc73c5">XIicPs_WriteReg(u32 BaseAddress, int RegOffset, u32 RegisterValue)</a> </dd></dl>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="aa05b46b0ff672dd58fcb4e074710c725"></a><!-- doxytag: member="xiicps_hw.h::XIicPs_ResetHw" ref="aa05b46b0ff672dd58fcb4e074710c725" args="(u32 BaseAddr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XIicPs_ResetHw </td>
          <td>(</td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>BaseAddress</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This function perform the reset sequence to the given I2c interface by configuring the appropriate control bits in the I2c specifc registers the i2cps reset squence involves the following steps Disable all the interuupts Clear the status Clear FIFO's and disable hold bit Clear the line status Update relevant config registers with reset values</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>of the interface</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>N/A</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>This function will not modify the slcr registers that are relavant for I2c controller </dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
