

================================================================
== Vivado HLS Report for 'image_filter_Block_Mat_exit2020_proc'
================================================================
* Date:           Thu Jun  4 17:29:25 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        image_filter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.00|      0.00|        0.75|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: cols2_read [1/1] 0.00ns
newFuncRoot:0  %cols2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols2)

ST_1: rows2_read [1/1] 0.00ns
newFuncRoot:1  %rows2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows2)

ST_1: cols_read [1/1] 0.00ns
newFuncRoot:2  %cols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols)

ST_1: rows_read [1/1] 0.00ns
newFuncRoot:3  %rows_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows)

ST_1: img_0_1_rows_V [1/1] 0.00ns
newFuncRoot:4  %img_0_1_rows_V = trunc i32 %rows_read to i12

ST_1: img_0_1_cols_V [1/1] 0.00ns
newFuncRoot:5  %img_0_1_cols_V = trunc i32 %cols_read to i12

ST_1: img_resized_rows_V [1/1] 0.00ns
newFuncRoot:6  %img_resized_rows_V = trunc i32 %rows2_read to i12

ST_1: img_resized_cols_V [1/1] 0.00ns
newFuncRoot:7  %img_resized_cols_V = trunc i32 %cols2_read to i12

ST_1: mrv [1/1] 0.00ns
newFuncRoot:8  %mrv = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } undef, i12 %img_0_1_rows_V, 0

ST_1: mrv_1 [1/1] 0.00ns
newFuncRoot:9  %mrv_1 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %mrv, i12 %img_0_1_rows_V, 1

ST_1: mrv_2 [1/1] 0.00ns
newFuncRoot:10  %mrv_2 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_1, i12 %img_0_1_cols_V, 2

ST_1: mrv_3 [1/1] 0.00ns
newFuncRoot:11  %mrv_3 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_2, i12 %img_0_1_cols_V, 3

ST_1: mrv_4 [1/1] 0.00ns
newFuncRoot:12  %mrv_4 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_3, i12 %img_resized_rows_V, 4

ST_1: mrv_5 [1/1] 0.00ns
newFuncRoot:13  %mrv_5 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_4, i12 %img_resized_rows_V, 5

ST_1: mrv_6 [1/1] 0.00ns
newFuncRoot:14  %mrv_6 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_5, i12 %img_resized_cols_V, 6

ST_1: mrv_7 [1/1] 0.00ns
newFuncRoot:15  %mrv_7 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_6, i12 %img_resized_cols_V, 7

ST_1: mrv_8 [1/1] 0.00ns
newFuncRoot:16  %mrv_8 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_7, i12 %img_resized_rows_V, 8

ST_1: mrv_9 [1/1] 0.00ns
newFuncRoot:17  %mrv_9 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_8, i12 %img_resized_cols_V, 9

ST_1: stg_20 [1/1] 0.00ns
newFuncRoot:18  ret { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_9



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f08c2c30460; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f08c2c31010; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f08c2c318c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f08c2c37e90; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols2_read         (read       ) [ 00]
rows2_read         (read       ) [ 00]
cols_read          (read       ) [ 00]
rows_read          (read       ) [ 00]
img_0_1_rows_V     (trunc      ) [ 00]
img_0_1_cols_V     (trunc      ) [ 00]
img_resized_rows_V (trunc      ) [ 00]
img_resized_cols_V (trunc      ) [ 00]
mrv                (insertvalue) [ 00]
mrv_1              (insertvalue) [ 00]
mrv_2              (insertvalue) [ 00]
mrv_3              (insertvalue) [ 00]
mrv_4              (insertvalue) [ 00]
mrv_5              (insertvalue) [ 00]
mrv_6              (insertvalue) [ 00]
mrv_7              (insertvalue) [ 00]
mrv_8              (insertvalue) [ 00]
mrv_9              (insertvalue) [ 00]
stg_20             (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1004" name="cols2_read_read_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="32" slack="0"/>
<pin id="14" dir="0" index="1" bw="32" slack="0"/>
<pin id="15" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols2_read/1 "/>
</bind>
</comp>

<comp id="18" class="1004" name="rows2_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="32" slack="0"/>
<pin id="20" dir="0" index="1" bw="32" slack="0"/>
<pin id="21" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows2_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="cols_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="rows_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="37" class="1004" name="img_0_1_rows_V_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="32" slack="0"/>
<pin id="39" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="img_0_1_rows_V/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="img_0_1_cols_V_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="32" slack="0"/>
<pin id="43" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="img_0_1_cols_V/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="img_resized_rows_V_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="32" slack="0"/>
<pin id="47" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="img_resized_rows_V/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="img_resized_cols_V_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="img_resized_cols_V/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="mrv_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="120" slack="0"/>
<pin id="55" dir="0" index="1" bw="12" slack="0"/>
<pin id="56" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="mrv_1_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="120" slack="0"/>
<pin id="61" dir="0" index="1" bw="12" slack="0"/>
<pin id="62" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="mrv_2_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="120" slack="0"/>
<pin id="67" dir="0" index="1" bw="12" slack="0"/>
<pin id="68" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="mrv_3_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="120" slack="0"/>
<pin id="73" dir="0" index="1" bw="12" slack="0"/>
<pin id="74" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="mrv_4_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="120" slack="0"/>
<pin id="79" dir="0" index="1" bw="12" slack="0"/>
<pin id="80" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="mrv_5_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="120" slack="0"/>
<pin id="85" dir="0" index="1" bw="12" slack="0"/>
<pin id="86" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="mrv_6_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="120" slack="0"/>
<pin id="91" dir="0" index="1" bw="12" slack="0"/>
<pin id="92" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="mrv_7_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="120" slack="0"/>
<pin id="97" dir="0" index="1" bw="12" slack="0"/>
<pin id="98" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="mrv_8_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="120" slack="0"/>
<pin id="103" dir="0" index="1" bw="12" slack="0"/>
<pin id="104" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="mrv_9_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="120" slack="0"/>
<pin id="109" dir="0" index="1" bw="12" slack="0"/>
<pin id="110" dir="1" index="2" bw="120" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="16"><net_src comp="8" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="17"><net_src comp="6" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="22"><net_src comp="8" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="4" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="8" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="2" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="30" pin="2"/><net_sink comp="37" pin=0"/></net>

<net id="44"><net_src comp="24" pin="2"/><net_sink comp="41" pin=0"/></net>

<net id="48"><net_src comp="18" pin="2"/><net_sink comp="45" pin=0"/></net>

<net id="52"><net_src comp="12" pin="2"/><net_sink comp="49" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="58"><net_src comp="37" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="63"><net_src comp="53" pin="2"/><net_sink comp="59" pin=0"/></net>

<net id="64"><net_src comp="37" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="69"><net_src comp="59" pin="2"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="41" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="75"><net_src comp="65" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="41" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="71" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="45" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="87"><net_src comp="77" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="45" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="83" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="49" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="89" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="49" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="95" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="45" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="101" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="49" pin="1"/><net_sink comp="107" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		stg_20 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|
| Operation|      Functional Unit     |
|----------|--------------------------|
|          |   cols2_read_read_fu_12  |
|   read   |   rows2_read_read_fu_18  |
|          |   cols_read_read_fu_24   |
|          |   rows_read_read_fu_30   |
|----------|--------------------------|
|          |   img_0_1_rows_V_fu_37   |
|   trunc  |   img_0_1_cols_V_fu_41   |
|          | img_resized_rows_V_fu_45 |
|          | img_resized_cols_V_fu_49 |
|----------|--------------------------|
|          |         mrv_fu_53        |
|          |        mrv_1_fu_59       |
|          |        mrv_2_fu_65       |
|          |        mrv_3_fu_71       |
|insertvalue|        mrv_4_fu_77       |
|          |        mrv_5_fu_83       |
|          |        mrv_6_fu_89       |
|          |        mrv_7_fu_95       |
|          |       mrv_8_fu_101       |
|          |       mrv_9_fu_107       |
|----------|--------------------------|
|   Total  |                          |
|----------|--------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
