# rs2 must be of type register
# TODO: MAKE SURE COMMENTS CONSISTENT THROUGH ALL CORE-V
target:
	cv.subunr t6, t3, 15
