{"Source Block": ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@334:344@HdlIdDef", "  wire    [ 15:0]                               up_es_drp_rdata_s;\n  wire                                          up_es_drp_ready_s;\n  wire                                          up_es_start_s;\n  wire                                          up_es_stop_s;\n  wire                                          up_es_init_s;\n  wire                                          up_es_lpm_dfe_n_s;\n  wire    [ 15:0]                               up_es_sdata0_s;\n  wire    [ 15:0]                               up_es_sdata1_s;\n  wire    [ 15:0]                               up_es_sdata2_s;\n  wire    [ 15:0]                               up_es_sdata3_s;\n  wire    [ 15:0]                               up_es_sdata4_s;\n"], "Clone Blocks": [["hdl/library/axi_jesd_gt/axi_jesd_gt.v@329:339", "  wire    [  7:0]                               up_drp_rxrate_s;\n  wire                                          up_es_drp_sel_s;\n  wire                                          up_es_drp_wr_s;\n  wire    [ 11:0]                               up_es_drp_addr_s;\n  wire    [ 15:0]                               up_es_drp_wdata_s;\n  wire    [ 15:0]                               up_es_drp_rdata_s;\n  wire                                          up_es_drp_ready_s;\n  wire                                          up_es_start_s;\n  wire                                          up_es_stop_s;\n  wire                                          up_es_init_s;\n  wire                                          up_es_lpm_dfe_n_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@339:349", "  wire                                          up_es_lpm_dfe_n_s;\n  wire    [ 15:0]                               up_es_sdata0_s;\n  wire    [ 15:0]                               up_es_sdata1_s;\n  wire    [ 15:0]                               up_es_sdata2_s;\n  wire    [ 15:0]                               up_es_sdata3_s;\n  wire    [ 15:0]                               up_es_sdata4_s;\n  wire    [ 15:0]                               up_es_qdata0_s;\n  wire    [ 15:0]                               up_es_qdata1_s;\n  wire    [ 15:0]                               up_es_qdata2_s;\n  wire    [ 15:0]                               up_es_qdata3_s;\n  wire    [ 15:0]                               up_es_qdata4_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@338:348", "  wire                                          up_es_init_s;\n  wire                                          up_es_lpm_dfe_n_s;\n  wire    [ 15:0]                               up_es_sdata0_s;\n  wire    [ 15:0]                               up_es_sdata1_s;\n  wire    [ 15:0]                               up_es_sdata2_s;\n  wire    [ 15:0]                               up_es_sdata3_s;\n  wire    [ 15:0]                               up_es_sdata4_s;\n  wire    [ 15:0]                               up_es_qdata0_s;\n  wire    [ 15:0]                               up_es_qdata1_s;\n  wire    [ 15:0]                               up_es_qdata2_s;\n  wire    [ 15:0]                               up_es_qdata3_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@335:345", "  wire                                          up_es_drp_ready_s;\n  wire                                          up_es_start_s;\n  wire                                          up_es_stop_s;\n  wire                                          up_es_init_s;\n  wire                                          up_es_lpm_dfe_n_s;\n  wire    [ 15:0]                               up_es_sdata0_s;\n  wire    [ 15:0]                               up_es_sdata1_s;\n  wire    [ 15:0]                               up_es_sdata2_s;\n  wire    [ 15:0]                               up_es_sdata3_s;\n  wire    [ 15:0]                               up_es_sdata4_s;\n  wire    [ 15:0]                               up_es_qdata0_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@340:350", "  wire    [ 15:0]                               up_es_sdata0_s;\n  wire    [ 15:0]                               up_es_sdata1_s;\n  wire    [ 15:0]                               up_es_sdata2_s;\n  wire    [ 15:0]                               up_es_sdata3_s;\n  wire    [ 15:0]                               up_es_sdata4_s;\n  wire    [ 15:0]                               up_es_qdata0_s;\n  wire    [ 15:0]                               up_es_qdata1_s;\n  wire    [ 15:0]                               up_es_qdata2_s;\n  wire    [ 15:0]                               up_es_qdata3_s;\n  wire    [ 15:0]                               up_es_qdata4_s;\n  wire    [  4:0]                               up_es_prescale_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@331:341", "  wire                                          up_es_drp_wr_s;\n  wire    [ 11:0]                               up_es_drp_addr_s;\n  wire    [ 15:0]                               up_es_drp_wdata_s;\n  wire    [ 15:0]                               up_es_drp_rdata_s;\n  wire                                          up_es_drp_ready_s;\n  wire                                          up_es_start_s;\n  wire                                          up_es_stop_s;\n  wire                                          up_es_init_s;\n  wire                                          up_es_lpm_dfe_n_s;\n  wire    [ 15:0]                               up_es_sdata0_s;\n  wire    [ 15:0]                               up_es_sdata1_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@328:338", "  wire    [  7:0]                               up_drp_lanesel_s;\n  wire    [  7:0]                               up_drp_rxrate_s;\n  wire                                          up_es_drp_sel_s;\n  wire                                          up_es_drp_wr_s;\n  wire    [ 11:0]                               up_es_drp_addr_s;\n  wire    [ 15:0]                               up_es_drp_wdata_s;\n  wire    [ 15:0]                               up_es_drp_rdata_s;\n  wire                                          up_es_drp_ready_s;\n  wire                                          up_es_start_s;\n  wire                                          up_es_stop_s;\n  wire                                          up_es_init_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@333:343", "  wire    [ 15:0]                               up_es_drp_wdata_s;\n  wire    [ 15:0]                               up_es_drp_rdata_s;\n  wire                                          up_es_drp_ready_s;\n  wire                                          up_es_start_s;\n  wire                                          up_es_stop_s;\n  wire                                          up_es_init_s;\n  wire                                          up_es_lpm_dfe_n_s;\n  wire    [ 15:0]                               up_es_sdata0_s;\n  wire    [ 15:0]                               up_es_sdata1_s;\n  wire    [ 15:0]                               up_es_sdata2_s;\n  wire    [ 15:0]                               up_es_sdata3_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@330:340", "  wire                                          up_es_drp_sel_s;\n  wire                                          up_es_drp_wr_s;\n  wire    [ 11:0]                               up_es_drp_addr_s;\n  wire    [ 15:0]                               up_es_drp_wdata_s;\n  wire    [ 15:0]                               up_es_drp_rdata_s;\n  wire                                          up_es_drp_ready_s;\n  wire                                          up_es_start_s;\n  wire                                          up_es_stop_s;\n  wire                                          up_es_init_s;\n  wire                                          up_es_lpm_dfe_n_s;\n  wire    [ 15:0]                               up_es_sdata0_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@327:337", "  wire                                          up_drp_ready_s;\n  wire    [  7:0]                               up_drp_lanesel_s;\n  wire    [  7:0]                               up_drp_rxrate_s;\n  wire                                          up_es_drp_sel_s;\n  wire                                          up_es_drp_wr_s;\n  wire    [ 11:0]                               up_es_drp_addr_s;\n  wire    [ 15:0]                               up_es_drp_wdata_s;\n  wire    [ 15:0]                               up_es_drp_rdata_s;\n  wire                                          up_es_drp_ready_s;\n  wire                                          up_es_start_s;\n  wire                                          up_es_stop_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@336:346", "  wire                                          up_es_start_s;\n  wire                                          up_es_stop_s;\n  wire                                          up_es_init_s;\n  wire                                          up_es_lpm_dfe_n_s;\n  wire    [ 15:0]                               up_es_sdata0_s;\n  wire    [ 15:0]                               up_es_sdata1_s;\n  wire    [ 15:0]                               up_es_sdata2_s;\n  wire    [ 15:0]                               up_es_sdata3_s;\n  wire    [ 15:0]                               up_es_sdata4_s;\n  wire    [ 15:0]                               up_es_qdata0_s;\n  wire    [ 15:0]                               up_es_qdata1_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@326:336", "  wire    [ 15:0]                               up_drp_rdata_s;\n  wire                                          up_drp_ready_s;\n  wire    [  7:0]                               up_drp_lanesel_s;\n  wire    [  7:0]                               up_drp_rxrate_s;\n  wire                                          up_es_drp_sel_s;\n  wire                                          up_es_drp_wr_s;\n  wire    [ 11:0]                               up_es_drp_addr_s;\n  wire    [ 15:0]                               up_es_drp_wdata_s;\n  wire    [ 15:0]                               up_es_drp_rdata_s;\n  wire                                          up_es_drp_ready_s;\n  wire                                          up_es_start_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@337:347", "  wire                                          up_es_stop_s;\n  wire                                          up_es_init_s;\n  wire                                          up_es_lpm_dfe_n_s;\n  wire    [ 15:0]                               up_es_sdata0_s;\n  wire    [ 15:0]                               up_es_sdata1_s;\n  wire    [ 15:0]                               up_es_sdata2_s;\n  wire    [ 15:0]                               up_es_sdata3_s;\n  wire    [ 15:0]                               up_es_sdata4_s;\n  wire    [ 15:0]                               up_es_qdata0_s;\n  wire    [ 15:0]                               up_es_qdata1_s;\n  wire    [ 15:0]                               up_es_qdata2_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@322:332", "  wire                                          up_drp_sel_s;\n  wire                                          up_drp_wr_s;\n  wire    [ 11:0]                               up_drp_addr_s;\n  wire    [ 15:0]                               up_drp_wdata_s;\n  wire    [ 15:0]                               up_drp_rdata_s;\n  wire                                          up_drp_ready_s;\n  wire    [  7:0]                               up_drp_lanesel_s;\n  wire    [  7:0]                               up_drp_rxrate_s;\n  wire                                          up_es_drp_sel_s;\n  wire                                          up_es_drp_wr_s;\n  wire    [ 11:0]                               up_es_drp_addr_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@332:342", "  wire    [ 11:0]                               up_es_drp_addr_s;\n  wire    [ 15:0]                               up_es_drp_wdata_s;\n  wire    [ 15:0]                               up_es_drp_rdata_s;\n  wire                                          up_es_drp_ready_s;\n  wire                                          up_es_start_s;\n  wire                                          up_es_stop_s;\n  wire                                          up_es_init_s;\n  wire                                          up_es_lpm_dfe_n_s;\n  wire    [ 15:0]                               up_es_sdata0_s;\n  wire    [ 15:0]                               up_es_sdata1_s;\n  wire    [ 15:0]                               up_es_sdata2_s;\n"]], "Diff Content": {"Delete": [[339, "  wire                                          up_es_lpm_dfe_n_s;\n"]], "Add": []}}