{
    "DESIGN_NAME": "processor",
    "VERILOG_FILES": "dir::src/*.sv",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 20.0,
    "FP_PDN_CORE_RING": false,
    "FP_PDN_MULTILAYER": 0,
    "FP_CORE_UTIL": 60,
    "FP_CORE_MARGIN": 4
}
