
*** Running vivado
    with args -log design_1_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_blk_mem_gen_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_blk_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1272.465 ; gain = 79.996 ; free physical = 38320 ; free virtual = 119404
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [/home/shohei/Downloads/todotani_ov7670/master/master.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (11#1) [/home/shohei/Downloads/todotani_ov7670/master/master.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 1479.613 ; gain = 287.145 ; free physical = 39507 ; free virtual = 120595
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1479.613 ; gain = 287.145 ; free physical = 39520 ; free virtual = 120608
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1682.652 ; gain = 0.000 ; free physical = 39197 ; free virtual = 120285
Finished Constraint Validation : Time (s): cpu = 00:01:39 ; elapsed = 00:01:55 . Memory (MB): peak = 1682.652 ; gain = 490.184 ; free physical = 39334 ; free virtual = 120422
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:39 ; elapsed = 00:01:55 . Memory (MB): peak = 1682.652 ; gain = 490.184 ; free physical = 39334 ; free virtual = 120422
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:01:55 . Memory (MB): peak = 1682.652 ; gain = 490.184 ; free physical = 39334 ; free virtual = 120422
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:40 ; elapsed = 00:01:56 . Memory (MB): peak = 1682.652 ; gain = 490.184 ; free physical = 39324 ; free virtual = 120412
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:56 . Memory (MB): peak = 1682.652 ; gain = 490.184 ; free physical = 39315 ; free virtual = 120402
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:02:02 . Memory (MB): peak = 1682.652 ; gain = 490.184 ; free physical = 39195 ; free virtual = 120283
Finished Timing Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:02:02 . Memory (MB): peak = 1682.652 ; gain = 490.184 ; free physical = 39193 ; free virtual = 120281
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:02:02 . Memory (MB): peak = 1682.652 ; gain = 490.184 ; free physical = 39192 ; free virtual = 120280
Finished IO Insertion : Time (s): cpu = 00:01:46 ; elapsed = 00:02:03 . Memory (MB): peak = 1682.652 ; gain = 490.184 ; free physical = 39192 ; free virtual = 120280
Finished Renaming Generated Instances : Time (s): cpu = 00:01:46 ; elapsed = 00:02:03 . Memory (MB): peak = 1682.652 ; gain = 490.184 ; free physical = 39192 ; free virtual = 120280
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:46 ; elapsed = 00:02:03 . Memory (MB): peak = 1682.652 ; gain = 490.184 ; free physical = 39192 ; free virtual = 120280
Finished Renaming Generated Ports : Time (s): cpu = 00:01:46 ; elapsed = 00:02:03 . Memory (MB): peak = 1682.652 ; gain = 490.184 ; free physical = 39192 ; free virtual = 120280
Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:02:03 . Memory (MB): peak = 1682.652 ; gain = 490.184 ; free physical = 39192 ; free virtual = 120280
Finished Renaming Generated Nets : Time (s): cpu = 00:01:46 ; elapsed = 00:02:03 . Memory (MB): peak = 1682.652 ; gain = 490.184 ; free physical = 39192 ; free virtual = 120280

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     1|
|2     |LUT2       |     1|
|3     |LUT3       |     5|
|4     |LUT4       |     2|
|5     |LUT5       |    32|
|6     |LUT6       |    68|
|7     |MUXF7      |    18|
|8     |RAMB18E1   |     1|
|9     |RAMB18E1_1 |     2|
|10    |RAMB18E1_2 |     1|
|11    |RAMB36E1   |     7|
|12    |RAMB36E1_1 |     7|
|13    |RAMB36E1_2 |     1|
|14    |RAMB36E1_3 |    19|
|15    |FDRE       |    10|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:02:03 . Memory (MB): peak = 1682.652 ; gain = 490.184 ; free physical = 39192 ; free virtual = 120280
synth_design: Time (s): cpu = 00:01:47 ; elapsed = 00:02:04 . Memory (MB): peak = 1684.660 ; gain = 517.020 ; free physical = 39246 ; free virtual = 120333
