module compare (
    input z,
    input v,
    input n,
    input alufn_signal[6],
    output cmp[16] 
  ) {
  
  sig out; 
  
  always {

    case (alufn_signal[2:1]) {
      default: out = b0; 
      b01: out = z; //a = b
      b10: out = n ^ v; //a<b
      b11: out = z | (n ^ v); //a<=b
    }
    
    cmp[15:1] = 15b0;
    cmp[0] = out;
  }
}