V3 10
FL /home/ise/computer-architecture-lab_2025_Fall/AZ03/DFF.vhd 2025/10/15.07:00:50 P.20131013
EN work/d_ff_async_reset 1760512628 \
      FL /home/ise/computer-architecture-lab_2025_Fall/AZ03/DFF.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/d_ff_async_reset/Behavioral 1760512629 \
      FL /home/ise/computer-architecture-lab_2025_Fall/AZ03/DFF.vhd \
      EN work/d_ff_async_reset 1760512628 CP clk_div
FL /home/ise/computer-architecture-lab_2025_Fall/AZ03/Divider.vhd 2025/10/15.06:32:28 P.20131013
EN work/clk_div 1760513347 \
      FL /home/ise/computer-architecture-lab_2025_Fall/AZ03/Divider.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/clk_div/Behavioral 1760513348 \
      FL /home/ise/computer-architecture-lab_2025_Fall/AZ03/Divider.vhd \
      EN work/clk_div 1760513347
FL /home/ise/computer-architecture-lab_2025_Fall/AZ03/TFF.vhd 2025/10/15.07:10:10 P.20131013
EN work/t_ff_async_reset 1760513349 \
      FL /home/ise/computer-architecture-lab_2025_Fall/AZ03/TFF.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/t_ff_async_reset/Behavioral 1760513350 \
      FL /home/ise/computer-architecture-lab_2025_Fall/AZ03/TFF.vhd \
      EN work/t_ff_async_reset 1760513349 CP clk_div
