#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Sep 17 21:30:25 2018
# Process ID: 40798
# Current directory: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery
# Command line: vivado
# Log file: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/vivado.log
# Journal file: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7/seg7.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/uio/kant/ifi-project06/robin/programs/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 6117.629 ; gain = 64.211 ; free physical = 33675 ; free virtual = 131378
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/decoder.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/reg_ent.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/reg_ent.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/reg_str.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/reg_str.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/regctrl_ent.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/regctrl_ent.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/regctrl_rtl.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/regctrl_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7ctrl_ent.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7ctrl_ent.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7ctrl_rtl.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7ctrl_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7model_beh.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7model_beh.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7model_ent.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7model_ent.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/subprog_bdy.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/subprog_bdy.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/subprog_pck.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/subprog_pck.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/timer.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/timer.vhd:1]
[Mon Sep 17 21:35:23 2018] Launched synth_1...
Run output will be captured here: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7/seg7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Mon Sep 17 21:41:11 2018] Launched impl_1...
Run output will be captured here: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/seg7/seg7.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/.Xil/Vivado-40798-austur.ifi.uio.no/dcp/reg .xdc]
Finished Parsing XDC File [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab2/delivery/.Xil/Vivado-40798-austur.ifi.uio.no/dcp/reg .xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 6410.672 ; gain = 0.000 ; free physical = 33589 ; free virtual = 131295
Restored from archive | CPU: 0.100000 secs | Memory: 0.653786 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 6410.672 ; gain = 0.000 ; free physical = 33589 ; free virtual = 131295
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:19 ; elapsed = 00:00:21 . Memory (MB): peak = 6619.391 ; gain = 335.711 ; free physical = 33378 ; free virtual = 131083
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 17 21:45:16 2018...
