<strong>verilog-project</strong> is a variable defined in `<code>verilog-mode.el</code>'.<br/>
Its value is nil<br/>
<br/>
  Automatically becomes buffer-local when set.<br/>
<br/>
Documentation:<br/>
Default name of Project for Verilog header.<br/>
If set will become buffer local.