=====
SETUP
13.621
27.740
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_54_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_64_G[1]_s28
21.385
21.902
BUS/RAM/data_mem/ram_DOL_64_G[1]_s13
21.902
22.005
BUS/RAM/data_mem/ram_DOL_64_G[1]_s6
22.005
22.108
BUS/RAM/data_mem/ram_DOL_64_G[1]_s2
22.108
22.211
BUS/RAM/data_mem/ram_DOL_64_G[1]_s0
22.211
22.314
CPU/Reg/ID_RD_1_s8
22.717
23.272
CPU/Reg/ID_RD_1_s1
23.927
24.380
BUS/Timer/mem_data_1_s
25.127
25.580
BUS/LED/input_buf/buff_1_s0
27.740
=====
SETUP
13.753
27.608
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_52_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_1_G[1]_s20
21.098
21.551
BUS/RAM/data_mem/ram_DOL_1_G[1]_s9
21.551
21.654
BUS/RAM/data_mem/ram_DOL_1_G[1]_s4
21.654
21.757
BUS/RAM/data_mem/ram_DOL_1_G[1]_s1
21.757
21.860
BUS/RAM/data_mem/ram_DOL_1_G[1]_s0
21.860
21.963
CPU/Reg/ID_RD_0_s8
23.045
23.600
CPU/Reg/ID_RD_0_s1
24.207
24.660
BUS/Timer/mem_data_0_s
25.334
25.705
BUS/LED/input_buf/buff_0_s0
27.608
=====
SETUP
13.834
27.527
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_52_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_1_G[1]_s20
21.098
21.551
BUS/RAM/data_mem/ram_DOL_1_G[1]_s9
21.551
21.654
BUS/RAM/data_mem/ram_DOL_1_G[1]_s4
21.654
21.757
BUS/RAM/data_mem/ram_DOL_1_G[1]_s1
21.757
21.860
BUS/RAM/data_mem/ram_DOL_1_G[1]_s0
21.860
21.963
CPU/Reg/ID_RD_0_s8
23.045
23.600
CPU/Reg/ID_RD_0_s1
24.207
24.660
BUS/Timer/mem_data_0_s
25.334
25.705
BUS/RAM/data_mem/ram_ram_36_0_s
27.527
=====
SETUP
13.858
27.503
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_54_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_64_G[1]_s28
21.385
21.902
BUS/RAM/data_mem/ram_DOL_64_G[1]_s13
21.902
22.005
BUS/RAM/data_mem/ram_DOL_64_G[1]_s6
22.005
22.108
BUS/RAM/data_mem/ram_DOL_64_G[1]_s2
22.108
22.211
BUS/RAM/data_mem/ram_DOL_64_G[1]_s0
22.211
22.314
CPU/Reg/ID_RD_1_s8
22.717
23.272
CPU/Reg/ID_RD_1_s1
23.927
24.380
BUS/Timer/mem_data_1_s
25.127
25.580
BUS/UART/input_buf/buff_1_s0
27.503
=====
SETUP
13.871
27.490
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_52_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_1_G[1]_s20
21.098
21.551
BUS/RAM/data_mem/ram_DOL_1_G[1]_s9
21.551
21.654
BUS/RAM/data_mem/ram_DOL_1_G[1]_s4
21.654
21.757
BUS/RAM/data_mem/ram_DOL_1_G[1]_s1
21.757
21.860
BUS/RAM/data_mem/ram_DOL_1_G[1]_s0
21.860
21.963
CPU/Reg/ID_RD_0_s8
23.045
23.600
CPU/Reg/ID_RD_0_s1
24.207
24.660
BUS/Timer/mem_data_0_s
25.334
25.705
BUS/RAM/data_mem/ram_ram_50_0_s
27.490
=====
SETUP
13.924
27.438
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_52_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_1_G[1]_s20
21.098
21.551
BUS/RAM/data_mem/ram_DOL_1_G[1]_s9
21.551
21.654
BUS/RAM/data_mem/ram_DOL_1_G[1]_s4
21.654
21.757
BUS/RAM/data_mem/ram_DOL_1_G[1]_s1
21.757
21.860
BUS/RAM/data_mem/ram_DOL_1_G[1]_s0
21.860
21.963
CPU/Reg/ID_RD_0_s8
23.045
23.600
CPU/Reg/ID_RD_0_s1
24.207
24.660
BUS/Timer/mem_data_0_s
25.334
25.705
BUS/RAM/data_mem/ram_ram_60_0_s
27.438
=====
SETUP
13.926
27.436
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_52_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_1_G[1]_s20
21.098
21.551
BUS/RAM/data_mem/ram_DOL_1_G[1]_s9
21.551
21.654
BUS/RAM/data_mem/ram_DOL_1_G[1]_s4
21.654
21.757
BUS/RAM/data_mem/ram_DOL_1_G[1]_s1
21.757
21.860
BUS/RAM/data_mem/ram_DOL_1_G[1]_s0
21.860
21.963
CPU/Reg/ID_RD_0_s8
23.045
23.600
CPU/Reg/ID_RD_0_s1
24.207
24.660
BUS/Timer/mem_data_0_s
25.334
25.705
BUS/RAM/data_mem/ram_ram_33_0_s
27.436
=====
SETUP
13.944
27.417
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_54_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_64_G[1]_s28
21.385
21.902
BUS/RAM/data_mem/ram_DOL_64_G[1]_s13
21.902
22.005
BUS/RAM/data_mem/ram_DOL_64_G[1]_s6
22.005
22.108
BUS/RAM/data_mem/ram_DOL_64_G[1]_s2
22.108
22.211
BUS/RAM/data_mem/ram_DOL_64_G[1]_s0
22.211
22.314
CPU/Reg/ID_RD_1_s8
22.717
23.272
CPU/Reg/ID_RD_1_s1
23.927
24.380
BUS/Timer/mem_data_1_s
25.127
25.580
BUS/RAM/data_mem/ram_ram_52_0_s
27.417
=====
SETUP
13.981
27.381
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_52_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_1_G[1]_s20
21.098
21.551
BUS/RAM/data_mem/ram_DOL_1_G[1]_s9
21.551
21.654
BUS/RAM/data_mem/ram_DOL_1_G[1]_s4
21.654
21.757
BUS/RAM/data_mem/ram_DOL_1_G[1]_s1
21.757
21.860
BUS/RAM/data_mem/ram_DOL_1_G[1]_s0
21.860
21.963
CPU/Reg/ID_RD_0_s8
23.045
23.600
CPU/Reg/ID_RD_0_s1
24.207
24.660
BUS/Timer/mem_data_0_s
25.334
25.705
BUS/RAM/data_mem/ram_ram_52_0_s
27.381
=====
SETUP
13.991
27.370
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_52_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_1_G[1]_s20
21.098
21.551
BUS/RAM/data_mem/ram_DOL_1_G[1]_s9
21.551
21.654
BUS/RAM/data_mem/ram_DOL_1_G[1]_s4
21.654
21.757
BUS/RAM/data_mem/ram_DOL_1_G[1]_s1
21.757
21.860
BUS/RAM/data_mem/ram_DOL_1_G[1]_s0
21.860
21.963
CPU/Reg/ID_RD_0_s8
23.045
23.600
CPU/Reg/ID_RD_0_s1
24.207
24.660
BUS/Timer/mem_data_0_s
25.334
25.705
BUS/UART/input_buf/buff_0_s0
27.370
=====
SETUP
14.003
27.359
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_52_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_1_G[1]_s20
21.098
21.551
BUS/RAM/data_mem/ram_DOL_1_G[1]_s9
21.551
21.654
BUS/RAM/data_mem/ram_DOL_1_G[1]_s4
21.654
21.757
BUS/RAM/data_mem/ram_DOL_1_G[1]_s1
21.757
21.860
BUS/RAM/data_mem/ram_DOL_1_G[1]_s0
21.860
21.963
CPU/Reg/ID_RD_0_s8
23.045
23.600
CPU/Reg/ID_RD_0_s1
24.207
24.660
BUS/Timer/mem_data_0_s
25.334
25.705
BUS/RAM/data_mem/ram_ram_48_0_s
27.359
=====
SETUP
14.021
27.340
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_54_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_64_G[1]_s28
21.385
21.902
BUS/RAM/data_mem/ram_DOL_64_G[1]_s13
21.902
22.005
BUS/RAM/data_mem/ram_DOL_64_G[1]_s6
22.005
22.108
BUS/RAM/data_mem/ram_DOL_64_G[1]_s2
22.108
22.211
BUS/RAM/data_mem/ram_DOL_64_G[1]_s0
22.211
22.314
CPU/Reg/ID_RD_1_s8
22.717
23.272
CPU/Reg/ID_RD_1_s1
23.927
24.380
BUS/Timer/mem_data_1_s
25.127
25.580
BUS/RAM/data_mem/ram_ram_50_0_s
27.340
=====
SETUP
14.026
27.336
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_54_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_64_G[1]_s28
21.385
21.902
BUS/RAM/data_mem/ram_DOL_64_G[1]_s13
21.902
22.005
BUS/RAM/data_mem/ram_DOL_64_G[1]_s6
22.005
22.108
BUS/RAM/data_mem/ram_DOL_64_G[1]_s2
22.108
22.211
BUS/RAM/data_mem/ram_DOL_64_G[1]_s0
22.211
22.314
CPU/Reg/ID_RD_1_s8
22.717
23.272
CPU/Reg/ID_RD_1_s1
23.927
24.380
BUS/Timer/mem_data_1_s
25.127
25.580
BUS/RAM/data_mem/ram_ram_54_0_s
27.336
=====
SETUP
14.057
27.304
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_52_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_1_G[1]_s20
21.098
21.551
BUS/RAM/data_mem/ram_DOL_1_G[1]_s9
21.551
21.654
BUS/RAM/data_mem/ram_DOL_1_G[1]_s4
21.654
21.757
BUS/RAM/data_mem/ram_DOL_1_G[1]_s1
21.757
21.860
BUS/RAM/data_mem/ram_DOL_1_G[1]_s0
21.860
21.963
CPU/Reg/ID_RD_0_s8
23.045
23.600
CPU/Reg/ID_RD_0_s1
24.207
24.660
BUS/Timer/mem_data_0_s
25.334
25.705
BUS/RAM/data_mem/ram_ram_54_0_s
27.304
=====
SETUP
14.067
27.294
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_52_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_1_G[1]_s20
21.098
21.551
BUS/RAM/data_mem/ram_DOL_1_G[1]_s9
21.551
21.654
BUS/RAM/data_mem/ram_DOL_1_G[1]_s4
21.654
21.757
BUS/RAM/data_mem/ram_DOL_1_G[1]_s1
21.757
21.860
BUS/RAM/data_mem/ram_DOL_1_G[1]_s0
21.860
21.963
CPU/Reg/ID_RD_0_s8
23.045
23.600
CPU/Reg/ID_RD_0_s1
24.207
24.660
BUS/Timer/mem_data_0_s
25.334
25.705
BUS/RAM/data_mem/ram_ram_61_0_s
27.294
=====
SETUP
14.073
27.289
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_54_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_64_G[1]_s28
21.385
21.902
BUS/RAM/data_mem/ram_DOL_64_G[1]_s13
21.902
22.005
BUS/RAM/data_mem/ram_DOL_64_G[1]_s6
22.005
22.108
BUS/RAM/data_mem/ram_DOL_64_G[1]_s2
22.108
22.211
BUS/RAM/data_mem/ram_DOL_64_G[1]_s0
22.211
22.314
CPU/Reg/ID_RD_1_s8
22.717
23.272
CPU/Reg/ID_RD_1_s1
23.927
24.380
BUS/Timer/mem_data_1_s
25.127
25.580
BUS/RAM/data_mem/ram_ram_46_0_s
27.289
=====
SETUP
14.082
27.280
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_54_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_127_G[1]_s28
21.385
21.756
BUS/RAM/data_mem/ram_DOL_127_G[1]_s13
21.756
21.859
BUS/RAM/data_mem/ram_DOL_127_G[1]_s6
21.859
21.962
BUS/RAM/data_mem/ram_DOL_127_G[1]_s2
21.962
22.065
BUS/RAM/data_mem/ram_DOL_127_G[1]_s0
22.065
22.168
CPU/Reg/ID_RD_2_s8
22.663
23.180
CPU/Reg/ID_RD_2_s1
23.864
24.317
BUS/Timer/mem_data_2_s
24.816
25.371
BUS/LED/input_buf/buff_2_s0
27.280
=====
SETUP
14.091
27.270
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_54_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_127_G[1]_s28
21.385
21.756
BUS/RAM/data_mem/ram_DOL_127_G[1]_s13
21.756
21.859
BUS/RAM/data_mem/ram_DOL_127_G[1]_s6
21.859
21.962
BUS/RAM/data_mem/ram_DOL_127_G[1]_s2
21.962
22.065
BUS/RAM/data_mem/ram_DOL_127_G[1]_s0
22.065
22.168
CPU/Reg/ID_RD_2_s8
22.663
23.180
CPU/Reg/ID_RD_2_s1
23.864
24.317
BUS/Timer/mem_data_2_s
24.816
25.371
BUS/UART/input_buf/buff_2_s0
27.270
=====
SETUP
14.094
27.267
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_52_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_190_G[1]_s20
20.948
21.465
BUS/RAM/data_mem/ram_DOL_190_G[1]_s9
21.465
21.568
BUS/RAM/data_mem/ram_DOL_190_G[1]_s4
21.568
21.671
BUS/RAM/data_mem/ram_DOL_190_G[1]_s1
21.671
21.774
BUS/RAM/data_mem/ram_DOL_190_G[1]_s0
21.774
21.877
CPU/Reg/ID_RD_3_s8
22.838
23.355
CPU/Reg/ID_RD_3_s1
23.873
24.244
BUS/Timer/mem_data_3_s
24.917
25.434
BUS/RAM/data_mem/ram_ram_33_0_s
27.267
=====
SETUP
14.095
27.266
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_52_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_190_G[1]_s20
20.948
21.465
BUS/RAM/data_mem/ram_DOL_190_G[1]_s9
21.465
21.568
BUS/RAM/data_mem/ram_DOL_190_G[1]_s4
21.568
21.671
BUS/RAM/data_mem/ram_DOL_190_G[1]_s1
21.671
21.774
BUS/RAM/data_mem/ram_DOL_190_G[1]_s0
21.774
21.877
CPU/Reg/ID_RD_3_s8
22.838
23.355
CPU/Reg/ID_RD_3_s1
23.873
24.244
BUS/Timer/mem_data_3_s
24.917
25.434
BUS/UART/input_buf/buff_3_s0
27.266
=====
SETUP
14.096
27.266
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_52_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_1_G[1]_s20
21.098
21.551
BUS/RAM/data_mem/ram_DOL_1_G[1]_s9
21.551
21.654
BUS/RAM/data_mem/ram_DOL_1_G[1]_s4
21.654
21.757
BUS/RAM/data_mem/ram_DOL_1_G[1]_s1
21.757
21.860
BUS/RAM/data_mem/ram_DOL_1_G[1]_s0
21.860
21.963
CPU/Reg/ID_RD_0_s8
23.045
23.600
CPU/Reg/ID_RD_0_s1
24.207
24.660
BUS/Timer/mem_data_0_s
25.334
25.705
BUS/RAM/data_mem/ram_ram_59_0_s
27.266
=====
SETUP
14.105
27.257
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_52_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_190_G[1]_s20
20.948
21.465
BUS/RAM/data_mem/ram_DOL_190_G[1]_s9
21.465
21.568
BUS/RAM/data_mem/ram_DOL_190_G[1]_s4
21.568
21.671
BUS/RAM/data_mem/ram_DOL_190_G[1]_s1
21.671
21.774
BUS/RAM/data_mem/ram_DOL_190_G[1]_s0
21.774
21.877
CPU/Reg/ID_RD_3_s8
22.838
23.355
CPU/Reg/ID_RD_3_s1
23.873
24.244
BUS/Timer/mem_data_3_s
24.917
25.434
BUS/RAM/data_mem/ram_ram_36_0_s
27.257
=====
SETUP
14.105
27.256
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_52_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_1_G[1]_s20
21.098
21.551
BUS/RAM/data_mem/ram_DOL_1_G[1]_s9
21.551
21.654
BUS/RAM/data_mem/ram_DOL_1_G[1]_s4
21.654
21.757
BUS/RAM/data_mem/ram_DOL_1_G[1]_s1
21.757
21.860
BUS/RAM/data_mem/ram_DOL_1_G[1]_s0
21.860
21.963
CPU/Reg/ID_RD_0_s8
23.045
23.600
CPU/Reg/ID_RD_0_s1
24.207
24.660
BUS/Timer/mem_data_0_s
25.334
25.705
BUS/RAM/data_mem/ram_ram_51_0_s
27.256
=====
SETUP
14.105
27.256
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_52_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_1_G[1]_s20
21.098
21.551
BUS/RAM/data_mem/ram_DOL_1_G[1]_s9
21.551
21.654
BUS/RAM/data_mem/ram_DOL_1_G[1]_s4
21.654
21.757
BUS/RAM/data_mem/ram_DOL_1_G[1]_s1
21.757
21.860
BUS/RAM/data_mem/ram_DOL_1_G[1]_s0
21.860
21.963
CPU/Reg/ID_RD_0_s8
23.045
23.600
CPU/Reg/ID_RD_0_s1
24.207
24.660
BUS/Timer/mem_data_0_s
25.334
25.705
BUS/RAM/data_mem/ram_ram_34_0_s
27.256
=====
SETUP
14.110
27.252
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/RS_reg/qout_14_s0
4.359
4.591
CPU/EX/ALU_Ain_14_s0
5.705
6.260
CPU/EX/ALU/mult_64_s1
7.388
11.018
CPU/EX/ALU/mem_addr_3_s10
11.972
12.343
CPU/EX/ALU/mem_addr_3_s9
12.347
12.896
CPU/EX/ALU/mem_addr_3_s3
13.041
13.611
CPU/EX/ALU/mem_addr_3_s0
13.612
14.167
BUS/RAM/data_mem/ram_ram_52_0_s
19.205
19.722
BUS/RAM/data_mem/ram_DOL_190_G[1]_s20
20.948
21.465
BUS/RAM/data_mem/ram_DOL_190_G[1]_s9
21.465
21.568
BUS/RAM/data_mem/ram_DOL_190_G[1]_s4
21.568
21.671
BUS/RAM/data_mem/ram_DOL_190_G[1]_s1
21.671
21.774
BUS/RAM/data_mem/ram_DOL_190_G[1]_s0
21.774
21.877
CPU/Reg/ID_RD_3_s8
22.838
23.355
CPU/Reg/ID_RD_3_s1
23.873
24.244
BUS/Timer/mem_data_3_s
24.917
25.434
BUS/LED/input_buf/buff_3_s0
27.252
=====
HOLD
0.321
3.235
2.913
clk_ibuf
0.000
1.392
CPU/ID_EX/rd_reg/qout_1_s0
2.903
3.105
CPU/Reg/rf_rf_0_3_s0
3.235
=====
HOLD
0.323
3.236
2.913
clk_ibuf
0.000
1.392
CPU/ID_EX/rd_reg/qout_0_s0
2.903
3.105
CPU/Reg/rf_rf_0_3_s0
3.236
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/clk_cnt_3_s0
2.903
3.105
BUS/UART/u_uart_send/n101_s1
3.108
3.340
BUS/UART/u_uart_send/clk_cnt_3_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
CPU/CSR/cycle_2_s0
2.903
3.105
CPU/CSR/n86_s
3.108
3.340
CPU/CSR/cycle_2_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
CPU/CSR/cycle_6_s0
2.903
3.105
CPU/CSR/n82_s
3.108
3.340
CPU/CSR/cycle_6_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
CPU/CSR/cycle_8_s0
2.903
3.105
CPU/CSR/n80_s
3.108
3.340
CPU/CSR/cycle_8_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
CPU/CSR/cycle_12_s0
2.903
3.105
CPU/CSR/n76_s
3.108
3.340
CPU/CSR/cycle_12_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
CPU/CSR/cycle_14_s0
2.903
3.105
CPU/CSR/n74_s
3.108
3.340
CPU/CSR/cycle_14_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
CPU/CSR/cycle_18_s0
2.903
3.105
CPU/CSR/n70_s
3.108
3.340
CPU/CSR/cycle_18_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
CPU/CSR/cycle_20_s0
2.903
3.105
CPU/CSR/n68_s
3.108
3.340
CPU/CSR/cycle_20_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
CPU/CSR/cycle_24_s0
2.903
3.105
CPU/CSR/n64_s
3.108
3.340
CPU/CSR/cycle_24_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
CPU/CSR/cycle_26_s0
2.903
3.105
CPU/CSR/n62_s
3.108
3.340
CPU/CSR/cycle_26_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
CPU/CSR/cycle_30_s0
2.903
3.105
CPU/CSR/n58_s
3.108
3.340
CPU/CSR/cycle_30_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
CPU/CLINT/int_mepc_2_s2
2.903
3.105
CPU/CLINT/n267_s7
3.108
3.340
CPU/CLINT/int_mepc_2_s2
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
CPU/CLINT/int_mepc_4_s2
2.903
3.105
CPU/CLINT/n265_s7
3.108
3.340
CPU/CLINT/int_mepc_4_s2
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
CPU/CLINT/int_mepc_7_s2
2.903
3.105
CPU/CLINT/n262_s7
3.108
3.340
CPU/CLINT/int_mepc_7_s2
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
CPU/CLINT/int_mepc_8_s2
2.903
3.105
CPU/CLINT/n261_s7
3.108
3.340
CPU/CLINT/int_mepc_8_s2
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
CPU/CLINT/int_mepc_9_s2
2.903
3.105
CPU/CLINT/n260_s7
3.108
3.340
CPU/CLINT/int_mepc_9_s2
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
CPU/CLINT/int_mepc_14_s2
2.903
3.105
CPU/CLINT/n255_s7
3.108
3.340
CPU/CLINT/int_mepc_14_s2
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
CPU/CLINT/int_mepc_15_s2
2.903
3.105
CPU/CLINT/n254_s8
3.108
3.340
CPU/CLINT/int_mepc_15_s2
3.340
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
BUS/Timer/Counter/counter_9_s0
2.903
3.105
BUS/Timer/Counter/n228_s2
3.109
3.341
BUS/Timer/Counter/counter_9_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
BUS/Timer/Counter/counter_15_s0
2.903
3.105
BUS/Timer/Counter/n222_s2
3.109
3.341
BUS/Timer/Counter/counter_15_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
BUS/Timer/Counter/counter_17_s0
2.903
3.105
BUS/Timer/Counter/n220_s2
3.109
3.341
BUS/Timer/Counter/counter_17_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
BUS/Timer/Counter/counter_25_s0
2.903
3.105
BUS/Timer/Counter/n212_s2
3.109
3.341
BUS/Timer/Counter/counter_25_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
BUS/Timer/Counter/counter_29_s0
2.903
3.105
BUS/Timer/Counter/n208_s2
3.109
3.341
BUS/Timer/Counter/counter_29_s0
3.341
