Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Nov 17 16:18:07 2023
| Host         : PARALED02 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VGACounter_timing_summary_routed.rpt -pb VGACounter_timing_summary_routed.pb -rpx VGACounter_timing_summary_routed.rpx -warn_on_violation
| Design       : VGACounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  114         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (114)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (244)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (114)
--------------------------
 There are 44 register/latch pins with no clock driven by root clock pin: CLK_1Hz_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Inst_vga_ctrl_640x480_60Hz/clk_25MHz_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: clk_interno_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (244)
--------------------------------------------------
 There are 244 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.908        0.000                      0                    1        0.263        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.908        0.000                      0                    1        0.263        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.908ns  (required time - arrival time)
  Source:                 clk_interno_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_interno_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clk_interno_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_interno_reg/Q
                         net (fo=2, routed)           0.505     6.048    clk_interno
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.172 r  clk_interno_i_1/O
                         net (fo=1, routed)           0.000     6.172    clk_interno_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clk_interno_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clk_interno_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    clk_interno_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_interno_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_interno_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clk_interno_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clk_interno_reg/Q
                         net (fo=2, routed)           0.168     1.755    clk_interno
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.800 r  clk_interno_i_1/O
                         net (fo=1, routed)           0.000     1.800    clk_interno_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clk_interno_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clk_interno_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clk_interno_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   clk_interno_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_interno_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_interno_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_interno_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_interno_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           258 Endpoints
Min Delay           258 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_vga_ctrl_640x480_60Hz/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.466ns  (logic 2.554ns (15.510%)  route 13.912ns (84.490%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[1]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[1]/Q
                         net (fo=75, routed)          2.752     3.208    Inst_vga_ctrl_640x480_60Hz/hcount[1]
    SLICE_X3Y48          LUT1 (Prop_lut1_I0_O)        0.124     3.332 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_949/O
                         net (fo=1, routed)           0.000     3.332    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_949_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.559 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[3]_i_766/O[1]
                         net (fo=43, routed)          2.420     5.979    Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[3]_i_766_n_6
    SLICE_X11Y42         LUT6 (Prop_lut6_I2_O)        0.303     6.282 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_779/O
                         net (fo=21, routed)          2.296     8.578    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_779_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.702 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_430/O
                         net (fo=12, routed)          1.451    10.153    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_430_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124    10.277 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_573/O
                         net (fo=1, routed)           0.000    10.277    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_573_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    10.769 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[3]_i_248/CO[1]
                         net (fo=1, routed)           0.862    11.631    Inst_vga_ctrl_640x480_60Hz/Display3/geqOp80_in
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.332    11.963 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_72/O
                         net (fo=1, routed)           0.853    12.816    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_72_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I4_O)        0.124    12.940 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_17/O
                         net (fo=1, routed)           1.074    14.013    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_17_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.124    14.137 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_3/O
                         net (fo=1, routed)           1.088    15.225    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_3_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I1_O)        0.124    15.349 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_1/O
                         net (fo=4, routed)           1.117    16.466    Inst_vga_ctrl_640x480_60Hz/rgb_aux1[0]
    SLICE_X0Y36          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl_640x480_60Hz/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[3]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.280ns  (logic 2.554ns (15.688%)  route 13.726ns (84.312%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[1]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[1]/Q
                         net (fo=75, routed)          2.752     3.208    Inst_vga_ctrl_640x480_60Hz/hcount[1]
    SLICE_X3Y48          LUT1 (Prop_lut1_I0_O)        0.124     3.332 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_949/O
                         net (fo=1, routed)           0.000     3.332    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_949_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.559 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[3]_i_766/O[1]
                         net (fo=43, routed)          2.420     5.979    Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[3]_i_766_n_6
    SLICE_X11Y42         LUT6 (Prop_lut6_I2_O)        0.303     6.282 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_779/O
                         net (fo=21, routed)          2.296     8.578    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_779_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.702 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_430/O
                         net (fo=12, routed)          1.451    10.153    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_430_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124    10.277 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_573/O
                         net (fo=1, routed)           0.000    10.277    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_573_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    10.769 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[3]_i_248/CO[1]
                         net (fo=1, routed)           0.862    11.631    Inst_vga_ctrl_640x480_60Hz/Display3/geqOp80_in
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.332    11.963 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_72/O
                         net (fo=1, routed)           0.853    12.816    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_72_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I4_O)        0.124    12.940 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_17/O
                         net (fo=1, routed)           1.074    14.013    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_17_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.124    14.137 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_3/O
                         net (fo=1, routed)           1.088    15.225    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_3_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I1_O)        0.124    15.349 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_1/O
                         net (fo=4, routed)           0.931    16.280    Inst_vga_ctrl_640x480_60Hz/rgb_aux1[0]
    SLICE_X0Y36          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl_640x480_60Hz/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.077ns  (logic 2.554ns (15.886%)  route 13.523ns (84.114%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[1]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[1]/Q
                         net (fo=75, routed)          2.752     3.208    Inst_vga_ctrl_640x480_60Hz/hcount[1]
    SLICE_X3Y48          LUT1 (Prop_lut1_I0_O)        0.124     3.332 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_949/O
                         net (fo=1, routed)           0.000     3.332    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_949_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.559 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[3]_i_766/O[1]
                         net (fo=43, routed)          2.420     5.979    Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[3]_i_766_n_6
    SLICE_X11Y42         LUT6 (Prop_lut6_I2_O)        0.303     6.282 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_779/O
                         net (fo=21, routed)          2.296     8.578    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_779_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.702 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_430/O
                         net (fo=12, routed)          1.451    10.153    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_430_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124    10.277 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_573/O
                         net (fo=1, routed)           0.000    10.277    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_573_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    10.769 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[3]_i_248/CO[1]
                         net (fo=1, routed)           0.862    11.631    Inst_vga_ctrl_640x480_60Hz/Display3/geqOp80_in
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.332    11.963 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_72/O
                         net (fo=1, routed)           0.853    12.816    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_72_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I4_O)        0.124    12.940 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_17/O
                         net (fo=1, routed)           1.074    14.013    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_17_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.124    14.137 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_3/O
                         net (fo=1, routed)           1.088    15.225    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_3_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I1_O)        0.124    15.349 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_1/O
                         net (fo=4, routed)           0.727    16.077    Inst_vga_ctrl_640x480_60Hz/rgb_aux1[0]
    SLICE_X1Y36          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl_640x480_60Hz/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.887ns  (logic 2.554ns (16.076%)  route 13.333ns (83.924%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[1]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[1]/Q
                         net (fo=75, routed)          2.752     3.208    Inst_vga_ctrl_640x480_60Hz/hcount[1]
    SLICE_X3Y48          LUT1 (Prop_lut1_I0_O)        0.124     3.332 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_949/O
                         net (fo=1, routed)           0.000     3.332    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_949_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.559 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[3]_i_766/O[1]
                         net (fo=43, routed)          2.420     5.979    Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[3]_i_766_n_6
    SLICE_X11Y42         LUT6 (Prop_lut6_I2_O)        0.303     6.282 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_779/O
                         net (fo=21, routed)          2.296     8.578    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_779_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.702 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_430/O
                         net (fo=12, routed)          1.451    10.153    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_430_n_0
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.124    10.277 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_573/O
                         net (fo=1, routed)           0.000    10.277    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_573_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    10.769 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[3]_i_248/CO[1]
                         net (fo=1, routed)           0.862    11.631    Inst_vga_ctrl_640x480_60Hz/Display3/geqOp80_in
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.332    11.963 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_72/O
                         net (fo=1, routed)           0.853    12.816    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_72_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I4_O)        0.124    12.940 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_17/O
                         net (fo=1, routed)           1.074    14.013    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_17_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.124    14.137 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_3/O
                         net (fo=1, routed)           1.088    15.225    Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_3_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I1_O)        0.124    15.349 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[3]_i_1/O
                         net (fo=4, routed)           0.538    15.887    Inst_vga_ctrl_640x480_60Hz/rgb_aux1[0]
    SLICE_X1Y36          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl_640x480_60Hz/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.855ns  (logic 2.819ns (21.928%)  route 10.036ns (78.072%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[2]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[2]/Q
                         net (fo=54, routed)          2.835     3.291    Inst_vga_ctrl_640x480_60Hz/hcount[2]
    SLICE_X3Y31          LUT1 (Prop_lut1_I0_O)        0.124     3.415 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_532/O
                         net (fo=1, routed)           0.000     3.415    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_532_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.813 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_358/CO[3]
                         net (fo=1, routed)           0.000     3.813    Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_358_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.035 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_355/O[0]
                         net (fo=15, routed)          1.488     5.523    Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_355_n_7
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.299     5.822 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_354/O
                         net (fo=10, routed)          0.783     6.604    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_354_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     6.728 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_243/O
                         net (fo=8, routed)           0.804     7.532    Inst_vga_ctrl_640x480_60Hz/Display0/minusOp5[10]
    SLICE_X2Y29          LUT2 (Prop_lut2_I0_O)        0.124     7.656 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_269/O
                         net (fo=1, routed)           0.000     7.656    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_269_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.148 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_103/CO[1]
                         net (fo=1, routed)           1.003     9.151    Inst_vga_ctrl_640x480_60Hz/Display0/ltOp94_in
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.332     9.483 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_29/O
                         net (fo=1, routed)           0.650    10.132    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_29_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.256 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_8/O
                         net (fo=1, routed)           0.863    11.119    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_8_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.243 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_2/O
                         net (fo=9, routed)           1.613    12.855    Inst_vga_ctrl_640x480_60Hz/paint
    SLICE_X0Y41          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl_640x480_60Hz/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_lopt_replica_6/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.660ns  (logic 2.819ns (22.266%)  route 9.841ns (77.734%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[2]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[2]/Q
                         net (fo=54, routed)          2.835     3.291    Inst_vga_ctrl_640x480_60Hz/hcount[2]
    SLICE_X3Y31          LUT1 (Prop_lut1_I0_O)        0.124     3.415 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_532/O
                         net (fo=1, routed)           0.000     3.415    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_532_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.813 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_358/CO[3]
                         net (fo=1, routed)           0.000     3.813    Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_358_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.035 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_355/O[0]
                         net (fo=15, routed)          1.488     5.523    Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_355_n_7
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.299     5.822 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_354/O
                         net (fo=10, routed)          0.783     6.604    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_354_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     6.728 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_243/O
                         net (fo=8, routed)           0.804     7.532    Inst_vga_ctrl_640x480_60Hz/Display0/minusOp5[10]
    SLICE_X2Y29          LUT2 (Prop_lut2_I0_O)        0.124     7.656 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_269/O
                         net (fo=1, routed)           0.000     7.656    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_269_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.148 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_103/CO[1]
                         net (fo=1, routed)           1.003     9.151    Inst_vga_ctrl_640x480_60Hz/Display0/ltOp94_in
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.332     9.483 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_29/O
                         net (fo=1, routed)           0.650    10.132    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_29_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.256 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_8/O
                         net (fo=1, routed)           0.863    11.119    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_8_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.243 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_2/O
                         net (fo=9, routed)           1.417    12.660    Inst_vga_ctrl_640x480_60Hz/paint
    SLICE_X0Y41          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl_640x480_60Hz/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_lopt_replica_5/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.609ns  (logic 2.819ns (22.358%)  route 9.790ns (77.642%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[2]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[2]/Q
                         net (fo=54, routed)          2.835     3.291    Inst_vga_ctrl_640x480_60Hz/hcount[2]
    SLICE_X3Y31          LUT1 (Prop_lut1_I0_O)        0.124     3.415 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_532/O
                         net (fo=1, routed)           0.000     3.415    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_532_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.813 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_358/CO[3]
                         net (fo=1, routed)           0.000     3.813    Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_358_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.035 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_355/O[0]
                         net (fo=15, routed)          1.488     5.523    Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_355_n_7
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.299     5.822 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_354/O
                         net (fo=10, routed)          0.783     6.604    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_354_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     6.728 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_243/O
                         net (fo=8, routed)           0.804     7.532    Inst_vga_ctrl_640x480_60Hz/Display0/minusOp5[10]
    SLICE_X2Y29          LUT2 (Prop_lut2_I0_O)        0.124     7.656 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_269/O
                         net (fo=1, routed)           0.000     7.656    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_269_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.148 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_103/CO[1]
                         net (fo=1, routed)           1.003     9.151    Inst_vga_ctrl_640x480_60Hz/Display0/ltOp94_in
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.332     9.483 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_29/O
                         net (fo=1, routed)           0.650    10.132    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_29_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.256 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_8/O
                         net (fo=1, routed)           0.863    11.119    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_8_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.243 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_2/O
                         net (fo=9, routed)           1.366    12.609    Inst_vga_ctrl_640x480_60Hz/paint
    SLICE_X1Y39          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl_640x480_60Hz/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_lopt_replica_4/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.488ns  (logic 2.819ns (22.574%)  route 9.669ns (77.426%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[2]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[2]/Q
                         net (fo=54, routed)          2.835     3.291    Inst_vga_ctrl_640x480_60Hz/hcount[2]
    SLICE_X3Y31          LUT1 (Prop_lut1_I0_O)        0.124     3.415 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_532/O
                         net (fo=1, routed)           0.000     3.415    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_532_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.813 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_358/CO[3]
                         net (fo=1, routed)           0.000     3.813    Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_358_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.035 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_355/O[0]
                         net (fo=15, routed)          1.488     5.523    Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_355_n_7
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.299     5.822 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_354/O
                         net (fo=10, routed)          0.783     6.604    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_354_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     6.728 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_243/O
                         net (fo=8, routed)           0.804     7.532    Inst_vga_ctrl_640x480_60Hz/Display0/minusOp5[10]
    SLICE_X2Y29          LUT2 (Prop_lut2_I0_O)        0.124     7.656 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_269/O
                         net (fo=1, routed)           0.000     7.656    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_269_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.148 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_103/CO[1]
                         net (fo=1, routed)           1.003     9.151    Inst_vga_ctrl_640x480_60Hz/Display0/ltOp94_in
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.332     9.483 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_29/O
                         net (fo=1, routed)           0.650    10.132    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_29_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.256 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_8/O
                         net (fo=1, routed)           0.863    11.119    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_8_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.243 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_2/O
                         net (fo=9, routed)           1.245    12.488    Inst_vga_ctrl_640x480_60Hz/paint
    SLICE_X1Y39          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl_640x480_60Hz/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_lopt_replica_7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.460ns  (logic 2.819ns (22.625%)  route 9.641ns (77.375%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[2]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[2]/Q
                         net (fo=54, routed)          2.835     3.291    Inst_vga_ctrl_640x480_60Hz/hcount[2]
    SLICE_X3Y31          LUT1 (Prop_lut1_I0_O)        0.124     3.415 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_532/O
                         net (fo=1, routed)           0.000     3.415    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_532_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.813 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_358/CO[3]
                         net (fo=1, routed)           0.000     3.813    Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_358_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.035 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_355/O[0]
                         net (fo=15, routed)          1.488     5.523    Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_355_n_7
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.299     5.822 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_354/O
                         net (fo=10, routed)          0.783     6.604    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_354_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     6.728 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_243/O
                         net (fo=8, routed)           0.804     7.532    Inst_vga_ctrl_640x480_60Hz/Display0/minusOp5[10]
    SLICE_X2Y29          LUT2 (Prop_lut2_I0_O)        0.124     7.656 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_269/O
                         net (fo=1, routed)           0.000     7.656    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_269_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.148 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_103/CO[1]
                         net (fo=1, routed)           1.003     9.151    Inst_vga_ctrl_640x480_60Hz/Display0/ltOp94_in
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.332     9.483 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_29/O
                         net (fo=1, routed)           0.650    10.132    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_29_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.256 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_8/O
                         net (fo=1, routed)           0.863    11.119    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_8_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.243 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_2/O
                         net (fo=9, routed)           1.217    12.460    Inst_vga_ctrl_640x480_60Hz/paint
    SLICE_X0Y41          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl_640x480_60Hz/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.304ns  (logic 2.819ns (22.911%)  route 9.485ns (77.089%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[2]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Inst_vga_ctrl_640x480_60Hz/hcounter_reg[2]/Q
                         net (fo=54, routed)          2.835     3.291    Inst_vga_ctrl_640x480_60Hz/hcount[2]
    SLICE_X3Y31          LUT1 (Prop_lut1_I0_O)        0.124     3.415 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_532/O
                         net (fo=1, routed)           0.000     3.415    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_532_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.813 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_358/CO[3]
                         net (fo=1, routed)           0.000     3.813    Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_358_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.035 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_355/O[0]
                         net (fo=15, routed)          1.488     5.523    Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_355_n_7
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.299     5.822 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_354/O
                         net (fo=10, routed)          0.783     6.604    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_354_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     6.728 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_243/O
                         net (fo=8, routed)           0.804     7.532    Inst_vga_ctrl_640x480_60Hz/Display0/minusOp5[10]
    SLICE_X2Y29          LUT2 (Prop_lut2_I0_O)        0.124     7.656 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_269/O
                         net (fo=1, routed)           0.000     7.656    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_269_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.148 r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_i_103/CO[1]
                         net (fo=1, routed)           1.003     9.151    Inst_vga_ctrl_640x480_60Hz/Display0/ltOp94_in
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.332     9.483 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_29/O
                         net (fo=1, routed)           0.650    10.132    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_29_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.124    10.256 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_8/O
                         net (fo=1, routed)           0.863    11.119    Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_8_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.243 r  Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_2/O
                         net (fo=9, routed)           1.061    12.304    Inst_vga_ctrl_640x480_60Hz/paint
    SLICE_X0Y37          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/rgb_out_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE                         0.000     0.000 r  num_reg[18]/C
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  num_reg[18]/Q
                         net (fo=2, routed)           0.119     0.260    num[18]
    SLICE_X1Y42          FDRE                                         r  num_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE                         0.000     0.000 r  num_reg[4]/C
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  num_reg[4]/Q
                         net (fo=2, routed)           0.124     0.265    num[4]
    SLICE_X9Y46          FDRE                                         r  num_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE                         0.000     0.000 r  num_reg[3]/C
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  num_reg[3]/Q
                         net (fo=2, routed)           0.120     0.284    num[3]
    SLICE_X9Y45          FDRE                                         r  num_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl_640x480_60Hz/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_vga_ctrl_640x480_60Hz/vcounter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.209ns (67.681%)  route 0.100ns (32.319%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE                         0.000     0.000 r  Inst_vga_ctrl_640x480_60Hz/vcounter_reg[7]/C
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_vga_ctrl_640x480_60Hz/vcounter_reg[7]/Q
                         net (fo=112, routed)         0.100     0.264    Inst_vga_ctrl_640x480_60Hz/vcount[7]
    SLICE_X3Y40          LUT6 (Prop_lut6_I1_O)        0.045     0.309 r  Inst_vga_ctrl_640x480_60Hz/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.309    Inst_vga_ctrl_640x480_60Hz/plusOp__0[9]
    SLICE_X3Y40          FDRE                                         r  Inst_vga_ctrl_640x480_60Hz/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.453%)  route 0.169ns (54.547%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE                         0.000     0.000 r  num_reg[19]/C
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  num_reg[19]/Q
                         net (fo=2, routed)           0.169     0.310    num[19]
    SLICE_X1Y42          FDRE                                         r  num_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.453%)  route 0.169ns (54.547%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE                         0.000     0.000 r  num_reg[25]/C
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  num_reg[25]/Q
                         net (fo=2, routed)           0.169     0.310    num[25]
    SLICE_X1Y44          FDRE                                         r  num_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.788%)  route 0.174ns (55.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE                         0.000     0.000 r  num_reg[13]/C
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  num_reg[13]/Q
                         net (fo=2, routed)           0.174     0.315    num[13]
    SLICE_X4Y48          FDRE                                         r  num_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.788%)  route 0.174ns (55.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE                         0.000     0.000 r  num_reg[29]/C
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  num_reg[29]/Q
                         net (fo=2, routed)           0.174     0.315    num[29]
    SLICE_X0Y52          FDRE                                         r  num_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conteo_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            conteo_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE                         0.000     0.000 r  conteo_reg[0]/C
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  conteo_reg[0]/Q
                         net (fo=9, routed)           0.132     0.273    conteo_reg[0]
    SLICE_X0Y46          LUT4 (Prop_lut4_I2_O)        0.045     0.318 r  conteo[2]_i_1/O
                         net (fo=1, routed)           0.000     0.318    p_0_in__0[2]
    SLICE_X0Y46          FDCE                                         r  conteo_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE                         0.000     0.000 r  num_reg[10]/C
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  num_reg[10]/Q
                         net (fo=2, routed)           0.180     0.321    num[10]
    SLICE_X9Y48          FDRE                                         r  num_reg[11]/D
  -------------------------------------------------------------------    -------------------





