-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity filter_kernel is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    input_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    input_stream_TVALID : IN STD_LOGIC;
    input_stream_TREADY : OUT STD_LOGIC;
    input_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    input_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    input_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    output_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_stream_TVALID : OUT STD_LOGIC;
    output_stream_TREADY : IN STD_LOGIC;
    output_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    output_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    output_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of filter_kernel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "filter_kernel_filter_kernel,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.256000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=27,HLS_SYN_DSP=0,HLS_SYN_FF=17745,HLS_SYN_LUT=24262,HLS_VERSION=2024_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (54 downto 0) := "0000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (54 downto 0) := "0000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (54 downto 0) := "0000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (54 downto 0) := "0000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (54 downto 0) := "0000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (54 downto 0) := "0000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (54 downto 0) := "0001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (54 downto 0) := "0010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (54 downto 0) := "0100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (54 downto 0) := "1000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_3 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv31_2 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000010";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal image_width : STD_LOGIC_VECTOR (31 downto 0);
    signal image_width_0_data_reg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal image_width_0_vld_reg : STD_LOGIC := '0';
    signal image_width_0_ack_out : STD_LOGIC;
    signal image_height : STD_LOGIC_VECTOR (31 downto 0);
    signal image_height_0_data_reg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal image_height_0_vld_reg : STD_LOGIC := '0';
    signal image_height_0_ack_out : STD_LOGIC;
    signal kernel_factor : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_factor_0_data_reg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_factor_0_vld_reg : STD_LOGIC := '0';
    signal kernel_factor_0_ack_out : STD_LOGIC;
    signal kernel_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal kernel_load_reg_553 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal kernel_load_1_reg_563 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal kernel_load_2_reg_573 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal kernel_load_3_reg_583 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal kernel_load_4_reg_593 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal kernel_load_5_reg_603 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal kernel_load_6_reg_613 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal kernel_load_7_reg_623 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_factor_read_reg_628 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal image_height_read_reg_633 : STD_LOGIC_VECTOR (31 downto 0);
    signal image_width_read_reg_640 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_load_8_reg_646 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub14_i_fu_388_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub14_i_reg_651 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal empty_fu_393_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_reg_656 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub23_i_fu_397_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub23_i_reg_661 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_27_fu_402_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_27_reg_666 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_348_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv18_i_reg_671 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_351_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv17_i_reg_676 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_354_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv17_i_s_reg_681 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_357_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv17_i_3_reg_686 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_360_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv17_i_1_reg_691 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_363_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv17_i_1_1_reg_696 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_366_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv17_i_1_2_reg_701 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_369_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv17_i_2_reg_706 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_372_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv17_i_2_1_reg_711 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_375_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv17_i_2_2_reg_716 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmp62_fu_424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp62_reg_724 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal src_row_fu_433_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_734 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_row_3_fu_464_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal src_row_3_reg_739 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_29_fu_485_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_29_reg_744 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal grp_fu_476_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal buffer_row_reg_749 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln138_fu_495_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln138_reg_754 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal empty_30_fu_500_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_30_reg_759 : STD_LOGIC_VECTOR (1 downto 0);
    signal line_buffer_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal line_buffer_ce0 : STD_LOGIC;
    signal line_buffer_we0 : STD_LOGIC;
    signal line_buffer_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_ce1 : STD_LOGIC;
    signal line_buffer_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_ce2 : STD_LOGIC;
    signal line_buffer_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_ce3 : STD_LOGIC;
    signal line_buffer_q3 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal line_buffer_1_ce0 : STD_LOGIC;
    signal line_buffer_1_we0 : STD_LOGIC;
    signal line_buffer_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_1_ce1 : STD_LOGIC;
    signal line_buffer_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_1_ce2 : STD_LOGIC;
    signal line_buffer_1_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_1_ce3 : STD_LOGIC;
    signal line_buffer_1_q3 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal line_buffer_2_ce0 : STD_LOGIC;
    signal line_buffer_2_we0 : STD_LOGIC;
    signal line_buffer_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_2_ce1 : STD_LOGIC;
    signal line_buffer_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_2_ce2 : STD_LOGIC;
    signal line_buffer_2_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_2_ce3 : STD_LOGIC;
    signal line_buffer_2_q3 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal line_buffer_3_ce0 : STD_LOGIC;
    signal line_buffer_3_we0 : STD_LOGIC;
    signal line_buffer_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_3_ce1 : STD_LOGIC;
    signal line_buffer_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_3_ce2 : STD_LOGIC;
    signal line_buffer_3_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_3_ce3 : STD_LOGIC;
    signal line_buffer_3_q3 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal line_buffer_4_ce0 : STD_LOGIC;
    signal line_buffer_4_we0 : STD_LOGIC;
    signal line_buffer_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_4_ce1 : STD_LOGIC;
    signal line_buffer_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_4_ce2 : STD_LOGIC;
    signal line_buffer_4_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_4_ce3 : STD_LOGIC;
    signal line_buffer_4_q3 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal line_buffer_5_ce0 : STD_LOGIC;
    signal line_buffer_5_we0 : STD_LOGIC;
    signal line_buffer_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_5_ce1 : STD_LOGIC;
    signal line_buffer_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_5_ce2 : STD_LOGIC;
    signal line_buffer_5_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_5_ce3 : STD_LOGIC;
    signal line_buffer_5_q3 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal line_buffer_6_ce0 : STD_LOGIC;
    signal line_buffer_6_we0 : STD_LOGIC;
    signal line_buffer_6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_6_ce1 : STD_LOGIC;
    signal line_buffer_6_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_6_ce2 : STD_LOGIC;
    signal line_buffer_6_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_6_ce3 : STD_LOGIC;
    signal line_buffer_6_q3 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal line_buffer_7_ce0 : STD_LOGIC;
    signal line_buffer_7_we0 : STD_LOGIC;
    signal line_buffer_7_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_7_ce1 : STD_LOGIC;
    signal line_buffer_7_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_7_ce2 : STD_LOGIC;
    signal line_buffer_7_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_7_ce3 : STD_LOGIC;
    signal line_buffer_7_q3 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_8_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal line_buffer_8_ce0 : STD_LOGIC;
    signal line_buffer_8_we0 : STD_LOGIC;
    signal line_buffer_8_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_8_ce1 : STD_LOGIC;
    signal line_buffer_8_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_8_ce2 : STD_LOGIC;
    signal line_buffer_8_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_8_ce3 : STD_LOGIC;
    signal line_buffer_8_q3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_ap_start : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_ap_done : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_ap_idle : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_ap_ready : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_2_ce0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_2_we0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_1_ce0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_1_we0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_ce0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_we0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_ap_start : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_ap_done : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_ap_idle : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_ap_ready : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_5_ce0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_5_we0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_4_ce0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_4_we0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_3_ce0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_3_we0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_ap_start : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_ap_done : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_ap_idle : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_ap_ready : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_8_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_8_ce0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_8_we0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_8_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_7_ce0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_7_we0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_7_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_6_ce0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_6_we0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_ap_start : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_ap_done : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_ap_idle : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_ap_ready : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TREADY : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TVALID : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_ce0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_we0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_ce1 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_ce2 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_ce3 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_ce0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_we0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_ce1 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_ce2 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_ce3 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_ce0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_we0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_ce1 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_ce2 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_ce3 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_ce0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_we0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_ce1 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_ce2 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_ce3 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_ce0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_we0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_ce1 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_ce2 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_ce3 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_ce0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_we0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_ce1 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_ce2 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_ce3 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_ce0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_we0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_ce1 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_ce2 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_ce3 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_ce0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_we0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_ce1 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_ce2 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_ce3 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_ce0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_we0 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_ce1 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_ce2 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_ce3 : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_input_stream_TREADY : STD_LOGIC;
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_ap_start_reg : STD_LOGIC := '0';
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_ap_start_reg : STD_LOGIC := '0';
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_ap_start_reg : STD_LOGIC := '0';
    signal grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal output_stream_TDATA_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal output_stream_TKEEP_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal output_stream_TSTRB_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal output_stream_TLAST_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_urem_fu_124 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal select_ln138_fu_516_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal row_fu_128 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal row_2_fu_418_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln138_fu_413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal kernel_ce0_local : STD_LOGIC;
    signal kernel_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal zext_ln138_fu_409_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_447_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal src_row_4_cast_fu_429_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal slt_fu_453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_476_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_fu_447_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_28_fu_481_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln138_1_fu_510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln138_1_fu_504_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_447_ap_start : STD_LOGIC;
    signal grp_fu_447_ap_done : STD_LOGIC;
    signal grp_fu_476_ap_start : STD_LOGIC;
    signal grp_fu_476_ap_done : STD_LOGIC;
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal regslice_both_output_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (54 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal regslice_both_input_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal input_stream_TVALID_int_regslice : STD_LOGIC;
    signal input_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_input_stream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_input_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_input_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal input_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_stream_V_last_V_U_ack_in : STD_LOGIC;
    signal output_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal output_stream_TVALID_int_regslice : STD_LOGIC;
    signal output_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_output_stream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal output_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_output_stream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal output_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_output_stream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal output_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_output_stream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_119_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        line_buffer_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_2_ce0 : OUT STD_LOGIC;
        line_buffer_2_we0 : OUT STD_LOGIC;
        line_buffer_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_1_ce0 : OUT STD_LOGIC;
        line_buffer_1_we0 : OUT STD_LOGIC;
        line_buffer_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_ce0 : OUT STD_LOGIC;
        line_buffer_we0 : OUT STD_LOGIC;
        line_buffer_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_119_21 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        line_buffer_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_5_ce0 : OUT STD_LOGIC;
        line_buffer_5_we0 : OUT STD_LOGIC;
        line_buffer_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_4_ce0 : OUT STD_LOGIC;
        line_buffer_4_we0 : OUT STD_LOGIC;
        line_buffer_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_3_ce0 : OUT STD_LOGIC;
        line_buffer_3_we0 : OUT STD_LOGIC;
        line_buffer_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_119_22 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        line_buffer_8_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_8_ce0 : OUT STD_LOGIC;
        line_buffer_8_we0 : OUT STD_LOGIC;
        line_buffer_8_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_7_ce0 : OUT STD_LOGIC;
        line_buffer_7_we0 : OUT STD_LOGIC;
        line_buffer_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_6_ce0 : OUT STD_LOGIC;
        line_buffer_6_we0 : OUT STD_LOGIC;
        line_buffer_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_139_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_stream_TVALID : IN STD_LOGIC;
        output_stream_TREADY : IN STD_LOGIC;
        image_width : IN STD_LOGIC_VECTOR (31 downto 0);
        empty_23 : IN STD_LOGIC_VECTOR (1 downto 0);
        conv17_i : IN STD_LOGIC_VECTOR (31 downto 0);
        conv18_i : IN STD_LOGIC_VECTOR (31 downto 0);
        conv17_i_s : IN STD_LOGIC_VECTOR (31 downto 0);
        conv17_i_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv17_i_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv17_i_1_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv17_i_1_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv17_i_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv17_i_2_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv17_i_2_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        sub23_i : IN STD_LOGIC_VECTOR (31 downto 0);
        cmp62 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_stream_TVALID : OUT STD_LOGIC;
        output_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        output_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        output_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        line_buffer_8_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_8_ce0 : OUT STD_LOGIC;
        line_buffer_8_we0 : OUT STD_LOGIC;
        line_buffer_8_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_8_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_8_ce1 : OUT STD_LOGIC;
        line_buffer_8_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_8_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_8_ce2 : OUT STD_LOGIC;
        line_buffer_8_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_8_address3 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_8_ce3 : OUT STD_LOGIC;
        line_buffer_8_q3 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_7_ce0 : OUT STD_LOGIC;
        line_buffer_7_we0 : OUT STD_LOGIC;
        line_buffer_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_7_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_7_ce1 : OUT STD_LOGIC;
        line_buffer_7_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_7_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_7_ce2 : OUT STD_LOGIC;
        line_buffer_7_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_7_address3 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_7_ce3 : OUT STD_LOGIC;
        line_buffer_7_q3 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_6_ce0 : OUT STD_LOGIC;
        line_buffer_6_we0 : OUT STD_LOGIC;
        line_buffer_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_6_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_6_ce1 : OUT STD_LOGIC;
        line_buffer_6_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_6_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_6_ce2 : OUT STD_LOGIC;
        line_buffer_6_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_6_address3 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_6_ce3 : OUT STD_LOGIC;
        line_buffer_6_q3 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_5_ce0 : OUT STD_LOGIC;
        line_buffer_5_we0 : OUT STD_LOGIC;
        line_buffer_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_5_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_5_ce1 : OUT STD_LOGIC;
        line_buffer_5_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_5_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_5_ce2 : OUT STD_LOGIC;
        line_buffer_5_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_5_address3 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_5_ce3 : OUT STD_LOGIC;
        line_buffer_5_q3 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_4_ce0 : OUT STD_LOGIC;
        line_buffer_4_we0 : OUT STD_LOGIC;
        line_buffer_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_4_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_4_ce1 : OUT STD_LOGIC;
        line_buffer_4_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_4_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_4_ce2 : OUT STD_LOGIC;
        line_buffer_4_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_4_address3 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_4_ce3 : OUT STD_LOGIC;
        line_buffer_4_q3 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_3_ce0 : OUT STD_LOGIC;
        line_buffer_3_we0 : OUT STD_LOGIC;
        line_buffer_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_3_ce1 : OUT STD_LOGIC;
        line_buffer_3_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_3_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_3_ce2 : OUT STD_LOGIC;
        line_buffer_3_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_3_address3 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_3_ce3 : OUT STD_LOGIC;
        line_buffer_3_q3 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_2_ce0 : OUT STD_LOGIC;
        line_buffer_2_we0 : OUT STD_LOGIC;
        line_buffer_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_2_ce1 : OUT STD_LOGIC;
        line_buffer_2_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_2_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_2_ce2 : OUT STD_LOGIC;
        line_buffer_2_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_2_address3 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_2_ce3 : OUT STD_LOGIC;
        line_buffer_2_q3 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_1_ce0 : OUT STD_LOGIC;
        line_buffer_1_we0 : OUT STD_LOGIC;
        line_buffer_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_1_ce1 : OUT STD_LOGIC;
        line_buffer_1_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_1_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_1_ce2 : OUT STD_LOGIC;
        line_buffer_1_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_1_address3 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_1_ce3 : OUT STD_LOGIC;
        line_buffer_1_q3 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_ce0 : OUT STD_LOGIC;
        line_buffer_we0 : OUT STD_LOGIC;
        line_buffer_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_ce1 : OUT STD_LOGIC;
        line_buffer_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_ce2 : OUT STD_LOGIC;
        line_buffer_q2 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_address3 : OUT STD_LOGIC_VECTOR (10 downto 0);
        line_buffer_ce3 : OUT STD_LOGIC;
        line_buffer_q3 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        input_stream_TREADY : OUT STD_LOGIC;
        input_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        input_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        input_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        empty : IN STD_LOGIC_VECTOR (10 downto 0);
        phi_urem : IN STD_LOGIC_VECTOR (1 downto 0);
        buffer_row : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component filter_kernel_sitofp_32ns_32_6_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component filter_kernel_urem_32ns_3ns_2_36_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component filter_kernel_urem_31ns_3ns_2_35_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component filter_kernel_line_buffer_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address3 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component filter_kernel_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        image_width : OUT STD_LOGIC_VECTOR (31 downto 0);
        image_height : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_factor : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        kernel_ce0 : IN STD_LOGIC;
        kernel_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component filter_kernel_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    line_buffer_U : component filter_kernel_line_buffer_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_address0,
        ce0 => line_buffer_ce0,
        we0 => line_buffer_we0,
        d0 => line_buffer_d0,
        address1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_address1,
        ce1 => line_buffer_ce1,
        q1 => line_buffer_q1,
        address2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_address2,
        ce2 => line_buffer_ce2,
        q2 => line_buffer_q2,
        address3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_address3,
        ce3 => line_buffer_ce3,
        q3 => line_buffer_q3);

    line_buffer_1_U : component filter_kernel_line_buffer_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_1_address0,
        ce0 => line_buffer_1_ce0,
        we0 => line_buffer_1_we0,
        d0 => line_buffer_1_d0,
        address1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_address1,
        ce1 => line_buffer_1_ce1,
        q1 => line_buffer_1_q1,
        address2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_address2,
        ce2 => line_buffer_1_ce2,
        q2 => line_buffer_1_q2,
        address3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_address3,
        ce3 => line_buffer_1_ce3,
        q3 => line_buffer_1_q3);

    line_buffer_2_U : component filter_kernel_line_buffer_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_2_address0,
        ce0 => line_buffer_2_ce0,
        we0 => line_buffer_2_we0,
        d0 => line_buffer_2_d0,
        address1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_address1,
        ce1 => line_buffer_2_ce1,
        q1 => line_buffer_2_q1,
        address2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_address2,
        ce2 => line_buffer_2_ce2,
        q2 => line_buffer_2_q2,
        address3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_address3,
        ce3 => line_buffer_2_ce3,
        q3 => line_buffer_2_q3);

    line_buffer_3_U : component filter_kernel_line_buffer_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_3_address0,
        ce0 => line_buffer_3_ce0,
        we0 => line_buffer_3_we0,
        d0 => line_buffer_3_d0,
        address1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_address1,
        ce1 => line_buffer_3_ce1,
        q1 => line_buffer_3_q1,
        address2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_address2,
        ce2 => line_buffer_3_ce2,
        q2 => line_buffer_3_q2,
        address3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_address3,
        ce3 => line_buffer_3_ce3,
        q3 => line_buffer_3_q3);

    line_buffer_4_U : component filter_kernel_line_buffer_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_4_address0,
        ce0 => line_buffer_4_ce0,
        we0 => line_buffer_4_we0,
        d0 => line_buffer_4_d0,
        address1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_address1,
        ce1 => line_buffer_4_ce1,
        q1 => line_buffer_4_q1,
        address2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_address2,
        ce2 => line_buffer_4_ce2,
        q2 => line_buffer_4_q2,
        address3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_address3,
        ce3 => line_buffer_4_ce3,
        q3 => line_buffer_4_q3);

    line_buffer_5_U : component filter_kernel_line_buffer_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_5_address0,
        ce0 => line_buffer_5_ce0,
        we0 => line_buffer_5_we0,
        d0 => line_buffer_5_d0,
        address1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_address1,
        ce1 => line_buffer_5_ce1,
        q1 => line_buffer_5_q1,
        address2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_address2,
        ce2 => line_buffer_5_ce2,
        q2 => line_buffer_5_q2,
        address3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_address3,
        ce3 => line_buffer_5_ce3,
        q3 => line_buffer_5_q3);

    line_buffer_6_U : component filter_kernel_line_buffer_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_6_address0,
        ce0 => line_buffer_6_ce0,
        we0 => line_buffer_6_we0,
        d0 => line_buffer_6_d0,
        address1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_address1,
        ce1 => line_buffer_6_ce1,
        q1 => line_buffer_6_q1,
        address2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_address2,
        ce2 => line_buffer_6_ce2,
        q2 => line_buffer_6_q2,
        address3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_address3,
        ce3 => line_buffer_6_ce3,
        q3 => line_buffer_6_q3);

    line_buffer_7_U : component filter_kernel_line_buffer_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_7_address0,
        ce0 => line_buffer_7_ce0,
        we0 => line_buffer_7_we0,
        d0 => line_buffer_7_d0,
        address1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_address1,
        ce1 => line_buffer_7_ce1,
        q1 => line_buffer_7_q1,
        address2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_address2,
        ce2 => line_buffer_7_ce2,
        q2 => line_buffer_7_q2,
        address3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_address3,
        ce3 => line_buffer_7_ce3,
        q3 => line_buffer_7_q3);

    line_buffer_8_U : component filter_kernel_line_buffer_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_8_address0,
        ce0 => line_buffer_8_ce0,
        we0 => line_buffer_8_we0,
        d0 => line_buffer_8_d0,
        address1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_address1,
        ce1 => line_buffer_8_ce1,
        q1 => line_buffer_8_q1,
        address2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_address2,
        ce2 => line_buffer_8_ce2,
        q2 => line_buffer_8_q2,
        address3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_address3,
        ce3 => line_buffer_8_ce3,
        q3 => line_buffer_8_q3);

    grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272 : component filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_119_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_ap_start,
        ap_done => grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_ap_done,
        ap_idle => grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_ap_idle,
        ap_ready => grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_ap_ready,
        line_buffer_2_address0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_2_address0,
        line_buffer_2_ce0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_2_ce0,
        line_buffer_2_we0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_2_we0,
        line_buffer_2_d0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_2_d0,
        line_buffer_1_address0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_1_address0,
        line_buffer_1_ce0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_1_ce0,
        line_buffer_1_we0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_1_we0,
        line_buffer_1_d0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_1_d0,
        line_buffer_address0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_address0,
        line_buffer_ce0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_ce0,
        line_buffer_we0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_we0,
        line_buffer_d0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_d0);

    grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282 : component filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_119_21
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_ap_start,
        ap_done => grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_ap_done,
        ap_idle => grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_ap_idle,
        ap_ready => grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_ap_ready,
        line_buffer_5_address0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_5_address0,
        line_buffer_5_ce0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_5_ce0,
        line_buffer_5_we0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_5_we0,
        line_buffer_5_d0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_5_d0,
        line_buffer_4_address0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_4_address0,
        line_buffer_4_ce0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_4_ce0,
        line_buffer_4_we0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_4_we0,
        line_buffer_4_d0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_4_d0,
        line_buffer_3_address0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_3_address0,
        line_buffer_3_ce0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_3_ce0,
        line_buffer_3_we0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_3_we0,
        line_buffer_3_d0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_3_d0);

    grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292 : component filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_119_22
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_ap_start,
        ap_done => grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_ap_done,
        ap_idle => grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_ap_idle,
        ap_ready => grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_ap_ready,
        line_buffer_8_address0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_8_address0,
        line_buffer_8_ce0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_8_ce0,
        line_buffer_8_we0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_8_we0,
        line_buffer_8_d0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_8_d0,
        line_buffer_7_address0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_7_address0,
        line_buffer_7_ce0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_7_ce0,
        line_buffer_7_we0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_7_we0,
        line_buffer_7_d0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_7_d0,
        line_buffer_6_address0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_6_address0,
        line_buffer_6_ce0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_6_ce0,
        line_buffer_6_we0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_6_we0,
        line_buffer_6_d0 => grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_6_d0);

    grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302 : component filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_139_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_ap_start,
        ap_done => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_ap_done,
        ap_idle => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_ap_idle,
        ap_ready => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_ap_ready,
        input_stream_TVALID => input_stream_TVALID_int_regslice,
        output_stream_TREADY => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TREADY,
        image_width => image_width_read_reg_640,
        empty_23 => empty_29_reg_744,
        conv17_i => conv17_i_reg_676,
        conv18_i => conv18_i_reg_671,
        conv17_i_s => conv17_i_s_reg_681,
        conv17_i_3 => conv17_i_3_reg_686,
        conv17_i_1 => conv17_i_1_reg_691,
        conv17_i_1_1 => conv17_i_1_1_reg_696,
        conv17_i_1_2 => conv17_i_1_2_reg_701,
        conv17_i_2 => conv17_i_2_reg_706,
        conv17_i_2_1 => conv17_i_2_1_reg_711,
        conv17_i_2_2 => conv17_i_2_2_reg_716,
        sub23_i => sub23_i_reg_661,
        cmp62 => cmp62_reg_724,
        output_stream_TDATA => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TDATA,
        output_stream_TVALID => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TVALID,
        output_stream_TKEEP => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TKEEP,
        output_stream_TSTRB => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TSTRB,
        output_stream_TLAST => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TLAST,
        line_buffer_8_address0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_address0,
        line_buffer_8_ce0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_ce0,
        line_buffer_8_we0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_we0,
        line_buffer_8_d0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_d0,
        line_buffer_8_address1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_address1,
        line_buffer_8_ce1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_ce1,
        line_buffer_8_q1 => line_buffer_8_q1,
        line_buffer_8_address2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_address2,
        line_buffer_8_ce2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_ce2,
        line_buffer_8_q2 => line_buffer_8_q2,
        line_buffer_8_address3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_address3,
        line_buffer_8_ce3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_ce3,
        line_buffer_8_q3 => line_buffer_8_q3,
        line_buffer_7_address0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_address0,
        line_buffer_7_ce0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_ce0,
        line_buffer_7_we0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_we0,
        line_buffer_7_d0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_d0,
        line_buffer_7_address1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_address1,
        line_buffer_7_ce1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_ce1,
        line_buffer_7_q1 => line_buffer_7_q1,
        line_buffer_7_address2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_address2,
        line_buffer_7_ce2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_ce2,
        line_buffer_7_q2 => line_buffer_7_q2,
        line_buffer_7_address3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_address3,
        line_buffer_7_ce3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_ce3,
        line_buffer_7_q3 => line_buffer_7_q3,
        line_buffer_6_address0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_address0,
        line_buffer_6_ce0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_ce0,
        line_buffer_6_we0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_we0,
        line_buffer_6_d0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_d0,
        line_buffer_6_address1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_address1,
        line_buffer_6_ce1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_ce1,
        line_buffer_6_q1 => line_buffer_6_q1,
        line_buffer_6_address2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_address2,
        line_buffer_6_ce2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_ce2,
        line_buffer_6_q2 => line_buffer_6_q2,
        line_buffer_6_address3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_address3,
        line_buffer_6_ce3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_ce3,
        line_buffer_6_q3 => line_buffer_6_q3,
        line_buffer_5_address0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_address0,
        line_buffer_5_ce0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_ce0,
        line_buffer_5_we0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_we0,
        line_buffer_5_d0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_d0,
        line_buffer_5_address1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_address1,
        line_buffer_5_ce1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_ce1,
        line_buffer_5_q1 => line_buffer_5_q1,
        line_buffer_5_address2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_address2,
        line_buffer_5_ce2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_ce2,
        line_buffer_5_q2 => line_buffer_5_q2,
        line_buffer_5_address3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_address3,
        line_buffer_5_ce3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_ce3,
        line_buffer_5_q3 => line_buffer_5_q3,
        line_buffer_4_address0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_address0,
        line_buffer_4_ce0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_ce0,
        line_buffer_4_we0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_we0,
        line_buffer_4_d0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_d0,
        line_buffer_4_address1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_address1,
        line_buffer_4_ce1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_ce1,
        line_buffer_4_q1 => line_buffer_4_q1,
        line_buffer_4_address2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_address2,
        line_buffer_4_ce2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_ce2,
        line_buffer_4_q2 => line_buffer_4_q2,
        line_buffer_4_address3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_address3,
        line_buffer_4_ce3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_ce3,
        line_buffer_4_q3 => line_buffer_4_q3,
        line_buffer_3_address0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_address0,
        line_buffer_3_ce0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_ce0,
        line_buffer_3_we0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_we0,
        line_buffer_3_d0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_d0,
        line_buffer_3_address1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_address1,
        line_buffer_3_ce1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_ce1,
        line_buffer_3_q1 => line_buffer_3_q1,
        line_buffer_3_address2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_address2,
        line_buffer_3_ce2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_ce2,
        line_buffer_3_q2 => line_buffer_3_q2,
        line_buffer_3_address3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_address3,
        line_buffer_3_ce3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_ce3,
        line_buffer_3_q3 => line_buffer_3_q3,
        line_buffer_2_address0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_address0,
        line_buffer_2_ce0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_ce0,
        line_buffer_2_we0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_we0,
        line_buffer_2_d0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_d0,
        line_buffer_2_address1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_address1,
        line_buffer_2_ce1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_ce1,
        line_buffer_2_q1 => line_buffer_2_q1,
        line_buffer_2_address2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_address2,
        line_buffer_2_ce2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_ce2,
        line_buffer_2_q2 => line_buffer_2_q2,
        line_buffer_2_address3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_address3,
        line_buffer_2_ce3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_ce3,
        line_buffer_2_q3 => line_buffer_2_q3,
        line_buffer_1_address0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_address0,
        line_buffer_1_ce0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_ce0,
        line_buffer_1_we0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_we0,
        line_buffer_1_d0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_d0,
        line_buffer_1_address1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_address1,
        line_buffer_1_ce1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_ce1,
        line_buffer_1_q1 => line_buffer_1_q1,
        line_buffer_1_address2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_address2,
        line_buffer_1_ce2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_ce2,
        line_buffer_1_q2 => line_buffer_1_q2,
        line_buffer_1_address3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_address3,
        line_buffer_1_ce3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_ce3,
        line_buffer_1_q3 => line_buffer_1_q3,
        line_buffer_address0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_address0,
        line_buffer_ce0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_ce0,
        line_buffer_we0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_we0,
        line_buffer_d0 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_d0,
        line_buffer_address1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_address1,
        line_buffer_ce1 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_ce1,
        line_buffer_q1 => line_buffer_q1,
        line_buffer_address2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_address2,
        line_buffer_ce2 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_ce2,
        line_buffer_q2 => line_buffer_q2,
        line_buffer_address3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_address3,
        line_buffer_ce3 => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_ce3,
        line_buffer_q3 => line_buffer_q3,
        input_stream_TDATA => input_stream_TDATA_int_regslice,
        input_stream_TREADY => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_input_stream_TREADY,
        input_stream_TKEEP => input_stream_TKEEP_int_regslice,
        input_stream_TSTRB => input_stream_TSTRB_int_regslice,
        input_stream_TLAST => input_stream_TLAST_int_regslice,
        empty => empty_27_reg_666,
        phi_urem => trunc_ln138_reg_754,
        buffer_row => empty_30_reg_759);

    control_s_axi_U : component filter_kernel_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        image_width => image_width,
        image_height => image_height,
        kernel_factor => kernel_factor,
        kernel_address0 => kernel_address0_local,
        kernel_ce0 => kernel_ce0_local,
        kernel_q0 => kernel_q0,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    sitofp_32ns_32_6_no_dsp_1_U192 : component filter_kernel_sitofp_32ns_32_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => kernel_factor_read_reg_628,
        ce => ap_const_logic_1,
        dout => grp_fu_348_p1);

    sitofp_32ns_32_6_no_dsp_1_U193 : component filter_kernel_sitofp_32ns_32_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => kernel_load_reg_553,
        ce => ap_const_logic_1,
        dout => grp_fu_351_p1);

    sitofp_32ns_32_6_no_dsp_1_U194 : component filter_kernel_sitofp_32ns_32_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => kernel_load_1_reg_563,
        ce => ap_const_logic_1,
        dout => grp_fu_354_p1);

    sitofp_32ns_32_6_no_dsp_1_U195 : component filter_kernel_sitofp_32ns_32_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => kernel_load_2_reg_573,
        ce => ap_const_logic_1,
        dout => grp_fu_357_p1);

    sitofp_32ns_32_6_no_dsp_1_U196 : component filter_kernel_sitofp_32ns_32_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => kernel_load_3_reg_583,
        ce => ap_const_logic_1,
        dout => grp_fu_360_p1);

    sitofp_32ns_32_6_no_dsp_1_U197 : component filter_kernel_sitofp_32ns_32_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => kernel_load_4_reg_593,
        ce => ap_const_logic_1,
        dout => grp_fu_363_p1);

    sitofp_32ns_32_6_no_dsp_1_U198 : component filter_kernel_sitofp_32ns_32_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => kernel_load_5_reg_603,
        ce => ap_const_logic_1,
        dout => grp_fu_366_p1);

    sitofp_32ns_32_6_no_dsp_1_U199 : component filter_kernel_sitofp_32ns_32_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => kernel_load_6_reg_613,
        ce => ap_const_logic_1,
        dout => grp_fu_369_p1);

    sitofp_32ns_32_6_no_dsp_1_U200 : component filter_kernel_sitofp_32ns_32_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => kernel_load_7_reg_623,
        ce => ap_const_logic_1,
        dout => grp_fu_372_p1);

    sitofp_32ns_32_6_no_dsp_1_U201 : component filter_kernel_sitofp_32ns_32_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => kernel_load_8_reg_646,
        ce => ap_const_logic_1,
        dout => grp_fu_375_p1);

    urem_32ns_3ns_2_36_seq_1_U202 : component filter_kernel_urem_32ns_3ns_2_36_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_447_ap_start,
        done => grp_fu_447_ap_done,
        din0 => src_row_fu_433_p2,
        din1 => grp_fu_447_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_447_p2);

    urem_31ns_3ns_2_35_seq_1_U203 : component filter_kernel_urem_31ns_3ns_2_35_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 35,
        din0_WIDTH => 31,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_476_ap_start,
        done => grp_fu_476_ap_done,
        din0 => src_row_3_reg_739,
        din1 => grp_fu_476_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_476_p2);

    regslice_both_input_stream_V_data_V_U : component filter_kernel_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TDATA,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_data_V_U_ack_in,
        data_out => input_stream_TDATA_int_regslice,
        vld_out => input_stream_TVALID_int_regslice,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_data_V_U_apdone_blk);

    regslice_both_input_stream_V_keep_V_U : component filter_kernel_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TKEEP,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_keep_V_U_ack_in,
        data_out => input_stream_TKEEP_int_regslice,
        vld_out => regslice_both_input_stream_V_keep_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_keep_V_U_apdone_blk);

    regslice_both_input_stream_V_strb_V_U : component filter_kernel_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TSTRB,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_strb_V_U_ack_in,
        data_out => input_stream_TSTRB_int_regslice,
        vld_out => regslice_both_input_stream_V_strb_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_strb_V_U_apdone_blk);

    regslice_both_input_stream_V_last_V_U : component filter_kernel_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_stream_TLAST,
        vld_in => input_stream_TVALID,
        ack_in => regslice_both_input_stream_V_last_V_U_ack_in,
        data_out => input_stream_TLAST_int_regslice,
        vld_out => regslice_both_input_stream_V_last_V_U_vld_out,
        ack_out => input_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_input_stream_V_last_V_U_apdone_blk);

    regslice_both_output_stream_V_data_V_U : component filter_kernel_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_stream_TDATA_int_regslice,
        vld_in => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TVALID,
        ack_in => output_stream_TREADY_int_regslice,
        data_out => output_stream_TDATA,
        vld_out => regslice_both_output_stream_V_data_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_data_V_U_apdone_blk);

    regslice_both_output_stream_V_keep_V_U : component filter_kernel_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_stream_TKEEP_int_regslice,
        vld_in => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TVALID,
        ack_in => regslice_both_output_stream_V_keep_V_U_ack_in_dummy,
        data_out => output_stream_TKEEP,
        vld_out => regslice_both_output_stream_V_keep_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_keep_V_U_apdone_blk);

    regslice_both_output_stream_V_strb_V_U : component filter_kernel_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_stream_TSTRB_int_regslice,
        vld_in => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TVALID,
        ack_in => regslice_both_output_stream_V_strb_V_U_ack_in_dummy,
        data_out => output_stream_TSTRB,
        vld_out => regslice_both_output_stream_V_strb_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_strb_V_U_apdone_blk);

    regslice_both_output_stream_V_last_V_U : component filter_kernel_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_stream_TLAST_int_regslice,
        vld_in => grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TVALID,
        ack_in => regslice_both_output_stream_V_last_V_U_ack_in_dummy,
        data_out => output_stream_TLAST,
        vld_out => regslice_both_output_stream_V_last_V_U_vld_out,
        ack_out => output_stream_TREADY,
        apdone_blk => regslice_both_output_stream_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_ap_ready = ap_const_logic_1)) then 
                    grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_ap_ready = ap_const_logic_1)) then 
                    grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_ap_ready = ap_const_logic_1)) then 
                    grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
                    grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_ap_ready = ap_const_logic_1)) then 
                    grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    image_height_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    image_width_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    kernel_factor_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    phi_urem_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_urem_fu_124 <= ap_const_lv31_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
                phi_urem_fu_124 <= select_ln138_fu_516_p3;
            end if; 
        end if;
    end process;

    row_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                row_fu_128 <= ap_const_lv31_0;
            elsif (((icmp_ln138_fu_413_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                row_fu_128 <= row_2_fu_418_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then
                buffer_row_reg_749 <= grp_fu_476_p2;
                empty_29_reg_744 <= empty_29_fu_485_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                cmp62_reg_724 <= cmp62_fu_424_p2;
                src_row_3_reg_739 <= src_row_3_fu_464_p3;
                tmp_reg_734 <= src_row_fu_433_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                conv17_i_1_1_reg_696 <= grp_fu_363_p1;
                conv17_i_1_2_reg_701 <= grp_fu_366_p1;
                conv17_i_1_reg_691 <= grp_fu_360_p1;
                conv17_i_2_1_reg_711 <= grp_fu_372_p1;
                conv17_i_2_2_reg_716 <= grp_fu_375_p1;
                conv17_i_2_reg_706 <= grp_fu_369_p1;
                conv17_i_3_reg_686 <= grp_fu_357_p1;
                conv17_i_reg_676 <= grp_fu_351_p1;
                conv17_i_s_reg_681 <= grp_fu_354_p1;
                conv18_i_reg_671 <= grp_fu_348_p1;
                empty_27_reg_666 <= empty_27_fu_402_p1;
                empty_reg_656 <= empty_fu_393_p1;
                sub14_i_reg_651 <= sub14_i_fu_388_p2;
                sub23_i_reg_661 <= sub23_i_fu_397_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then
                empty_30_reg_759 <= empty_30_fu_500_p1;
                trunc_ln138_reg_754 <= trunc_ln138_fu_495_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (image_height_0_ack_out = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (image_height_0_vld_reg = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (ap_const_logic_1 = ap_const_logic_1) and (image_height_0_vld_reg = ap_const_logic_0)))) then
                image_height_0_data_reg <= image_height;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                image_height_read_reg_633 <= image_height_0_data_reg;
                image_width_read_reg_640 <= image_width_0_data_reg;
                kernel_factor_read_reg_628 <= kernel_factor_0_data_reg;
                kernel_load_8_reg_646 <= kernel_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (image_width_0_ack_out = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (image_width_0_vld_reg = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (ap_const_logic_1 = ap_const_logic_1) and (image_width_0_vld_reg = ap_const_logic_0)))) then
                image_width_0_data_reg <= image_width;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (kernel_factor_0_ack_out = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (kernel_factor_0_vld_reg = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (ap_const_logic_1 = ap_const_logic_1) and (kernel_factor_0_vld_reg = ap_const_logic_0)))) then
                kernel_factor_0_data_reg <= kernel_factor;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                kernel_load_1_reg_563 <= kernel_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                kernel_load_2_reg_573 <= kernel_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                kernel_load_3_reg_583 <= kernel_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                kernel_load_4_reg_593 <= kernel_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                kernel_load_5_reg_603 <= kernel_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                kernel_load_6_reg_613 <= kernel_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                kernel_load_7_reg_623 <= kernel_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                kernel_load_reg_553 <= kernel_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state54))) then
                output_stream_TDATA_reg <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TDATA;
                output_stream_TKEEP_reg <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TKEEP;
                output_stream_TLAST_reg <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TLAST;
                output_stream_TSTRB_reg <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TSTRB;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state17, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_ap_done, ap_CS_fsm_state54, icmp_ln138_fu_413_p2, ap_block_state2_on_subcall_done, ap_CS_fsm_state55, regslice_both_output_stream_V_data_V_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((icmp_ln138_fu_413_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state55;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                if (((grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state54))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state54;
                end if;
            when ap_ST_fsm_state55 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state55) and (regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state55;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln138_1_fu_504_p2 <= std_logic_vector(unsigned(phi_urem_fu_124) + unsigned(ap_const_lv31_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;

    ap_ST_fsm_state54_blk_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_ap_done)
    begin
        if ((grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state54_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state54_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state55_blk_assign_proc : process(regslice_both_output_stream_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state55_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state55_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state2_on_subcall_done_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_ap_done, grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_ap_done, grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_ap_done = ap_const_logic_0) or (grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_ap_done = ap_const_logic_0) or (grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state55, regslice_both_output_stream_V_data_V_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state55) and (regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state55, regslice_both_output_stream_V_data_V_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state55) and (regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    cmp62_fu_424_p2 <= "1" when (zext_ln138_fu_409_p1 = sub14_i_reg_651) else "0";
    empty_27_fu_402_p1 <= sub23_i_fu_397_p2(11 - 1 downto 0);
    empty_28_fu_481_p1 <= grp_fu_447_p2(2 - 1 downto 0);
    empty_29_fu_485_p3 <= 
        ap_const_lv2_0 when (tmp_reg_734(0) = '1') else 
        empty_28_fu_481_p1;
    empty_30_fu_500_p1 <= buffer_row_reg_749(2 - 1 downto 0);
    empty_fu_393_p1 <= sub14_i_fu_388_p2(31 - 1 downto 0);
    grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_ap_start <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_ap_start_reg;
    grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_ap_start <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_ap_start_reg;
    grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_ap_start <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_ap_start_reg;
    grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_ap_start <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_ap_start_reg;
    grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TREADY <= (output_stream_TREADY_int_regslice and ap_CS_fsm_state54);

    grp_fu_447_ap_start_assign_proc : process(ap_CS_fsm_state17, icmp_ln138_fu_413_p2)
    begin
        if (((icmp_ln138_fu_413_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            grp_fu_447_ap_start <= ap_const_logic_1;
        else 
            grp_fu_447_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_447_p1 <= ap_const_lv32_3(3 - 1 downto 0);

    grp_fu_476_ap_start_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_476_ap_start <= ap_const_logic_1;
        else 
            grp_fu_476_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_476_p1 <= ap_const_lv31_3(3 - 1 downto 0);
    icmp_ln138_1_fu_510_p2 <= "1" when (phi_urem_fu_124 = ap_const_lv31_2) else "0";
    icmp_ln138_fu_413_p2 <= "1" when (signed(zext_ln138_fu_409_p1) < signed(image_height_read_reg_633)) else "0";

    image_height_0_ack_out_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state55, regslice_both_output_stream_V_data_V_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_const_logic_1 = ap_CS_fsm_state55) and (regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_0)))) then 
            image_height_0_ack_out <= ap_const_logic_1;
        else 
            image_height_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    image_width_0_ack_out_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state55, regslice_both_output_stream_V_data_V_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_const_logic_1 = ap_CS_fsm_state55) and (regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_0)))) then 
            image_width_0_ack_out <= ap_const_logic_1;
        else 
            image_width_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    input_stream_TREADY <= regslice_both_input_stream_V_data_V_U_ack_in;

    input_stream_TREADY_int_regslice_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_input_stream_TREADY, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            input_stream_TREADY_int_regslice <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_input_stream_TREADY;
        else 
            input_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    kernel_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            kernel_address0_local <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            kernel_address0_local <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            kernel_address0_local <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            kernel_address0_local <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            kernel_address0_local <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            kernel_address0_local <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            kernel_address0_local <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            kernel_address0_local <= ap_const_lv64_1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            kernel_address0_local <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            kernel_address0_local <= "XXXX";
        end if; 
    end process;


    kernel_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done)))) then 
            kernel_ce0_local <= ap_const_logic_1;
        else 
            kernel_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    kernel_factor_0_ack_out_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state55, regslice_both_output_stream_V_data_V_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_const_logic_1 = ap_CS_fsm_state55) and (regslice_both_output_stream_V_data_V_U_apdone_blk = ap_const_logic_0)))) then 
            kernel_factor_0_ack_out <= ap_const_logic_1;
        else 
            kernel_factor_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_1_address0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_1_address0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_address0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_1_address0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_1_address0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_1_address0;
        else 
            line_buffer_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    line_buffer_1_ce0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_1_ce0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_ce0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_1_ce0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_1_ce0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_1_ce0;
        else 
            line_buffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_1_ce1_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_ce1, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_1_ce1 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_ce1;
        else 
            line_buffer_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_1_ce2_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_ce2, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_1_ce2 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_ce2;
        else 
            line_buffer_1_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_1_ce3_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_ce3, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_1_ce3 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_ce3;
        else 
            line_buffer_1_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_1_d0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_1_d0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_d0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_1_d0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_1_d0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_1_d0;
        else 
            line_buffer_1_d0 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_1_we0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_1_we0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_we0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_1_we0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_1_we0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_1_we0;
        else 
            line_buffer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_2_address0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_2_address0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_address0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_2_address0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_2_address0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_2_address0;
        else 
            line_buffer_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    line_buffer_2_ce0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_2_ce0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_ce0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_2_ce0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_2_ce0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_2_ce0;
        else 
            line_buffer_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_2_ce1_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_ce1, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_2_ce1 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_ce1;
        else 
            line_buffer_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_2_ce2_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_ce2, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_2_ce2 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_ce2;
        else 
            line_buffer_2_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_2_ce3_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_ce3, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_2_ce3 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_ce3;
        else 
            line_buffer_2_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_2_d0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_2_d0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_d0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_2_d0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_2_d0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_2_d0;
        else 
            line_buffer_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_2_we0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_2_we0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_we0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_2_we0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_2_we0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_2_we0;
        else 
            line_buffer_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_3_address0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_3_address0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_address0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_3_address0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_3_address0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_3_address0;
        else 
            line_buffer_3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    line_buffer_3_ce0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_3_ce0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_ce0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_3_ce0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_3_ce0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_3_ce0;
        else 
            line_buffer_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_3_ce1_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_ce1, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_3_ce1 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_ce1;
        else 
            line_buffer_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_3_ce2_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_ce2, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_3_ce2 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_ce2;
        else 
            line_buffer_3_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_3_ce3_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_ce3, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_3_ce3 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_ce3;
        else 
            line_buffer_3_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_3_d0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_3_d0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_d0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_3_d0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_3_d0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_3_d0;
        else 
            line_buffer_3_d0 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_3_we0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_3_we0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_we0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_3_we0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_3_we0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_3_we0;
        else 
            line_buffer_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_4_address0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_4_address0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_address0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_4_address0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_4_address0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_4_address0;
        else 
            line_buffer_4_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    line_buffer_4_ce0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_4_ce0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_ce0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_4_ce0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_4_ce0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_4_ce0;
        else 
            line_buffer_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_4_ce1_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_ce1, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_4_ce1 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_ce1;
        else 
            line_buffer_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_4_ce2_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_ce2, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_4_ce2 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_ce2;
        else 
            line_buffer_4_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_4_ce3_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_ce3, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_4_ce3 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_ce3;
        else 
            line_buffer_4_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_4_d0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_4_d0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_d0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_4_d0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_4_d0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_4_d0;
        else 
            line_buffer_4_d0 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_4_we0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_4_we0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_we0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_4_we0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_4_we0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_4_we0;
        else 
            line_buffer_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_5_address0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_5_address0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_address0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_5_address0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_5_address0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_5_address0;
        else 
            line_buffer_5_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    line_buffer_5_ce0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_5_ce0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_ce0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_5_ce0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_5_ce0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_5_ce0;
        else 
            line_buffer_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_5_ce1_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_ce1, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_5_ce1 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_ce1;
        else 
            line_buffer_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_5_ce2_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_ce2, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_5_ce2 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_ce2;
        else 
            line_buffer_5_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_5_ce3_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_ce3, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_5_ce3 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_ce3;
        else 
            line_buffer_5_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_5_d0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_5_d0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_d0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_5_d0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_5_d0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_5_d0;
        else 
            line_buffer_5_d0 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_5_we0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_5_we0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_we0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_5_we0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_5_we0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282_line_buffer_5_we0;
        else 
            line_buffer_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_6_address0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_6_address0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_address0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_6_address0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_6_address0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_6_address0;
        else 
            line_buffer_6_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    line_buffer_6_ce0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_6_ce0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_ce0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_6_ce0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_6_ce0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_6_ce0;
        else 
            line_buffer_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_6_ce1_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_ce1, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_6_ce1 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_ce1;
        else 
            line_buffer_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_6_ce2_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_ce2, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_6_ce2 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_ce2;
        else 
            line_buffer_6_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_6_ce3_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_ce3, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_6_ce3 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_ce3;
        else 
            line_buffer_6_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_6_d0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_6_d0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_d0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_6_d0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_6_d0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_6_d0;
        else 
            line_buffer_6_d0 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_6_we0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_6_we0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_we0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_6_we0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_6_we0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_6_we0;
        else 
            line_buffer_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_7_address0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_7_address0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_address0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_7_address0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_7_address0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_7_address0;
        else 
            line_buffer_7_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    line_buffer_7_ce0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_7_ce0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_ce0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_7_ce0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_7_ce0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_7_ce0;
        else 
            line_buffer_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_7_ce1_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_ce1, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_7_ce1 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_ce1;
        else 
            line_buffer_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_7_ce2_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_ce2, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_7_ce2 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_ce2;
        else 
            line_buffer_7_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_7_ce3_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_ce3, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_7_ce3 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_ce3;
        else 
            line_buffer_7_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_7_d0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_7_d0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_d0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_7_d0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_7_d0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_7_d0;
        else 
            line_buffer_7_d0 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_7_we0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_7_we0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_we0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_7_we0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_7_we0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_7_we0;
        else 
            line_buffer_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_8_address0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_8_address0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_address0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_8_address0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_8_address0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_8_address0;
        else 
            line_buffer_8_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    line_buffer_8_ce0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_8_ce0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_ce0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_8_ce0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_8_ce0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_8_ce0;
        else 
            line_buffer_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_8_ce1_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_ce1, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_8_ce1 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_ce1;
        else 
            line_buffer_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_8_ce2_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_ce2, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_8_ce2 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_ce2;
        else 
            line_buffer_8_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_8_ce3_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_ce3, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_8_ce3 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_ce3;
        else 
            line_buffer_8_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_8_d0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_8_d0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_d0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_8_d0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_8_d0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_8_d0;
        else 
            line_buffer_8_d0 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_8_we0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_8_we0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_we0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_8_we0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_8_we0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292_line_buffer_8_we0;
        else 
            line_buffer_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_address0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_address0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_address0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_address0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_address0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_address0;
        else 
            line_buffer_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    line_buffer_ce0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_ce0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_ce0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_ce0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_ce0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_ce0;
        else 
            line_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_ce1_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_ce1, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_ce1 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_ce1;
        else 
            line_buffer_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_ce2_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_ce2, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_ce2 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_ce2;
        else 
            line_buffer_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_ce3_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_ce3, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_ce3 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_ce3;
        else 
            line_buffer_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_d0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_d0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_d0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_d0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_d0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_d0;
        else 
            line_buffer_d0 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_we0_assign_proc : process(ap_CS_fsm_state2, grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_we0, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_we0, ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            line_buffer_we0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_line_buffer_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            line_buffer_we0 <= grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272_line_buffer_we0;
        else 
            line_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_stream_TDATA_int_regslice_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TDATA, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TVALID, ap_CS_fsm_state54, output_stream_TDATA_reg)
    begin
        if (((grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            output_stream_TDATA_int_regslice <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TDATA;
        else 
            output_stream_TDATA_int_regslice <= output_stream_TDATA_reg;
        end if; 
    end process;


    output_stream_TKEEP_int_regslice_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TVALID, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TKEEP, ap_CS_fsm_state54, output_stream_TKEEP_reg)
    begin
        if (((grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            output_stream_TKEEP_int_regslice <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TKEEP;
        else 
            output_stream_TKEEP_int_regslice <= output_stream_TKEEP_reg;
        end if; 
    end process;


    output_stream_TLAST_int_regslice_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TVALID, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TLAST, ap_CS_fsm_state54, output_stream_TLAST_reg)
    begin
        if (((grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            output_stream_TLAST_int_regslice <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TLAST;
        else 
            output_stream_TLAST_int_regslice <= output_stream_TLAST_reg;
        end if; 
    end process;


    output_stream_TSTRB_int_regslice_assign_proc : process(grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TVALID, grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TSTRB, ap_CS_fsm_state54, output_stream_TSTRB_reg)
    begin
        if (((grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            output_stream_TSTRB_int_regslice <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TSTRB;
        else 
            output_stream_TSTRB_int_regslice <= output_stream_TSTRB_reg;
        end if; 
    end process;

    output_stream_TVALID <= regslice_both_output_stream_V_data_V_U_vld_out;
    output_stream_TVALID_int_regslice <= grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302_output_stream_TVALID;
    rev_fu_458_p2 <= (slt_fu_453_p2 xor ap_const_lv1_1);
    row_2_fu_418_p2 <= std_logic_vector(unsigned(row_fu_128) + unsigned(ap_const_lv31_1));
    select_ln138_fu_516_p3 <= 
        ap_const_lv31_0 when (icmp_ln138_1_fu_510_p2(0) = '1') else 
        add_ln138_1_fu_504_p2;
    slt_fu_453_p2 <= "1" when (signed(src_row_4_cast_fu_429_p1) < signed(image_height_read_reg_633)) else "0";
    src_row_3_fu_464_p3 <= 
        empty_reg_656 when (rev_fu_458_p2(0) = '1') else 
        row_2_fu_418_p2;
    src_row_4_cast_fu_429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_2_fu_418_p2),32));
    src_row_fu_433_p2 <= std_logic_vector(unsigned(zext_ln138_fu_409_p1) + unsigned(ap_const_lv32_FFFFFFFF));
    sub14_i_fu_388_p2 <= std_logic_vector(unsigned(image_height_read_reg_633) + unsigned(ap_const_lv32_FFFFFFFF));
    sub23_i_fu_397_p2 <= std_logic_vector(unsigned(image_width_read_reg_640) + unsigned(ap_const_lv32_FFFFFFFF));
    trunc_ln138_fu_495_p1 <= phi_urem_fu_124(2 - 1 downto 0);
    zext_ln138_fu_409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_fu_128),32));
end behav;
