$date
	Mon Dec 15 17:02:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sipo_tb $end
$var wire 4 ! pout [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ sin $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 4 % pout [3:0] $end
$var wire 1 # rst $end
$var wire 1 $ sin $end
$var reg 4 & shift_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
0$
1#
0"
bx !
$end
#5
0#
#10
bx0 !
bx0 %
bx0 &
1"
#15
1$
#20
0"
#30
bx01 !
bx01 %
bx01 &
1"
#35
0$
#40
0"
#50
bx010 !
bx010 %
bx010 &
1"
#55
1$
#60
0"
#70
b101 !
b101 %
b101 &
1"
#80
0"
#90
b1011 !
b1011 %
b1011 &
1"
#95
