{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 13:15:16 2011 " "Info: Processing started: Sat Nov 12 13:15:16 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE0_Default -c DE0_Default --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE0_Default -c DE0_Default --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 125.0 MHz 500.0 MHz " "Warning: PLL \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" input frequency requirement of 125.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\] 142.86 MHz 500.0 MHz " "Warning: PLL \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\]\" input frequency requirement of 142.86 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 0.12 MHz 500.0 MHz " "Warning: PLL \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" input frequency requirement of 0.12 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 0.46 MHz 500.0 MHz " "Warning: PLL \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" input frequency requirement of 0.46 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] 20.0 MHz 500.0 MHz " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\]\" input frequency requirement of 20.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 1.0 MHz 500.0 MHz " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" input frequency requirement of 1.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] 0.0 MHz 500.0 MHz " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]\" input frequency requirement of 0.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "14 " "Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst5\|CLKout " "Info: Detected ripple clock \"CLKD16:inst5\|CLKout\" as buffer" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst5\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst10\|CLKout " "Info: Detected ripple clock \"CLKD16:inst10\|CLKout\" as buffer" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst10\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst12\|CLKout " "Info: Detected ripple clock \"CLKD16:inst12\|CLKout\" as buffer" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst12\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst21\|CLKout " "Info: Detected ripple clock \"CLKD16:inst21\|CLKout\" as buffer" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst21\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst22\|CLKout " "Info: Detected ripple clock \"CLKD16:inst22\|CLKout\" as buffer" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst22\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Decode:inst3\|SetTrigTime " "Info: Detected ripple clock \"Decode:inst3\|SetTrigTime\" as buffer" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 14 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decode:inst3\|SetTrigTime" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Decode:inst3\|SoftReload " "Info: Detected ripple clock \"Decode:inst3\|SoftReload\" as buffer" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 16 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decode:inst3\|SoftReload" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MyUart:inst15\|RdCLK " "Info: Detected ripple clock \"MyUart:inst15\|RdCLK\" as buffer" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MyUart:inst15\|RdCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OutputController:inst13\|RD " "Info: Detected ripple clock \"OutputController:inst13\|RD\" as buffer" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 12 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OutputController:inst13\|RD" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "AllStore:inst2\|21mux:inst16\|5 " "Info: Detected gated clock \"AllStore:inst2\|21mux:inst16\|5\" as buffer" {  } { { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AllStore:inst2\|21mux:inst16\|5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "core:inst14\|ENWFIFO " "Info: Detected ripple clock \"core:inst14\|ENWFIFO\" as buffer" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst14\|ENWFIFO" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll_lock_sync " "Info: Detected ripple clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll_lock_sync\" as buffer" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 65 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll_lock_sync" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "AllStore:inst2\|inst2~0 " "Info: Detected gated clock \"AllStore:inst2\|inst2~0\" as buffer" {  } { { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AllStore:inst2\|inst2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MyRx:inst1\|DataReady " "Info: Detected ripple clock \"MyRx:inst1\|DataReady\" as buffer" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MyRx:inst1\|DataReady" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] register AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] register AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 343 ps " "Info: Slack time is 343 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" and destination register \"AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "500.0 MHz " "Info: Fmax is restricted to 500.0 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.812 ns + Largest register register " "Info: + Largest register to register requirement is 1.812 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.000 ns + " "Info: + Setup relationship between source and destination is 2.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns + Largest " "Info: + Largest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] destination 3.343 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 3.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G7 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G7; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.534 ns) 3.343 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG FF_X20_Y6_N31 5 " "Info: 3: + IC(0.955 ns) + CELL(0.534 ns) = 3.343 ns; Loc. = FF_X20_Y6_N31; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.97 % ) " "Info: Total cell delay = 0.534 ns ( 15.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.809 ns ( 84.03 % ) " "Info: Total interconnect delay = 2.809 ns ( 84.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.955ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] source 3.347 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is 3.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G7 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G7; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.534 ns) 3.347 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG FF_X12_Y4_N23 5 " "Info: 3: + IC(0.959 ns) + CELL(0.534 ns) = 3.347 ns; Loc. = FF_X12_Y4_N23; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.95 % ) " "Info: Total cell delay = 0.534 ns ( 15.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.813 ns ( 84.05 % ) " "Info: Total interconnect delay = 2.813 ns ( 84.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.347 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.347 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.959ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.955ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.347 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.347 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.959ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.955ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.347 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.347 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.959ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.469 ns - Longest register register " "Info: - Longest register to register delay is 1.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 1 REG FF_X12_Y4_N23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X12_Y4_N23; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.130 ns) 1.378 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]~feeder 2 COMB LCCOMB_X20_Y6_N30 1 " "Info: 2: + IC(1.248 ns) + CELL(0.130 ns) = 1.378 ns; Loc. = LCCOMB_X20_Y6_N30; Fanout = 1; COMB Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.469 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG FF_X20_Y6_N31 5 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 1.469 ns; Loc. = FF_X20_Y6_N31; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst6\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.221 ns ( 15.04 % ) " "Info: Total cell delay = 0.221 ns ( 15.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.248 ns ( 84.96 % ) " "Info: Total interconnect delay = 1.248 ns ( 84.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.469 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.248ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.955ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.347 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.347 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.959ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.469 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder {} AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.248ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] register AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] register AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 356 ps " "Info: Slack time is 356 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" and destination register \"AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "500.0 MHz " "Info: Fmax is restricted to 500.0 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.886 ns + Largest register register " "Info: + Largest register to register requirement is 1.886 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.000 ns + " "Info: + Setup relationship between source and destination is 2.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 3.000 ns " "Info: + Latch edge is 3.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2.000 ns 1.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2.000 ns with  offset of 1.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.000 ns " "Info: - Launch edge is 1.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2.000 ns 1.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2.000 ns with  offset of 1.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 180.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.047 ns + Largest " "Info: + Largest clock skew is 0.047 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] destination 3.341 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 3.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G8 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G8; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.534 ns) 3.341 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG FF_X22_Y4_N9 5 " "Info: 3: + IC(0.953 ns) + CELL(0.534 ns) = 3.341 ns; Loc. = FF_X22_Y4_N9; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.98 % ) " "Info: Total cell delay = 0.534 ns ( 15.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.807 ns ( 84.02 % ) " "Info: Total interconnect delay = 2.807 ns ( 84.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.953ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] source 3.294 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 3.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G8 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G8; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.448 ns) 3.294 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG FF_X19_Y0_N3 5 " "Info: 3: + IC(0.992 ns) + CELL(0.448 ns) = 3.294 ns; Loc. = FF_X19_Y0_N3; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.448 ns ( 13.60 % ) " "Info: Total cell delay = 0.448 ns ( 13.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.846 ns ( 86.40 % ) " "Info: Total interconnect delay = 2.846 ns ( 86.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.294 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.294 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.854ns 0.992ns } { 0.000ns 0.000ns 0.448ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.953ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.294 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.294 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.854ns 0.992ns } { 0.000ns 0.000ns 0.448ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.953ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.294 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.294 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.854ns 0.992ns } { 0.000ns 0.000ns 0.448ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.530 ns - Longest register register " "Info: - Longest register to register delay is 1.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.418 ns) 0.418 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 1 REG FF_X19_Y0_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.418 ns) = 0.418 ns; Loc. = FF_X19_Y0_N3; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.243 ns) 1.439 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]~feeder 2 COMB LCCOMB_X22_Y4_N8 1 " "Info: 2: + IC(0.778 ns) + CELL(0.243 ns) = 1.439 ns; Loc. = LCCOMB_X22_Y4_N8; Fanout = 1; COMB Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.530 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG FF_X22_Y4_N9 5 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 1.530 ns; Loc. = FF_X22_Y4_N9; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.752 ns ( 49.15 % ) " "Info: Total cell delay = 0.752 ns ( 49.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.778 ns ( 50.85 % ) " "Info: Total interconnect delay = 0.778 ns ( 50.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.530 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.778ns 0.000ns } { 0.418ns 0.243ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.953ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.294 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.294 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.854ns 0.992ns } { 0.000ns 0.000ns 0.448ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.530 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.778ns 0.000ns } { 0.418ns 0.243ns 0.091ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] register Decode:inst3\|TrigEN register TrigClrDelay:inst25\|delaytime\[5\]_OTERM271 -5.254 ns " "Info: Slack time is -5.254 ns for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" between source register \"Decode:inst3\|TrigEN\" and destination register \"TrigClrDelay:inst25\|delaytime\[5\]_OTERM271\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-3.025 ns + Largest register register " "Info: + Largest register to register requirement is -3.025 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.000 ns + " "Info: + Setup relationship between source and destination is 1.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.000 ns " "Info: - Launch edge is 1.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 1085.000 ns inverted 50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with inverted offset of 1085.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.841 ns + Largest " "Info: + Largest clock skew is -3.841 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] destination -0.319 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to destination register is -0.319 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) -1.793 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G9 178 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = -1.793 ns; Loc. = CLKCTRL_G9; Fanout = 178; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.534 ns) -0.319 ns TrigClrDelay:inst25\|delaytime\[5\]_OTERM271 3 REG FF_X16_Y8_N15 1 " "Info: 3: + IC(0.940 ns) + CELL(0.534 ns) = -0.319 ns; Loc. = FF_X16_Y8_N15; Fanout = 1; REG Node = 'TrigClrDelay:inst25\|delaytime\[5\]_OTERM271'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl TrigClrDelay:inst25|delaytime[5]_OTERM271 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 16.05 % ) " "Info: Total cell delay = 0.534 ns ( 16.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.793 ns ( 83.95 % ) " "Info: Total interconnect delay = 2.793 ns ( 83.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.319 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl TrigClrDelay:inst25|delaytime[5]_OTERM271 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.319 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} TrigClrDelay:inst25|delaytime[5]_OTERM271 {} } { 0.000ns 1.853ns 0.940ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] source 3.522 ns - Longest register " "Info: - Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 3.522 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 81 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 81; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.733 ns) 1.174 ns MyRx:inst1\|DataReady 3 REG FF_X19_Y26_N9 3 " "Info: 3: + IC(0.963 ns) + CELL(0.733 ns) = 1.174 ns; Loc. = FF_X19_Y26_N9; Fanout = 3; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.000 ns) 2.030 ns MyRx:inst1\|DataReady~clkctrl 4 COMB CLKCTRL_G10 85 " "Info: 4: + IC(0.856 ns) + CELL(0.000 ns) = 2.030 ns; Loc. = CLKCTRL_G10; Fanout = 85; COMB Node = 'MyRx:inst1\|DataReady~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.534 ns) 3.522 ns Decode:inst3\|TrigEN 5 REG FF_X16_Y11_N5 5 " "Info: 5: + IC(0.958 ns) + CELL(0.534 ns) = 3.522 ns; Loc. = FF_X16_Y11_N5; Fanout = 5; REG Node = 'Decode:inst3\|TrigEN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { MyRx:inst1|DataReady~clkctrl Decode:inst3|TrigEN } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 21.40 % ) " "Info: Total cell delay = 1.267 ns ( 21.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.653 ns ( 78.60 % ) " "Info: Total interconnect delay = 4.653 ns ( 78.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.522 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|TrigEN } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.522 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|TrigEN {} } { 0.000ns 1.876ns 0.963ns 0.856ns 0.958ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.319 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl TrigClrDelay:inst25|delaytime[5]_OTERM271 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.319 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} TrigClrDelay:inst25|delaytime[5]_OTERM271 {} } { 0.000ns 1.853ns 0.940ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.522 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|TrigEN } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.522 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|TrigEN {} } { 0.000ns 1.876ns 0.963ns 0.856ns 0.958ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.319 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl TrigClrDelay:inst25|delaytime[5]_OTERM271 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.319 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} TrigClrDelay:inst25|delaytime[5]_OTERM271 {} } { 0.000ns 1.853ns 0.940ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.522 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|TrigEN } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.522 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|TrigEN {} } { 0.000ns 1.876ns 0.963ns 0.856ns 0.958ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.229 ns - Longest register register " "Info: - Longest register to register delay is 2.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Decode:inst3\|TrigEN 1 REG FF_X16_Y11_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X16_Y11_N5; Fanout = 5; REG Node = 'Decode:inst3\|TrigEN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|TrigEN } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.241 ns) 0.586 ns TrigClrDelay:inst25\|delaytime\[10\]~3 2 COMB LCCOMB_X16_Y11_N14 2 " "Info: 2: + IC(0.345 ns) + CELL(0.241 ns) = 0.586 ns; Loc. = LCCOMB_X16_Y11_N14; Fanout = 2; COMB Node = 'TrigClrDelay:inst25\|delaytime\[10\]~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Decode:inst3|TrigEN TrigClrDelay:inst25|delaytime[10]~3 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/trigclrdelay.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.130 ns) 1.380 ns TrigClrDelay:inst25\|delaytime\[10\]~28 3 COMB LCCOMB_X16_Y8_N2 7 " "Info: 3: + IC(0.664 ns) + CELL(0.130 ns) = 1.380 ns; Loc. = LCCOMB_X16_Y8_N2; Fanout = 7; COMB Node = 'TrigClrDelay:inst25\|delaytime\[10\]~28'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { TrigClrDelay:inst25|delaytime[10]~3 TrigClrDelay:inst25|delaytime[10]~28 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/trigclrdelay.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.610 ns) 2.229 ns TrigClrDelay:inst25\|delaytime\[5\]_OTERM271 4 REG FF_X16_Y8_N15 1 " "Info: 4: + IC(0.239 ns) + CELL(0.610 ns) = 2.229 ns; Loc. = FF_X16_Y8_N15; Fanout = 1; REG Node = 'TrigClrDelay:inst25\|delaytime\[5\]_OTERM271'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { TrigClrDelay:inst25|delaytime[10]~28 TrigClrDelay:inst25|delaytime[5]_OTERM271 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.981 ns ( 44.01 % ) " "Info: Total cell delay = 0.981 ns ( 44.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.248 ns ( 55.99 % ) " "Info: Total interconnect delay = 1.248 ns ( 55.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { Decode:inst3|TrigEN TrigClrDelay:inst25|delaytime[10]~3 TrigClrDelay:inst25|delaytime[10]~28 TrigClrDelay:inst25|delaytime[5]_OTERM271 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.229 ns" { Decode:inst3|TrigEN {} TrigClrDelay:inst25|delaytime[10]~3 {} TrigClrDelay:inst25|delaytime[10]~28 {} TrigClrDelay:inst25|delaytime[5]_OTERM271 {} } { 0.000ns 0.345ns 0.664ns 0.239ns } { 0.000ns 0.241ns 0.130ns 0.610ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.319 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl TrigClrDelay:inst25|delaytime[5]_OTERM271 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.319 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} TrigClrDelay:inst25|delaytime[5]_OTERM271 {} } { 0.000ns 1.853ns 0.940ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.522 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|TrigEN } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.522 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|TrigEN {} } { 0.000ns 1.876ns 0.963ns 0.856ns 0.958ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { Decode:inst3|TrigEN TrigClrDelay:inst25|delaytime[10]~3 TrigClrDelay:inst25|delaytime[10]~28 TrigClrDelay:inst25|delaytime[5]_OTERM271 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.229 ns" { Decode:inst3|TrigEN {} TrigClrDelay:inst25|delaytime[10]~3 {} TrigClrDelay:inst25|delaytime[10]~28 {} TrigClrDelay:inst25|delaytime[5]_OTERM271 {} } { 0.000ns 0.345ns 0.664ns 0.239ns } { 0.000ns 0.241ns 0.130ns 0.610ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]' 278 " "Warning: Can't achieve timing requirement Clock Setup: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]' along 278 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\] " "Info: No valid register-to-register data paths exist for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|out_address_reg_b\[1\] register OutputController:inst13\|tDataIn\[56\] 397 ps " "Info: Slack time is 397 ps for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|out_address_reg_b\[1\]\" and destination register \"OutputController:inst13\|tDataIn\[56\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.665 ns + Largest register register " "Info: + Largest register to register requirement is 3.665 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.000 ns + " "Info: + Setup relationship between source and destination is 4.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 8680.000 ns 4340.000 ns inverted 50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 8680.000 ns with inverted offset of 4340.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.151 ns + Largest " "Info: + Largest clock skew is -0.151 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] destination 4.111 ns + Shortest register " "Info: + Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 4.111 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -2.398 ns + Early " "Info: + Early clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 16 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.733 ns) 1.171 ns MyUart:inst15\|RdCLK 3 REG FF_X21_Y10_N17 2 " "Info: 3: + IC(0.960 ns) + CELL(0.733 ns) = 1.171 ns; Loc. = FF_X21_Y10_N17; Fanout = 2; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.000 ns) 2.614 ns MyUart:inst15\|RdCLK~clkctrl 4 COMB CLKCTRL_G15 141 " "Info: 4: + IC(1.443 ns) + CELL(0.000 ns) = 2.614 ns; Loc. = CLKCTRL_G15; Fanout = 141; COMB Node = 'MyUart:inst15\|RdCLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.534 ns) 4.111 ns OutputController:inst13\|tDataIn\[56\] 5 REG FF_X12_Y2_N23 2 " "Info: 5: + IC(0.963 ns) + CELL(0.534 ns) = 4.111 ns; Loc. = FF_X12_Y2_N23; Fanout = 2; REG Node = 'OutputController:inst13\|tDataIn\[56\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[56] } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 19.47 % ) " "Info: Total cell delay = 1.267 ns ( 19.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.242 ns ( 80.53 % ) " "Info: Total interconnect delay = 5.242 ns ( 80.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.111 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[56] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.111 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|tDataIn[56] {} } { 0.000ns 1.876ns 0.960ns 1.443ns 0.963ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] source 4.262 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is 4.262 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]  -3.646 ns + Late " "Info: + Late clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) -1.793 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G9 178 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = -1.793 ns; Loc. = CLKCTRL_G9; Fanout = 178; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.733 ns) -0.122 ns core:inst14\|ENWFIFO 3 REG FF_X16_Y7_N11 9 " "Info: 3: + IC(0.938 ns) + CELL(0.733 ns) = -0.122 ns; Loc. = FF_X16_Y7_N11; Fanout = 9; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.130 ns) 0.314 ns AllStore:inst2\|inst2~0 4 COMB LCCOMB_X16_Y7_N20 37 " "Info: 4: + IC(0.306 ns) + CELL(0.130 ns) = 0.314 ns; Loc. = LCCOMB_X16_Y7_N20; Fanout = 37; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.243 ns) 1.208 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X16_Y10_N6 1 " "Info: 5: + IC(0.651 ns) + CELL(0.243 ns) = 1.208 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.000 ns) 2.783 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G16 713 " "Info: 6: + IC(1.575 ns) + CELL(0.000 ns) = 2.783 ns; Loc. = CLKCTRL_G16; Fanout = 713; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.534 ns) 4.262 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|out_address_reg_b\[1\] 7 REG FF_X15_Y11_N11 185 " "Info: 7: + IC(0.945 ns) + CELL(0.534 ns) = 4.262 ns; Loc. = FF_X15_Y11_N11; Fanout = 185; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|out_address_reg_b\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1] } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 45 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 20.74 % ) " "Info: Total cell delay = 1.640 ns ( 20.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.268 ns ( 79.26 % ) " "Info: Total interconnect delay = 6.268 ns ( 79.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.262 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.262 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1] {} } { 0.000ns 1.853ns 0.938ns 0.306ns 0.651ns 1.575ns 0.945ns } { 0.000ns 0.000ns 0.733ns 0.130ns 0.243ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.111 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[56] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.111 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|tDataIn[56] {} } { 0.000ns 1.876ns 0.960ns 1.443ns 0.963ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.262 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.262 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1] {} } { 0.000ns 1.853ns 0.938ns 0.306ns 0.651ns 1.575ns 0.945ns } { 0.000ns 0.000ns 0.733ns 0.130ns 0.243ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 45 19 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.111 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[56] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.111 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|tDataIn[56] {} } { 0.000ns 1.876ns 0.960ns 1.443ns 0.963ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.262 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.262 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1] {} } { 0.000ns 1.853ns 0.938ns 0.306ns 0.651ns 1.575ns 0.945ns } { 0.000ns 0.000ns 0.733ns 0.130ns 0.243ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.268 ns - Longest register register " "Info: - Longest register to register delay is 3.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|out_address_reg_b\[1\] 1 REG FF_X15_Y11_N11 185 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X15_Y11_N11; Fanout = 185; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|out_address_reg_b\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1] } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 45 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.367 ns) 2.272 ns OutputController:inst13\|tDataIn~11 2 COMB LCCOMB_X12_Y2_N16 1 " "Info: 2: + IC(1.905 ns) + CELL(0.367 ns) = 2.272 ns; Loc. = LCCOMB_X12_Y2_N16; Fanout = 1; COMB Node = 'OutputController:inst13\|tDataIn~11'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1] OutputController:inst13|tDataIn~11 } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.336 ns) 2.847 ns OutputController:inst13\|tDataIn~12 3 COMB LCCOMB_X12_Y2_N2 1 " "Info: 3: + IC(0.239 ns) + CELL(0.336 ns) = 2.847 ns; Loc. = LCCOMB_X12_Y2_N2; Fanout = 1; COMB Node = 'OutputController:inst13\|tDataIn~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { OutputController:inst13|tDataIn~11 OutputController:inst13|tDataIn~12 } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.130 ns) 3.177 ns OutputController:inst13\|tDataIn\[56\]_OTERM465 4 COMB LCCOMB_X12_Y2_N22 1 " "Info: 4: + IC(0.200 ns) + CELL(0.130 ns) = 3.177 ns; Loc. = LCCOMB_X12_Y2_N22; Fanout = 1; COMB Node = 'OutputController:inst13\|tDataIn\[56\]_OTERM465'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.330 ns" { OutputController:inst13|tDataIn~12 OutputController:inst13|tDataIn[56]_OTERM465 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 3.268 ns OutputController:inst13\|tDataIn\[56\] 5 REG FF_X12_Y2_N23 2 " "Info: 5: + IC(0.000 ns) + CELL(0.091 ns) = 3.268 ns; Loc. = FF_X12_Y2_N23; Fanout = 2; REG Node = 'OutputController:inst13\|tDataIn\[56\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { OutputController:inst13|tDataIn[56]_OTERM465 OutputController:inst13|tDataIn[56] } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.924 ns ( 28.27 % ) " "Info: Total cell delay = 0.924 ns ( 28.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.344 ns ( 71.73 % ) " "Info: Total interconnect delay = 2.344 ns ( 71.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.268 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1] OutputController:inst13|tDataIn~11 OutputController:inst13|tDataIn~12 OutputController:inst13|tDataIn[56]_OTERM465 OutputController:inst13|tDataIn[56] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.268 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1] {} OutputController:inst13|tDataIn~11 {} OutputController:inst13|tDataIn~12 {} OutputController:inst13|tDataIn[56]_OTERM465 {} OutputController:inst13|tDataIn[56] {} } { 0.000ns 1.905ns 0.239ns 0.200ns 0.000ns } { 0.000ns 0.367ns 0.336ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.111 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[56] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.111 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|tDataIn[56] {} } { 0.000ns 1.876ns 0.960ns 1.443ns 0.963ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.262 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.262 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1] {} } { 0.000ns 1.853ns 0.938ns 0.306ns 0.651ns 1.575ns 0.945ns } { 0.000ns 0.000ns 0.733ns 0.130ns 0.243ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.268 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1] OutputController:inst13|tDataIn~11 OutputController:inst13|tDataIn~12 OutputController:inst13|tDataIn[56]_OTERM465 OutputController:inst13|tDataIn[56] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.268 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1] {} OutputController:inst13|tDataIn~11 {} OutputController:inst13|tDataIn~12 {} OutputController:inst13|tDataIn[56]_OTERM465 {} OutputController:inst13|tDataIn[56] {} } { 0.000ns 1.905ns 0.239ns 0.200ns 0.000ns } { 0.000ns 0.367ns 0.336ns 0.130ns 0.091ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] register Decode:inst3\|state\[1\]~_Duplicate_1 register Decode:inst3\|SetInit_S~_Duplicate_15 1.08 us " "Info: Slack time is 1.08 us for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"Decode:inst3\|state\[1\]~_Duplicate_1\" and destination register \"Decode:inst3\|SetInit_S~_Duplicate_15\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "94.8 MHz 10.548 ns " "Info: Fmax is 94.8 MHz (period= 10.548 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1084.806 ns + Largest register register " "Info: + Largest register to register requirement is 1084.806 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1085.000 ns + " "Info: + Setup relationship between source and destination is 1085.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1085.000 ns " "Info: + Latch edge is 1085.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 1085.000 ns inverted 50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with inverted offset of 1085.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.010 ns + Largest " "Info: + Largest clock skew is -0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 5.915 ns + Shortest register " "Info: + Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 5.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 81 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 81; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.733 ns) 3.572 ns MyRx:inst1\|DataReady 3 REG FF_X19_Y26_N9 3 " "Info: 3: + IC(0.963 ns) + CELL(0.733 ns) = 3.572 ns; Loc. = FF_X19_Y26_N9; Fanout = 3; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.000 ns) 4.428 ns MyRx:inst1\|DataReady~clkctrl 4 COMB CLKCTRL_G10 85 " "Info: 4: + IC(0.856 ns) + CELL(0.000 ns) = 4.428 ns; Loc. = CLKCTRL_G10; Fanout = 85; COMB Node = 'MyRx:inst1\|DataReady~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.534 ns) 5.915 ns Decode:inst3\|SetInit_S~_Duplicate_15 5 REG FF_X20_Y7_N5 1 " "Info: 5: + IC(0.953 ns) + CELL(0.534 ns) = 5.915 ns; Loc. = FF_X20_Y7_N5; Fanout = 1; REG Node = 'Decode:inst3\|SetInit_S~_Duplicate_15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { MyRx:inst1|DataReady~clkctrl Decode:inst3|SetInit_S~_Duplicate_15 } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 21.42 % ) " "Info: Total cell delay = 1.267 ns ( 21.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.648 ns ( 78.58 % ) " "Info: Total interconnect delay = 4.648 ns ( 78.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.915 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|SetInit_S~_Duplicate_15 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.915 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|SetInit_S~_Duplicate_15 {} } { 0.000ns 1.876ns 0.963ns 0.856ns 0.953ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] source 5.925 ns - Longest register " "Info: - Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 5.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 81 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 81; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.733 ns) 3.572 ns MyRx:inst1\|DataReady 3 REG FF_X19_Y26_N9 3 " "Info: 3: + IC(0.963 ns) + CELL(0.733 ns) = 3.572 ns; Loc. = FF_X19_Y26_N9; Fanout = 3; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.000 ns) 4.428 ns MyRx:inst1\|DataReady~clkctrl 4 COMB CLKCTRL_G10 85 " "Info: 4: + IC(0.856 ns) + CELL(0.000 ns) = 4.428 ns; Loc. = CLKCTRL_G10; Fanout = 85; COMB Node = 'MyRx:inst1\|DataReady~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.534 ns) 5.925 ns Decode:inst3\|state\[1\]~_Duplicate_1 5 REG FF_X20_Y27_N3 4 " "Info: 5: + IC(0.963 ns) + CELL(0.534 ns) = 5.925 ns; Loc. = FF_X20_Y27_N3; Fanout = 4; REG Node = 'Decode:inst3\|state\[1\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { MyRx:inst1|DataReady~clkctrl Decode:inst3|state[1]~_Duplicate_1 } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 21.38 % ) " "Info: Total cell delay = 1.267 ns ( 21.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.658 ns ( 78.62 % ) " "Info: Total interconnect delay = 4.658 ns ( 78.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.925 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|state[1]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.925 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|state[1]~_Duplicate_1 {} } { 0.000ns 1.876ns 0.963ns 0.856ns 0.963ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.915 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|SetInit_S~_Duplicate_15 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.915 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|SetInit_S~_Duplicate_15 {} } { 0.000ns 1.876ns 0.963ns 0.856ns 0.953ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.925 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|state[1]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.925 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|state[1]~_Duplicate_1 {} } { 0.000ns 1.876ns 0.963ns 0.856ns 0.963ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.915 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|SetInit_S~_Duplicate_15 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.915 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|SetInit_S~_Duplicate_15 {} } { 0.000ns 1.876ns 0.963ns 0.856ns 0.953ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.925 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|state[1]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.925 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|state[1]~_Duplicate_1 {} } { 0.000ns 1.876ns 0.963ns 0.856ns 0.963ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.080 ns - Longest register register " "Info: - Longest register to register delay is 5.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Decode:inst3\|state\[1\]~_Duplicate_1 1 REG FF_X20_Y27_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X20_Y27_N3; Fanout = 4; REG Node = 'Decode:inst3\|state\[1\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|state[1]~_Duplicate_1 } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.369 ns) 0.730 ns Decode:inst3\|Equal3~0 2 COMB LCCOMB_X20_Y27_N16 5 " "Info: 2: + IC(0.361 ns) + CELL(0.369 ns) = 0.730 ns; Loc. = LCCOMB_X20_Y27_N16; Fanout = 5; COMB Node = 'Decode:inst3\|Equal3~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { Decode:inst3|state[1]~_Duplicate_1 Decode:inst3|Equal3~0 } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.347 ns) 1.768 ns Decode:inst3\|SetInit_S~1 3 COMB LCCOMB_X20_Y26_N8 8 " "Info: 3: + IC(0.691 ns) + CELL(0.347 ns) = 1.768 ns; Loc. = LCCOMB_X20_Y26_N8; Fanout = 8; COMB Node = 'Decode:inst3\|SetInit_S~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { Decode:inst3|Equal3~0 Decode:inst3|SetInit_S~1 } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.970 ns) + CELL(0.342 ns) 5.080 ns Decode:inst3\|SetInit_S~_Duplicate_15 4 REG FF_X20_Y7_N5 1 " "Info: 4: + IC(2.970 ns) + CELL(0.342 ns) = 5.080 ns; Loc. = FF_X20_Y7_N5; Fanout = 1; REG Node = 'Decode:inst3\|SetInit_S~_Duplicate_15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { Decode:inst3|SetInit_S~1 Decode:inst3|SetInit_S~_Duplicate_15 } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.058 ns ( 20.83 % ) " "Info: Total cell delay = 1.058 ns ( 20.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.022 ns ( 79.17 % ) " "Info: Total interconnect delay = 4.022 ns ( 79.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.080 ns" { Decode:inst3|state[1]~_Duplicate_1 Decode:inst3|Equal3~0 Decode:inst3|SetInit_S~1 Decode:inst3|SetInit_S~_Duplicate_15 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.080 ns" { Decode:inst3|state[1]~_Duplicate_1 {} Decode:inst3|Equal3~0 {} Decode:inst3|SetInit_S~1 {} Decode:inst3|SetInit_S~_Duplicate_15 {} } { 0.000ns 0.361ns 0.691ns 2.970ns } { 0.000ns 0.369ns 0.347ns 0.342ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.915 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|SetInit_S~_Duplicate_15 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.915 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|SetInit_S~_Duplicate_15 {} } { 0.000ns 1.876ns 0.963ns 0.856ns 0.953ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.925 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|state[1]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.925 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|state[1]~_Duplicate_1 {} } { 0.000ns 1.876ns 0.963ns 0.856ns 0.963ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.080 ns" { Decode:inst3|state[1]~_Duplicate_1 Decode:inst3|Equal3~0 Decode:inst3|SetInit_S~1 Decode:inst3|SetInit_S~_Duplicate_15 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.080 ns" { Decode:inst3|state[1]~_Duplicate_1 {} Decode:inst3|Equal3~0 {} Decode:inst3|SetInit_S~1 {} Decode:inst3|SetInit_S~_Duplicate_15 {} } { 0.000ns 0.361ns 0.691ns 2.970ns } { 0.000ns 0.369ns 0.347ns 0.342ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] " "Info: No valid register-to-register data paths exist for clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] " "Info: No valid register-to-register data paths exist for clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] " "Info: No valid register-to-register data paths exist for clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLKIN register Decode:inst3\|adden~_Duplicate_1 register 16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[3\]~_Duplicate_1 880 ps " "Info: Slack time is 880 ps for clock \"CLKIN\" between source register \"Decode:inst3\|adden~_Duplicate_1\" and destination register \"16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[3\]~_Duplicate_1\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.956 ns + Largest register register " "Info: + Largest register to register requirement is 3.956 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 5.000 ns " "Info: - Launch edge is 5.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 1085.000 ns inverted 50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with inverted offset of 1085.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.860 ns + Largest " "Info: + Largest clock skew is -0.860 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN destination 2.664 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKIN\" to destination register is 2.664 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CLKIN  0.000 ns + Early " "Info: + Early clock latency of clock \"CLKIN\" is 0.000 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 7; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.154 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G5 115 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G5; Fanout = 115; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.534 ns) 2.664 ns 16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[3\]~_Duplicate_1 4 REG FF_X12_Y5_N3 1 " "Info: 4: + IC(0.976 ns) + CELL(0.534 ns) = 2.664 ns; Loc. = FF_X12_Y5_N3; Fanout = 1; REG Node = '16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[3\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { CLKIN~inputclkctrl 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]~_Duplicate_1 } "NODE_NAME" } } { "db/decode_cdi.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/decode_cdi.tdf" 31 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 57.24 % ) " "Info: Total cell delay = 1.525 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.139 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] source 3.524 ns - Longest register " "Info: - Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 3.524 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 81 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 81; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.733 ns) 1.174 ns MyRx:inst1\|DataReady 3 REG FF_X19_Y26_N9 3 " "Info: 3: + IC(0.963 ns) + CELL(0.733 ns) = 1.174 ns; Loc. = FF_X19_Y26_N9; Fanout = 3; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.000 ns) 2.030 ns MyRx:inst1\|DataReady~clkctrl 4 COMB CLKCTRL_G10 85 " "Info: 4: + IC(0.856 ns) + CELL(0.000 ns) = 2.030 ns; Loc. = CLKCTRL_G10; Fanout = 85; COMB Node = 'MyRx:inst1\|DataReady~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.534 ns) 3.524 ns Decode:inst3\|adden~_Duplicate_1 5 REG FF_X16_Y26_N9 5 " "Info: 5: + IC(0.960 ns) + CELL(0.534 ns) = 3.524 ns; Loc. = FF_X16_Y26_N9; Fanout = 5; REG Node = 'Decode:inst3\|adden~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { MyRx:inst1|DataReady~clkctrl Decode:inst3|adden~_Duplicate_1 } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 21.39 % ) " "Info: Total cell delay = 1.267 ns ( 21.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.655 ns ( 78.61 % ) " "Info: Total interconnect delay = 4.655 ns ( 78.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.524 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|adden~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.524 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|adden~_Duplicate_1 {} } { 0.000ns 1.876ns 0.963ns 0.856ns 0.960ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.524 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|adden~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.524 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|adden~_Duplicate_1 {} } { 0.000ns 1.876ns 0.963ns 0.856ns 0.960ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "db/decode_cdi.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/decode_cdi.tdf" 31 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.524 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|adden~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.524 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|adden~_Duplicate_1 {} } { 0.000ns 1.876ns 0.963ns 0.856ns 0.960ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.076 ns - Longest register register " "Info: - Longest register to register delay is 3.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Decode:inst3\|adden~_Duplicate_1 1 REG FF_X16_Y26_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X16_Y26_N9; Fanout = 5; REG Node = 'Decode:inst3\|adden~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|adden~_Duplicate_1 } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.242 ns) 2.196 ns 16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|w_anode30w\[2\] 2 COMB LCCOMB_X14_Y5_N26 1 " "Info: 2: + IC(1.954 ns) + CELL(0.242 ns) = 2.196 ns; Loc. = LCCOMB_X14_Y5_N26; Fanout = 1; COMB Node = '16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|w_anode30w\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { Decode:inst3|adden~_Duplicate_1 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2] } "NODE_NAME" } } { "db/decode_cdi.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/decode_cdi.tdf" 39 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.130 ns) 2.985 ns 16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[3\]~_Duplicate_1feeder 3 COMB LCCOMB_X12_Y5_N2 1 " "Info: 3: + IC(0.659 ns) + CELL(0.130 ns) = 2.985 ns; Loc. = LCCOMB_X12_Y5_N2; Fanout = 1; COMB Node = '16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[3\]~_Duplicate_1feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2] 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]~_Duplicate_1feeder } "NODE_NAME" } } { "db/decode_cdi.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/decode_cdi.tdf" 31 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 3.076 ns 16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[3\]~_Duplicate_1 4 REG FF_X12_Y5_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 3.076 ns; Loc. = FF_X12_Y5_N3; Fanout = 1; REG Node = '16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[3\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]~_Duplicate_1feeder 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]~_Duplicate_1 } "NODE_NAME" } } { "db/decode_cdi.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/decode_cdi.tdf" 31 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.463 ns ( 15.05 % ) " "Info: Total cell delay = 0.463 ns ( 15.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.613 ns ( 84.95 % ) " "Info: Total interconnect delay = 2.613 ns ( 84.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.076 ns" { Decode:inst3|adden~_Duplicate_1 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2] 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]~_Duplicate_1feeder 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.076 ns" { Decode:inst3|adden~_Duplicate_1 {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2] {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]~_Duplicate_1feeder {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]~_Duplicate_1 {} } { 0.000ns 1.954ns 0.659ns 0.000ns } { 0.000ns 0.242ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.524 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|adden~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.524 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|adden~_Duplicate_1 {} } { 0.000ns 1.876ns 0.963ns 0.856ns 0.960ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.076 ns" { Decode:inst3|adden~_Duplicate_1 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2] 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]~_Duplicate_1feeder 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.076 ns" { Decode:inst3|adden~_Duplicate_1 {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode30w[2] {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]~_Duplicate_1feeder {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]~_Duplicate_1 {} } { 0.000ns 1.954ns 0.659ns 0.000ns } { 0.000ns 0.242ns 0.130ns 0.091ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLKIN2 " "Info: No valid register-to-register data paths exist for clock \"CLKIN2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] register AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] register AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 569 ps " "Info: Minimum slack time is 569 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" and destination register \"AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.527 ns + Shortest register register " "Info: + Shortest register to register delay is 0.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 1 REG FF_X20_Y6_N29 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X20_Y6_N29; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.130 ns) 0.436 ns AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X20_Y6_N26 1 " "Info: 2: + IC(0.306 ns) + CELL(0.130 ns) = 0.436 ns; Loc. = LCCOMB_X20_Y6_N26; Fanout = 1; COMB Node = 'AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.527 ns AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG FF_X20_Y6_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.527 ns; Loc. = FF_X20_Y6_N27; Fanout = 4; REG Node = 'AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.221 ns ( 41.94 % ) " "Info: Total cell delay = 0.221 ns ( 41.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.306 ns ( 58.06 % ) " "Info: Total interconnect delay = 0.306 ns ( 58.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.527 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.042 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.042 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] destination 3.343 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 3.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G7 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G7; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.534 ns) 3.343 ns AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG FF_X20_Y6_N27 4 " "Info: 3: + IC(0.955 ns) + CELL(0.534 ns) = 3.343 ns; Loc. = FF_X20_Y6_N27; Fanout = 4; REG Node = 'AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.97 % ) " "Info: Total cell delay = 0.534 ns ( 15.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.809 ns ( 84.03 % ) " "Info: Total interconnect delay = 2.809 ns ( 84.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.854ns 0.955ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] source 3.343 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is 3.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G7 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G7; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.534 ns) 3.343 ns AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG FF_X20_Y6_N29 5 " "Info: 3: + IC(0.955 ns) + CELL(0.534 ns) = 3.343 ns; Loc. = FF_X20_Y6_N29; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst5\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.97 % ) " "Info: Total cell delay = 0.534 ns ( 15.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.809 ns ( 84.03 % ) " "Info: Total interconnect delay = 2.809 ns ( 84.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.955ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.854ns 0.955ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.955ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.854ns 0.955ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.955ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.527 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.854ns 0.955ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.955ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] register AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] register AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 569 ps " "Info: Minimum slack time is 569 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" and destination register \"AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.527 ns + Shortest register register " "Info: + Shortest register to register delay is 0.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 1 REG FF_X26_Y4_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X26_Y4_N11; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.130 ns) 0.436 ns AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]~feeder 2 COMB LCCOMB_X26_Y4_N4 1 " "Info: 2: + IC(0.306 ns) + CELL(0.130 ns) = 0.436 ns; Loc. = LCCOMB_X26_Y4_N4; Fanout = 1; COMB Node = 'AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.527 ns AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG FF_X26_Y4_N5 5 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.527 ns; Loc. = FF_X26_Y4_N5; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.221 ns ( 41.94 % ) " "Info: Total cell delay = 0.221 ns ( 41.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.306 ns ( 58.06 % ) " "Info: Total interconnect delay = 0.306 ns ( 58.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.527 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder {} AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.042 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.042 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.000 ns " "Info: + Latch edge is 1.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2.000 ns 1.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2.000 ns with  offset of 1.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.000 ns " "Info: - Launch edge is 1.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2.000 ns 1.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2.000 ns with  offset of 1.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 180.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] destination 3.338 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 3.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G8 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G8; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.534 ns) 3.338 ns AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG FF_X26_Y4_N5 5 " "Info: 3: + IC(0.950 ns) + CELL(0.534 ns) = 3.338 ns; Loc. = FF_X26_Y4_N5; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 16.00 % ) " "Info: Total cell delay = 0.534 ns ( 16.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.804 ns ( 84.00 % ) " "Info: Total interconnect delay = 2.804 ns ( 84.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.338 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.950ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] source 3.338 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 3.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G8 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G8; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.534 ns) 3.338 ns AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG FF_X26_Y4_N11 5 " "Info: 3: + IC(0.950 ns) + CELL(0.534 ns) = 3.338 ns; Loc. = FF_X26_Y4_N11; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 16.00 % ) " "Info: Total cell delay = 0.534 ns ( 16.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.804 ns ( 84.00 % ) " "Info: Total interconnect delay = 2.804 ns ( 84.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.338 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.950ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.338 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.950ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.338 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.950ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.338 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.950ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.338 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.950ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.527 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder {} AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.338 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.950ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.338 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.950ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] register AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] memory AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0 -511 ps " "Info: Minimum slack time is -511 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" between source register \"AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" and destination memory \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.388 ns + Shortest register memory " "Info: + Shortest register to memory delay is 4.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 1 REG FF_X17_Y3_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X17_Y3_N19; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.311 ns) + CELL(0.077 ns) 4.388 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0 2 MEM M9K_X13_Y6_N0 0 " "Info: 2: + IC(4.311 ns) + CELL(0.077 ns) = 4.388 ns; Loc. = M9K_X13_Y6_N0; Fanout = 0; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.388 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 4242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.077 ns ( 1.75 % ) " "Info: Total cell delay = 0.077 ns ( 1.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.311 ns ( 98.25 % ) " "Info: Total interconnect delay = 4.311 ns ( 98.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.388 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.388 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 4.311ns } { 0.000ns 0.077ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.899 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 4.899 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.000 ns " "Info: - Launch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.911 ns + Smallest " "Info: + Smallest clock skew is 4.911 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] destination 4.612 ns + Longest memory " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to destination memory is 4.612 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]  -3.646 ns + Late " "Info: + Late clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) -1.793 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G9 178 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = -1.793 ns; Loc. = CLKCTRL_G9; Fanout = 178; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.733 ns) -0.122 ns core:inst14\|ENWFIFO 3 REG FF_X16_Y7_N11 9 " "Info: 3: + IC(0.938 ns) + CELL(0.733 ns) = -0.122 ns; Loc. = FF_X16_Y7_N11; Fanout = 9; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.130 ns) 0.314 ns AllStore:inst2\|inst2~0 4 COMB LCCOMB_X16_Y7_N20 37 " "Info: 4: + IC(0.306 ns) + CELL(0.130 ns) = 0.314 ns; Loc. = LCCOMB_X16_Y7_N20; Fanout = 37; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.243 ns) 1.208 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X16_Y10_N6 1 " "Info: 5: + IC(0.651 ns) + CELL(0.243 ns) = 1.208 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.000 ns) 2.783 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G16 713 " "Info: 6: + IC(1.575 ns) + CELL(0.000 ns) = 2.783 ns; Loc. = CLKCTRL_G16; Fanout = 713; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.878 ns) 4.612 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0 7 MEM M9K_X13_Y6_N0 0 " "Info: 7: + IC(0.951 ns) + CELL(0.878 ns) = 4.612 ns; Loc. = M9K_X13_Y6_N0; Fanout = 0; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 4242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.984 ns ( 24.03 % ) " "Info: Total cell delay = 1.984 ns ( 24.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.274 ns ( 75.97 % ) " "Info: Total interconnect delay = 6.274 ns ( 75.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.612 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.612 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 1.853ns 0.938ns 0.306ns 0.651ns 1.575ns 0.951ns } { 0.000ns 0.000ns 0.733ns 0.130ns 0.243ns 0.000ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] source -0.299 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is -0.299 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) -1.792 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G7 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = -1.792 ns; Loc. = CLKCTRL_G7; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.534 ns) -0.299 ns AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG FF_X17_Y3_N19 5 " "Info: 3: + IC(0.959 ns) + CELL(0.534 ns) = -0.299 ns; Loc. = FF_X17_Y3_N19; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.95 % ) " "Info: Total cell delay = 0.534 ns ( 15.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.813 ns ( 84.05 % ) " "Info: Total interconnect delay = 2.813 ns ( 84.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.299 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.299 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.959ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.612 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.612 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 1.853ns 0.938ns 0.306ns 0.651ns 1.575ns 0.951ns } { 0.000ns 0.000ns 0.733ns 0.130ns 0.243ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.299 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.299 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.959ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.187 ns + " "Info: + Micro hold delay of destination is 0.187 ns" {  } { { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 4242 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.612 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.612 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 1.853ns 0.938ns 0.306ns 0.651ns 1.575ns 0.951ns } { 0.000ns 0.000ns 0.733ns 0.130ns 0.243ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.299 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.299 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.959ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.388 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.388 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 4.311ns } { 0.000ns 0.077ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.612 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.612 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 1.853ns 0.938ns 0.306ns 0.651ns 1.575ns 0.951ns } { 0.000ns 0.000ns 0.733ns 0.130ns 0.243ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.299 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.299 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.959ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 455 " "Warning: Can't achieve minimum setup and hold requirement PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] along 455 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] register AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] memory AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0 -2.369 ns " "Info: Minimum slack time is -2.369 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" and destination memory \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.388 ns + Shortest register memory " "Info: + Shortest register to memory delay is 4.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 1 REG FF_X17_Y3_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X17_Y3_N19; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.311 ns) + CELL(0.077 ns) 4.388 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0 2 MEM M9K_X13_Y6_N0 0 " "Info: 2: + IC(4.311 ns) + CELL(0.077 ns) = 4.388 ns; Loc. = M9K_X13_Y6_N0; Fanout = 0; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.388 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 4242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.077 ns ( 1.75 % ) " "Info: Total cell delay = 0.077 ns ( 1.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.311 ns ( 98.25 % ) " "Info: Total interconnect delay = 4.311 ns ( 98.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.388 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.388 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 4.311ns } { 0.000ns 0.077ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.757 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 6.757 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 8680.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 8680.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.000 ns " "Info: - Launch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.769 ns + Smallest " "Info: + Smallest clock skew is 6.769 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] destination 6.470 ns + Longest memory " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination memory is 6.470 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 16 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.733 ns) 1.171 ns MyUart:inst15\|RdCLK 3 REG FF_X21_Y10_N17 2 " "Info: 3: + IC(0.960 ns) + CELL(0.733 ns) = 1.171 ns; Loc. = FF_X21_Y10_N17; Fanout = 2; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.733 ns) 2.652 ns OutputController:inst13\|RD 4 REG FF_X16_Y10_N1 1 " "Info: 4: + IC(0.748 ns) + CELL(0.733 ns) = 2.652 ns; Loc. = FF_X16_Y10_N1; Fanout = 1; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.130 ns) 3.066 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X16_Y10_N6 1 " "Info: 5: + IC(0.284 ns) + CELL(0.130 ns) = 3.066 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.000 ns) 4.641 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G16 713 " "Info: 6: + IC(1.575 ns) + CELL(0.000 ns) = 4.641 ns; Loc. = CLKCTRL_G16; Fanout = 713; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.878 ns) 6.470 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0 7 MEM M9K_X13_Y6_N0 0 " "Info: 7: + IC(0.951 ns) + CELL(0.878 ns) = 6.470 ns; Loc. = M9K_X13_Y6_N0; Fanout = 0; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 4242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.474 ns ( 27.90 % ) " "Info: Total cell delay = 2.474 ns ( 27.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.394 ns ( 72.10 % ) " "Info: Total interconnect delay = 6.394 ns ( 72.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.470 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.470 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.960ns 0.748ns 0.284ns 1.575ns 0.951ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.130ns 0.000ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] source -0.299 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is -0.299 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) -1.792 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G7 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = -1.792 ns; Loc. = CLKCTRL_G7; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.534 ns) -0.299 ns AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG FF_X17_Y3_N19 5 " "Info: 3: + IC(0.959 ns) + CELL(0.534 ns) = -0.299 ns; Loc. = FF_X17_Y3_N19; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst5\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.95 % ) " "Info: Total cell delay = 0.534 ns ( 15.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.813 ns ( 84.05 % ) " "Info: Total interconnect delay = 2.813 ns ( 84.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.299 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.299 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.959ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.470 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.470 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.960ns 0.748ns 0.284ns 1.575ns 0.951ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.130ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.299 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.299 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.959ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.187 ns + " "Info: + Micro hold delay of destination is 0.187 ns" {  } { { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 4242 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.470 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.470 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.960ns 0.748ns 0.284ns 1.575ns 0.951ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.130ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.299 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.299 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.959ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.388 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.388 ns" { AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 4.311ns } { 0.000ns 0.077ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.470 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.470 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.960ns 0.748ns 0.284ns 1.575ns 0.951ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.130ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.299 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.299 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.959ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1055 " "Warning: Can't achieve minimum setup and hold requirement UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] along 1055 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] register SEG7_LUT:inst42\|WideOr4~0_OTERM83 register SEG7_LUT:inst42\|WideOr4~0_OTERM27 -1.855 ns " "Info: Minimum slack time is -1.855 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"SEG7_LUT:inst42\|WideOr4~0_OTERM83\" and destination register \"SEG7_LUT:inst42\|WideOr4~0_OTERM27\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.653 ns + Shortest register register " "Info: + Shortest register to register delay is 0.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SEG7_LUT:inst42\|WideOr4~0_OTERM83 1 REG FF_X27_Y28_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X27_Y28_N13; Fanout = 1; REG Node = 'SEG7_LUT:inst42\|WideOr4~0_OTERM83'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEG7_LUT:inst42|WideOr4~0_OTERM83 } "NODE_NAME" } } { "V/SEG7_LUT.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/V/SEG7_LUT.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.130 ns) 0.562 ns SEG7_LUT:inst42\|WideOr4~0_OTERM27feeder 2 COMB LCCOMB_X28_Y28_N0 1 " "Info: 2: + IC(0.432 ns) + CELL(0.130 ns) = 0.562 ns; Loc. = LCCOMB_X28_Y28_N0; Fanout = 1; COMB Node = 'SEG7_LUT:inst42\|WideOr4~0_OTERM27feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { SEG7_LUT:inst42|WideOr4~0_OTERM83 SEG7_LUT:inst42|WideOr4~0_OTERM27feeder } "NODE_NAME" } } { "V/SEG7_LUT.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/V/SEG7_LUT.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.653 ns SEG7_LUT:inst42\|WideOr4~0_OTERM27 3 REG FF_X28_Y28_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.653 ns; Loc. = FF_X28_Y28_N1; Fanout = 1; REG Node = 'SEG7_LUT:inst42\|WideOr4~0_OTERM27'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { SEG7_LUT:inst42|WideOr4~0_OTERM27feeder SEG7_LUT:inst42|WideOr4~0_OTERM27 } "NODE_NAME" } } { "V/SEG7_LUT.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/V/SEG7_LUT.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.221 ns ( 33.84 % ) " "Info: Total cell delay = 0.221 ns ( 33.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.432 ns ( 66.16 % ) " "Info: Total interconnect delay = 0.432 ns ( 66.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { SEG7_LUT:inst42|WideOr4~0_OTERM83 SEG7_LUT:inst42|WideOr4~0_OTERM27feeder SEG7_LUT:inst42|WideOr4~0_OTERM27 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.653 ns" { SEG7_LUT:inst42|WideOr4~0_OTERM83 {} SEG7_LUT:inst42|WideOr4~0_OTERM27feeder {} SEG7_LUT:inst42|WideOr4~0_OTERM27 {} } { 0.000ns 0.432ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.508 ns - Smallest register register " "Info: - Smallest register to register requirement is 2.508 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.550 ns + Smallest " "Info: + Smallest clock skew is 2.550 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 5.928 ns + Longest register " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 5.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 81 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 81; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.733 ns) 3.572 ns MyRx:inst1\|DataReady 3 REG FF_X19_Y26_N9 3 " "Info: 3: + IC(0.963 ns) + CELL(0.733 ns) = 3.572 ns; Loc. = FF_X19_Y26_N9; Fanout = 3; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.000 ns) 4.428 ns MyRx:inst1\|DataReady~clkctrl 4 COMB CLKCTRL_G10 85 " "Info: 4: + IC(0.856 ns) + CELL(0.000 ns) = 4.428 ns; Loc. = CLKCTRL_G10; Fanout = 85; COMB Node = 'MyRx:inst1\|DataReady~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.534 ns) 5.928 ns SEG7_LUT:inst42\|WideOr4~0_OTERM27 5 REG FF_X28_Y28_N1 1 " "Info: 5: + IC(0.966 ns) + CELL(0.534 ns) = 5.928 ns; Loc. = FF_X28_Y28_N1; Fanout = 1; REG Node = 'SEG7_LUT:inst42\|WideOr4~0_OTERM27'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { MyRx:inst1|DataReady~clkctrl SEG7_LUT:inst42|WideOr4~0_OTERM27 } "NODE_NAME" } } { "V/SEG7_LUT.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/V/SEG7_LUT.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 21.37 % ) " "Info: Total cell delay = 1.267 ns ( 21.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.661 ns ( 78.63 % ) " "Info: Total interconnect delay = 4.661 ns ( 78.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.928 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl SEG7_LUT:inst42|WideOr4~0_OTERM27 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.928 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} SEG7_LUT:inst42|WideOr4~0_OTERM27 {} } { 0.000ns 1.876ns 0.963ns 0.856ns 0.966ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] source 3.378 ns - Shortest register " "Info: - Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 3.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 81 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 81; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.534 ns) 3.378 ns SEG7_LUT:inst42\|WideOr4~0_OTERM83 3 REG FF_X27_Y28_N13 1 " "Info: 3: + IC(0.968 ns) + CELL(0.534 ns) = 3.378 ns; Loc. = FF_X27_Y28_N13; Fanout = 1; REG Node = 'SEG7_LUT:inst42\|WideOr4~0_OTERM83'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl SEG7_LUT:inst42|WideOr4~0_OTERM83 } "NODE_NAME" } } { "V/SEG7_LUT.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/V/SEG7_LUT.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.81 % ) " "Info: Total cell delay = 0.534 ns ( 15.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.844 ns ( 84.19 % ) " "Info: Total interconnect delay = 2.844 ns ( 84.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.378 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl SEG7_LUT:inst42|WideOr4~0_OTERM83 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.378 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} SEG7_LUT:inst42|WideOr4~0_OTERM83 {} } { 0.000ns 1.876ns 0.968ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.928 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl SEG7_LUT:inst42|WideOr4~0_OTERM27 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.928 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} SEG7_LUT:inst42|WideOr4~0_OTERM27 {} } { 0.000ns 1.876ns 0.963ns 0.856ns 0.966ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.378 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl SEG7_LUT:inst42|WideOr4~0_OTERM83 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.378 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} SEG7_LUT:inst42|WideOr4~0_OTERM83 {} } { 0.000ns 1.876ns 0.968ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "V/SEG7_LUT.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/V/SEG7_LUT.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "V/SEG7_LUT.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/V/SEG7_LUT.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.928 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl SEG7_LUT:inst42|WideOr4~0_OTERM27 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.928 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} SEG7_LUT:inst42|WideOr4~0_OTERM27 {} } { 0.000ns 1.876ns 0.963ns 0.856ns 0.966ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.378 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl SEG7_LUT:inst42|WideOr4~0_OTERM83 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.378 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} SEG7_LUT:inst42|WideOr4~0_OTERM83 {} } { 0.000ns 1.876ns 0.968ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { SEG7_LUT:inst42|WideOr4~0_OTERM83 SEG7_LUT:inst42|WideOr4~0_OTERM27feeder SEG7_LUT:inst42|WideOr4~0_OTERM27 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.653 ns" { SEG7_LUT:inst42|WideOr4~0_OTERM83 {} SEG7_LUT:inst42|WideOr4~0_OTERM27feeder {} SEG7_LUT:inst42|WideOr4~0_OTERM27 {} } { 0.000ns 0.432ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.928 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl SEG7_LUT:inst42|WideOr4~0_OTERM27 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.928 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} SEG7_LUT:inst42|WideOr4~0_OTERM27 {} } { 0.000ns 1.876ns 0.963ns 0.856ns 0.966ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.378 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl SEG7_LUT:inst42|WideOr4~0_OTERM83 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.378 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} SEG7_LUT:inst42|WideOr4~0_OTERM83 {} } { 0.000ns 1.876ns 0.968ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 49 " "Warning: Can't achieve minimum setup and hold requirement UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] along 49 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLKIN register PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|addr_from_rom2\[4\] memory PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\|ram_block1a0~porta_address_reg0 447 ps " "Info: Minimum slack time is 447 ps for clock \"CLKIN\" between source register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|addr_from_rom2\[4\]\" and destination memory \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\|ram_block1a0~porta_address_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.777 ns + Shortest register memory " "Info: + Shortest register to memory delay is 0.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|addr_from_rom2\[4\] 1 REG FF_X26_Y25_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X26_Y25_N21; Fanout = 1; REG Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|addr_from_rom2\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[4] } "NODE_NAME" } } { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 425 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 0.369 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|scan_cache_address\[4\] 2 COMB LCCOMB_X26_Y25_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X26_Y25_N20; Fanout = 1; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|scan_cache_address\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[4] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|scan_cache_address[4] } "NODE_NAME" } } { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.076 ns) 0.777 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M9K_X25_Y25_N0 0 " "Info: 3: + IC(0.332 ns) + CELL(0.076 ns) = 0.777 ns; Loc. = M9K_X25_Y25_N0; Fanout = 0; MEM Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|scan_cache_address[4] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_fv01.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_fv01.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.445 ns ( 57.27 % ) " "Info: Total cell delay = 0.445 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.332 ns ( 42.73 % ) " "Info: Total interconnect delay = 0.332 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[4] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|scan_cache_address[4] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.777 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[4] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|scan_cache_address[4] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.332ns } { 0.000ns 0.369ns 0.076ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.330 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 0.330 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.342 ns + Smallest " "Info: + Smallest clock skew is 0.342 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN destination 3.011 ns + Longest memory " "Info: + Longest clock path from clock \"CLKIN\" to destination memory is 3.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 7; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.154 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G5 115 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G5; Fanout = 115; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.874 ns) 3.011 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M9K_X25_Y25_N0 0 " "Info: 4: + IC(0.983 ns) + CELL(0.874 ns) = 3.011 ns; Loc. = M9K_X25_Y25_N0; Fanout = 0; MEM Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_fv01.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_fv01.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.865 ns ( 61.94 % ) " "Info: Total cell delay = 1.865 ns ( 61.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 38.06 % ) " "Info: Total interconnect delay = 1.146 ns ( 38.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.011 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.011 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.163ns 0.983ns } { 0.000ns 0.991ns 0.000ns 0.874ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 2.669 ns - Shortest register " "Info: - Shortest clock path from clock \"CLKIN\" to source register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 7; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.154 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G5 115 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G5; Fanout = 115; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.534 ns) 2.669 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|addr_from_rom2\[4\] 4 REG FF_X26_Y25_N21 1 " "Info: 4: + IC(0.981 ns) + CELL(0.534 ns) = 2.669 ns; Loc. = FF_X26_Y25_N21; Fanout = 1; REG Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|addr_from_rom2\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[4] } "NODE_NAME" } } { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 425 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 57.14 % ) " "Info: Total cell delay = 1.525 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[4] {} } { 0.000ns 0.000ns 0.163ns 0.981ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.011 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.011 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.163ns 0.983ns } { 0.000ns 0.991ns 0.000ns 0.874ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[4] {} } { 0.000ns 0.000ns 0.163ns 0.981ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 425 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.187 ns + " "Info: + Micro hold delay of destination is 0.187 ns" {  } { { "db/altsyncram_fv01.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_fv01.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.011 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.011 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.163ns 0.983ns } { 0.000ns 0.991ns 0.000ns 0.874ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[4] {} } { 0.000ns 0.000ns 0.163ns 0.981ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[4] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|scan_cache_address[4] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.777 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[4] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|scan_cache_address[4] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.332ns } { 0.000ns 0.369ns 0.076ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.011 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.011 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.163ns 0.983ns } { 0.000ns 0.991ns 0.000ns 0.874ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[4] {} } { 0.000ns 0.000ns 0.163ns 0.981ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tsu 67 " "Warning: Can't achieve timing requirement tsu along 67 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLKIN pin TrigEN_SW register TrigClrDelay:inst25\|delaytime\[5\]_OTERM271 -1.39 ns " "Info: Slack time is -1.39 ns for clock \"CLKIN\" between source pin \"TrigEN_SW\" and destination register \"TrigClrDelay:inst25\|delaytime\[5\]_OTERM271\"" { { "Info" "ITDB_FULL_TSU_REQUIREMENT" "3.000 ns + register " "Info: + tsu requirement for source pin and destination register is 3.000 ns" {  } {  } 0 0 "%2!c! tsu requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TSU_RESULT" "4.390 ns - " "Info: - tsu from clock to input pin is 4.390 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.086 ns + Longest pin register " "Info: + Longest pin to register delay is 4.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrigEN_SW 1 PIN PIN_H5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H5; Fanout = 1; PIN Node = 'TrigEN_SW'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrigEN_SW } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 784 888 1056 800 "TrigEN_SW" "" } { 776 1056 1120 792 "TrigEN_SW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.941 ns) 0.941 ns TrigEN_SW~input 2 COMB IOIBUF_X0_Y27_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.941 ns) = 0.941 ns; Loc. = IOIBUF_X0_Y27_N1; Fanout = 2; COMB Node = 'TrigEN_SW~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { TrigEN_SW TrigEN_SW~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 784 888 1056 800 "TrigEN_SW" "" } { 776 1056 1120 792 "TrigEN_SW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.130 ns) 2.443 ns TrigClrDelay:inst25\|delaytime\[10\]~3 3 COMB LCCOMB_X16_Y11_N14 2 " "Info: 3: + IC(1.372 ns) + CELL(0.130 ns) = 2.443 ns; Loc. = LCCOMB_X16_Y11_N14; Fanout = 2; COMB Node = 'TrigClrDelay:inst25\|delaytime\[10\]~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { TrigEN_SW~input TrigClrDelay:inst25|delaytime[10]~3 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/trigclrdelay.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.130 ns) 3.237 ns TrigClrDelay:inst25\|delaytime\[10\]~28 4 COMB LCCOMB_X16_Y8_N2 7 " "Info: 4: + IC(0.664 ns) + CELL(0.130 ns) = 3.237 ns; Loc. = LCCOMB_X16_Y8_N2; Fanout = 7; COMB Node = 'TrigClrDelay:inst25\|delaytime\[10\]~28'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { TrigClrDelay:inst25|delaytime[10]~3 TrigClrDelay:inst25|delaytime[10]~28 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/trigclrdelay.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.610 ns) 4.086 ns TrigClrDelay:inst25\|delaytime\[5\]_OTERM271 5 REG FF_X16_Y8_N15 1 " "Info: 5: + IC(0.239 ns) + CELL(0.610 ns) = 4.086 ns; Loc. = FF_X16_Y8_N15; Fanout = 1; REG Node = 'TrigClrDelay:inst25\|delaytime\[5\]_OTERM271'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { TrigClrDelay:inst25|delaytime[10]~28 TrigClrDelay:inst25|delaytime[5]_OTERM271 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.811 ns ( 44.32 % ) " "Info: Total cell delay = 1.811 ns ( 44.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.275 ns ( 55.68 % ) " "Info: Total interconnect delay = 2.275 ns ( 55.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.086 ns" { TrigEN_SW TrigEN_SW~input TrigClrDelay:inst25|delaytime[10]~3 TrigClrDelay:inst25|delaytime[10]~28 TrigClrDelay:inst25|delaytime[5]_OTERM271 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.086 ns" { TrigEN_SW {} TrigEN_SW~input {} TrigClrDelay:inst25|delaytime[10]~3 {} TrigClrDelay:inst25|delaytime[10]~28 {} TrigClrDelay:inst25|delaytime[5]_OTERM271 {} } { 0.000ns 0.000ns 1.372ns 0.664ns 0.239ns } { 0.000ns 0.941ns 0.130ns 0.130ns 0.610ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLKIN PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] -3.646 ns - " "Info: - Offset between input clock \"CLKIN\" and output clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] destination 3.327 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to destination register is 3.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) 1.853 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G9 178 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = 1.853 ns; Loc. = CLKCTRL_G9; Fanout = 178; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.534 ns) 3.327 ns TrigClrDelay:inst25\|delaytime\[5\]_OTERM271 3 REG FF_X16_Y8_N15 1 " "Info: 3: + IC(0.940 ns) + CELL(0.534 ns) = 3.327 ns; Loc. = FF_X16_Y8_N15; Fanout = 1; REG Node = 'TrigClrDelay:inst25\|delaytime\[5\]_OTERM271'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl TrigClrDelay:inst25|delaytime[5]_OTERM271 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 16.05 % ) " "Info: Total cell delay = 0.534 ns ( 16.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.793 ns ( 83.95 % ) " "Info: Total interconnect delay = 2.793 ns ( 83.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.327 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl TrigClrDelay:inst25|delaytime[5]_OTERM271 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.327 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} TrigClrDelay:inst25|delaytime[5]_OTERM271 {} } { 0.000ns 1.853ns 0.940ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.086 ns" { TrigEN_SW TrigEN_SW~input TrigClrDelay:inst25|delaytime[10]~3 TrigClrDelay:inst25|delaytime[10]~28 TrigClrDelay:inst25|delaytime[5]_OTERM271 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.086 ns" { TrigEN_SW {} TrigEN_SW~input {} TrigClrDelay:inst25|delaytime[10]~3 {} TrigClrDelay:inst25|delaytime[10]~28 {} TrigClrDelay:inst25|delaytime[5]_OTERM271 {} } { 0.000ns 0.000ns 1.372ns 0.664ns 0.239ns } { 0.000ns 0.941ns 0.130ns 0.130ns 0.610ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.327 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl TrigClrDelay:inst25|delaytime[5]_OTERM271 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.327 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} TrigClrDelay:inst25|delaytime[5]_OTERM271 {} } { 0.000ns 1.853ns 0.940ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! tsu from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.086 ns" { TrigEN_SW TrigEN_SW~input TrigClrDelay:inst25|delaytime[10]~3 TrigClrDelay:inst25|delaytime[10]~28 TrigClrDelay:inst25|delaytime[5]_OTERM271 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.086 ns" { TrigEN_SW {} TrigEN_SW~input {} TrigClrDelay:inst25|delaytime[10]~3 {} TrigClrDelay:inst25|delaytime[10]~28 {} TrigClrDelay:inst25|delaytime[5]_OTERM271 {} } { 0.000ns 0.000ns 1.372ns 0.664ns 0.239ns } { 0.000ns 0.941ns 0.130ns 0.130ns 0.610ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.327 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl TrigClrDelay:inst25|delaytime[5]_OTERM271 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.327 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} TrigClrDelay:inst25|delaytime[5]_OTERM271 {} } { 0.000ns 1.853ns 0.940ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tco 88 " "Warning: Can't achieve timing requirement tco along 88 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLKIN register CLKD16:inst23\|CLKout pin LED\[2\] -10.308 ns " "Info: Slack time is -10.308 ns for clock \"CLKIN\" between source register \"CLKD16:inst23\|CLKout\" and destination pin \"LED\[2\]\"" { { "Info" "ITDB_FULL_TCO_REQUIREMENT" "3.000 ns + register " "Info: + tco requirement for source register and destination pin is 3.000 ns" {  } {  } 0 0 "%2!c! tco requirement for source %3!s! and destination pin is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TCO_RESULT" "13.308 ns - " "Info: - tco from clock to output pin is 13.308 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLKIN PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] -3.646 ns + " "Info: + Offset between input clock \"CLKIN\" and output clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] source 11.363 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is 11.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) 1.853 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G9 178 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = 1.853 ns; Loc. = CLKCTRL_G9; Fanout = 178; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.733 ns) 3.540 ns CLKD16:inst5\|CLKout 3 REG FF_X3_Y14_N11 3 " "Info: 3: + IC(0.954 ns) + CELL(0.733 ns) = 3.540 ns; Loc. = FF_X3_Y14_N11; Fanout = 3; REG Node = 'CLKD16:inst5\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl CLKD16:inst5|CLKout } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.733 ns) 4.747 ns CLKD16:inst10\|CLKout 4 REG FF_X2_Y14_N11 3 " "Info: 4: + IC(0.474 ns) + CELL(0.733 ns) = 4.747 ns; Loc. = FF_X2_Y14_N11; Fanout = 3; REG Node = 'CLKD16:inst10\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { CLKD16:inst5|CLKout CLKD16:inst10|CLKout } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.733 ns) 5.954 ns CLKD16:inst12\|CLKout 5 REG FF_X1_Y14_N3 3 " "Info: 5: + IC(0.474 ns) + CELL(0.733 ns) = 5.954 ns; Loc. = FF_X1_Y14_N3; Fanout = 3; REG Node = 'CLKD16:inst12\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { CLKD16:inst10|CLKout CLKD16:inst12|CLKout } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.733 ns) 7.529 ns CLKD16:inst21\|CLKout 6 REG FF_X1_Y20_N7 4 " "Info: 6: + IC(0.842 ns) + CELL(0.733 ns) = 7.529 ns; Loc. = FF_X1_Y20_N7; Fanout = 4; REG Node = 'CLKD16:inst21\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { CLKD16:inst12|CLKout CLKD16:inst21|CLKout } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.733 ns) 8.731 ns CLKD16:inst22\|CLKout 7 REG FF_X2_Y20_N23 2 " "Info: 7: + IC(0.469 ns) + CELL(0.733 ns) = 8.731 ns; Loc. = FF_X2_Y20_N23; Fanout = 2; REG Node = 'CLKD16:inst22\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { CLKD16:inst21|CLKout CLKD16:inst22|CLKout } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.000 ns) 9.914 ns CLKD16:inst22\|CLKout~clkctrl 8 COMB CLKCTRL_G0 5 " "Info: 8: + IC(1.183 ns) + CELL(0.000 ns) = 9.914 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'CLKD16:inst22\|CLKout~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { CLKD16:inst22|CLKout CLKD16:inst22|CLKout~clkctrl } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.488 ns) 11.363 ns CLKD16:inst23\|CLKout 9 REG DDIOOUTCELL_X0_Y21_N25 1 " "Info: 9: + IC(0.961 ns) + CELL(0.488 ns) = 11.363 ns; Loc. = DDIOOUTCELL_X0_Y21_N25; Fanout = 1; REG Node = 'CLKD16:inst23\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { CLKD16:inst22|CLKout~clkctrl CLKD16:inst23|CLKout } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.153 ns ( 36.55 % ) " "Info: Total cell delay = 4.153 ns ( 36.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.210 ns ( 63.45 % ) " "Info: Total interconnect delay = 7.210 ns ( 63.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.363 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl CLKD16:inst5|CLKout CLKD16:inst10|CLKout CLKD16:inst12|CLKout CLKD16:inst21|CLKout CLKD16:inst22|CLKout CLKD16:inst22|CLKout~clkctrl CLKD16:inst23|CLKout } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.363 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} CLKD16:inst5|CLKout {} CLKD16:inst10|CLKout {} CLKD16:inst12|CLKout {} CLKD16:inst21|CLKout {} CLKD16:inst22|CLKout {} CLKD16:inst22|CLKout~clkctrl {} CLKD16:inst23|CLKout {} } { 0.000ns 1.853ns 0.954ns 0.474ns 0.474ns 0.842ns 0.469ns 1.183ns 0.961ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.000ns 0.488ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.185 ns + " "Info: + Micro clock to output delay of source is 0.185 ns" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.406 ns + Longest register pin " "Info: + Longest register to pin delay is 5.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.192 ns) 0.192 ns CLKD16:inst23\|CLKout 1 REG DDIOOUTCELL_X0_Y21_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.192 ns) = 0.192 ns; Loc. = DDIOOUTCELL_X0_Y21_N25; Fanout = 1; REG Node = 'CLKD16:inst23\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst23|CLKout } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.214 ns) 5.406 ns LED\[2\]~output 2 COMB IOOBUF_X0_Y21_N23 1 " "Info: 2: + IC(0.000 ns) + CELL(5.214 ns) = 5.406 ns; Loc. = IOOBUF_X0_Y21_N23; Fanout = 1; COMB Node = 'LED\[2\]~output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.214 ns" { CLKD16:inst23|CLKout LED[2]~output } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 5.406 ns LED\[2\] 3 PIN PIN_J3 0 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 5.406 ns; Loc. = PIN_J3; Fanout = 0; PIN Node = 'LED\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { LED[2]~output LED[2] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.406 ns ( 100.00 % ) " "Info: Total cell delay = 5.406 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.406 ns" { CLKD16:inst23|CLKout LED[2]~output LED[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.406 ns" { CLKD16:inst23|CLKout {} LED[2]~output {} LED[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.192ns 5.214ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.363 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl CLKD16:inst5|CLKout CLKD16:inst10|CLKout CLKD16:inst12|CLKout CLKD16:inst21|CLKout CLKD16:inst22|CLKout CLKD16:inst22|CLKout~clkctrl CLKD16:inst23|CLKout } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.363 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} CLKD16:inst5|CLKout {} CLKD16:inst10|CLKout {} CLKD16:inst12|CLKout {} CLKD16:inst21|CLKout {} CLKD16:inst22|CLKout {} CLKD16:inst22|CLKout~clkctrl {} CLKD16:inst23|CLKout {} } { 0.000ns 1.853ns 0.954ns 0.474ns 0.474ns 0.842ns 0.469ns 1.183ns 0.961ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.406 ns" { CLKD16:inst23|CLKout LED[2]~output LED[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.406 ns" { CLKD16:inst23|CLKout {} LED[2]~output {} LED[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.192ns 5.214ns 0.000ns } "" } }  } 0 0 "%2!c! tco from clock to output pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.363 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl CLKD16:inst5|CLKout CLKD16:inst10|CLKout CLKD16:inst12|CLKout CLKD16:inst21|CLKout CLKD16:inst22|CLKout CLKD16:inst22|CLKout~clkctrl CLKD16:inst23|CLKout } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.363 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} CLKD16:inst5|CLKout {} CLKD16:inst10|CLKout {} CLKD16:inst12|CLKout {} CLKD16:inst21|CLKout {} CLKD16:inst22|CLKout {} CLKD16:inst22|CLKout~clkctrl {} CLKD16:inst23|CLKout {} } { 0.000ns 1.853ns 0.954ns 0.474ns 0.474ns 0.842ns 0.469ns 1.183ns 0.961ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.406 ns" { CLKD16:inst23|CLKout LED[2]~output LED[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.406 ns" { CLKD16:inst23|CLKout {} LED[2]~output {} LED[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.192ns 5.214ns 0.000ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] pin TestOut\[12\] -4.081 ns " "Info: Slack time is -4.081 ns between source register \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" and destination pin \"TestOut\[12\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.000 ns + Longest register pin " "Info: + Longest register to pin requirement is 2.000 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.081 ns - Longest register pin " "Info: - Longest register to pin delay is 6.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.000 ns) 1.879 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G14 6 " "Info: 2: + IC(1.879 ns) + CELL(0.000 ns) = 1.879 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.347 ns) 3.579 ns RandomSeq:inst8\|TestOutput:inst4\|Allout\[12\]~_Duplicate_1 3 COMB LCCOMB_X4_Y1_N24 1 " "Info: 3: + IC(1.353 ns) + CELL(0.347 ns) = 3.579 ns; Loc. = LCCOMB_X4_Y1_N24; Fanout = 1; COMB Node = 'RandomSeq:inst8\|TestOutput:inst4\|Allout\[12\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate_1 } "NODE_NAME" } } { "TestOutput.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/TestOutput.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(2.025 ns) 6.081 ns TestOut\[12\]~output 4 COMB IOOBUF_X3_Y0_N2 1 " "Info: 4: + IC(0.477 ns) + CELL(2.025 ns) = 6.081 ns; Loc. = IOOBUF_X3_Y0_N2; Fanout = 1; COMB Node = 'TestOut\[12\]~output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate_1 TestOut[12]~output } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 6.081 ns TestOut\[12\] 5 PIN PIN_R11 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 6.081 ns; Loc. = PIN_R11; Fanout = 0; PIN Node = 'TestOut\[12\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { TestOut[12]~output TestOut[12] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.372 ns ( 39.01 % ) " "Info: Total cell delay = 2.372 ns ( 39.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.709 ns ( 60.99 % ) " "Info: Total interconnect delay = 3.709 ns ( 60.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.081 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate_1 TestOut[12]~output TestOut[12] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.081 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate_1 {} TestOut[12]~output {} TestOut[12] {} } { 0.000ns 1.879ns 1.353ns 0.477ns 0.000ns } { 0.000ns 0.000ns 0.347ns 2.025ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.081 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate_1 TestOut[12]~output TestOut[12] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.081 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate_1 {} TestOut[12]~output {} TestOut[12] {} } { 0.000ns 1.879ns 1.353ns 0.477ns 0.000ns } { 0.000ns 0.000ns 0.347ns 2.025ns 0.000ns } "" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tpd 23 " "Warning: Can't achieve timing requirement tpd along 23 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLKIN clock CLKIN register PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|areset_init_state_1 3.964 ns " "Info: Minimum slack time is 3.964 ns for clock \"CLKIN\" between source clock \"CLKIN\" and destination register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|areset_init_state_1\"" { { "Info" "ITDB_FULL_TH_REQUIREMENT" "3.000 ns + register " "Info: + th requirement for source pin and destination register is 3.000 ns" {  } {  } 0 0 "%2!c! th requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TH_RESULT" "-0.964 ns - " "Info: - th from clock to input pin is -0.964 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN destination 2.663 ns + Longest register " "Info: + Longest clock path from clock \"CLKIN\" to destination register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 7; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.154 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G5 115 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G5; Fanout = 115; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.534 ns) 2.663 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|areset_init_state_1 4 REG FF_X40_Y28_N23 1 " "Info: 4: + IC(0.975 ns) + CELL(0.534 ns) = 2.663 ns; Loc. = FF_X40_Y28_N23; Fanout = 1; REG Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|areset_init_state_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1 } "NODE_NAME" } } { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 57.27 % ) " "Info: Total cell delay = 1.525 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1 {} } { 0.000ns 0.000ns 0.163ns 0.975ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 121 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.784 ns - Shortest clock register " "Info: - Shortest clock to register delay is 3.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 7; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.154 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G5 115 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G5; Fanout = 115; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.869 ns) 3.270 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_scandone 4 COMB PLL_2 4 " "Info: 4: + IC(1.247 ns) + CELL(0.869 ns) = 3.270 ns; Loc. = PLL_2; Fanout = 4; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_scandone'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_scandone } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.130 ns) 3.693 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|areset_init_state_1~feeder 5 COMB LCCOMB_X40_Y28_N22 1 " "Info: 5: + IC(0.293 ns) + CELL(0.130 ns) = 3.693 ns; Loc. = LCCOMB_X40_Y28_N22; Fanout = 1; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|areset_init_state_1~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_scandone PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1~feeder } "NODE_NAME" } } { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 3.784 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|areset_init_state_1 6 REG FF_X40_Y28_N23 1 " "Info: 6: + IC(0.000 ns) + CELL(0.091 ns) = 3.784 ns; Loc. = FF_X40_Y28_N23; Fanout = 1; REG Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|areset_init_state_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1~feeder PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1 } "NODE_NAME" } } { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.99 % ) " "Info: Total cell delay = 2.081 ns ( 54.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.703 ns ( 45.01 % ) " "Info: Total interconnect delay = 1.703 ns ( 45.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.784 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_scandone PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1~feeder PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.784 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_scandone {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1~feeder {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1 {} } { 0.000ns 0.000ns 0.163ns 1.247ns 0.293ns 0.000ns } { 0.000ns 0.991ns 0.000ns 0.869ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1 {} } { 0.000ns 0.000ns 0.163ns 0.975ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.784 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_scandone PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1~feeder PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.784 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_scandone {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1~feeder {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1 {} } { 0.000ns 0.000ns 0.163ns 1.247ns 0.293ns 0.000ns } { 0.000ns 0.991ns 0.000ns 0.869ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! th from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1 {} } { 0.000ns 0.000ns 0.163ns 0.975ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.784 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_scandone PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1~feeder PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.784 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_scandone {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1~feeder {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1 {} } { 0.000ns 0.000ns 0.163ns 1.247ns 0.293ns 0.000ns } { 0.000ns 0.991ns 0.000ns 0.869ns 0.130ns 0.091ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] register core:inst14\|ClrFIFO register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|dffe_af 4.328 ns " "Info: Slack time is 4.328 ns for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" between source register \"core:inst14\|ClrFIFO\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|dffe_af\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "10.264 ns - " "Info: - Data arrival time is 10.264 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] source 3.326 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is 3.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) 1.853 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G9 178 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = 1.853 ns; Loc. = CLKCTRL_G9; Fanout = 178; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.534 ns) 3.326 ns core:inst14\|ClrFIFO 3 REG FF_X19_Y7_N19 67 " "Info: 3: + IC(0.939 ns) + CELL(0.534 ns) = 3.326 ns; Loc. = FF_X19_Y7_N19; Fanout = 67; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 16.06 % ) " "Info: Total cell delay = 0.534 ns ( 16.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.792 ns ( 83.94 % ) " "Info: Total interconnect delay = 2.792 ns ( 83.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.326 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.739 ns + Longest register register " "Info: + Longest register to register delay is 6.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO 1 REG FF_X19_Y7_N19 67 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X19_Y7_N19; Fanout = 67; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.989 ns) + CELL(0.750 ns) 6.739 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|dffe_af 2 REG FF_X16_Y11_N27 8 " "Info: 2: + IC(5.989 ns) + CELL(0.750 ns) = 6.739 ns; Loc. = FF_X16_Y11_N27; Fanout = 8; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|dffe_af'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.739 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af } "NODE_NAME" } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 11.13 % ) " "Info: Total cell delay = 0.750 ns ( 11.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.989 ns ( 88.87 % ) " "Info: Total interconnect delay = 5.989 ns ( 88.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.739 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.739 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.326 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "14.592 ns + " "Info: + Data required time is 14.592 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] destination 6.577 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to destination register is 6.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) 1.853 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G9 178 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = 1.853 ns; Loc. = CLKCTRL_G9; Fanout = 178; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.347 ns) 3.523 ns AllStore:inst2\|21mux:inst16\|5 3 COMB LCCOMB_X16_Y10_N6 1 " "Info: 3: + IC(1.323 ns) + CELL(0.347 ns) = 3.523 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.000 ns) 5.098 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 4 COMB CLKCTRL_G16 713 " "Info: 4: + IC(1.575 ns) + CELL(0.000 ns) = 5.098 ns; Loc. = CLKCTRL_G16; Fanout = 713; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.534 ns) 6.577 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|dffe_af 5 REG FF_X16_Y11_N27 8 " "Info: 5: + IC(0.945 ns) + CELL(0.534 ns) = 6.577 ns; Loc. = FF_X16_Y11_N27; Fanout = 8; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|dffe_af'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af } "NODE_NAME" } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.881 ns ( 13.40 % ) " "Info: Total cell delay = 0.881 ns ( 13.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.696 ns ( 86.60 % ) " "Info: Total interconnect delay = 5.696 ns ( 86.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.577 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.577 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.739 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.577 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.326 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] register core:inst14\|ENOUT register OutputController:inst13\|tDataIn\[120\] 2.952 ns " "Info: Slack time is 2.952 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"core:inst14\|ENOUT\" and destination register \"OutputController:inst13\|tDataIn\[120\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "5.171 ns - " "Info: - Data arrival time is 5.171 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] source -0.320 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is -0.320 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]  -3.646 ns + Late " "Info: + Late clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) -1.793 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G9 178 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = -1.793 ns; Loc. = CLKCTRL_G9; Fanout = 178; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.534 ns) -0.320 ns core:inst14\|ENOUT 3 REG FF_X19_Y7_N13 6 " "Info: 3: + IC(0.939 ns) + CELL(0.534 ns) = -0.320 ns; Loc. = FF_X19_Y7_N13; Fanout = 6; REG Node = 'core:inst14\|ENOUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENOUT } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 16.06 % ) " "Info: Total cell delay = 0.534 ns ( 16.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.792 ns ( 83.94 % ) " "Info: Total interconnect delay = 2.792 ns ( 83.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.320 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENOUT } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.292 ns + Longest register register " "Info: + Longest register to register delay is 5.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ENOUT 1 REG FF_X19_Y7_N13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X19_Y7_N13; Fanout = 6; REG Node = 'core:inst14\|ENOUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ENOUT } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.570 ns) + CELL(0.000 ns) 3.570 ns core:inst14\|ENOUT~clkctrl 2 COMB CLKCTRL_G6 133 " "Info: 2: + IC(3.570 ns) + CELL(0.000 ns) = 3.570 ns; Loc. = CLKCTRL_G6; Fanout = 133; COMB Node = 'core:inst14\|ENOUT~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.570 ns" { core:inst14|ENOUT core:inst14|ENOUT~clkctrl } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.750 ns) 5.292 ns OutputController:inst13\|tDataIn\[120\] 3 REG FF_X14_Y2_N23 2 " "Info: 3: + IC(0.972 ns) + CELL(0.750 ns) = 5.292 ns; Loc. = FF_X14_Y2_N23; Fanout = 2; REG Node = 'OutputController:inst13\|tDataIn\[120\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { core:inst14|ENOUT~clkctrl OutputController:inst13|tDataIn[120] } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 14.17 % ) " "Info: Total cell delay = 0.750 ns ( 14.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.542 ns ( 85.83 % ) " "Info: Total interconnect delay = 4.542 ns ( 85.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.292 ns" { core:inst14|ENOUT core:inst14|ENOUT~clkctrl OutputController:inst13|tDataIn[120] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.292 ns" { core:inst14|ENOUT core:inst14|ENOUT~clkctrl OutputController:inst13|tDataIn[120] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.320 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENOUT } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "8.123 ns + " "Info: + Data required time is 8.123 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 8680.000 ns 4340.000 ns inverted 50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 8680.000 ns with inverted offset of 4340.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] destination 4.108 ns + Shortest register " "Info: + Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 4.108 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -2.398 ns + Early " "Info: + Early clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 16 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.733 ns) 1.171 ns MyUart:inst15\|RdCLK 3 REG FF_X21_Y10_N17 2 " "Info: 3: + IC(0.960 ns) + CELL(0.733 ns) = 1.171 ns; Loc. = FF_X21_Y10_N17; Fanout = 2; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.000 ns) 2.614 ns MyUart:inst15\|RdCLK~clkctrl 4 COMB CLKCTRL_G15 141 " "Info: 4: + IC(1.443 ns) + CELL(0.000 ns) = 2.614 ns; Loc. = CLKCTRL_G15; Fanout = 141; COMB Node = 'MyUart:inst15\|RdCLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.534 ns) 4.108 ns OutputController:inst13\|tDataIn\[120\] 5 REG FF_X14_Y2_N23 2 " "Info: 5: + IC(0.960 ns) + CELL(0.534 ns) = 4.108 ns; Loc. = FF_X14_Y2_N23; Fanout = 2; REG Node = 'OutputController:inst13\|tDataIn\[120\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[120] } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 19.47 % ) " "Info: Total cell delay = 1.267 ns ( 19.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.239 ns ( 80.53 % ) " "Info: Total interconnect delay = 5.239 ns ( 80.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.108 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[120] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.108 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[120] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.292 ns" { core:inst14|ENOUT core:inst14|ENOUT~clkctrl OutputController:inst13|tDataIn[120] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.108 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[120] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.320 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENOUT } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] register core:inst14\|Mux4~0_OTERM973 register inst49 4.762 ns " "Info: Slack time is 4.762 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"core:inst14\|Mux4~0_OTERM973\" and destination register \"inst49\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "1.385 ns - " "Info: - Data arrival time is 1.385 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] source -0.314 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is -0.314 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]  -3.646 ns + Late " "Info: + Late clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) -1.793 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G9 178 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = -1.793 ns; Loc. = CLKCTRL_G9; Fanout = 178; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.534 ns) -0.314 ns core:inst14\|Mux4~0_OTERM973 3 REG FF_X19_Y10_N31 14 " "Info: 3: + IC(0.945 ns) + CELL(0.534 ns) = -0.314 ns; Loc. = FF_X19_Y10_N31; Fanout = 14; REG Node = 'core:inst14\|Mux4~0_OTERM973'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|Mux4~0_OTERM973 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 16.03 % ) " "Info: Total cell delay = 0.534 ns ( 16.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.798 ns ( 83.97 % ) " "Info: Total interconnect delay = 2.798 ns ( 83.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.314 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|Mux4~0_OTERM973 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.500 ns + Longest register register " "Info: + Longest register to register delay is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|Mux4~0_OTERM973 1 REG FF_X19_Y10_N31 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X19_Y10_N31; Fanout = 14; REG Node = 'core:inst14\|Mux4~0_OTERM973'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|Mux4~0_OTERM973 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.750 ns) 1.500 ns inst49 2 REG FF_X20_Y10_N31 4 " "Info: 2: + IC(0.750 ns) + CELL(0.750 ns) = 1.500 ns; Loc. = FF_X20_Y10_N31; Fanout = 4; REG Node = 'inst49'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { core:inst14|Mux4~0_OTERM973 inst49 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 784 72 136 864 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 50.00 % ) " "Info: Total cell delay = 0.750 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.750 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.750 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { core:inst14|Mux4~0_OTERM973 inst49 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { core:inst14|Mux4~0_OTERM973 inst49 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.314 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|Mux4~0_OTERM973 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "6.147 ns + " "Info: + Data required time is 6.147 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 4.132 ns + Shortest register " "Info: + Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 4.132 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Early " "Info: + Early clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 81 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 81; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.733 ns) 1.174 ns MyRx:inst1\|DataReady 3 REG FF_X19_Y26_N9 3 " "Info: 3: + IC(0.963 ns) + CELL(0.733 ns) = 1.174 ns; Loc. = FF_X19_Y26_N9; Fanout = 3; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.733 ns) 2.255 ns Decode:inst3\|SoftReload 4 REG FF_X19_Y26_N25 2 " "Info: 4: + IC(0.348 ns) + CELL(0.733 ns) = 2.255 ns; Loc. = FF_X19_Y26_N25; Fanout = 2; REG Node = 'Decode:inst3\|SoftReload'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { MyRx:inst1|DataReady Decode:inst3|SoftReload } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.534 ns) 4.132 ns inst49 5 REG FF_X20_Y10_N31 4 " "Info: 5: + IC(1.343 ns) + CELL(0.534 ns) = 4.132 ns; Loc. = FF_X20_Y10_N31; Fanout = 4; REG Node = 'inst49'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { Decode:inst3|SoftReload inst49 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 784 72 136 864 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 30.63 % ) " "Info: Total cell delay = 2.000 ns ( 30.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.530 ns ( 69.37 % ) " "Info: Total interconnect delay = 4.530 ns ( 69.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.132 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SoftReload inst49 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 784 72 136 864 "inst49" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.132 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SoftReload inst49 } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { core:inst14|Mux4~0_OTERM973 inst49 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.132 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SoftReload inst49 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.314 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|Mux4~0_OTERM973 } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] register core:inst14\|ClrFIFO register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[10\] 1.569 ns " "Info: Minimum slack time is 1.569 ns for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" between source register \"core:inst14\|ClrFIFO\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[10\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "9.545 ns + " "Info: + Data arrival time is 9.545 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] source 3.326 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is 3.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) 1.853 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G9 178 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = 1.853 ns; Loc. = CLKCTRL_G9; Fanout = 178; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.534 ns) 3.326 ns core:inst14\|ClrFIFO 3 REG FF_X19_Y7_N19 67 " "Info: 3: + IC(0.939 ns) + CELL(0.534 ns) = 3.326 ns; Loc. = FF_X19_Y7_N19; Fanout = 67; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 16.06 % ) " "Info: Total cell delay = 0.534 ns ( 16.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.792 ns ( 83.94 % ) " "Info: Total interconnect delay = 2.792 ns ( 83.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.326 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.020 ns + Shortest register register " "Info: + Shortest register to register delay is 6.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO 1 REG FF_X19_Y7_N19 67 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X19_Y7_N19; Fanout = 67; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.246 ns) + CELL(0.774 ns) 6.020 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[10\] 2 REG DDIOOUTCELL_X0_Y9_N25 1 " "Info: 2: + IC(5.246 ns) + CELL(0.774 ns) = 6.020 ns; Loc. = DDIOOUTCELL_X0_Y9_N25; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[10\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.020 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.774 ns ( 12.86 % ) " "Info: Total cell delay = 0.774 ns ( 12.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.246 ns ( 87.14 % ) " "Info: Total interconnect delay = 5.246 ns ( 87.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.020 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.020 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.326 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "7.976 ns - " "Info: - Data required time is 7.976 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] destination 7.875 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to destination register is 7.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) 1.853 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G9 178 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = 1.853 ns; Loc. = CLKCTRL_G9; Fanout = 178; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.733 ns) 3.524 ns core:inst14\|ENWFIFO 3 REG FF_X16_Y7_N11 9 " "Info: 3: + IC(0.938 ns) + CELL(0.733 ns) = 3.524 ns; Loc. = FF_X16_Y7_N11; Fanout = 9; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.130 ns) 3.960 ns AllStore:inst2\|inst2~0 4 COMB LCCOMB_X16_Y7_N20 37 " "Info: 4: + IC(0.306 ns) + CELL(0.130 ns) = 3.960 ns; Loc. = LCCOMB_X16_Y7_N20; Fanout = 37; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.243 ns) 4.854 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X16_Y10_N6 1 " "Info: 5: + IC(0.651 ns) + CELL(0.243 ns) = 4.854 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.000 ns) 6.429 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G16 713 " "Info: 6: + IC(1.575 ns) + CELL(0.000 ns) = 6.429 ns; Loc. = CLKCTRL_G16; Fanout = 713; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.488 ns) 7.875 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[10\] 7 REG DDIOOUTCELL_X0_Y9_N25 1 " "Info: 7: + IC(0.958 ns) + CELL(0.488 ns) = 7.875 ns; Loc. = DDIOOUTCELL_X0_Y9_N25; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[10\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.594 ns ( 20.24 % ) " "Info: Total cell delay = 1.594 ns ( 20.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.281 ns ( 79.76 % ) " "Info: Total interconnect delay = 6.281 ns ( 79.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.875 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.101 ns + " "Info: + Micro hold delay of destination is 0.101 ns" {  } { { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.875 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.020 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.875 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.326 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] register core:inst14\|ClrFIFO register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[10\] -289 ps " "Info: Minimum slack time is -289 ps for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"core:inst14\|ClrFIFO\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[10\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "13.899 ns + " "Info: + Data arrival time is 13.899 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 8.000 ns " "Info: + Launch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] source -0.320 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is -0.320 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) -1.793 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G9 178 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = -1.793 ns; Loc. = CLKCTRL_G9; Fanout = 178; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.534 ns) -0.320 ns core:inst14\|ClrFIFO 3 REG FF_X19_Y7_N19 67 " "Info: 3: + IC(0.939 ns) + CELL(0.534 ns) = -0.320 ns; Loc. = FF_X19_Y7_N19; Fanout = 67; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 16.06 % ) " "Info: Total cell delay = 0.534 ns ( 16.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.792 ns ( 83.94 % ) " "Info: Total interconnect delay = 2.792 ns ( 83.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.320 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.020 ns + Shortest register register " "Info: + Shortest register to register delay is 6.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO 1 REG FF_X19_Y7_N19 67 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X19_Y7_N19; Fanout = 67; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.246 ns) + CELL(0.774 ns) 6.020 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[10\] 2 REG DDIOOUTCELL_X0_Y9_N25 1 " "Info: 2: + IC(5.246 ns) + CELL(0.774 ns) = 6.020 ns; Loc. = DDIOOUTCELL_X0_Y9_N25; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[10\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.020 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.774 ns ( 12.86 % ) " "Info: Total cell delay = 0.774 ns ( 12.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.246 ns ( 87.14 % ) " "Info: Total interconnect delay = 5.246 ns ( 87.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.020 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.020 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.320 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "14.188 ns - " "Info: - Data required time is 14.188 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 8680.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 8680.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] destination 6.087 ns + Longest register " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 6.087 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 16 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.733 ns) 1.171 ns MyUart:inst15\|RdCLK 3 REG FF_X21_Y10_N17 2 " "Info: 3: + IC(0.960 ns) + CELL(0.733 ns) = 1.171 ns; Loc. = FF_X21_Y10_N17; Fanout = 2; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.733 ns) 2.652 ns OutputController:inst13\|RD 4 REG FF_X16_Y10_N1 1 " "Info: 4: + IC(0.748 ns) + CELL(0.733 ns) = 2.652 ns; Loc. = FF_X16_Y10_N1; Fanout = 1; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.130 ns) 3.066 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X16_Y10_N6 1 " "Info: 5: + IC(0.284 ns) + CELL(0.130 ns) = 3.066 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.000 ns) 4.641 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G16 713 " "Info: 6: + IC(1.575 ns) + CELL(0.000 ns) = 4.641 ns; Loc. = CLKCTRL_G16; Fanout = 713; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.488 ns) 6.087 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[10\] 7 REG DDIOOUTCELL_X0_Y9_N25 1 " "Info: 7: + IC(0.958 ns) + CELL(0.488 ns) = 6.087 ns; Loc. = DDIOOUTCELL_X0_Y9_N25; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[10\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 24.56 % ) " "Info: Total cell delay = 2.084 ns ( 24.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.401 ns ( 75.44 % ) " "Info: Total interconnect delay = 6.401 ns ( 75.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.087 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.101 ns + " "Info: + Micro hold delay of destination is 0.101 ns" {  } { { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.087 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.020 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.087 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.320 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Removal: 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]' 9 " "Warning: Can't achieve timing requirement Removal: 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]' along 9 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] register core:inst14\|Mux4~0_OTERM973 register inst49 3.096 ns " "Info: Minimum slack time is 3.096 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"core:inst14\|Mux4~0_OTERM973\" and destination register \"inst49\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "9.385 ns + " "Info: + Data arrival time is 9.385 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 8.000 ns " "Info: + Launch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] source -0.314 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is -0.314 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) -1.793 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G9 178 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = -1.793 ns; Loc. = CLKCTRL_G9; Fanout = 178; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.534 ns) -0.314 ns core:inst14\|Mux4~0_OTERM973 3 REG FF_X19_Y10_N31 14 " "Info: 3: + IC(0.945 ns) + CELL(0.534 ns) = -0.314 ns; Loc. = FF_X19_Y10_N31; Fanout = 14; REG Node = 'core:inst14\|Mux4~0_OTERM973'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|Mux4~0_OTERM973 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 16.03 % ) " "Info: Total cell delay = 0.534 ns ( 16.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.798 ns ( 83.97 % ) " "Info: Total interconnect delay = 2.798 ns ( 83.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.314 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|Mux4~0_OTERM973 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.500 ns + Shortest register register " "Info: + Shortest register to register delay is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|Mux4~0_OTERM973 1 REG FF_X19_Y10_N31 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X19_Y10_N31; Fanout = 14; REG Node = 'core:inst14\|Mux4~0_OTERM973'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|Mux4~0_OTERM973 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.750 ns) 1.500 ns inst49 2 REG FF_X20_Y10_N31 4 " "Info: 2: + IC(0.750 ns) + CELL(0.750 ns) = 1.500 ns; Loc. = FF_X20_Y10_N31; Fanout = 4; REG Node = 'inst49'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { core:inst14|Mux4~0_OTERM973 inst49 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 784 72 136 864 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 50.00 % ) " "Info: Total cell delay = 0.750 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.750 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.750 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { core:inst14|Mux4~0_OTERM973 inst49 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { core:inst14|Mux4~0_OTERM973 inst49 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.314 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|Mux4~0_OTERM973 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "6.289 ns - " "Info: - Data required time is 6.289 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 4.132 ns + Longest register " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 4.132 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 81 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 81; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.733 ns) 1.174 ns MyRx:inst1\|DataReady 3 REG FF_X19_Y26_N9 3 " "Info: 3: + IC(0.963 ns) + CELL(0.733 ns) = 1.174 ns; Loc. = FF_X19_Y26_N9; Fanout = 3; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.733 ns) 2.255 ns Decode:inst3\|SoftReload 4 REG FF_X19_Y26_N25 2 " "Info: 4: + IC(0.348 ns) + CELL(0.733 ns) = 2.255 ns; Loc. = FF_X19_Y26_N25; Fanout = 2; REG Node = 'Decode:inst3\|SoftReload'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { MyRx:inst1|DataReady Decode:inst3|SoftReload } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.534 ns) 4.132 ns inst49 5 REG FF_X20_Y10_N31 4 " "Info: 5: + IC(1.343 ns) + CELL(0.534 ns) = 4.132 ns; Loc. = FF_X20_Y10_N31; Fanout = 4; REG Node = 'inst49'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { Decode:inst3|SoftReload inst49 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 784 72 136 864 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 30.63 % ) " "Info: Total cell delay = 2.000 ns ( 30.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.530 ns ( 69.37 % ) " "Info: Total interconnect delay = 4.530 ns ( 69.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.132 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SoftReload inst49 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 784 72 136 864 "inst49" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.132 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SoftReload inst49 } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { core:inst14|Mux4~0_OTERM973 inst49 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.132 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SoftReload inst49 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.314 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl core:inst14|Mux4~0_OTERM973 } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 13:15:20 2011 " "Info: Processing ended: Sat Nov 12 13:15:20 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
