Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Nov 29 22:12:00 2016
| Host         : Jay running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file basys3_wrapper_control_sets_placed.rpt
| Design       : basys3_wrapper
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |            8 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |               6 |            4 |
| Yes          | No                    | No                     |             112 |           57 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------------------+------------------+------------------+----------------+
|     Clock Signal    |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+-------------------------------------+------------------+------------------+----------------+
|  clk_divide_reg[17] |                                     | btnR_IBUF        |                1 |              2 |
|  processor_clk_BUFG |                                     | btnR_IBUF        |                4 |              6 |
|  processor_clk_BUFG | processor_31L/PC/E[0]               |                  |                8 |             16 |
|  processor_clk_BUFG | processor_31L/PC/mem_reg[2][0]_0[0] |                  |               10 |             16 |
|  processor_clk_BUFG | processor_31L/PC/mem_reg[1][0][0]   |                  |               11 |             16 |
|  processor_clk_BUFG | processor_31L/PC/mem_reg[3][0][0]   |                  |                4 |             16 |
|  processor_clk_BUFG | processor_31L/PC/mem_reg[4][0][0]   |                  |                8 |             16 |
|  processor_clk_BUFG | processor_31L/PC/mem_reg[5][0][0]   |                  |                7 |             16 |
|  processor_clk_BUFG | processor_31L/PC/mem_reg[7][0][0]   |                  |                9 |             16 |
|  clk_IBUF_BUFG      |                                     |                  |                8 |             29 |
|  processor_clk_BUFG | processor_31L/PC/MEMwrite           |                  |                8 |             32 |
+---------------------+-------------------------------------+------------------+------------------+----------------+


