---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000057                       # Number of seconds simulated
sim_ticks                                    57023015                       # Number of ticks simulated
final_tick                                   57023015                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  71295                       # Simulator instruction rate (inst/s)
host_op_rate                                    80888                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              369002636                       # Simulator tick rate (ticks/s)
host_mem_usage                                 645056                       # Number of bytes of host memory used
host_seconds                                     0.15                       # Real time elapsed on the host
sim_insts                                       11016                       # Number of instructions simulated
sim_ops                                         12499                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           833                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     57023015                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           21760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               32128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        21760                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          21760                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              340                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              162                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  502                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          381600306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          181821322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              563421629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     381600306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         381600306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         381600306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         181821322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             563421629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       340.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       162.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000503742                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1015                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          502                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        502                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   32128                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    32128                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 54                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 31                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 13                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 96                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 31                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 16                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 44                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                  8                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 51                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                24                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                16                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                62                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                 9                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                       56918057                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    502                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      415                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       81                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples           87                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     353.103448                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    237.179270                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    307.222025                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            17     19.54%     19.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           26     29.89%     49.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           13     14.94%     64.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            8      9.20%     73.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            5      5.75%     79.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            2      2.30%     81.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            8      9.20%     90.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      1.15%     91.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            7      8.05%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total            87                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        21760                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        10368                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 381600306.472746133804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 181821322.495837867260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          340                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          162                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     10056316                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data      5650336                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     29577.40                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34878.62                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                       6294152                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 15706652                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     2510000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      12538.15                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31288.15                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        563.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     563.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          4.40                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      4.40                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.18                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       412                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.07                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      113382.58                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.07                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    378420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    193545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2092020                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               4822770                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                 96000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         20335890                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy           614880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                32836005                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             575.837756                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime              45854874                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE         55823                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        1820000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN      1601004                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        8955548                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     44590640                       # Time in different power states
system.mem_ctrl_1.actEnergy                    264180                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    136620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1492260                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               3320820                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                423840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         18181290                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3366240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy                31487730                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             552.193356                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime              48587640                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        881833                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1820000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      8765543                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        5679157                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     39876482                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     57023015                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    2949                       # Number of BP lookups
system.cpu.branchPred.condPredicted              1893                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               523                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 2316                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     859                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             37.089810                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     368                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 28                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             123                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  9                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              114                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           64                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     57023015                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     57023015                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     57023015                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     57023015                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        57023015                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            68455                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                       11016                       # Number of instructions committed
system.cpu.committedOps                         12499                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                          1537                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               6.214143                       # CPI: cycles per instruction
system.cpu.ipc                               0.160923                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    7591     60.73%     60.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                    210      1.68%     62.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                   2651     21.21%     83.62% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2031     16.25%     99.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%     99.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite               16      0.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    12499                       # Class of committed instruction
system.cpu.tickCycles                           20202                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                           48253                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions               9030                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions              3289                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1614                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     57023015                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           107.140809                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4472                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               185                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.172973                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            219912                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   107.140809                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.209259                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.209259                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.357422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             18297                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            18297                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     57023015                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         2384                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2384                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         1875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1875                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data         4259                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4259                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4259                       # number of overall hits
system.cpu.dcache.overall_hits::total            4259                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          133                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           133                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          108                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          108                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          241                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            241                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          241                       # number of overall misses
system.cpu.dcache.overall_misses::total           241                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12776554                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12776554                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     11497066                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     11497066                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     24273620                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24273620                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     24273620                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24273620                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         1983                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1983                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data         4500                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4500                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4500                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4500                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.052841                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.052841                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.054463                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.054463                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053556                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053556                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053556                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053556                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 96064.315789                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 96064.315789                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 106454.314815                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106454.314815                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 100720.414938                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 100720.414938                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 100720.414938                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 100720.414938                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data           56                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           56                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          121                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          121                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           64                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          185                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          185                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          185                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          185                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11618684                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11618684                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6773123                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6773123                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     18391807                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18391807                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     18391807                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18391807                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032274                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032274                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041111                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041111                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041111                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041111                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 96022.181818                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96022.181818                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 105830.046875                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 105830.046875                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 99415.172973                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 99415.172973                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 99415.172973                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 99415.172973                       # average overall mshr miss latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     57023015                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           193.789295                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4663                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               364                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.810440                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            105791                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   193.789295                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.378495                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.378495                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             19020                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            19020                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     57023015                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst         4299                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4299                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst         4299                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4299                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4299                       # number of overall hits
system.cpu.icache.overall_hits::total            4299                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          365                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           365                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          365                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            365                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          365                       # number of overall misses
system.cpu.icache.overall_misses::total           365                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35800674                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35800674                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     35800674                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35800674                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35800674                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35800674                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst         4664                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4664                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4664                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4664                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.078259                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.078259                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.078259                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.078259                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.078259                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.078259                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98084.038356                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98084.038356                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98084.038356                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98084.038356                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98084.038356                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98084.038356                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          365                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          365                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          365                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          365                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          365                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          365                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35194250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35194250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35194250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35194250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35194250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35194250                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.078259                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.078259                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.078259                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.078259                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.078259                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.078259                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96422.602740                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96422.602740                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96422.602740                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96422.602740                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96422.602740                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96422.602740                       # average overall mshr miss latency
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     57023015                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse          280.157465                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs                543                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs              502                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.081673                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            87465                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   183.102157                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data    97.055308                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.011176                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.005924                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.017099                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.030640                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses             4902                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses            4902                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED     57023015                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           24                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data           17                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total           41                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           24                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data           17                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total              41                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           24                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data           17                       # number of overall hits
system.cpu.l2cache.overall_hits::total             41                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data           64                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total           64                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          341                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          104                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          445                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          341                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data          168                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total           509                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          341                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data          168                       # number of overall misses
system.cpu.l2cache.overall_misses::total          509                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data      6558209                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total      6558209                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     33383308                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     10783185                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     44166493                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     33383308                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data     17341394                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total     50724702                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     33383308                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data     17341394                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total     50724702                       # number of overall miss cycles
system.cpu.l2cache.ReadExReq_accesses::.cpu.data           64                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total           64                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          365                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          121                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          486                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          365                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data          185                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total          550                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          365                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data          185                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total          550                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.934247                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.859504                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.915638                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.934247                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.908108                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.925455                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.934247                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.908108                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.925455                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 102472.015625                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 102472.015625                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 97898.263930                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 103684.471154                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 99250.546067                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 97898.263930                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 103222.583333                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 99655.603143                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 97898.263930                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 103222.583333                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 99655.603143                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data           64                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total           64                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          341                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data           98                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          439                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          341                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data          162                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          341                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data          162                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      5491969                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      5491969                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     27718908                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8575735                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     36294643                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     27718908                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data     14067704                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total     41786612                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     27718908                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data     14067704                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total     41786612                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.934247                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.809917                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.903292                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.934247                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.875676                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.914545                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.934247                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.875676                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.914545                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 85812.015625                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 85812.015625                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 81287.120235                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87507.500000                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82675.724374                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 81287.120235                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 86837.679012                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 83074.775348                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 81287.120235                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 86837.679012                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 83074.775348                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests            564                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests           58                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED     57023015                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 485                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                14                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 64                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                64                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            486                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          741                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side          372                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1113                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        23296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        11840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    35136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                550                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.083636                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.277094                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      504     91.64%     91.64% # Request fanout histogram
system.l2bus.snoop_fanout::1                       46      8.36%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  550                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               469812                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1516060                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.7                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              775517                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests           502                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     57023015                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                438                       # Transaction distribution
system.membus.trans_dist::ReadExReq                64                       # Transaction distribution
system.membus.trans_dist::ReadExResp               64                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           438                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         1004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port        32128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   32128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               502                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     502    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 502                       # Request fanout histogram
system.membus.reqLayer0.occupancy              418166                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2240482                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------