#ifndef WIFI_HPP
#define WIFI_HPP
#include <cstdint>
#include <functional>
#include <queue>
#include "wifi_timers.hpp"
#include "xtensa.hpp"

struct SDIO_DATA32_IRQ
{
    bool data32_mode;
    bool tx32rq_irq_enable;
    bool rx32rdy_irq_enable;
};

struct WifiBlockTransfer
{
    uint32_t addr;
    uint8_t func;
    bool block_mode;
    uint16_t count;
    bool inc_addr;
    bool is_write;
    bool active;
};

class Corelink_DMA;
class Scheduler;

class WiFi
{
    private:
        Corelink_DMA* cdma;
        Scheduler* scheduler;

        WiFi_Timers timers;
        Xtensa xtensa;

        //Internal ROM/RAM used by the Atheros CPU
        uint8_t* ROM;
        uint8_t* RAM;

        //SDIO registers
        std::function<void()> send_sdio_interrupt;
        uint32_t istat, imask;
        uint32_t argument;
        uint32_t response[4];
        uint16_t block16_len;
        SDIO_DATA32_IRQ data32_irq;
        WifiBlockTransfer block;
        bool card_irq_stat, card_irq_mask, old_card_irq;

        //Host WiFi registers
        uint32_t window_data;
        uint32_t window_read_addr;
        uint32_t window_write_addr;
        uint8_t eeprom[0x400];
        uint8_t mac[0x6];
        bool bmi_done;

        uint8_t irq_f0_stat;
        uint8_t irq_f0_mask;

        uint8_t irq_f1_stat;
        uint8_t irq_f1_mask;

        //Xtensa WiFi registers
        uint32_t xtensa_irq_stat;
        uint32_t xtensa_mbox_irq_stat;
        uint32_t xtensa_mbox_irq_enable;
        uint8_t xtensa_i2c_tx[8], xtensa_i2c_rx[8];
        bool xtensa_i2c_done;

        //FIFOs in F1 used to send BMI/WMI commands and receive replies to and from the card
        //Although four exist on real hardware, we use eight to have separate read/write FIFOs
        std::queue<uint8_t> mbox[8];

        //Popped ARM->Xtensa MBOX values, containing 8-bit data and status flags like full/empty
        uint32_t mbox_tpop[4];

        void do_sdio_cmd(uint8_t cmd);

        void sdio_io_direct();
        uint8_t sdio_read_io(uint8_t func, uint32_t addr);
        uint8_t sdio_read_f0(uint32_t addr);
        uint8_t sdio_read_f1(uint32_t addr);
        void sdio_write_io(uint8_t func, uint32_t addr, uint8_t value);
        void sdio_write_f0(uint32_t addr, uint8_t value);
        void sdio_write_f1(uint32_t addr, uint8_t value);

        void sdio_io_extended();

        void command_end();
        void read_ready();
        void write_ready();
        void transfer_end();
        void set_istat(uint32_t value);

        void do_wifi_cmd();
        void do_bmi_cmd();
        void do_wmi_cmd();

        void send_wmi_reply(uint8_t* reply, uint32_t len, uint8_t eid, uint8_t flag, uint16_t ctrl);
        void send_xtensa_soc_irq(int id);
        void clear_xtensa_soc_irq(int id);

        void check_card_irq();
        void check_f0_irq();
        void check_f1_irq();

        uint16_t read_fifo16();
        void write_fifo16(uint16_t value);

        uint32_t read_window(uint32_t addr);
        void write_window(uint32_t addr, uint32_t value);
    public:
        WiFi(Corelink_DMA* cdma, Scheduler* scheduler);
        ~WiFi();

        void reset();
        void run(int cycles);
        void set_sdio_interrupt_handler(std::function<void()> func);

        uint16_t read16(uint32_t addr);
        void write16(uint32_t addr, uint16_t value);

        uint8_t read8_xtensa(uint32_t addr);
        uint16_t read16_xtensa(uint32_t addr);
        uint32_t read32_xtensa(uint32_t addr);

        void write8_xtensa(uint32_t addr, uint8_t value);
        void write16_xtensa(uint32_t addr, uint16_t value);
        void write32_xtensa(uint32_t addr, uint32_t value);

        uint32_t read_fifo32();
        void write_fifo32(uint32_t value);
};

#endif // WIFI_HPP
