// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_compute_out_nodes_features_Pipeline_VITIS_LOOP_192_3_VITIS_LOOP_196_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        nodes_features_proj_V_0_0_load,
        nodes_features_proj_V_0_1_load,
        nodes_features_proj_V_0_2_load,
        nodes_features_proj_V_0_3_load,
        nodes_features_proj_V_0_4_load,
        nodes_features_proj_V_0_5_load,
        nodes_features_proj_V_0_6_load,
        nodes_features_proj_V_0_7_load,
        nodes_features_proj_V_0_8_load,
        nodes_features_proj_V_0_9_load,
        nodes_features_proj_V_0_10_load,
        nodes_features_proj_V_0_11_load,
        nodes_features_proj_V_0_12_load,
        nodes_features_proj_V_0_13_load,
        nodes_features_proj_V_0_14_load,
        nodes_features_proj_V_0_15_load,
        mul_ln194_1,
        nodes_features_proj_V_1_0_load,
        nodes_features_proj_V_1_1_load,
        nodes_features_proj_V_1_2_load,
        nodes_features_proj_V_1_3_load,
        nodes_features_proj_V_1_4_load,
        nodes_features_proj_V_1_5_load,
        nodes_features_proj_V_1_6_load,
        nodes_features_proj_V_1_7_load,
        nodes_features_proj_V_1_8_load,
        nodes_features_proj_V_1_9_load,
        nodes_features_proj_V_1_10_load,
        nodes_features_proj_V_1_11_load,
        nodes_features_proj_V_1_12_load,
        nodes_features_proj_V_1_13_load,
        nodes_features_proj_V_1_14_load,
        nodes_features_proj_V_1_15_load,
        nodes_features_proj_V_2_0_load,
        nodes_features_proj_V_2_1_load,
        nodes_features_proj_V_2_2_load,
        nodes_features_proj_V_2_3_load,
        nodes_features_proj_V_2_4_load,
        nodes_features_proj_V_2_5_load,
        nodes_features_proj_V_2_6_load,
        nodes_features_proj_V_2_7_load,
        nodes_features_proj_V_2_8_load,
        nodes_features_proj_V_2_9_load,
        nodes_features_proj_V_2_10_load,
        nodes_features_proj_V_2_11_load,
        nodes_features_proj_V_2_12_load,
        nodes_features_proj_V_2_13_load,
        nodes_features_proj_V_2_14_load,
        nodes_features_proj_V_2_15_load,
        nodes_features_proj_V_3_0_load,
        nodes_features_proj_V_3_1_load,
        nodes_features_proj_V_3_2_load,
        nodes_features_proj_V_3_3_load,
        nodes_features_proj_V_3_4_load,
        nodes_features_proj_V_3_5_load,
        nodes_features_proj_V_3_6_load,
        nodes_features_proj_V_3_7_load,
        nodes_features_proj_V_3_8_load,
        nodes_features_proj_V_3_9_load,
        nodes_features_proj_V_3_10_load,
        nodes_features_proj_V_3_11_load,
        nodes_features_proj_V_3_12_load,
        nodes_features_proj_V_3_13_load,
        nodes_features_proj_V_3_14_load,
        nodes_features_proj_V_3_15_load,
        nodes_features_proj_V_4_0_load,
        nodes_features_proj_V_4_1_load,
        nodes_features_proj_V_4_2_load,
        nodes_features_proj_V_4_3_load,
        nodes_features_proj_V_4_4_load,
        nodes_features_proj_V_4_5_load,
        nodes_features_proj_V_4_6_load,
        nodes_features_proj_V_4_7_load,
        nodes_features_proj_V_4_8_load,
        nodes_features_proj_V_4_9_load,
        nodes_features_proj_V_4_10_load,
        nodes_features_proj_V_4_11_load,
        nodes_features_proj_V_4_12_load,
        nodes_features_proj_V_4_13_load,
        nodes_features_proj_V_4_14_load,
        nodes_features_proj_V_4_15_load,
        nodes_features_proj_V_5_0_load,
        nodes_features_proj_V_5_1_load,
        nodes_features_proj_V_5_2_load,
        nodes_features_proj_V_5_3_load,
        nodes_features_proj_V_5_4_load,
        nodes_features_proj_V_5_5_load,
        nodes_features_proj_V_5_6_load,
        nodes_features_proj_V_5_7_load,
        nodes_features_proj_V_5_8_load,
        nodes_features_proj_V_5_9_load,
        nodes_features_proj_V_5_10_load,
        nodes_features_proj_V_5_11_load,
        nodes_features_proj_V_5_12_load,
        nodes_features_proj_V_5_13_load,
        nodes_features_proj_V_5_14_load,
        nodes_features_proj_V_5_15_load,
        nodes_features_proj_V_6_0_load,
        nodes_features_proj_V_6_1_load,
        nodes_features_proj_V_6_2_load,
        nodes_features_proj_V_6_3_load,
        nodes_features_proj_V_6_4_load,
        nodes_features_proj_V_6_5_load,
        nodes_features_proj_V_6_6_load,
        nodes_features_proj_V_6_7_load,
        nodes_features_proj_V_6_8_load,
        nodes_features_proj_V_6_9_load,
        nodes_features_proj_V_6_10_load,
        nodes_features_proj_V_6_11_load,
        nodes_features_proj_V_6_12_load,
        nodes_features_proj_V_6_13_load,
        nodes_features_proj_V_6_14_load,
        nodes_features_proj_V_6_15_load,
        nodes_features_proj_V_7_0_load,
        nodes_features_proj_V_7_1_load,
        nodes_features_proj_V_7_2_load,
        nodes_features_proj_V_7_3_load,
        nodes_features_proj_V_7_4_load,
        nodes_features_proj_V_7_5_load,
        nodes_features_proj_V_7_6_load,
        nodes_features_proj_V_7_7_load,
        nodes_features_proj_V_7_8_load,
        nodes_features_proj_V_7_9_load,
        nodes_features_proj_V_7_10_load,
        nodes_features_proj_V_7_11_load,
        nodes_features_proj_V_7_12_load,
        nodes_features_proj_V_7_13_load,
        nodes_features_proj_V_7_14_load,
        nodes_features_proj_V_7_15_load,
        nodes_features_proj_V_8_0_load,
        nodes_features_proj_V_8_1_load,
        nodes_features_proj_V_8_2_load,
        nodes_features_proj_V_8_3_load,
        nodes_features_proj_V_8_4_load,
        nodes_features_proj_V_8_5_load,
        nodes_features_proj_V_8_6_load,
        nodes_features_proj_V_8_7_load,
        nodes_features_proj_V_8_8_load,
        nodes_features_proj_V_8_9_load,
        nodes_features_proj_V_8_10_load,
        nodes_features_proj_V_8_11_load,
        nodes_features_proj_V_8_12_load,
        nodes_features_proj_V_8_13_load,
        nodes_features_proj_V_8_14_load,
        nodes_features_proj_V_8_15_load,
        nodes_features_proj_V_9_0_load,
        nodes_features_proj_V_9_1_load,
        nodes_features_proj_V_9_2_load,
        nodes_features_proj_V_9_3_load,
        nodes_features_proj_V_9_4_load,
        nodes_features_proj_V_9_5_load,
        nodes_features_proj_V_9_6_load,
        nodes_features_proj_V_9_7_load,
        nodes_features_proj_V_9_8_load,
        nodes_features_proj_V_9_9_load,
        nodes_features_proj_V_9_10_load,
        nodes_features_proj_V_9_11_load,
        nodes_features_proj_V_9_12_load,
        nodes_features_proj_V_9_13_load,
        nodes_features_proj_V_9_14_load,
        nodes_features_proj_V_9_15_load,
        nodes_features_proj_V_10_0_load,
        nodes_features_proj_V_10_1_load,
        nodes_features_proj_V_10_2_load,
        nodes_features_proj_V_10_3_load,
        nodes_features_proj_V_10_4_load,
        nodes_features_proj_V_10_5_load,
        nodes_features_proj_V_10_6_load,
        nodes_features_proj_V_10_7_load,
        nodes_features_proj_V_10_8_load,
        nodes_features_proj_V_10_9_load,
        nodes_features_proj_V_10_10_load,
        nodes_features_proj_V_10_11_load,
        nodes_features_proj_V_10_12_load,
        nodes_features_proj_V_10_13_load,
        nodes_features_proj_V_10_14_load,
        nodes_features_proj_V_10_15_load,
        nodes_features_proj_V_11_0_load,
        nodes_features_proj_V_11_1_load,
        nodes_features_proj_V_11_2_load,
        nodes_features_proj_V_11_3_load,
        nodes_features_proj_V_11_4_load,
        nodes_features_proj_V_11_5_load,
        nodes_features_proj_V_11_6_load,
        nodes_features_proj_V_11_7_load,
        nodes_features_proj_V_11_8_load,
        nodes_features_proj_V_11_9_load,
        nodes_features_proj_V_11_10_load,
        nodes_features_proj_V_11_11_load,
        nodes_features_proj_V_11_12_load,
        nodes_features_proj_V_11_13_load,
        nodes_features_proj_V_11_14_load,
        nodes_features_proj_V_11_15_load,
        nodes_features_proj_V_12_0_load,
        nodes_features_proj_V_12_1_load,
        nodes_features_proj_V_12_2_load,
        nodes_features_proj_V_12_3_load,
        nodes_features_proj_V_12_4_load,
        nodes_features_proj_V_12_5_load,
        nodes_features_proj_V_12_6_load,
        nodes_features_proj_V_12_7_load,
        nodes_features_proj_V_12_8_load,
        nodes_features_proj_V_12_9_load,
        nodes_features_proj_V_12_10_load,
        nodes_features_proj_V_12_11_load,
        nodes_features_proj_V_12_12_load,
        nodes_features_proj_V_12_13_load,
        nodes_features_proj_V_12_14_load,
        nodes_features_proj_V_12_15_load,
        nodes_features_proj_V_13_0_load,
        nodes_features_proj_V_13_1_load,
        nodes_features_proj_V_13_2_load,
        nodes_features_proj_V_13_3_load,
        nodes_features_proj_V_13_4_load,
        nodes_features_proj_V_13_5_load,
        nodes_features_proj_V_13_6_load,
        nodes_features_proj_V_13_7_load,
        nodes_features_proj_V_13_8_load,
        nodes_features_proj_V_13_9_load,
        nodes_features_proj_V_13_10_load,
        nodes_features_proj_V_13_11_load,
        nodes_features_proj_V_13_12_load,
        nodes_features_proj_V_13_13_load,
        nodes_features_proj_V_13_14_load,
        nodes_features_proj_V_13_15_load,
        nodes_features_proj_V_14_0_load,
        nodes_features_proj_V_14_1_load,
        nodes_features_proj_V_14_2_load,
        nodes_features_proj_V_14_3_load,
        nodes_features_proj_V_14_4_load,
        nodes_features_proj_V_14_5_load,
        nodes_features_proj_V_14_6_load,
        nodes_features_proj_V_14_7_load,
        nodes_features_proj_V_14_8_load,
        nodes_features_proj_V_14_9_load,
        nodes_features_proj_V_14_10_load,
        nodes_features_proj_V_14_11_load,
        nodes_features_proj_V_14_12_load,
        nodes_features_proj_V_14_13_load,
        nodes_features_proj_V_14_14_load,
        nodes_features_proj_V_14_15_load,
        nodes_features_proj_V_15_0_load,
        nodes_features_proj_V_15_1_load,
        nodes_features_proj_V_15_2_load,
        nodes_features_proj_V_15_3_load,
        nodes_features_proj_V_15_4_load,
        nodes_features_proj_V_15_5_load,
        nodes_features_proj_V_15_6_load,
        nodes_features_proj_V_15_7_load,
        nodes_features_proj_V_15_8_load,
        nodes_features_proj_V_15_9_load,
        nodes_features_proj_V_15_10_load,
        nodes_features_proj_V_15_11_load,
        nodes_features_proj_V_15_12_load,
        nodes_features_proj_V_15_13_load,
        nodes_features_proj_V_15_14_load,
        nodes_features_proj_V_15_15_load,
        nodes_features_proj_V_16_0_load,
        nodes_features_proj_V_16_1_load,
        nodes_features_proj_V_16_2_load,
        nodes_features_proj_V_16_3_load,
        nodes_features_proj_V_16_4_load,
        nodes_features_proj_V_16_5_load,
        nodes_features_proj_V_16_6_load,
        nodes_features_proj_V_16_7_load,
        nodes_features_proj_V_16_8_load,
        nodes_features_proj_V_16_9_load,
        nodes_features_proj_V_16_10_load,
        nodes_features_proj_V_16_11_load,
        nodes_features_proj_V_16_12_load,
        nodes_features_proj_V_16_13_load,
        nodes_features_proj_V_16_14_load,
        nodes_features_proj_V_16_15_load,
        nodes_features_proj_V_17_0_load,
        nodes_features_proj_V_17_1_load,
        nodes_features_proj_V_17_2_load,
        nodes_features_proj_V_17_3_load,
        nodes_features_proj_V_17_4_load,
        nodes_features_proj_V_17_5_load,
        nodes_features_proj_V_17_6_load,
        nodes_features_proj_V_17_7_load,
        nodes_features_proj_V_17_8_load,
        nodes_features_proj_V_17_9_load,
        nodes_features_proj_V_17_10_load,
        nodes_features_proj_V_17_11_load,
        nodes_features_proj_V_17_12_load,
        nodes_features_proj_V_17_13_load,
        nodes_features_proj_V_17_14_load,
        nodes_features_proj_V_17_15_load,
        nodes_features_proj_V_18_0_load,
        nodes_features_proj_V_18_1_load,
        nodes_features_proj_V_18_2_load,
        nodes_features_proj_V_18_3_load,
        nodes_features_proj_V_18_4_load,
        nodes_features_proj_V_18_5_load,
        nodes_features_proj_V_18_6_load,
        nodes_features_proj_V_18_7_load,
        nodes_features_proj_V_18_8_load,
        nodes_features_proj_V_18_9_load,
        nodes_features_proj_V_18_10_load,
        nodes_features_proj_V_18_11_load,
        nodes_features_proj_V_18_12_load,
        nodes_features_proj_V_18_13_load,
        nodes_features_proj_V_18_14_load,
        nodes_features_proj_V_18_15_load,
        out_nodes_features_sum_V_address0,
        out_nodes_features_sum_V_ce0,
        out_nodes_features_sum_V_we0,
        out_nodes_features_sum_V_d0,
        out_nodes_features_sum_V_address1,
        out_nodes_features_sum_V_ce1,
        out_nodes_features_sum_V_q1,
        all_attention_coefficients_V_address0,
        all_attention_coefficients_V_ce0,
        all_attention_coefficients_V_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [27:0] nodes_features_proj_V_0_0_load;
input  [27:0] nodes_features_proj_V_0_1_load;
input  [27:0] nodes_features_proj_V_0_2_load;
input  [27:0] nodes_features_proj_V_0_3_load;
input  [27:0] nodes_features_proj_V_0_4_load;
input  [27:0] nodes_features_proj_V_0_5_load;
input  [27:0] nodes_features_proj_V_0_6_load;
input  [27:0] nodes_features_proj_V_0_7_load;
input  [27:0] nodes_features_proj_V_0_8_load;
input  [27:0] nodes_features_proj_V_0_9_load;
input  [27:0] nodes_features_proj_V_0_10_load;
input  [27:0] nodes_features_proj_V_0_11_load;
input  [27:0] nodes_features_proj_V_0_12_load;
input  [27:0] nodes_features_proj_V_0_13_load;
input  [27:0] nodes_features_proj_V_0_14_load;
input  [27:0] nodes_features_proj_V_0_15_load;
input  [15:0] mul_ln194_1;
input  [27:0] nodes_features_proj_V_1_0_load;
input  [27:0] nodes_features_proj_V_1_1_load;
input  [27:0] nodes_features_proj_V_1_2_load;
input  [27:0] nodes_features_proj_V_1_3_load;
input  [27:0] nodes_features_proj_V_1_4_load;
input  [27:0] nodes_features_proj_V_1_5_load;
input  [27:0] nodes_features_proj_V_1_6_load;
input  [27:0] nodes_features_proj_V_1_7_load;
input  [27:0] nodes_features_proj_V_1_8_load;
input  [27:0] nodes_features_proj_V_1_9_load;
input  [27:0] nodes_features_proj_V_1_10_load;
input  [27:0] nodes_features_proj_V_1_11_load;
input  [27:0] nodes_features_proj_V_1_12_load;
input  [27:0] nodes_features_proj_V_1_13_load;
input  [27:0] nodes_features_proj_V_1_14_load;
input  [27:0] nodes_features_proj_V_1_15_load;
input  [27:0] nodes_features_proj_V_2_0_load;
input  [27:0] nodes_features_proj_V_2_1_load;
input  [27:0] nodes_features_proj_V_2_2_load;
input  [27:0] nodes_features_proj_V_2_3_load;
input  [27:0] nodes_features_proj_V_2_4_load;
input  [27:0] nodes_features_proj_V_2_5_load;
input  [27:0] nodes_features_proj_V_2_6_load;
input  [27:0] nodes_features_proj_V_2_7_load;
input  [27:0] nodes_features_proj_V_2_8_load;
input  [27:0] nodes_features_proj_V_2_9_load;
input  [27:0] nodes_features_proj_V_2_10_load;
input  [27:0] nodes_features_proj_V_2_11_load;
input  [27:0] nodes_features_proj_V_2_12_load;
input  [27:0] nodes_features_proj_V_2_13_load;
input  [27:0] nodes_features_proj_V_2_14_load;
input  [27:0] nodes_features_proj_V_2_15_load;
input  [27:0] nodes_features_proj_V_3_0_load;
input  [27:0] nodes_features_proj_V_3_1_load;
input  [27:0] nodes_features_proj_V_3_2_load;
input  [27:0] nodes_features_proj_V_3_3_load;
input  [27:0] nodes_features_proj_V_3_4_load;
input  [27:0] nodes_features_proj_V_3_5_load;
input  [27:0] nodes_features_proj_V_3_6_load;
input  [27:0] nodes_features_proj_V_3_7_load;
input  [27:0] nodes_features_proj_V_3_8_load;
input  [27:0] nodes_features_proj_V_3_9_load;
input  [27:0] nodes_features_proj_V_3_10_load;
input  [27:0] nodes_features_proj_V_3_11_load;
input  [27:0] nodes_features_proj_V_3_12_load;
input  [27:0] nodes_features_proj_V_3_13_load;
input  [27:0] nodes_features_proj_V_3_14_load;
input  [27:0] nodes_features_proj_V_3_15_load;
input  [27:0] nodes_features_proj_V_4_0_load;
input  [27:0] nodes_features_proj_V_4_1_load;
input  [27:0] nodes_features_proj_V_4_2_load;
input  [27:0] nodes_features_proj_V_4_3_load;
input  [27:0] nodes_features_proj_V_4_4_load;
input  [27:0] nodes_features_proj_V_4_5_load;
input  [27:0] nodes_features_proj_V_4_6_load;
input  [27:0] nodes_features_proj_V_4_7_load;
input  [27:0] nodes_features_proj_V_4_8_load;
input  [27:0] nodes_features_proj_V_4_9_load;
input  [27:0] nodes_features_proj_V_4_10_load;
input  [27:0] nodes_features_proj_V_4_11_load;
input  [27:0] nodes_features_proj_V_4_12_load;
input  [27:0] nodes_features_proj_V_4_13_load;
input  [27:0] nodes_features_proj_V_4_14_load;
input  [27:0] nodes_features_proj_V_4_15_load;
input  [27:0] nodes_features_proj_V_5_0_load;
input  [27:0] nodes_features_proj_V_5_1_load;
input  [27:0] nodes_features_proj_V_5_2_load;
input  [27:0] nodes_features_proj_V_5_3_load;
input  [27:0] nodes_features_proj_V_5_4_load;
input  [27:0] nodes_features_proj_V_5_5_load;
input  [27:0] nodes_features_proj_V_5_6_load;
input  [27:0] nodes_features_proj_V_5_7_load;
input  [27:0] nodes_features_proj_V_5_8_load;
input  [27:0] nodes_features_proj_V_5_9_load;
input  [27:0] nodes_features_proj_V_5_10_load;
input  [27:0] nodes_features_proj_V_5_11_load;
input  [27:0] nodes_features_proj_V_5_12_load;
input  [27:0] nodes_features_proj_V_5_13_load;
input  [27:0] nodes_features_proj_V_5_14_load;
input  [27:0] nodes_features_proj_V_5_15_load;
input  [27:0] nodes_features_proj_V_6_0_load;
input  [27:0] nodes_features_proj_V_6_1_load;
input  [27:0] nodes_features_proj_V_6_2_load;
input  [27:0] nodes_features_proj_V_6_3_load;
input  [27:0] nodes_features_proj_V_6_4_load;
input  [27:0] nodes_features_proj_V_6_5_load;
input  [27:0] nodes_features_proj_V_6_6_load;
input  [27:0] nodes_features_proj_V_6_7_load;
input  [27:0] nodes_features_proj_V_6_8_load;
input  [27:0] nodes_features_proj_V_6_9_load;
input  [27:0] nodes_features_proj_V_6_10_load;
input  [27:0] nodes_features_proj_V_6_11_load;
input  [27:0] nodes_features_proj_V_6_12_load;
input  [27:0] nodes_features_proj_V_6_13_load;
input  [27:0] nodes_features_proj_V_6_14_load;
input  [27:0] nodes_features_proj_V_6_15_load;
input  [27:0] nodes_features_proj_V_7_0_load;
input  [27:0] nodes_features_proj_V_7_1_load;
input  [27:0] nodes_features_proj_V_7_2_load;
input  [27:0] nodes_features_proj_V_7_3_load;
input  [27:0] nodes_features_proj_V_7_4_load;
input  [27:0] nodes_features_proj_V_7_5_load;
input  [27:0] nodes_features_proj_V_7_6_load;
input  [27:0] nodes_features_proj_V_7_7_load;
input  [27:0] nodes_features_proj_V_7_8_load;
input  [27:0] nodes_features_proj_V_7_9_load;
input  [27:0] nodes_features_proj_V_7_10_load;
input  [27:0] nodes_features_proj_V_7_11_load;
input  [27:0] nodes_features_proj_V_7_12_load;
input  [27:0] nodes_features_proj_V_7_13_load;
input  [27:0] nodes_features_proj_V_7_14_load;
input  [27:0] nodes_features_proj_V_7_15_load;
input  [27:0] nodes_features_proj_V_8_0_load;
input  [27:0] nodes_features_proj_V_8_1_load;
input  [27:0] nodes_features_proj_V_8_2_load;
input  [27:0] nodes_features_proj_V_8_3_load;
input  [27:0] nodes_features_proj_V_8_4_load;
input  [27:0] nodes_features_proj_V_8_5_load;
input  [27:0] nodes_features_proj_V_8_6_load;
input  [27:0] nodes_features_proj_V_8_7_load;
input  [27:0] nodes_features_proj_V_8_8_load;
input  [27:0] nodes_features_proj_V_8_9_load;
input  [27:0] nodes_features_proj_V_8_10_load;
input  [27:0] nodes_features_proj_V_8_11_load;
input  [27:0] nodes_features_proj_V_8_12_load;
input  [27:0] nodes_features_proj_V_8_13_load;
input  [27:0] nodes_features_proj_V_8_14_load;
input  [27:0] nodes_features_proj_V_8_15_load;
input  [27:0] nodes_features_proj_V_9_0_load;
input  [27:0] nodes_features_proj_V_9_1_load;
input  [27:0] nodes_features_proj_V_9_2_load;
input  [27:0] nodes_features_proj_V_9_3_load;
input  [27:0] nodes_features_proj_V_9_4_load;
input  [27:0] nodes_features_proj_V_9_5_load;
input  [27:0] nodes_features_proj_V_9_6_load;
input  [27:0] nodes_features_proj_V_9_7_load;
input  [27:0] nodes_features_proj_V_9_8_load;
input  [27:0] nodes_features_proj_V_9_9_load;
input  [27:0] nodes_features_proj_V_9_10_load;
input  [27:0] nodes_features_proj_V_9_11_load;
input  [27:0] nodes_features_proj_V_9_12_load;
input  [27:0] nodes_features_proj_V_9_13_load;
input  [27:0] nodes_features_proj_V_9_14_load;
input  [27:0] nodes_features_proj_V_9_15_load;
input  [27:0] nodes_features_proj_V_10_0_load;
input  [27:0] nodes_features_proj_V_10_1_load;
input  [27:0] nodes_features_proj_V_10_2_load;
input  [27:0] nodes_features_proj_V_10_3_load;
input  [27:0] nodes_features_proj_V_10_4_load;
input  [27:0] nodes_features_proj_V_10_5_load;
input  [27:0] nodes_features_proj_V_10_6_load;
input  [27:0] nodes_features_proj_V_10_7_load;
input  [27:0] nodes_features_proj_V_10_8_load;
input  [27:0] nodes_features_proj_V_10_9_load;
input  [27:0] nodes_features_proj_V_10_10_load;
input  [27:0] nodes_features_proj_V_10_11_load;
input  [27:0] nodes_features_proj_V_10_12_load;
input  [27:0] nodes_features_proj_V_10_13_load;
input  [27:0] nodes_features_proj_V_10_14_load;
input  [27:0] nodes_features_proj_V_10_15_load;
input  [27:0] nodes_features_proj_V_11_0_load;
input  [27:0] nodes_features_proj_V_11_1_load;
input  [27:0] nodes_features_proj_V_11_2_load;
input  [27:0] nodes_features_proj_V_11_3_load;
input  [27:0] nodes_features_proj_V_11_4_load;
input  [27:0] nodes_features_proj_V_11_5_load;
input  [27:0] nodes_features_proj_V_11_6_load;
input  [27:0] nodes_features_proj_V_11_7_load;
input  [27:0] nodes_features_proj_V_11_8_load;
input  [27:0] nodes_features_proj_V_11_9_load;
input  [27:0] nodes_features_proj_V_11_10_load;
input  [27:0] nodes_features_proj_V_11_11_load;
input  [27:0] nodes_features_proj_V_11_12_load;
input  [27:0] nodes_features_proj_V_11_13_load;
input  [27:0] nodes_features_proj_V_11_14_load;
input  [27:0] nodes_features_proj_V_11_15_load;
input  [27:0] nodes_features_proj_V_12_0_load;
input  [27:0] nodes_features_proj_V_12_1_load;
input  [27:0] nodes_features_proj_V_12_2_load;
input  [27:0] nodes_features_proj_V_12_3_load;
input  [27:0] nodes_features_proj_V_12_4_load;
input  [27:0] nodes_features_proj_V_12_5_load;
input  [27:0] nodes_features_proj_V_12_6_load;
input  [27:0] nodes_features_proj_V_12_7_load;
input  [27:0] nodes_features_proj_V_12_8_load;
input  [27:0] nodes_features_proj_V_12_9_load;
input  [27:0] nodes_features_proj_V_12_10_load;
input  [27:0] nodes_features_proj_V_12_11_load;
input  [27:0] nodes_features_proj_V_12_12_load;
input  [27:0] nodes_features_proj_V_12_13_load;
input  [27:0] nodes_features_proj_V_12_14_load;
input  [27:0] nodes_features_proj_V_12_15_load;
input  [27:0] nodes_features_proj_V_13_0_load;
input  [27:0] nodes_features_proj_V_13_1_load;
input  [27:0] nodes_features_proj_V_13_2_load;
input  [27:0] nodes_features_proj_V_13_3_load;
input  [27:0] nodes_features_proj_V_13_4_load;
input  [27:0] nodes_features_proj_V_13_5_load;
input  [27:0] nodes_features_proj_V_13_6_load;
input  [27:0] nodes_features_proj_V_13_7_load;
input  [27:0] nodes_features_proj_V_13_8_load;
input  [27:0] nodes_features_proj_V_13_9_load;
input  [27:0] nodes_features_proj_V_13_10_load;
input  [27:0] nodes_features_proj_V_13_11_load;
input  [27:0] nodes_features_proj_V_13_12_load;
input  [27:0] nodes_features_proj_V_13_13_load;
input  [27:0] nodes_features_proj_V_13_14_load;
input  [27:0] nodes_features_proj_V_13_15_load;
input  [27:0] nodes_features_proj_V_14_0_load;
input  [27:0] nodes_features_proj_V_14_1_load;
input  [27:0] nodes_features_proj_V_14_2_load;
input  [27:0] nodes_features_proj_V_14_3_load;
input  [27:0] nodes_features_proj_V_14_4_load;
input  [27:0] nodes_features_proj_V_14_5_load;
input  [27:0] nodes_features_proj_V_14_6_load;
input  [27:0] nodes_features_proj_V_14_7_load;
input  [27:0] nodes_features_proj_V_14_8_load;
input  [27:0] nodes_features_proj_V_14_9_load;
input  [27:0] nodes_features_proj_V_14_10_load;
input  [27:0] nodes_features_proj_V_14_11_load;
input  [27:0] nodes_features_proj_V_14_12_load;
input  [27:0] nodes_features_proj_V_14_13_load;
input  [27:0] nodes_features_proj_V_14_14_load;
input  [27:0] nodes_features_proj_V_14_15_load;
input  [27:0] nodes_features_proj_V_15_0_load;
input  [27:0] nodes_features_proj_V_15_1_load;
input  [27:0] nodes_features_proj_V_15_2_load;
input  [27:0] nodes_features_proj_V_15_3_load;
input  [27:0] nodes_features_proj_V_15_4_load;
input  [27:0] nodes_features_proj_V_15_5_load;
input  [27:0] nodes_features_proj_V_15_6_load;
input  [27:0] nodes_features_proj_V_15_7_load;
input  [27:0] nodes_features_proj_V_15_8_load;
input  [27:0] nodes_features_proj_V_15_9_load;
input  [27:0] nodes_features_proj_V_15_10_load;
input  [27:0] nodes_features_proj_V_15_11_load;
input  [27:0] nodes_features_proj_V_15_12_load;
input  [27:0] nodes_features_proj_V_15_13_load;
input  [27:0] nodes_features_proj_V_15_14_load;
input  [27:0] nodes_features_proj_V_15_15_load;
input  [27:0] nodes_features_proj_V_16_0_load;
input  [27:0] nodes_features_proj_V_16_1_load;
input  [27:0] nodes_features_proj_V_16_2_load;
input  [27:0] nodes_features_proj_V_16_3_load;
input  [27:0] nodes_features_proj_V_16_4_load;
input  [27:0] nodes_features_proj_V_16_5_load;
input  [27:0] nodes_features_proj_V_16_6_load;
input  [27:0] nodes_features_proj_V_16_7_load;
input  [27:0] nodes_features_proj_V_16_8_load;
input  [27:0] nodes_features_proj_V_16_9_load;
input  [27:0] nodes_features_proj_V_16_10_load;
input  [27:0] nodes_features_proj_V_16_11_load;
input  [27:0] nodes_features_proj_V_16_12_load;
input  [27:0] nodes_features_proj_V_16_13_load;
input  [27:0] nodes_features_proj_V_16_14_load;
input  [27:0] nodes_features_proj_V_16_15_load;
input  [27:0] nodes_features_proj_V_17_0_load;
input  [27:0] nodes_features_proj_V_17_1_load;
input  [27:0] nodes_features_proj_V_17_2_load;
input  [27:0] nodes_features_proj_V_17_3_load;
input  [27:0] nodes_features_proj_V_17_4_load;
input  [27:0] nodes_features_proj_V_17_5_load;
input  [27:0] nodes_features_proj_V_17_6_load;
input  [27:0] nodes_features_proj_V_17_7_load;
input  [27:0] nodes_features_proj_V_17_8_load;
input  [27:0] nodes_features_proj_V_17_9_load;
input  [27:0] nodes_features_proj_V_17_10_load;
input  [27:0] nodes_features_proj_V_17_11_load;
input  [27:0] nodes_features_proj_V_17_12_load;
input  [27:0] nodes_features_proj_V_17_13_load;
input  [27:0] nodes_features_proj_V_17_14_load;
input  [27:0] nodes_features_proj_V_17_15_load;
input  [27:0] nodes_features_proj_V_18_0_load;
input  [27:0] nodes_features_proj_V_18_1_load;
input  [27:0] nodes_features_proj_V_18_2_load;
input  [27:0] nodes_features_proj_V_18_3_load;
input  [27:0] nodes_features_proj_V_18_4_load;
input  [27:0] nodes_features_proj_V_18_5_load;
input  [27:0] nodes_features_proj_V_18_6_load;
input  [27:0] nodes_features_proj_V_18_7_load;
input  [27:0] nodes_features_proj_V_18_8_load;
input  [27:0] nodes_features_proj_V_18_9_load;
input  [27:0] nodes_features_proj_V_18_10_load;
input  [27:0] nodes_features_proj_V_18_11_load;
input  [27:0] nodes_features_proj_V_18_12_load;
input  [27:0] nodes_features_proj_V_18_13_load;
input  [27:0] nodes_features_proj_V_18_14_load;
input  [27:0] nodes_features_proj_V_18_15_load;
output  [3:0] out_nodes_features_sum_V_address0;
output   out_nodes_features_sum_V_ce0;
output   out_nodes_features_sum_V_we0;
output  [27:0] out_nodes_features_sum_V_d0;
output  [3:0] out_nodes_features_sum_V_address1;
output   out_nodes_features_sum_V_ce1;
input  [27:0] out_nodes_features_sum_V_q1;
output  [15:0] all_attention_coefficients_V_address0;
output   all_attention_coefficients_V_ce0;
input  [27:0] all_attention_coefficients_V_q0;

reg ap_idle;
reg out_nodes_features_sum_V_ce0;
reg out_nodes_features_sum_V_we0;
reg out_nodes_features_sum_V_ce1;
reg all_attention_coefficients_V_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln192_fu_2635_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [27:0] phi_ln1171_reg_2573;
reg  signed [27:0] phi_ln1171_reg_2573_pp0_iter2_reg;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln192_reg_3534;
reg   [0:0] icmp_ln192_reg_3534_pp0_iter1_reg;
reg   [0:0] icmp_ln192_reg_3534_pp0_iter2_reg;
reg   [0:0] icmp_ln192_reg_3534_pp0_iter3_reg;
wire   [0:0] icmp_ln196_fu_2659_p2;
reg   [0:0] icmp_ln196_reg_3538;
reg   [0:0] icmp_ln196_reg_3538_pp0_iter1_reg;
reg   [0:0] icmp_ln196_reg_3538_pp0_iter2_reg;
reg   [0:0] icmp_ln196_reg_3538_pp0_iter3_reg;
wire   [0:0] cmp8_mid1_fu_2673_p2;
reg   [0:0] cmp8_mid1_reg_3543;
reg   [0:0] cmp8_mid1_reg_3543_pp0_iter1_reg;
reg   [0:0] cmp8_mid1_reg_3543_pp0_iter2_reg;
reg   [0:0] cmp8_mid1_reg_3543_pp0_iter3_reg;
wire   [0:0] cmp82841_fu_2679_p2;
reg   [0:0] cmp82841_reg_3548;
reg   [0:0] cmp82841_reg_3548_pp0_iter1_reg;
reg   [0:0] cmp82841_reg_3548_pp0_iter2_reg;
reg   [0:0] cmp82841_reg_3548_pp0_iter3_reg;
wire   [4:0] select_ln192_2_fu_2685_p3;
reg   [4:0] select_ln192_2_reg_3553;
reg   [3:0] out_nodes_features_sum_V_addr_reg_3558;
reg   [3:0] out_nodes_features_sum_V_addr_reg_3558_pp0_iter1_reg;
reg   [3:0] out_nodes_features_sum_V_addr_reg_3558_pp0_iter2_reg;
reg   [3:0] out_nodes_features_sum_V_addr_reg_3558_pp0_iter3_reg;
wire   [27:0] tmp_17_fu_2702_p18;
wire   [27:0] tmp_16_fu_2740_p18;
wire   [27:0] tmp_15_fu_2778_p18;
wire   [27:0] tmp_14_fu_2816_p18;
wire   [27:0] tmp_13_fu_2854_p18;
wire   [27:0] tmp_12_fu_2892_p18;
wire   [27:0] tmp_11_fu_2930_p18;
wire   [27:0] tmp_10_fu_2968_p18;
wire   [27:0] tmp_7_fu_3006_p18;
wire   [27:0] tmp_6_fu_3044_p18;
wire   [27:0] tmp_5_fu_3082_p18;
wire   [27:0] tmp_4_fu_3120_p18;
wire   [27:0] tmp_3_fu_3158_p18;
wire   [27:0] tmp_2_fu_3196_p18;
wire   [27:0] tmp_1_fu_3234_p18;
wire   [27:0] tmp_s_fu_3272_p18;
wire   [27:0] tmp_9_fu_3310_p18;
wire   [27:0] tmp_8_fu_3348_p18;
wire   [27:0] tmp_fu_3386_p18;
reg  signed [27:0] all_attention_coefficients_V_load_reg_3664;
wire   [45:0] r_V_fu_3465_p2;
reg   [45:0] r_V_reg_3669;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1171_reg_2573;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573;
wire   [63:0] zext_ln196_fu_2693_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln194_fu_3453_p1;
reg   [4:0] fout_1_fu_702;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_fout_1_load;
wire   [4:0] add_ln196_fu_3424_p2;
reg   [4:0] n2_fu_706;
reg   [4:0] ap_sig_allocacmp_n2_load;
reg   [8:0] indvar_flatten_fu_710;
reg   [8:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [8:0] add_ln192_2_fu_2641_p2;
wire   [4:0] add_ln192_fu_2653_p2;
wire   [4:0] select_ln192_fu_2665_p3;
wire   [3:0] trunc_ln1171_fu_2698_p1;
wire   [15:0] zext_ln192_fu_3445_p1;
wire   [15:0] add_ln192_1_fu_3448_p2;
wire   [0:0] select_ln192_1_fu_3471_p3;
wire   [27:0] lhs_fu_3476_p3;
wire   [45:0] lhs_2_fu_3484_p3;
wire   [45:0] ret_V_fu_3492_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_enable_operation_387;
reg    ap_enable_state4_pp0_iter3_stage0;
reg    ap_enable_operation_395;
reg    ap_enable_state5_pp0_iter4_stage0;
wire    ap_enable_operation_400;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_570;
reg    ap_condition_586;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
end

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1934(
    .din0(nodes_features_proj_V_17_0_load),
    .din1(nodes_features_proj_V_17_1_load),
    .din2(nodes_features_proj_V_17_2_load),
    .din3(nodes_features_proj_V_17_3_load),
    .din4(nodes_features_proj_V_17_4_load),
    .din5(nodes_features_proj_V_17_5_load),
    .din6(nodes_features_proj_V_17_6_load),
    .din7(nodes_features_proj_V_17_7_load),
    .din8(nodes_features_proj_V_17_8_load),
    .din9(nodes_features_proj_V_17_9_load),
    .din10(nodes_features_proj_V_17_10_load),
    .din11(nodes_features_proj_V_17_11_load),
    .din12(nodes_features_proj_V_17_12_load),
    .din13(nodes_features_proj_V_17_13_load),
    .din14(nodes_features_proj_V_17_14_load),
    .din15(nodes_features_proj_V_17_15_load),
    .din16(trunc_ln1171_fu_2698_p1),
    .dout(tmp_17_fu_2702_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1935(
    .din0(nodes_features_proj_V_16_0_load),
    .din1(nodes_features_proj_V_16_1_load),
    .din2(nodes_features_proj_V_16_2_load),
    .din3(nodes_features_proj_V_16_3_load),
    .din4(nodes_features_proj_V_16_4_load),
    .din5(nodes_features_proj_V_16_5_load),
    .din6(nodes_features_proj_V_16_6_load),
    .din7(nodes_features_proj_V_16_7_load),
    .din8(nodes_features_proj_V_16_8_load),
    .din9(nodes_features_proj_V_16_9_load),
    .din10(nodes_features_proj_V_16_10_load),
    .din11(nodes_features_proj_V_16_11_load),
    .din12(nodes_features_proj_V_16_12_load),
    .din13(nodes_features_proj_V_16_13_load),
    .din14(nodes_features_proj_V_16_14_load),
    .din15(nodes_features_proj_V_16_15_load),
    .din16(trunc_ln1171_fu_2698_p1),
    .dout(tmp_16_fu_2740_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1936(
    .din0(nodes_features_proj_V_15_0_load),
    .din1(nodes_features_proj_V_15_1_load),
    .din2(nodes_features_proj_V_15_2_load),
    .din3(nodes_features_proj_V_15_3_load),
    .din4(nodes_features_proj_V_15_4_load),
    .din5(nodes_features_proj_V_15_5_load),
    .din6(nodes_features_proj_V_15_6_load),
    .din7(nodes_features_proj_V_15_7_load),
    .din8(nodes_features_proj_V_15_8_load),
    .din9(nodes_features_proj_V_15_9_load),
    .din10(nodes_features_proj_V_15_10_load),
    .din11(nodes_features_proj_V_15_11_load),
    .din12(nodes_features_proj_V_15_12_load),
    .din13(nodes_features_proj_V_15_13_load),
    .din14(nodes_features_proj_V_15_14_load),
    .din15(nodes_features_proj_V_15_15_load),
    .din16(trunc_ln1171_fu_2698_p1),
    .dout(tmp_15_fu_2778_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1937(
    .din0(nodes_features_proj_V_14_0_load),
    .din1(nodes_features_proj_V_14_1_load),
    .din2(nodes_features_proj_V_14_2_load),
    .din3(nodes_features_proj_V_14_3_load),
    .din4(nodes_features_proj_V_14_4_load),
    .din5(nodes_features_proj_V_14_5_load),
    .din6(nodes_features_proj_V_14_6_load),
    .din7(nodes_features_proj_V_14_7_load),
    .din8(nodes_features_proj_V_14_8_load),
    .din9(nodes_features_proj_V_14_9_load),
    .din10(nodes_features_proj_V_14_10_load),
    .din11(nodes_features_proj_V_14_11_load),
    .din12(nodes_features_proj_V_14_12_load),
    .din13(nodes_features_proj_V_14_13_load),
    .din14(nodes_features_proj_V_14_14_load),
    .din15(nodes_features_proj_V_14_15_load),
    .din16(trunc_ln1171_fu_2698_p1),
    .dout(tmp_14_fu_2816_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1938(
    .din0(nodes_features_proj_V_13_0_load),
    .din1(nodes_features_proj_V_13_1_load),
    .din2(nodes_features_proj_V_13_2_load),
    .din3(nodes_features_proj_V_13_3_load),
    .din4(nodes_features_proj_V_13_4_load),
    .din5(nodes_features_proj_V_13_5_load),
    .din6(nodes_features_proj_V_13_6_load),
    .din7(nodes_features_proj_V_13_7_load),
    .din8(nodes_features_proj_V_13_8_load),
    .din9(nodes_features_proj_V_13_9_load),
    .din10(nodes_features_proj_V_13_10_load),
    .din11(nodes_features_proj_V_13_11_load),
    .din12(nodes_features_proj_V_13_12_load),
    .din13(nodes_features_proj_V_13_13_load),
    .din14(nodes_features_proj_V_13_14_load),
    .din15(nodes_features_proj_V_13_15_load),
    .din16(trunc_ln1171_fu_2698_p1),
    .dout(tmp_13_fu_2854_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1939(
    .din0(nodes_features_proj_V_12_0_load),
    .din1(nodes_features_proj_V_12_1_load),
    .din2(nodes_features_proj_V_12_2_load),
    .din3(nodes_features_proj_V_12_3_load),
    .din4(nodes_features_proj_V_12_4_load),
    .din5(nodes_features_proj_V_12_5_load),
    .din6(nodes_features_proj_V_12_6_load),
    .din7(nodes_features_proj_V_12_7_load),
    .din8(nodes_features_proj_V_12_8_load),
    .din9(nodes_features_proj_V_12_9_load),
    .din10(nodes_features_proj_V_12_10_load),
    .din11(nodes_features_proj_V_12_11_load),
    .din12(nodes_features_proj_V_12_12_load),
    .din13(nodes_features_proj_V_12_13_load),
    .din14(nodes_features_proj_V_12_14_load),
    .din15(nodes_features_proj_V_12_15_load),
    .din16(trunc_ln1171_fu_2698_p1),
    .dout(tmp_12_fu_2892_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1940(
    .din0(nodes_features_proj_V_11_0_load),
    .din1(nodes_features_proj_V_11_1_load),
    .din2(nodes_features_proj_V_11_2_load),
    .din3(nodes_features_proj_V_11_3_load),
    .din4(nodes_features_proj_V_11_4_load),
    .din5(nodes_features_proj_V_11_5_load),
    .din6(nodes_features_proj_V_11_6_load),
    .din7(nodes_features_proj_V_11_7_load),
    .din8(nodes_features_proj_V_11_8_load),
    .din9(nodes_features_proj_V_11_9_load),
    .din10(nodes_features_proj_V_11_10_load),
    .din11(nodes_features_proj_V_11_11_load),
    .din12(nodes_features_proj_V_11_12_load),
    .din13(nodes_features_proj_V_11_13_load),
    .din14(nodes_features_proj_V_11_14_load),
    .din15(nodes_features_proj_V_11_15_load),
    .din16(trunc_ln1171_fu_2698_p1),
    .dout(tmp_11_fu_2930_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1941(
    .din0(nodes_features_proj_V_10_0_load),
    .din1(nodes_features_proj_V_10_1_load),
    .din2(nodes_features_proj_V_10_2_load),
    .din3(nodes_features_proj_V_10_3_load),
    .din4(nodes_features_proj_V_10_4_load),
    .din5(nodes_features_proj_V_10_5_load),
    .din6(nodes_features_proj_V_10_6_load),
    .din7(nodes_features_proj_V_10_7_load),
    .din8(nodes_features_proj_V_10_8_load),
    .din9(nodes_features_proj_V_10_9_load),
    .din10(nodes_features_proj_V_10_10_load),
    .din11(nodes_features_proj_V_10_11_load),
    .din12(nodes_features_proj_V_10_12_load),
    .din13(nodes_features_proj_V_10_13_load),
    .din14(nodes_features_proj_V_10_14_load),
    .din15(nodes_features_proj_V_10_15_load),
    .din16(trunc_ln1171_fu_2698_p1),
    .dout(tmp_10_fu_2968_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1942(
    .din0(nodes_features_proj_V_9_0_load),
    .din1(nodes_features_proj_V_9_1_load),
    .din2(nodes_features_proj_V_9_2_load),
    .din3(nodes_features_proj_V_9_3_load),
    .din4(nodes_features_proj_V_9_4_load),
    .din5(nodes_features_proj_V_9_5_load),
    .din6(nodes_features_proj_V_9_6_load),
    .din7(nodes_features_proj_V_9_7_load),
    .din8(nodes_features_proj_V_9_8_load),
    .din9(nodes_features_proj_V_9_9_load),
    .din10(nodes_features_proj_V_9_10_load),
    .din11(nodes_features_proj_V_9_11_load),
    .din12(nodes_features_proj_V_9_12_load),
    .din13(nodes_features_proj_V_9_13_load),
    .din14(nodes_features_proj_V_9_14_load),
    .din15(nodes_features_proj_V_9_15_load),
    .din16(trunc_ln1171_fu_2698_p1),
    .dout(tmp_7_fu_3006_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1943(
    .din0(nodes_features_proj_V_8_0_load),
    .din1(nodes_features_proj_V_8_1_load),
    .din2(nodes_features_proj_V_8_2_load),
    .din3(nodes_features_proj_V_8_3_load),
    .din4(nodes_features_proj_V_8_4_load),
    .din5(nodes_features_proj_V_8_5_load),
    .din6(nodes_features_proj_V_8_6_load),
    .din7(nodes_features_proj_V_8_7_load),
    .din8(nodes_features_proj_V_8_8_load),
    .din9(nodes_features_proj_V_8_9_load),
    .din10(nodes_features_proj_V_8_10_load),
    .din11(nodes_features_proj_V_8_11_load),
    .din12(nodes_features_proj_V_8_12_load),
    .din13(nodes_features_proj_V_8_13_load),
    .din14(nodes_features_proj_V_8_14_load),
    .din15(nodes_features_proj_V_8_15_load),
    .din16(trunc_ln1171_fu_2698_p1),
    .dout(tmp_6_fu_3044_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1944(
    .din0(nodes_features_proj_V_7_0_load),
    .din1(nodes_features_proj_V_7_1_load),
    .din2(nodes_features_proj_V_7_2_load),
    .din3(nodes_features_proj_V_7_3_load),
    .din4(nodes_features_proj_V_7_4_load),
    .din5(nodes_features_proj_V_7_5_load),
    .din6(nodes_features_proj_V_7_6_load),
    .din7(nodes_features_proj_V_7_7_load),
    .din8(nodes_features_proj_V_7_8_load),
    .din9(nodes_features_proj_V_7_9_load),
    .din10(nodes_features_proj_V_7_10_load),
    .din11(nodes_features_proj_V_7_11_load),
    .din12(nodes_features_proj_V_7_12_load),
    .din13(nodes_features_proj_V_7_13_load),
    .din14(nodes_features_proj_V_7_14_load),
    .din15(nodes_features_proj_V_7_15_load),
    .din16(trunc_ln1171_fu_2698_p1),
    .dout(tmp_5_fu_3082_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1945(
    .din0(nodes_features_proj_V_6_0_load),
    .din1(nodes_features_proj_V_6_1_load),
    .din2(nodes_features_proj_V_6_2_load),
    .din3(nodes_features_proj_V_6_3_load),
    .din4(nodes_features_proj_V_6_4_load),
    .din5(nodes_features_proj_V_6_5_load),
    .din6(nodes_features_proj_V_6_6_load),
    .din7(nodes_features_proj_V_6_7_load),
    .din8(nodes_features_proj_V_6_8_load),
    .din9(nodes_features_proj_V_6_9_load),
    .din10(nodes_features_proj_V_6_10_load),
    .din11(nodes_features_proj_V_6_11_load),
    .din12(nodes_features_proj_V_6_12_load),
    .din13(nodes_features_proj_V_6_13_load),
    .din14(nodes_features_proj_V_6_14_load),
    .din15(nodes_features_proj_V_6_15_load),
    .din16(trunc_ln1171_fu_2698_p1),
    .dout(tmp_4_fu_3120_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1946(
    .din0(nodes_features_proj_V_5_0_load),
    .din1(nodes_features_proj_V_5_1_load),
    .din2(nodes_features_proj_V_5_2_load),
    .din3(nodes_features_proj_V_5_3_load),
    .din4(nodes_features_proj_V_5_4_load),
    .din5(nodes_features_proj_V_5_5_load),
    .din6(nodes_features_proj_V_5_6_load),
    .din7(nodes_features_proj_V_5_7_load),
    .din8(nodes_features_proj_V_5_8_load),
    .din9(nodes_features_proj_V_5_9_load),
    .din10(nodes_features_proj_V_5_10_load),
    .din11(nodes_features_proj_V_5_11_load),
    .din12(nodes_features_proj_V_5_12_load),
    .din13(nodes_features_proj_V_5_13_load),
    .din14(nodes_features_proj_V_5_14_load),
    .din15(nodes_features_proj_V_5_15_load),
    .din16(trunc_ln1171_fu_2698_p1),
    .dout(tmp_3_fu_3158_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1947(
    .din0(nodes_features_proj_V_4_0_load),
    .din1(nodes_features_proj_V_4_1_load),
    .din2(nodes_features_proj_V_4_2_load),
    .din3(nodes_features_proj_V_4_3_load),
    .din4(nodes_features_proj_V_4_4_load),
    .din5(nodes_features_proj_V_4_5_load),
    .din6(nodes_features_proj_V_4_6_load),
    .din7(nodes_features_proj_V_4_7_load),
    .din8(nodes_features_proj_V_4_8_load),
    .din9(nodes_features_proj_V_4_9_load),
    .din10(nodes_features_proj_V_4_10_load),
    .din11(nodes_features_proj_V_4_11_load),
    .din12(nodes_features_proj_V_4_12_load),
    .din13(nodes_features_proj_V_4_13_load),
    .din14(nodes_features_proj_V_4_14_load),
    .din15(nodes_features_proj_V_4_15_load),
    .din16(trunc_ln1171_fu_2698_p1),
    .dout(tmp_2_fu_3196_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1948(
    .din0(nodes_features_proj_V_3_0_load),
    .din1(nodes_features_proj_V_3_1_load),
    .din2(nodes_features_proj_V_3_2_load),
    .din3(nodes_features_proj_V_3_3_load),
    .din4(nodes_features_proj_V_3_4_load),
    .din5(nodes_features_proj_V_3_5_load),
    .din6(nodes_features_proj_V_3_6_load),
    .din7(nodes_features_proj_V_3_7_load),
    .din8(nodes_features_proj_V_3_8_load),
    .din9(nodes_features_proj_V_3_9_load),
    .din10(nodes_features_proj_V_3_10_load),
    .din11(nodes_features_proj_V_3_11_load),
    .din12(nodes_features_proj_V_3_12_load),
    .din13(nodes_features_proj_V_3_13_load),
    .din14(nodes_features_proj_V_3_14_load),
    .din15(nodes_features_proj_V_3_15_load),
    .din16(trunc_ln1171_fu_2698_p1),
    .dout(tmp_1_fu_3234_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1949(
    .din0(nodes_features_proj_V_2_0_load),
    .din1(nodes_features_proj_V_2_1_load),
    .din2(nodes_features_proj_V_2_2_load),
    .din3(nodes_features_proj_V_2_3_load),
    .din4(nodes_features_proj_V_2_4_load),
    .din5(nodes_features_proj_V_2_5_load),
    .din6(nodes_features_proj_V_2_6_load),
    .din7(nodes_features_proj_V_2_7_load),
    .din8(nodes_features_proj_V_2_8_load),
    .din9(nodes_features_proj_V_2_9_load),
    .din10(nodes_features_proj_V_2_10_load),
    .din11(nodes_features_proj_V_2_11_load),
    .din12(nodes_features_proj_V_2_12_load),
    .din13(nodes_features_proj_V_2_13_load),
    .din14(nodes_features_proj_V_2_14_load),
    .din15(nodes_features_proj_V_2_15_load),
    .din16(trunc_ln1171_fu_2698_p1),
    .dout(tmp_s_fu_3272_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1950(
    .din0(nodes_features_proj_V_1_0_load),
    .din1(nodes_features_proj_V_1_1_load),
    .din2(nodes_features_proj_V_1_2_load),
    .din3(nodes_features_proj_V_1_3_load),
    .din4(nodes_features_proj_V_1_4_load),
    .din5(nodes_features_proj_V_1_5_load),
    .din6(nodes_features_proj_V_1_6_load),
    .din7(nodes_features_proj_V_1_7_load),
    .din8(nodes_features_proj_V_1_8_load),
    .din9(nodes_features_proj_V_1_9_load),
    .din10(nodes_features_proj_V_1_10_load),
    .din11(nodes_features_proj_V_1_11_load),
    .din12(nodes_features_proj_V_1_12_load),
    .din13(nodes_features_proj_V_1_13_load),
    .din14(nodes_features_proj_V_1_14_load),
    .din15(nodes_features_proj_V_1_15_load),
    .din16(trunc_ln1171_fu_2698_p1),
    .dout(tmp_9_fu_3310_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1951(
    .din0(nodes_features_proj_V_0_0_load),
    .din1(nodes_features_proj_V_0_1_load),
    .din2(nodes_features_proj_V_0_2_load),
    .din3(nodes_features_proj_V_0_3_load),
    .din4(nodes_features_proj_V_0_4_load),
    .din5(nodes_features_proj_V_0_5_load),
    .din6(nodes_features_proj_V_0_6_load),
    .din7(nodes_features_proj_V_0_7_load),
    .din8(nodes_features_proj_V_0_8_load),
    .din9(nodes_features_proj_V_0_9_load),
    .din10(nodes_features_proj_V_0_10_load),
    .din11(nodes_features_proj_V_0_11_load),
    .din12(nodes_features_proj_V_0_12_load),
    .din13(nodes_features_proj_V_0_13_load),
    .din14(nodes_features_proj_V_0_14_load),
    .din15(nodes_features_proj_V_0_15_load),
    .din16(trunc_ln1171_fu_2698_p1),
    .dout(tmp_8_fu_3348_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1952(
    .din0(nodes_features_proj_V_18_0_load),
    .din1(nodes_features_proj_V_18_1_load),
    .din2(nodes_features_proj_V_18_2_load),
    .din3(nodes_features_proj_V_18_3_load),
    .din4(nodes_features_proj_V_18_4_load),
    .din5(nodes_features_proj_V_18_5_load),
    .din6(nodes_features_proj_V_18_6_load),
    .din7(nodes_features_proj_V_18_7_load),
    .din8(nodes_features_proj_V_18_8_load),
    .din9(nodes_features_proj_V_18_9_load),
    .din10(nodes_features_proj_V_18_10_load),
    .din11(nodes_features_proj_V_18_11_load),
    .din12(nodes_features_proj_V_18_12_load),
    .din13(nodes_features_proj_V_18_13_load),
    .din14(nodes_features_proj_V_18_14_load),
    .din15(nodes_features_proj_V_18_15_load),
    .din16(trunc_ln1171_fu_2698_p1),
    .dout(tmp_fu_3386_p18)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U1953(
    .din0(phi_ln1171_reg_2573_pp0_iter2_reg),
    .din1(all_attention_coefficients_V_load_reg_3664),
    .dout(r_V_fu_3465_p2)
);

GAT_compute_one_graph_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_586)) begin
        if ((1'b1 == ap_condition_570)) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_fu_3386_p18;
        end else if (((icmp_ln192_fu_2635_p2 == 1'd0) & (select_ln192_2_fu_2685_p3 == 5'd17))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_17_fu_2702_p18;
        end else if (((icmp_ln192_fu_2635_p2 == 1'd0) & (select_ln192_2_fu_2685_p3 == 5'd16))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_16_fu_2740_p18;
        end else if (((icmp_ln192_fu_2635_p2 == 1'd0) & (select_ln192_2_fu_2685_p3 == 5'd15))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_15_fu_2778_p18;
        end else if (((icmp_ln192_fu_2635_p2 == 1'd0) & (select_ln192_2_fu_2685_p3 == 5'd14))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_14_fu_2816_p18;
        end else if (((icmp_ln192_fu_2635_p2 == 1'd0) & (select_ln192_2_fu_2685_p3 == 5'd13))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_13_fu_2854_p18;
        end else if (((icmp_ln192_fu_2635_p2 == 1'd0) & (select_ln192_2_fu_2685_p3 == 5'd12))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_12_fu_2892_p18;
        end else if (((icmp_ln192_fu_2635_p2 == 1'd0) & (select_ln192_2_fu_2685_p3 == 5'd11))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_11_fu_2930_p18;
        end else if (((icmp_ln192_fu_2635_p2 == 1'd0) & (select_ln192_2_fu_2685_p3 == 5'd10))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_10_fu_2968_p18;
        end else if (((icmp_ln192_fu_2635_p2 == 1'd0) & (select_ln192_2_fu_2685_p3 == 5'd9))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_7_fu_3006_p18;
        end else if (((icmp_ln192_fu_2635_p2 == 1'd0) & (select_ln192_2_fu_2685_p3 == 5'd8))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_6_fu_3044_p18;
        end else if (((icmp_ln192_fu_2635_p2 == 1'd0) & (select_ln192_2_fu_2685_p3 == 5'd7))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_5_fu_3082_p18;
        end else if (((icmp_ln192_fu_2635_p2 == 1'd0) & (select_ln192_2_fu_2685_p3 == 5'd6))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_4_fu_3120_p18;
        end else if (((icmp_ln192_fu_2635_p2 == 1'd0) & (select_ln192_2_fu_2685_p3 == 5'd5))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_3_fu_3158_p18;
        end else if (((icmp_ln192_fu_2635_p2 == 1'd0) & (select_ln192_2_fu_2685_p3 == 5'd4))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_2_fu_3196_p18;
        end else if (((icmp_ln192_fu_2635_p2 == 1'd0) & (select_ln192_2_fu_2685_p3 == 5'd3))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_1_fu_3234_p18;
        end else if (((icmp_ln192_fu_2635_p2 == 1'd0) & (select_ln192_2_fu_2685_p3 == 5'd2))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_s_fu_3272_p18;
        end else if (((icmp_ln192_fu_2635_p2 == 1'd0) & (select_ln192_2_fu_2685_p3 == 5'd1))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_9_fu_3310_p18;
        end else if (((icmp_ln192_fu_2635_p2 == 1'd0) & (select_ln192_2_fu_2685_p3 == 5'd0))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_8_fu_3348_p18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= ap_phi_reg_pp0_iter0_phi_ln1171_reg_2573;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln192_fu_2635_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            fout_1_fu_702 <= add_ln196_fu_3424_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            fout_1_fu_702 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln192_fu_2635_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_710 <= add_ln192_2_fu_2641_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_710 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln192_fu_2635_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n2_fu_706 <= select_ln192_2_fu_2685_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            n2_fu_706 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln192_reg_3534_pp0_iter1_reg == 1'd0))) begin
        all_attention_coefficients_V_load_reg_3664 <= all_attention_coefficients_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp82841_reg_3548_pp0_iter1_reg <= cmp82841_reg_3548;
        cmp8_mid1_reg_3543_pp0_iter1_reg <= cmp8_mid1_reg_3543;
        icmp_ln192_reg_3534 <= icmp_ln192_fu_2635_p2;
        icmp_ln192_reg_3534_pp0_iter1_reg <= icmp_ln192_reg_3534;
        icmp_ln196_reg_3538_pp0_iter1_reg <= icmp_ln196_reg_3538;
        out_nodes_features_sum_V_addr_reg_3558_pp0_iter1_reg <= out_nodes_features_sum_V_addr_reg_3558;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        cmp82841_reg_3548_pp0_iter2_reg <= cmp82841_reg_3548_pp0_iter1_reg;
        cmp82841_reg_3548_pp0_iter3_reg <= cmp82841_reg_3548_pp0_iter2_reg;
        cmp8_mid1_reg_3543_pp0_iter2_reg <= cmp8_mid1_reg_3543_pp0_iter1_reg;
        cmp8_mid1_reg_3543_pp0_iter3_reg <= cmp8_mid1_reg_3543_pp0_iter2_reg;
        icmp_ln192_reg_3534_pp0_iter2_reg <= icmp_ln192_reg_3534_pp0_iter1_reg;
        icmp_ln192_reg_3534_pp0_iter3_reg <= icmp_ln192_reg_3534_pp0_iter2_reg;
        icmp_ln196_reg_3538_pp0_iter2_reg <= icmp_ln196_reg_3538_pp0_iter1_reg;
        icmp_ln196_reg_3538_pp0_iter3_reg <= icmp_ln196_reg_3538_pp0_iter2_reg;
        out_nodes_features_sum_V_addr_reg_3558_pp0_iter2_reg <= out_nodes_features_sum_V_addr_reg_3558_pp0_iter1_reg;
        out_nodes_features_sum_V_addr_reg_3558_pp0_iter3_reg <= out_nodes_features_sum_V_addr_reg_3558_pp0_iter2_reg;
        phi_ln1171_reg_2573_pp0_iter2_reg <= phi_ln1171_reg_2573;
        r_V_reg_3669 <= r_V_fu_3465_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln192_fu_2635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp82841_reg_3548 <= cmp82841_fu_2679_p2;
        cmp8_mid1_reg_3543 <= cmp8_mid1_fu_2673_p2;
        icmp_ln196_reg_3538 <= icmp_ln196_fu_2659_p2;
        out_nodes_features_sum_V_addr_reg_3558 <= zext_ln196_fu_2693_p1;
        select_ln192_2_reg_3553 <= select_ln192_2_fu_2685_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_ln1171_reg_2573 <= ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_V_ce0 = 1'b1;
    end else begin
        all_attention_coefficients_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln192_fu_2635_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_fout_1_load = 5'd0;
    end else begin
        ap_sig_allocacmp_fout_1_load = fout_1_fu_702;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_710;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n2_load = 5'd0;
    end else begin
        ap_sig_allocacmp_n2_load = n2_fu_706;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_ce0 = 1'b1;
    end else begin
        out_nodes_features_sum_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_nodes_features_sum_V_ce1 = 1'b1;
    end else begin
        out_nodes_features_sum_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_nodes_features_sum_V_we0 = 1'b1;
    end else begin
        out_nodes_features_sum_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln192_1_fu_3448_p2 = (mul_ln194_1 + zext_ln192_fu_3445_p1);

assign add_ln192_2_fu_2641_p2 = (ap_sig_allocacmp_indvar_flatten_load + 9'd1);

assign add_ln192_fu_2653_p2 = (ap_sig_allocacmp_n2_load + 5'd1);

assign add_ln196_fu_3424_p2 = (select_ln192_fu_2665_p3 + 5'd1);

assign all_attention_coefficients_V_address0 = zext_ln194_fu_3453_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_570 = (~(select_ln192_2_fu_2685_p3 == 5'd0) & ~(select_ln192_2_fu_2685_p3 == 5'd1) & ~(select_ln192_2_fu_2685_p3 == 5'd2) & ~(select_ln192_2_fu_2685_p3 == 5'd3) & ~(select_ln192_2_fu_2685_p3 == 5'd4) & ~(select_ln192_2_fu_2685_p3 == 5'd5) & ~(select_ln192_2_fu_2685_p3 == 5'd6) & ~(select_ln192_2_fu_2685_p3 == 5'd7) & ~(select_ln192_2_fu_2685_p3 == 5'd8) & ~(select_ln192_2_fu_2685_p3 == 5'd9) & ~(select_ln192_2_fu_2685_p3 == 5'd10) & ~(select_ln192_2_fu_2685_p3 == 5'd11) & ~(select_ln192_2_fu_2685_p3 == 5'd12) & ~(select_ln192_2_fu_2685_p3 == 5'd13) & ~(select_ln192_2_fu_2685_p3 == 5'd14) & ~(select_ln192_2_fu_2685_p3 == 5'd15) & ~(select_ln192_2_fu_2685_p3 == 5'd16) & ~(select_ln192_2_fu_2685_p3 == 5'd17) & (icmp_ln192_fu_2635_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_586 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_operation_387 = (icmp_ln192_reg_3534_pp0_iter2_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_395 = (icmp_ln192_reg_3534_pp0_iter3_reg == 1'd0);
end

assign ap_enable_operation_400 = (1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state5_pp0_iter4_stage0 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_phi_ln1171_reg_2573 = 'bx;

assign cmp82841_fu_2679_p2 = ((ap_sig_allocacmp_n2_load == 5'd0) ? 1'b1 : 1'b0);

assign cmp8_mid1_fu_2673_p2 = ((add_ln192_fu_2653_p2 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln192_fu_2635_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 9'd304) ? 1'b1 : 1'b0);

assign icmp_ln196_fu_2659_p2 = ((ap_sig_allocacmp_fout_1_load == 5'd16) ? 1'b1 : 1'b0);

assign lhs_2_fu_3484_p3 = {{lhs_fu_3476_p3}, {18'd0}};

assign lhs_fu_3476_p3 = ((select_ln192_1_fu_3471_p3[0:0] == 1'b1) ? 28'd0 : out_nodes_features_sum_V_q1);

assign out_nodes_features_sum_V_address0 = out_nodes_features_sum_V_addr_reg_3558_pp0_iter3_reg;

assign out_nodes_features_sum_V_address1 = out_nodes_features_sum_V_addr_reg_3558_pp0_iter2_reg;

assign out_nodes_features_sum_V_d0 = {{ret_V_fu_3492_p2[45:18]}};

assign ret_V_fu_3492_p2 = (lhs_2_fu_3484_p3 + r_V_reg_3669);

assign select_ln192_1_fu_3471_p3 = ((icmp_ln196_reg_3538_pp0_iter3_reg[0:0] == 1'b1) ? cmp8_mid1_reg_3543_pp0_iter3_reg : cmp82841_reg_3548_pp0_iter3_reg);

assign select_ln192_2_fu_2685_p3 = ((icmp_ln196_fu_2659_p2[0:0] == 1'b1) ? add_ln192_fu_2653_p2 : ap_sig_allocacmp_n2_load);

assign select_ln192_fu_2665_p3 = ((icmp_ln196_fu_2659_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_fout_1_load);

assign trunc_ln1171_fu_2698_p1 = select_ln192_fu_2665_p3[3:0];

assign zext_ln192_fu_3445_p1 = select_ln192_2_reg_3553;

assign zext_ln194_fu_3453_p1 = add_ln192_1_fu_3448_p2;

assign zext_ln196_fu_2693_p1 = select_ln192_fu_2665_p3;

endmodule //GAT_compute_one_graph_compute_out_nodes_features_Pipeline_VITIS_LOOP_192_3_VITIS_LOOP_196_4
