MIG: 11:06:04 : xml_input_file: mig_b.prj
MIG: 11:06:04 : Absolute path of xml_input_file: /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 11:06:04 : xml_input_file: mig_b.prj
MIG: 11:06:04 : Absolute path of xml_input_file: /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 11:06:09 : Running synthesis.xit
MIG: 11:06:09 : ################# RUNNING MIG BATCH ###################
MIG: 11:06:09 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 11:06:09 : synp_flow:  -- synthesis_mode: Other
MIG: 11:06:09 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 11:06:09 : vivado_mode: xpg_bd
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 1
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 : isPortInterface: 0
MIG: 11:06:09 :  locked false  
MIG: 11:06:09 : HDL Language: Verilog
MIG: 11:06:09 : compInfo: false
MIG: 11:06:09 : Vivado Options xc7a100t csg324 -1
MIG: 11:06:09 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:06:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:06:09 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:06:09 : I am in catch area
MIG: 11:06:09 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 11:06:19 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 11:06:19 : Component_Name: lab1_template_mig_7series_0_0
MIG: 11:06:19 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 11:06:19 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 11:06:19 : Moving lab1_template_mig_7series_0_0 ...
MIG: 11:06:20 : Running vlog_synth_rpr.xit
MIG: 11:06:20 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 11:06:20 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:06:20 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 11:06:20 : ################# RUNNING MIG BATCH ###################
MIG: 11:06:21 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 11:06:21 : synp_flow:  -- synthesis_mode: Other
MIG: 11:06:21 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 11:06:21 : vivado_mode: xpg_bd
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 1
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 : isPortInterface: 0
MIG: 11:06:21 :  locked false  
MIG: 11:06:21 : HDL Language: Verilog
MIG: 11:06:21 : compInfo: false
MIG: 11:06:21 : Vivado Options xc7a100t csg324 -1
MIG: 11:06:21 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:06:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:06:21 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:06:21 : I am in catch area
MIG: 11:06:21 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 11:06:29 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 11:06:29 : Component_Name: lab1_template_mig_7series_0_0
MIG: 11:06:29 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 11:06:29 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 11:06:29 : Moving lab1_template_mig_7series_0_0 ...
MIG: 11:06:29 : Running simulation.xit
MIG: 11:06:29 : ################# RUNNING MIG BATCH ###################
MIG: 11:06:29 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 11:06:29 : synp_flow:  -- synthesis_mode: Other
MIG: 11:06:29 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 11:06:29 : vivado_mode: xpg_bd
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 1
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 : isPortInterface: 0
MIG: 11:06:29 :  locked false  
MIG: 11:06:29 : HDL Language: Verilog
MIG: 11:06:29 : compInfo: false
MIG: 11:06:29 : Vivado Options xc7a100t csg324 -1
MIG: 11:06:29 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:06:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:06:29 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:06:29 : I am in catch area
MIG: 11:06:29 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 11:06:37 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 11:06:37 : Component_Name: lab1_template_mig_7series_0_0
MIG: 11:06:37 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 11:06:37 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 11:06:37 : Moving lab1_template_mig_7series_0_0 ...
MIG: 11:06:37 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:06:37 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 11:06:37 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:06:37 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 11:06:37 : ################# RUNNING MIG BATCH ###################
MIG: 11:06:37 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 11:06:37 : synp_flow:  -- synthesis_mode: Other
MIG: 11:06:37 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 11:06:37 : vivado_mode: xpg_bd
MIG: 11:06:37 : isPortInterface: 0
MIG: 11:06:37 : isPortInterface: 0
MIG: 11:06:37 : isPortInterface: 0
MIG: 11:06:37 : isPortInterface: 0
MIG: 11:06:37 : isPortInterface: 0
MIG: 11:06:37 : isPortInterface: 0
MIG: 11:06:37 : isPortInterface: 0
MIG: 11:06:37 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 1
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 : isPortInterface: 0
MIG: 11:06:38 :  locked false  
MIG: 11:06:38 : HDL Language: Verilog
MIG: 11:06:38 : compInfo: false
MIG: 11:06:38 : Vivado Options xc7a100t csg324 -1
MIG: 11:06:38 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:06:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:06:38 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:06:38 : I am in catch area
MIG: 11:06:38 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 11:06:47 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 11:06:47 : Component_Name: lab1_template_mig_7series_0_0
MIG: 11:06:47 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 11:06:47 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 11:06:47 : Moving lab1_template_mig_7series_0_0 ...
MIG: 11:06:48 : Running implementation.xit
MIG: 11:06:48 : IGN:     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> <==>     <ModuleName>lab1_template_mig_7series_0_0</ModuleName> 
MIG: 11:06:48 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:06:48 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 11:06:48 : ################# RUNNING MIG BATCH ###################
MIG: 11:06:48 : Writing IN file for 'lab1_template_mig_7series_0_0'...compDirPath: /ece/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0
MIG: 11:06:48 : synp_flow:  -- synthesis_mode: Other
MIG: 11:06:48 : outputDirectory: /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/_tmp/
MIG: 11:06:48 : vivado_mode: xpg_bd
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 1
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 :  locked false  
MIG: 11:06:48 : HDL Language: Verilog
MIG: 11:06:48 : compInfo: false
MIG: 11:06:48 : Vivado Options xc7a100t csg324 -1
MIG: 11:06:48 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:06:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:06:48 : xilinx_path: /ece/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:06:48 : I am in catch area
MIG: 11:06:48 : Running /ece/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.in -cg_exc_out /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/xil_txt.out ... 
MIG: 11:06:56 : XML_INPUT_FILE: /fs/student/mgdaily/Documents/ECE153/Lab_1B/Lab_1B.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/mig_b.prj
MIG: 11:06:56 : Component_Name: lab1_template_mig_7series_0_0
MIG: 11:06:56 : Moving lab1_template_mig_7series_0_0.veo ...
MIG: 11:06:56 : Moving lab1_template_mig_7series_0_0_xmdf.tcl ...
MIG: 11:06:56 : Moving lab1_template_mig_7series_0_0 ...
