<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail_because: 
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v</a>
defines: 
time_elapsed: 0.840s
ram usage: 40116 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpp_vahwpj/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:1</a>: No timescale set for &#34;dff0_test&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:11</a>: No timescale set for &#34;dff1_test&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:22</a>: No timescale set for &#34;dff0a_test&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:33</a>: No timescale set for &#34;dff1a_test&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:44</a>: No timescale set for &#34;dff_test_997&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:1</a>: Compile module &#34;work@dff0_test&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:22</a>: Compile module &#34;work@dff0a_test&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:11</a>: Compile module &#34;work@dff1_test&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:33</a>: Compile module &#34;work@dff1a_test&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:44</a>: Compile module &#34;work@dff_test_997&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:1</a>: Implicit port type (wire) for &#34;n1_inv&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:22</a>: Implicit port type (wire) for &#34;n1_inv&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:11</a>: Implicit port type (wire) for &#34;n1_inv&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:33</a>: Implicit port type (wire) for &#34;n1_inv&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:1</a>: Top level module &#34;work@dff0_test&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:11</a>: Top level module &#34;work@dff1_test&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:22</a>: Top level module &#34;work@dff0a_test&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:33</a>: Top level module &#34;work@dff1a_test&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:44</a>: Top level module &#34;work@dff_test_997&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 5.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 4.

Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 14
+ cat /tmpfs/tmp/tmpp_vahwpj/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_dff0_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpp_vahwpj/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpp_vahwpj/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@dff0_test)
 |vpiName:work@dff0_test
 |uhdmallPackages:
 \_package: builtin, parent:work@dff0_test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@dff0_test, file:<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v</a>, line:1, parent:work@dff0_test
   |vpiDefName:work@dff0_test
   |vpiFullName:work@dff0_test
   |vpiProcess:
   \_always: , line:6
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:6
       |vpiCondition:
       \_operation: , line:6
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:6
           |vpiName:clk
           |vpiFullName:work@dff0_test.clk
       |vpiStmt:
       \_assignment: , line:7
         |vpiLhs:
         \_ref_obj: (n1), line:7
           |vpiName:n1
           |vpiFullName:work@dff0_test.n1
         |vpiRhs:
         \_ref_obj: (n1_inv), line:7
           |vpiName:n1_inv
           |vpiFullName:work@dff0_test.n1_inv
   |vpiPort:
   \_port: (n1), line:1
     |vpiName:n1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (n1), line:4
         |vpiName:n1
         |vpiFullName:work@dff0_test.n1
         |vpiNetType:48
   |vpiPort:
   \_port: (n1_inv), line:1
     |vpiName:n1_inv
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (n1_inv), line:1
         |vpiName:n1_inv
         |vpiFullName:work@dff0_test.n1_inv
   |vpiPort:
   \_port: (clk), line:1
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:1
         |vpiName:clk
         |vpiFullName:work@dff0_test.clk
   |vpiContAssign:
   \_cont_assign: , line:8
     |vpiRhs:
     \_operation: , line:8
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (n1), line:8
         |vpiName:n1
         |vpiFullName:work@dff0_test.n1
     |vpiLhs:
     \_ref_obj: (n1_inv), line:8
       |vpiName:n1_inv
       |vpiFullName:work@dff0_test.n1_inv
   |vpiNet:
   \_logic_net: (n1), line:4
   |vpiNet:
   \_logic_net: (n1_inv), line:1
   |vpiNet:
   \_logic_net: (clk), line:1
 |uhdmallModules:
 \_module: work@dff0a_test, file:<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v</a>, line:22, parent:work@dff0_test
   |vpiDefName:work@dff0a_test
   |vpiFullName:work@dff0a_test
   |vpiProcess:
   \_always: , line:28
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:28
       |vpiCondition:
       \_operation: , line:28
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:28
           |vpiName:clk
           |vpiFullName:work@dff0a_test.clk
       |vpiStmt:
       \_assignment: , line:29
         |vpiLhs:
         \_ref_obj: (n1), line:29
           |vpiName:n1
           |vpiFullName:work@dff0a_test.n1
         |vpiRhs:
         \_ref_obj: (n1_inv), line:29
           |vpiName:n1_inv
           |vpiFullName:work@dff0a_test.n1_inv
   |vpiPort:
   \_port: (n1), line:22
     |vpiName:n1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (n1), line:26
         |vpiName:n1
         |vpiFullName:work@dff0a_test.n1
         |vpiNetType:48
   |vpiPort:
   \_port: (n1_inv), line:22
     |vpiName:n1_inv
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (n1_inv), line:22
         |vpiName:n1_inv
         |vpiFullName:work@dff0a_test.n1_inv
   |vpiPort:
   \_port: (clk), line:22
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:22
         |vpiName:clk
         |vpiFullName:work@dff0a_test.clk
   |vpiContAssign:
   \_cont_assign: , line:30
     |vpiRhs:
     \_operation: , line:30
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (n1), line:30
         |vpiName:n1
         |vpiFullName:work@dff0a_test.n1
     |vpiLhs:
     \_ref_obj: (n1_inv), line:30
       |vpiName:n1_inv
       |vpiFullName:work@dff0a_test.n1_inv
   |vpiNet:
   \_logic_net: (n1), line:26
   |vpiNet:
   \_logic_net: (n1_inv), line:22
   |vpiNet:
   \_logic_net: (clk), line:22
 |uhdmallModules:
 \_module: work@dff1_test, file:<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v</a>, line:11, parent:work@dff0_test
   |vpiDefName:work@dff1_test
   |vpiFullName:work@dff1_test
   |vpiProcess:
   \_always: , line:17
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:17
       |vpiCondition:
       \_operation: , line:17
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:17
           |vpiName:clk
           |vpiFullName:work@dff1_test.clk
       |vpiStmt:
       \_assignment: , line:18
         |vpiLhs:
         \_ref_obj: (n1), line:18
           |vpiName:n1
           |vpiFullName:work@dff1_test.n1
         |vpiRhs:
         \_ref_obj: (n1_inv), line:18
           |vpiName:n1_inv
           |vpiFullName:work@dff1_test.n1_inv
   |vpiPort:
   \_port: (n1), line:11
     |vpiName:n1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (n1), line:15
         |vpiName:n1
         |vpiFullName:work@dff1_test.n1
         |vpiNetType:48
   |vpiPort:
   \_port: (n1_inv), line:11
     |vpiName:n1_inv
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (n1_inv), line:11
         |vpiName:n1_inv
         |vpiFullName:work@dff1_test.n1_inv
   |vpiPort:
   \_port: (clk), line:11
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:11
         |vpiName:clk
         |vpiFullName:work@dff1_test.clk
   |vpiContAssign:
   \_cont_assign: , line:19
     |vpiRhs:
     \_operation: , line:19
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (n1), line:19
         |vpiName:n1
         |vpiFullName:work@dff1_test.n1
     |vpiLhs:
     \_ref_obj: (n1_inv), line:19
       |vpiName:n1_inv
       |vpiFullName:work@dff1_test.n1_inv
   |vpiNet:
   \_logic_net: (n1), line:15
   |vpiNet:
   \_logic_net: (n1_inv), line:11
   |vpiNet:
   \_logic_net: (clk), line:11
 |uhdmallModules:
 \_module: work@dff1a_test, file:<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v</a>, line:33, parent:work@dff0_test
   |vpiDefName:work@dff1a_test
   |vpiFullName:work@dff1a_test
   |vpiProcess:
   \_always: , line:39
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:39
       |vpiCondition:
       \_operation: , line:39
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:39
           |vpiName:clk
           |vpiFullName:work@dff1a_test.clk
       |vpiStmt:
       \_assignment: , line:40
         |vpiLhs:
         \_ref_obj: (n1), line:40
           |vpiName:n1
           |vpiFullName:work@dff1a_test.n1
         |vpiRhs:
         \_ref_obj: (n1_inv), line:40
           |vpiName:n1_inv
           |vpiFullName:work@dff1a_test.n1_inv
   |vpiPort:
   \_port: (n1), line:33
     |vpiName:n1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (n1), line:37
         |vpiName:n1
         |vpiFullName:work@dff1a_test.n1
         |vpiNetType:48
   |vpiPort:
   \_port: (n1_inv), line:33
     |vpiName:n1_inv
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (n1_inv), line:33
         |vpiName:n1_inv
         |vpiFullName:work@dff1a_test.n1_inv
   |vpiPort:
   \_port: (clk), line:33
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:33
         |vpiName:clk
         |vpiFullName:work@dff1a_test.clk
   |vpiContAssign:
   \_cont_assign: , line:41
     |vpiRhs:
     \_operation: , line:41
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (n1), line:41
         |vpiName:n1
         |vpiFullName:work@dff1a_test.n1
     |vpiLhs:
     \_ref_obj: (n1_inv), line:41
       |vpiName:n1_inv
       |vpiFullName:work@dff1a_test.n1_inv
   |vpiNet:
   \_logic_net: (n1), line:37
   |vpiNet:
   \_logic_net: (n1_inv), line:33
   |vpiNet:
   \_logic_net: (clk), line:33
 |uhdmallModules:
 \_module: work@dff_test_997, file:<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v</a>, line:44, parent:work@dff0_test
   |vpiDefName:work@dff_test_997
   |vpiFullName:work@dff_test_997
   |vpiProcess:
   \_always: , line:50
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:50
       |vpiCondition:
       \_operation: , line:50
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:50
           |vpiName:clk
           |vpiFullName:work@dff_test_997.clk
       |vpiStmt:
       \_begin: , line:50
         |vpiFullName:work@dff_test_997
         |vpiStmt:
         \_assignment: , line:51
           |vpiLhs:
           \_ref_obj: (reg10), line:51
             |vpiName:reg10
             |vpiFullName:work@dff_test_997.reg10
           |vpiRhs:
           \_ref_obj: (wire4), line:51
             |vpiName:wire4
             |vpiFullName:work@dff_test_997.wire4
   |vpiPort:
   \_port: (y), line:44
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:44
         |vpiName:y
         |vpiFullName:work@dff_test_997.y
         |vpiNetType:1
   |vpiPort:
   \_port: (clk), line:44
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:44
         |vpiName:clk
         |vpiFullName:work@dff_test_997.clk
   |vpiPort:
   \_port: (wire4), line:44
     |vpiName:wire4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wire4), line:44
         |vpiName:wire4
         |vpiFullName:work@dff_test_997.wire4
   |vpiContAssign:
   \_cont_assign: , line:53
     |vpiRhs:
     \_ref_obj: (reg10), line:53
       |vpiName:reg10
       |vpiFullName:work@dff_test_997.reg10
       |vpiActual:
       \_logic_net: (reg10), line:49
         |vpiName:reg10
         |vpiFullName:work@dff_test_997.reg10
         |vpiNetType:48
     |vpiLhs:
     \_ref_obj: (y), line:53
       |vpiName:y
       |vpiFullName:work@dff_test_997.y
   |vpiNet:
   \_logic_net: (reg10), line:49
   |vpiNet:
   \_logic_net: (y), line:44
   |vpiNet:
   \_logic_net: (clk), line:44
   |vpiNet:
   \_logic_net: (wire4), line:44
 |uhdmtopModules:
 \_module: work@dff0_test (work@dff0_test), file:<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v</a>, line:1
   |vpiDefName:work@dff0_test
   |vpiName:work@dff0_test
   |vpiPort:
   \_port: (n1), line:1, parent:work@dff0_test
     |vpiName:n1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (n1), line:4, parent:work@dff0_test
         |vpiName:n1
         |vpiFullName:work@dff0_test.n1
         |vpiNetType:48
   |vpiPort:
   \_port: (n1_inv), line:1, parent:work@dff0_test
     |vpiName:n1_inv
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (n1_inv), line:1, parent:work@dff0_test
         |vpiName:n1_inv
         |vpiFullName:work@dff0_test.n1_inv
   |vpiPort:
   \_port: (clk), line:1, parent:work@dff0_test
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:1, parent:work@dff0_test
         |vpiName:clk
         |vpiFullName:work@dff0_test.clk
   |vpiNet:
   \_logic_net: (n1), line:4, parent:work@dff0_test
   |vpiNet:
   \_logic_net: (n1_inv), line:1, parent:work@dff0_test
   |vpiNet:
   \_logic_net: (clk), line:1, parent:work@dff0_test
 |uhdmtopModules:
 \_module: work@dff1_test (work@dff1_test), file:<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v</a>, line:11
   |vpiDefName:work@dff1_test
   |vpiName:work@dff1_test
   |vpiPort:
   \_port: (n1), line:11, parent:work@dff1_test
     |vpiName:n1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (n1), line:15, parent:work@dff1_test
         |vpiName:n1
         |vpiFullName:work@dff1_test.n1
         |vpiNetType:48
   |vpiPort:
   \_port: (n1_inv), line:11, parent:work@dff1_test
     |vpiName:n1_inv
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (n1_inv), line:11, parent:work@dff1_test
         |vpiName:n1_inv
         |vpiFullName:work@dff1_test.n1_inv
   |vpiPort:
   \_port: (clk), line:11, parent:work@dff1_test
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:11, parent:work@dff1_test
         |vpiName:clk
         |vpiFullName:work@dff1_test.clk
   |vpiNet:
   \_logic_net: (n1), line:15, parent:work@dff1_test
   |vpiNet:
   \_logic_net: (n1_inv), line:11, parent:work@dff1_test
   |vpiNet:
   \_logic_net: (clk), line:11, parent:work@dff1_test
 |uhdmtopModules:
 \_module: work@dff0a_test (work@dff0a_test), file:<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v</a>, line:22
   |vpiDefName:work@dff0a_test
   |vpiName:work@dff0a_test
   |vpiPort:
   \_port: (n1), line:22, parent:work@dff0a_test
     |vpiName:n1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (n1), line:26, parent:work@dff0a_test
         |vpiName:n1
         |vpiFullName:work@dff0a_test.n1
         |vpiNetType:48
   |vpiPort:
   \_port: (n1_inv), line:22, parent:work@dff0a_test
     |vpiName:n1_inv
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (n1_inv), line:22, parent:work@dff0a_test
         |vpiName:n1_inv
         |vpiFullName:work@dff0a_test.n1_inv
   |vpiPort:
   \_port: (clk), line:22, parent:work@dff0a_test
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:22, parent:work@dff0a_test
         |vpiName:clk
         |vpiFullName:work@dff0a_test.clk
   |vpiNet:
   \_logic_net: (n1), line:26, parent:work@dff0a_test
   |vpiNet:
   \_logic_net: (n1_inv), line:22, parent:work@dff0a_test
   |vpiNet:
   \_logic_net: (clk), line:22, parent:work@dff0a_test
 |uhdmtopModules:
 \_module: work@dff1a_test (work@dff1a_test), file:<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v</a>, line:33
   |vpiDefName:work@dff1a_test
   |vpiName:work@dff1a_test
   |vpiPort:
   \_port: (n1), line:33, parent:work@dff1a_test
     |vpiName:n1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (n1), line:37, parent:work@dff1a_test
         |vpiName:n1
         |vpiFullName:work@dff1a_test.n1
         |vpiNetType:48
   |vpiPort:
   \_port: (n1_inv), line:33, parent:work@dff1a_test
     |vpiName:n1_inv
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (n1_inv), line:33, parent:work@dff1a_test
         |vpiName:n1_inv
         |vpiFullName:work@dff1a_test.n1_inv
   |vpiPort:
   \_port: (clk), line:33, parent:work@dff1a_test
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:33, parent:work@dff1a_test
         |vpiName:clk
         |vpiFullName:work@dff1a_test.clk
   |vpiNet:
   \_logic_net: (n1), line:37, parent:work@dff1a_test
   |vpiNet:
   \_logic_net: (n1_inv), line:33, parent:work@dff1a_test
   |vpiNet:
   \_logic_net: (clk), line:33, parent:work@dff1a_test
 |uhdmtopModules:
 \_module: work@dff_test_997 (work@dff_test_997), file:<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v</a>, line:44
   |vpiDefName:work@dff_test_997
   |vpiName:work@dff_test_997
   |vpiPort:
   \_port: (y), line:44, parent:work@dff_test_997
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:44, parent:work@dff_test_997
         |vpiName:y
         |vpiFullName:work@dff_test_997.y
         |vpiNetType:1
   |vpiPort:
   \_port: (clk), line:44, parent:work@dff_test_997
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:44, parent:work@dff_test_997
         |vpiName:clk
         |vpiFullName:work@dff_test_997.clk
   |vpiPort:
   \_port: (wire4), line:44, parent:work@dff_test_997
     |vpiName:wire4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wire4), line:44, parent:work@dff_test_997
         |vpiName:wire4
         |vpiFullName:work@dff_test_997.wire4
   |vpiNet:
   \_logic_net: (reg10), line:49, parent:work@dff_test_997
     |vpiName:reg10
     |vpiFullName:work@dff_test_997.reg10
     |vpiNetType:48
     |vpiRange:
     \_range: , line:49
       |vpiLeftRange:
       \_constant: , line:49
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:49
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (y), line:44, parent:work@dff_test_997
   |vpiNet:
   \_logic_net: (clk), line:44, parent:work@dff_test_997
   |vpiNet:
   \_logic_net: (wire4), line:44, parent:work@dff_test_997
Object: \work_dff0_test of type 3000
Object: \work_dff0_test of type 32
Object: \n1 of type 44
Object: \n1_inv of type 44
Object: \clk of type 44
Object: \n1 of type 36
Object: \n1_inv of type 36
Object: \clk of type 36
Object: \work_dff1_test of type 32
Object: \n1 of type 44
Object: \n1_inv of type 44
Object: \clk of type 44
Object: \n1 of type 36
Object: \n1_inv of type 36
Object: \clk of type 36
Object: \work_dff0a_test of type 32
Object: \n1 of type 44
Object: \n1_inv of type 44
Object: \clk of type 44
Object: \n1 of type 36
Object: \n1_inv of type 36
Object: \clk of type 36
Object: \work_dff1a_test of type 32
Object: \n1 of type 44
Object: \n1_inv of type 44
Object: \clk of type 44
Object: \n1 of type 36
Object: \n1_inv of type 36
Object: \clk of type 36
Object: \work_dff_test_997 of type 32
Object: \y of type 44
Object: \clk of type 44
Object: \wire4 of type 44
Object: \reg10 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y of type 36
Object: \clk of type 36
Object: \wire4 of type 36
Object: \work_dff0_test of type 32
Object:  of type 8
Object: \n1_inv of type 608
Object:  of type 39
Object: \n1 of type 608
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 3
Object: \n1 of type 608
Object: \n1_inv of type 608
Object: \n1 of type 36
Object: \n1_inv of type 36
Object: \clk of type 36
Object: \work_dff0a_test of type 32
Object:  of type 8
Object: \n1_inv of type 608
Object:  of type 39
Object: \n1 of type 608
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 3
Object: \n1 of type 608
Object: \n1_inv of type 608
Object: \n1 of type 36
Object: \n1_inv of type 36
Object: \clk of type 36
Object: \work_dff1_test of type 32
Object:  of type 8
Object: \n1_inv of type 608
Object:  of type 39
Object: \n1 of type 608
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 3
Object: \n1 of type 608
Object: \n1_inv of type 608
Object: \n1 of type 36
Object: \n1_inv of type 36
Object: \clk of type 36
Object: \work_dff1a_test of type 32
Object:  of type 8
Object: \n1_inv of type 608
Object:  of type 39
Object: \n1 of type 608
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 3
Object: \n1 of type 608
Object: \n1_inv of type 608
Object: \n1 of type 36
Object: \n1_inv of type 36
Object: \clk of type 36
Object: \work_dff_test_997 of type 32
Object:  of type 8
Object: \y of type 608
Object: \reg10 of type 608
Object: \reg10 of type 36
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 4
Object:  of type 3
Object: \reg10 of type 608
Object: \wire4 of type 608
Object: \reg10 of type 36
Object: \y of type 36
Object: \clk of type 36
Object: \wire4 of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_dff0_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a230d0] str=&#39;\work_dff0_test&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:1</a>.0-1.0&gt; [0x2a23350] str=&#39;\n1&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:1</a>.0-1.0&gt; [0x2a23760] str=&#39;\n1_inv&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:1</a>.0-1.0&gt; [0x2a23940] str=&#39;\clk&#39; input port=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:8</a>.0-8.0&gt; [0x2a264c0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:8</a>.0-8.0&gt; [0x2a265e0] str=&#39;\n1_inv&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:8</a>.0-8.0&gt; [0x2a267c0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:8</a>.0-8.0&gt; [0x2a268e0] str=&#39;\n1&#39;
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:6</a>.0-6.0&gt; [0x2a26ae0]
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:6</a>.0-6.0&gt; [0x2a26dd0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:6</a>.0-6.0&gt; [0x2a26f90] str=&#39;\clk&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:6</a>.0-6.0&gt; [0x2a26c50]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:7</a>.0-7.0&gt; [0x2a27190]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:7</a>.0-7.0&gt; [0x2a27300] str=&#39;\n1&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:7</a>.0-7.0&gt; [0x2a27500] str=&#39;\n1_inv&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\n1_inv&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:8</a>.0-8.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a230d0] str=&#39;\work_dff0_test&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:1</a>.0-1.0&gt; [0x2a23350] str=&#39;\n1&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:1</a>.0-1.0&gt; [0x2a23760] str=&#39;\n1_inv&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:1</a>.0-1.0&gt; [0x2a23940] str=&#39;\clk&#39; input basic_prep port=3 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:8</a>.0-8.0&gt; [0x2a264c0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:8</a>.0-8.0&gt; [0x2a265e0 -&gt; 0x2a23760] str=&#39;\n1_inv&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:8</a>.0-8.0&gt; [0x2a267c0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:8</a>.0-8.0&gt; [0x2a268e0 -&gt; 0x2a23350] str=&#39;\n1&#39; basic_prep
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:6</a>.0-6.0&gt; [0x2a26ae0] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:6</a>.0-6.0&gt; [0x2a26dd0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:6</a>.0-6.0&gt; [0x2a26f90 -&gt; 0x2a23940] str=&#39;\clk&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:6</a>.0-6.0&gt; [0x2a26c50] basic_prep
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:7</a>.0-7.0&gt; [0x2a27190] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:7</a>.0-7.0&gt; [0x2a27300 -&gt; 0x2a23350] str=&#39;\n1&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:7</a>.0-7.0&gt; [0x2a27500 -&gt; 0x2a23760] str=&#39;\n1_inv&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_dff0a_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a244b0] str=&#39;\work_dff0a_test&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:22</a>.0-22.0&gt; [0x2a245d0] str=&#39;\n1&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:22</a>.0-22.0&gt; [0x2a24770] str=&#39;\n1_inv&#39; output reg port=8
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:22</a>.0-22.0&gt; [0x2a24950] str=&#39;\clk&#39; input port=9
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:30</a>.0-30.0&gt; [0x2a27820]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:30</a>.0-30.0&gt; [0x2a27940] str=&#39;\n1_inv&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:30</a>.0-30.0&gt; [0x2a27b20]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:30</a>.0-30.0&gt; [0x2a27c40] str=&#39;\n1&#39;
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:28</a>.0-28.0&gt; [0x2a27e40]
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:28</a>.0-28.0&gt; [0x2a280e0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:28</a>.0-28.0&gt; [0x2a282a0] str=&#39;\clk&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:28</a>.0-28.0&gt; [0x2a27f60]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:29</a>.0-29.0&gt; [0x2a2cc70]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:29</a>.0-29.0&gt; [0x2a2cd90] str=&#39;\n1&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:29</a>.0-29.0&gt; [0x2a2cf90] str=&#39;\n1_inv&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\n1_inv&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:30</a>.0-30.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a244b0] str=&#39;\work_dff0a_test&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:22</a>.0-22.0&gt; [0x2a245d0] str=&#39;\n1&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:22</a>.0-22.0&gt; [0x2a24770] str=&#39;\n1_inv&#39; output reg basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:22</a>.0-22.0&gt; [0x2a24950] str=&#39;\clk&#39; input basic_prep port=9 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:30</a>.0-30.0&gt; [0x2a27820] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:30</a>.0-30.0&gt; [0x2a27940 -&gt; 0x2a24770] str=&#39;\n1_inv&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:30</a>.0-30.0&gt; [0x2a27b20] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:30</a>.0-30.0&gt; [0x2a27c40 -&gt; 0x2a245d0] str=&#39;\n1&#39; basic_prep
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:28</a>.0-28.0&gt; [0x2a27e40] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:28</a>.0-28.0&gt; [0x2a280e0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:28</a>.0-28.0&gt; [0x2a282a0 -&gt; 0x2a24950] str=&#39;\clk&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:28</a>.0-28.0&gt; [0x2a27f60] basic_prep
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:29</a>.0-29.0&gt; [0x2a2cc70] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:29</a>.0-29.0&gt; [0x2a2cd90 -&gt; 0x2a245d0] str=&#39;\n1&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:29</a>.0-29.0&gt; [0x2a2cf90 -&gt; 0x2a24770] str=&#39;\n1_inv&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_dff1_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a23c80] str=&#39;\work_dff1_test&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:11</a>.0-11.0&gt; [0x2a23da0] str=&#39;\n1&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:11</a>.0-11.0&gt; [0x2a23f40] str=&#39;\n1_inv&#39; output reg port=5
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:11</a>.0-11.0&gt; [0x2a24120] str=&#39;\clk&#39; input port=6
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:19</a>.0-19.0&gt; [0x2a2d2b0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:19</a>.0-19.0&gt; [0x2a2d3d0] str=&#39;\n1_inv&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:19</a>.0-19.0&gt; [0x2a2d5b0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:19</a>.0-19.0&gt; [0x2a2d6d0] str=&#39;\n1&#39;
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:17</a>.0-17.0&gt; [0x2a2d8d0]
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:17</a>.0-17.0&gt; [0x2a2db70]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:17</a>.0-17.0&gt; [0x2a2dd30] str=&#39;\clk&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:17</a>.0-17.0&gt; [0x2a2d9f0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:18</a>.0-18.0&gt; [0x2a2df30]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:18</a>.0-18.0&gt; [0x2a2e0a0] str=&#39;\n1&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:18</a>.0-18.0&gt; [0x2a2e2a0] str=&#39;\n1_inv&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\n1_inv&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:19</a>.0-19.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a23c80] str=&#39;\work_dff1_test&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:11</a>.0-11.0&gt; [0x2a23da0] str=&#39;\n1&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:11</a>.0-11.0&gt; [0x2a23f40] str=&#39;\n1_inv&#39; output reg basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:11</a>.0-11.0&gt; [0x2a24120] str=&#39;\clk&#39; input basic_prep port=6 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:19</a>.0-19.0&gt; [0x2a2d2b0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:19</a>.0-19.0&gt; [0x2a2d3d0 -&gt; 0x2a23f40] str=&#39;\n1_inv&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:19</a>.0-19.0&gt; [0x2a2d5b0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:19</a>.0-19.0&gt; [0x2a2d6d0 -&gt; 0x2a23da0] str=&#39;\n1&#39; basic_prep
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:17</a>.0-17.0&gt; [0x2a2d8d0] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:17</a>.0-17.0&gt; [0x2a2db70] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:17</a>.0-17.0&gt; [0x2a2dd30 -&gt; 0x2a24120] str=&#39;\clk&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:17</a>.0-17.0&gt; [0x2a2d9f0] basic_prep
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:18</a>.0-18.0&gt; [0x2a2df30] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:18</a>.0-18.0&gt; [0x2a2e0a0 -&gt; 0x2a23da0] str=&#39;\n1&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:18</a>.0-18.0&gt; [0x2a2e2a0 -&gt; 0x2a23f40] str=&#39;\n1_inv&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_dff1a_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a24d00] str=&#39;\work_dff1a_test&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:33</a>.0-33.0&gt; [0x2a24e20] str=&#39;\n1&#39; output reg port=10
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:33</a>.0-33.0&gt; [0x2a24fc0] str=&#39;\n1_inv&#39; output reg port=11
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:33</a>.0-33.0&gt; [0x2a251a0] str=&#39;\clk&#39; input port=12
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:41</a>.0-41.0&gt; [0x2a2e5c0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:41</a>.0-41.0&gt; [0x2a2e6e0] str=&#39;\n1_inv&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:41</a>.0-41.0&gt; [0x2a2e8c0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:41</a>.0-41.0&gt; [0x2a2e9e0] str=&#39;\n1&#39;
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:39</a>.0-39.0&gt; [0x2a2ebe0]
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:39</a>.0-39.0&gt; [0x2a2ee80]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:39</a>.0-39.0&gt; [0x2a2f040] str=&#39;\clk&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:39</a>.0-39.0&gt; [0x2a2ed00]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-40" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:40</a>.0-40.0&gt; [0x2a2f240]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-40" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:40</a>.0-40.0&gt; [0x2a2f3b0] str=&#39;\n1&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-40" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:40</a>.0-40.0&gt; [0x2a2f5b0] str=&#39;\n1_inv&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\n1_inv&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:41</a>.0-41.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a24d00] str=&#39;\work_dff1a_test&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:33</a>.0-33.0&gt; [0x2a24e20] str=&#39;\n1&#39; output reg basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:33</a>.0-33.0&gt; [0x2a24fc0] str=&#39;\n1_inv&#39; output reg basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:33</a>.0-33.0&gt; [0x2a251a0] str=&#39;\clk&#39; input basic_prep port=12 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:41</a>.0-41.0&gt; [0x2a2e5c0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:41</a>.0-41.0&gt; [0x2a2e6e0 -&gt; 0x2a24fc0] str=&#39;\n1_inv&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:41</a>.0-41.0&gt; [0x2a2e8c0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:41</a>.0-41.0&gt; [0x2a2e9e0 -&gt; 0x2a24e20] str=&#39;\n1&#39; basic_prep
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:39</a>.0-39.0&gt; [0x2a2ebe0] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:39</a>.0-39.0&gt; [0x2a2ee80] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:39</a>.0-39.0&gt; [0x2a2f040 -&gt; 0x2a251a0] str=&#39;\clk&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:39</a>.0-39.0&gt; [0x2a2ed00] basic_prep
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-40" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:40</a>.0-40.0&gt; [0x2a2f240] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-40" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:40</a>.0-40.0&gt; [0x2a2f3b0 -&gt; 0x2a24e20] str=&#39;\n1&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-40" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:40</a>.0-40.0&gt; [0x2a2f5b0 -&gt; 0x2a24fc0] str=&#39;\n1_inv&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_dff_test_997&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a25550] str=&#39;\work_dff_test_997&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:44</a>.0-44.0&gt; [0x2a25670] str=&#39;\y&#39; output reg port=13
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:44</a>.0-44.0&gt; [0x2a25810] str=&#39;\clk&#39; input port=14
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:44</a>.0-44.0&gt; [0x2a259f0] str=&#39;\wire4&#39; input port=15
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:49</a>.0-49.0&gt; [0x2a25c00] str=&#39;\reg10&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:49</a>.0-49.0&gt; [0x2a25d80]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:49</a>.0-49.0&gt; [0x2a260e0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:49</a>.0-49.0&gt; [0x2a262a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-53" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:53</a>.0-53.0&gt; [0x2a2f8d0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-53" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:53</a>.0-53.0&gt; [0x2a2f9f0] str=&#39;\y&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-53" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:53</a>.0-53.0&gt; [0x2a2fbd0] str=&#39;\reg10&#39;
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:50</a>.0-50.0&gt; [0x2a2fed0]
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:50</a>.0-50.0&gt; [0x2a301c0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:50</a>.0-50.0&gt; [0x2a30380] str=&#39;\clk&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:50</a>.0-50.0&gt; [0x2a30040]
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:50</a>.0-50.0&gt; [0x2a30580]
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-51" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:51</a>.0-51.0&gt; [0x2a306c0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-51" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:51</a>.0-51.0&gt; [0x2a308d0] str=&#39;\reg10&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-51" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:51</a>.0-51.0&gt; [0x2a30ad0] str=&#39;\wire4&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\y&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-53" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:53</a>.0-53.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a25550] str=&#39;\work_dff_test_997&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:44</a>.0-44.0&gt; [0x2a25670] str=&#39;\y&#39; output reg basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:44</a>.0-44.0&gt; [0x2a25810] str=&#39;\clk&#39; input basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:44</a>.0-44.0&gt; [0x2a259f0] str=&#39;\wire4&#39; input basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:49</a>.0-49.0&gt; [0x2a25c00] str=&#39;\reg10&#39; reg basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:49</a>.0-49.0&gt; [0x2a25d80] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:49</a>.0-49.0&gt; [0x2a260e0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:49</a>.0-49.0&gt; [0x2a262a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-53" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:53</a>.0-53.0&gt; [0x2a2f8d0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-53" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:53</a>.0-53.0&gt; [0x2a2f9f0 -&gt; 0x2a25670] str=&#39;\y&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-53" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:53</a>.0-53.0&gt; [0x2a2fbd0 -&gt; 0x2a25c00] str=&#39;\reg10&#39; basic_prep
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:50</a>.0-50.0&gt; [0x2a2fed0] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:50</a>.0-50.0&gt; [0x2a301c0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:50</a>.0-50.0&gt; [0x2a30380 -&gt; 0x2a25810] str=&#39;\clk&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:50</a>.0-50.0&gt; [0x2a30040] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:50</a>.0-50.0&gt; [0x2a30580] basic_prep
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-51" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:51</a>.0-51.0&gt; [0x2a306c0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-51" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:51</a>.0-51.0&gt; [0x2a308d0 -&gt; 0x2a25c00] str=&#39;\reg10&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-51" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:51</a>.0-51.0&gt; [0x2a30ad0 -&gt; 0x2a259f0] str=&#39;\wire4&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_dff0_test

2.2. Analyzing design hierarchy..
Top module:  \work_dff0_test
Removing unused module `\work_dff_test_997&#39;.
Removing unused module `\work_dff1a_test&#39;.
Removing unused module `\work_dff1_test&#39;.
Removing unused module `\work_dff0a_test&#39;.
Removed 4 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_dff0_test.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:6</a>$2&#39;.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_dff0_test.\n1&#39; using process `\work_dff0_test.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:6</a>$2&#39;.
  created $dff cell `$procdff$10&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `work_dff0_test.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:6</a>$2&#39;.
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_dff0_test..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_dff0_test ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     $not                            1

8. Executing CHECK pass (checking for obvious problems).
checking module work_dff0_test..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_dff0_test&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;n1&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;n1_inv&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;clk&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$not$<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:8</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:8</a>.0-8.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;Y&#34;: [ 3 ]
          }
        },
        &#34;$procdff$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:6</a>.0-6.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 4 ],
            &#34;D&#34;: [ 3 ],
            &#34;Q&#34;: [ 2 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\n1[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:6</a>.0-6.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:8</a>$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:8</a>.0-8.0&#34;
          }
        },
        &#34;clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:1</a>.0-1.0&#34;
          }
        },
        &#34;n1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:1</a>.0-1.0&#34;
          }
        },
        &#34;n1_inv&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:1</a>.0-1.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_dff0_test&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_dff0_test(n1, n1_inv, clk);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:6</a>.0-6.0&#34; *)
  wire _0_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:8</a>.0-8.0&#34; *)
  wire _1_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:1</a>.0-1.0&#34; *)
  input clk;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:1</a>.0-1.0&#34; *)
  output n1;
  reg n1;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:1</a>.0-1.0&#34; *)
  output n1_inv;
  assign _1_ = ~ (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/dff_init.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/dff_init.v:8</a>.0-8.0&#34; *) n1;
  always @(posedge clk)
      n1 &lt;= _1_;
  assign n1_inv = _1_;
  assign _0_ = _1_;
endmodule

Warnings: 5 unique messages, 5 total
End of script. Logfile hash: 75f512ad4d, CPU: user 0.02s system 0.00s, MEM: 13.82 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 74% 2x read_uhdm (0 sec), 24% 2x check (0 sec), ...

</pre>
</body>