
---------- Begin Simulation Statistics ----------
final_tick                               17361258076953                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 182436                       # Simulator instruction rate (inst/s)
host_mem_usage                               17112968                       # Number of bytes of host memory used
host_op_rate                                   308780                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5462.84                       # Real time elapsed on the host
host_tick_rate                                6148716                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   996615514                       # Number of instructions simulated
sim_ops                                    1686815579                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033589                       # Number of seconds simulated
sim_ticks                                 33589427283                       # Number of ticks simulated
system.cpu0.committedInsts                         15                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      2516493                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          155                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      5033281                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          155                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu0.num_fp_insts                           14                       # number of float instructions
system.cpu0.num_fp_register_reads                  30                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu0.num_int_insts                          14                       # number of integer instructions
system.cpu0.num_int_register_reads                 26                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        6     25.00%     25.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      4     16.67%     41.67% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     41.67% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     41.67% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     41.67% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     41.67% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     41.67% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     41.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  3     12.50%     54.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     54.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     54.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  4     16.67%     70.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     70.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     70.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 3     12.50%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     16.67%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2511289                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          155                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5022639                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          155                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu1.num_fp_insts                           14                       # number of float instructions
system.cpu1.num_fp_register_reads                  30                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu1.num_int_insts                          14                       # number of integer instructions
system.cpu1.num_int_register_reads                 26                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu1.num_load_insts                          4                       # Number of load instructions
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        6     25.00%     25.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      4     16.67%     41.67% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     41.67% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     41.67% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     41.67% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     41.67% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     41.67% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     41.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     12.50%     54.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     54.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     54.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  4     16.67%     70.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     70.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     70.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 3     12.50%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::MemRead                       4     16.67%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2530356                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5061216                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          105                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu2.num_fp_insts                           14                       # number of float instructions
system.cpu2.num_fp_register_reads                  30                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu2.num_int_insts                          14                       # number of integer instructions
system.cpu2.num_int_register_reads                 26                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        6     25.00%     25.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      4     16.67%     41.67% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     41.67% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     41.67% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     41.67% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     41.67% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     41.67% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     41.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3     12.50%     54.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     54.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     54.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  4     16.67%     70.83% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     70.83% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     70.83% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 3     12.50%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::MemRead                       4     16.67%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      2529878                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      5060260                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          105                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu3.num_fp_insts                           14                       # number of float instructions
system.cpu3.num_fp_register_reads                  30                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu3.num_int_insts                          14                       # number of integer instructions
system.cpu3.num_int_register_reads                 26                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu3.num_load_insts                          4                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        6     25.00%     25.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      4     16.67%     41.67% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     41.67% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     41.67% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     41.67% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     41.67% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     41.67% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     41.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  3     12.50%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  4     16.67%     70.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     70.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     70.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 3     12.50%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::MemRead                       4     16.67%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1889622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3788293                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        89725                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        250407                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        164579263                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       117050905                       # number of cc regfile writes
system.switch_cpus0.committedInsts          248599348                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            420765482                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.405750                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.405750                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        360144785                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       161900712                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  27308                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       117358                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        29174650                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.238308                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            52279239                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           2292834                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       10539775                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     50148724                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         3683                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      2305473                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    429090798                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     49986405                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       138716                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    427514398                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        230153                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       142885                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        173737                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       488535                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents           78                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       114198                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect         3160                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        634456567                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            426649021                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.591580                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        375331742                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.229729                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             427405916                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       377164404                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      223882741                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.464573                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.464573                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       684665      0.16%      0.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    214104124     50.06%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        35840      0.01%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv           19      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        28960      0.01%     50.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc     37742095      8.83%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     37737922      8.82%     67.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt     47255373     11.05%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     37736523      8.82%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     39108021      9.14%     96.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       924609      0.22%     97.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     10924978      2.55%     99.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      1369987      0.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     427653117                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      173606746                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    346425996                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    172761930                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    177372700                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            1551815                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003629                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         338002     21.78%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu          3362      0.22%     22.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc        14369      0.93%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt       136399      8.79%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         91514      5.90%     37.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       334449     21.55%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       438702     28.27%     87.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       195018     12.57%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     254913521                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    611276955                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    253887091                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    260043335                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         429090254                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        427653117                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded          544                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined      8325159                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         3093                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          461                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      4701019                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    100841812                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.240831                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.769526                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16266595     16.13%     16.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      5717813      5.67%     21.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      8682813      8.61%     30.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8969412      8.89%     39.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11255685     11.16%     50.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     11988316     11.89%     62.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     10742782     10.65%     73.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      9506738      9.43%     82.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     17711658     17.56%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    100841812                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.239683                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads        14785                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        46931                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     50148724                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      2305473                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      110695588                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               100869120                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    139                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        164229036                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       116801486                       # number of cc regfile writes
system.switch_cpus1.committedInsts          248064141                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            419859772                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.406625                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.406625                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        359366999                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       161552591                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  30433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       117120                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        29112790                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.229320                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            52175915                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           2292903                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       10595112                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     50045312                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         3622                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      2305567                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    428182726                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     49883012                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       138479                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    426607765                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        232520                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       143863                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        173484                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       492510                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       113946                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect         3174                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        633001641                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            425743160                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.591610                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        374490369                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.220748                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             426499581                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       376378061                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      223407145                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.459267                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.459267                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       684661      0.16%      0.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    213648890     50.06%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        35837      0.01%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv           20      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        28880      0.01%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc     37660315      8.82%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     37656137      8.82%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     47152778     11.05%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     37654740      8.82%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     39025189      9.14%     96.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       924580      0.22%     97.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     10904161      2.56%     99.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      1370057      0.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     426746246                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      173239441                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    345689923                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    172393236                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    177002416                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            1551662                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003636                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         336409     21.68%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu          3352      0.22%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc        14619      0.94%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt       137723      8.88%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         91496      5.90%     37.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       334419     21.55%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       438635     28.27%     87.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       195009     12.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     254373806                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    610196012                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    253349924                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    259503153                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         428182181                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        426746246                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded          545                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined      8322766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         3096                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined      4693378                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    100838687                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.231969                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.771665                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16379040     16.24%     16.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5738276      5.69%     21.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      8687826      8.62%     30.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8973015      8.90%     39.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11238172     11.14%     50.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     11962335     11.86%     62.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     10722252     10.63%     73.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      9486770      9.41%     82.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     17651001     17.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    100838687                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.230693                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads        14685                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        46934                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     50045312                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      2305567                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      110468059                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               100869120                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        165499382                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       117702603                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            423135761                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.403476                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.403476                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        362178792                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       162810732                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  25806                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       118062                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29337496                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.261847                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            52550678                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2292751                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       10455128                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     50421224                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         3841                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      2305517                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    431475670                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     50257927                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       139347                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    429888731                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        226125                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       144965                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        174379                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       484231                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       114829                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         3233                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        638138607                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            429021385                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.591529                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        377477271                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.253248                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             429778937                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       379227385                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225129205                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.478459                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.478459                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       684666      0.16%      0.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    215297387     50.07%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        35848      0.01%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           19      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        29057      0.01%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc     37956119      8.83%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     37951965      8.83%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     47523250     11.05%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     37950568      8.83%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     39325399      9.14%     96.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       924617      0.22%     97.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     10979290      2.55%     99.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      1369894      0.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     430028080                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      174568777                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    348352412                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    173725406                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    178350912                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1552269                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003610                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         340814     21.96%     21.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     21.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     21.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     21.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     21.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     21.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     21.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     21.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     21.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     21.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     21.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     21.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     21.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3371      0.22%     22.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc        14351      0.92%     23.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     23.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     23.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     23.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     23.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     23.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     23.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     23.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     23.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     23.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt       134139      8.64%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         91540      5.90%     37.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       334355     21.54%     59.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       438711     28.26%     87.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       194988     12.56%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256326906                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    614102471                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    255295979                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    261464612                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         431475124                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        430028080                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded          546                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      8339778                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         3142                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          463                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      4735167                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    100843314                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.264319                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.762615                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     15928607     15.80%     15.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5685552      5.64%     21.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      8679985      8.61%     30.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8980821      8.91%     38.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     11286827     11.19%     50.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12061387     11.96%     62.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10800289     10.71%     72.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9574650      9.49%     82.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     17845196     17.70%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    100843314                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.263228                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        14630                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        46977                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     50421224                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2305517                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      111293022                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               100869120                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        165467559                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       117680138                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249951965                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            423054468                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.403554                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.403554                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        362108944                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       162779597                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  28160                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       118039                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        29331872                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.261037                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            52541313                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           2292770                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       10434985                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     50411808                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         3852                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts      2305515                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    431393381                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     50248543                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       139333                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    429807055                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        226133                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       148249                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        174354                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       487413                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       114806                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect         3233                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        638014929                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            428939853                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.591530                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        377405145                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.252440                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             429697410                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       379156235                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      225086293                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.477983                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.477983                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass       684666      0.16%      0.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    215256329     50.07%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        35847      0.01%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv           19      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        29054      0.01%     50.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc     37948769      8.83%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     37944619      8.83%     67.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     47514038     11.05%     78.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     37943222      8.83%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     39317852      9.14%     96.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       924608      0.22%     97.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     10977436      2.55%     99.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      1369934      0.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     429946394                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      174535775                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    348286268                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    173692404                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    178316952                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            1552176                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003610                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         340635     21.95%     21.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu          3370      0.22%     22.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc        14416      0.93%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt       134116      8.64%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         91511      5.90%     37.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       334399     21.54%     59.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       438714     28.26%     87.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       195015     12.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     256278129                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    614002713                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    255247449                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    261415308                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         431392836                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        429946394                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded          545                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined      8338803                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         3063                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined      4733212                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    100840960                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.263609                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.762933                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     15943046     15.81%     15.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5683586      5.64%     21.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      8678604      8.61%     30.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8978444      8.90%     38.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     11285033     11.19%     50.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12059118     11.96%     62.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     10798688     10.71%     72.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      9573110      9.49%     82.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     17841331     17.69%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    100840960                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.262418                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads        14631                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        46946                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     50411808                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      2305515                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      111272430                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               100869120                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    136                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            3                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     41712040                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        41712043                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            3                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     41996585                       # number of overall hits
system.cpu0.dcache.overall_hits::total       41996588                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      8193332                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8193333                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      8250273                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8250274                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  62506945465                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  62506945465                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  62506945465                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  62506945465                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     49905372                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     49905376                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     50246858                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     50246862                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.250000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.164177                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.164177                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.250000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.164195                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.164195                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  7629.001909                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7629.000977                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  7576.348742                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7576.347824                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        45789                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             75                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   610.520000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2516084                       # number of writebacks
system.cpu0.dcache.writebacks::total          2516084                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      5690520                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5690520                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      5690520                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5690520                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      2502812                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2502812                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2517005                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2517005                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  19881375037                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  19881375037                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  21266680678                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  21266680678                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.050151                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.050151                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.050093                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.050093                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  7943.615037                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  7943.615037                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  8449.200807                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  8449.200807                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2516084                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     41312770                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       41312773                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      8176197                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8176198                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  61192859220                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  61192859220                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     49488967                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     49488971                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.250000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.165213                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.165213                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  7484.269180                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  7484.268265                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      5690516                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5690516                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2485681                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2485681                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  18573393348                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  18573393348                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.050227                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050227                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  7472.154853                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  7472.154853                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data       399270                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        399270                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        17135                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        17135                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1314086245                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1314086245                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       416405                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       416405                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.041150                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.041150                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 76690.180624                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76690.180624                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        17131                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        17131                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1307981689                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1307981689                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.041140                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.041140                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 76351.741813                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 76351.741813                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       284545                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       284545                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        56941                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        56941                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data       341486                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       341486                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.166745                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166745                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data        14193                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data   1385305641                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1385305641                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.041562                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.041562                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 97604.850349                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 97604.850349                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.771185                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           44513594                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2516596                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.688017                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.001103                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.770082                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000002                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999551                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999553                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        404491492                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       404491492                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           20                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     20246664                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        20246684                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           20                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     20246664                       # number of overall hits
system.cpu0.icache.overall_hits::total       20246684                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          214                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           216                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          214                       # number of overall misses
system.cpu0.icache.overall_misses::total          216                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     21379266                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     21379266                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     21379266                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     21379266                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           22                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     20246878                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     20246900                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           22                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     20246878                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     20246900                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.090909                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.090909                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 99903.112150                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 98978.083333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 99903.112150                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 98978.083333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           25                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          189                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          189                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          189                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          189                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     17857125                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     17857125                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     17857125                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     17857125                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 94482.142857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 94482.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 94482.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 94482.142857                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           20                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     20246664                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       20246684                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          214                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          216                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     21379266                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     21379266                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     20246878                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     20246900                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 99903.112150                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 98978.083333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          189                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          189                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     17857125                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     17857125                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 94482.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 94482.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          106.050260                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           20246875                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              191                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         106004.581152                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   104.050260                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.203223                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.207129                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.371094                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        161975391                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       161975391                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2500066                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       318609                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      2674279                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          410                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          410                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         16721                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        16721                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2500066                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          381                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      7550096                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            7550477                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        12160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    322091520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           322103680                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       476805                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               30515520                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       2994001                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000053                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.007264                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             2993843     99.99%     99.99% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 158      0.01%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         2994001                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      3351793518                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization          10.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         188811                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     2514214935                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          7.5                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      2037890                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        2037890                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      2037890                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       2037890                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          188                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       478705                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       478896                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          188                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       478705                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       478896                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     17728587                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  12058351911                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  12076080498                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     17728587                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  12058351911                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  12076080498                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          188                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      2516595                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2516786                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          188                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      2516595                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2516786                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.190219                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.190281                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.190219                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.190281                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 94300.994681                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 25189.525723                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 25216.498985                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 94300.994681                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 25189.525723                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 25216.498985                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       476804                       # number of writebacks
system.cpu0.l2cache.writebacks::total          476804                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          188                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       478705                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       478893                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          188                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       478705                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       478893                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     17665983                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  11898943146                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  11916609129                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     17665983                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  11898943146                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  11916609129                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.190219                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.190280                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.190219                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.190280                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 93967.994681                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 24856.525723                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 24883.656953                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 93967.994681                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 24856.525723                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 24883.656953                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               476804                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       213833                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       213833                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       213833                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       213833                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      2302250                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      2302250                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      2302250                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      2302250                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          409                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          409                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          410                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          410                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.002439                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.002439                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.002439                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.002439                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        27639                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data         1297                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total         1297                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        15424                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        15424                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   1289768607                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   1289768607                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        16721                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        16721                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.922433                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.922433                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 83620.889977                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 83620.889977                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        15424                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        15424                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   1284632415                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   1284632415                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.922433                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.922433                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 83287.889977                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 83287.889977                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      2036593                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      2036593                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          188                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       463281                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       463472                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     17728587                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  10768583304                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  10786311891                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          188                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2499874                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2500065                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.185322                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.185384                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 94300.994681                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 23244.172120                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 23272.844726                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          188                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       463281                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       463469                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     17665983                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  10614310731                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  10631976714                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.185322                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.185383                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 93967.994681                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 22911.172120                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 22939.995370                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2079.437388                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           5033278                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          478917                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           10.509708                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     0.351122                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.002752                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    32.981406                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2044.102108                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000086                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.008052                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.499048                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.507675                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2113                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          629                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          943                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.515869                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        81011381                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       81011381                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 17327668659993                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33589416960                       # Cumulative time (in ticks) in various power states
system.cpu0.thread-11004.numInsts                   0                       # Number of Instructions committed
system.cpu0.thread-11004.numOps                     0                       # Number of Ops committed
system.cpu0.thread-11004.numMemRefs                 0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            3                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     41620448                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        41620451                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            3                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     41905060                       # number of overall hits
system.cpu1.dcache.overall_hits::total       41905063                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      8181578                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8181579                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      8238442                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8238443                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  62646173765                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  62646173765                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  62646173765                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  62646173765                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     49802026                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     49802030                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     50143502                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     50143506                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.250000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.164282                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.164282                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.250000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.164297                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.164297                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  7656.979346                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7656.978410                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  7604.128762                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7604.127839                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        43919                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             73                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   601.630137                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2510645                       # number of writebacks
system.cpu1.dcache.writebacks::total          2510645                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      5683970                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5683970                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      5683970                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5683970                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2497608                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2497608                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2511801                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2511801                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  19918772270                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  19918772270                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  21289826510                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  21289826510                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.050151                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050151                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.050092                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050092                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  7975.139521                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  7975.139521                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  8475.920867                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  8475.920867                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2510645                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            3                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     41221444                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       41221447                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      8164213                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8164214                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  61318060227                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  61318060227                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     49385657                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     49385661                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.250000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.165315                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165315                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  7510.590455                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7510.589535                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      5683968                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5683968                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2480245                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2480245                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  18596447271                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18596447271                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.050222                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050222                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  7497.826735                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  7497.826735                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       399004                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        399004                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        17365                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        17365                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1328113538                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1328113538                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       416369                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       416369                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.041706                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.041706                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 76482.207774                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76482.207774                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        17363                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        17363                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1322324999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1322324999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.041701                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.041701                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 76157.633992                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 76157.633992                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       284612                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       284612                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        56864                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        56864                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       341476                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       341476                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.166524                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.166524                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        14193                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   1371054240                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   1371054240                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.041564                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.041564                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 96600.735574                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 96600.735574                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.770983                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44416865                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2511157                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.687809                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.001104                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.769879                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000002                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999551                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999553                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        403659205                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       403659205                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           20                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     20204716                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20204736                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           20                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     20204716                       # number of overall hits
system.cpu1.icache.overall_hits::total       20204736                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          214                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           216                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          214                       # number of overall misses
system.cpu1.icache.overall_misses::total          216                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     22413564                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     22413564                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     22413564                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     22413564                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           22                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     20204930                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20204952                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           22                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     20204930                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20204952                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.090909                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.090909                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 104736.280374                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 103766.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 104736.280374                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 103766.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           24                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          190                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     19035612                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     19035612                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     19035612                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     19035612                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 100187.431579                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 100187.431579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 100187.431579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 100187.431579                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           20                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     20204716                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20204736                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          214                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          216                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     22413564                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     22413564                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     20204930                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20204952                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 104736.280374                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 103766.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           24                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     19035612                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     19035612                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 100187.431579                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 100187.431579                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          106.115637                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20204928                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              192                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs               105234                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   104.115637                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.203351                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.207257                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        161639808                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       161639808                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2494631                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       330806                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2660789                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq          645                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp          645                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         16718                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        16718                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2494631                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          383                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7534249                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            7534632                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        12224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    321395328                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           321407552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       480951                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               30780864                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2992944                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000053                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.007266                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2992786     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 158      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2992944                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3344627358                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization          10.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         189810                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2508859629                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          7.5                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      2028305                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        2028305                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      2028305                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       2028305                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          189                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       482851                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       483043                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          189                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       482851                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       483043                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     18906408                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  12119771430                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  12138677838                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     18906408                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  12119771430                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  12138677838                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          189                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2511156                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2511348                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          189                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2511156                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2511348                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.192282                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.192344                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.192282                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.192344                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 100033.904762                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 25100.437671                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 25129.600963                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 100033.904762                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 25100.437671                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 25129.600963                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       480950                       # number of writebacks
system.cpu1.l2cache.writebacks::total          480950                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          189                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       482851                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       483040                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          189                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       482851                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       483040                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     18843471                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  11958982047                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  11977825518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     18843471                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  11958982047                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  11977825518                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.192282                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.192343                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.192282                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.192343                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 99700.904762                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 24767.437671                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 24796.757035                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 99700.904762                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 24767.437671                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 24796.757035                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               480950                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       222873                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       222873                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       222873                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       222873                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      2287771                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      2287771                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      2287771                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      2287771                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data          644                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          644                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data          645                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          645                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.001550                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.001550                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.001550                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.001550                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        27639                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data         1290                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         1290                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        15428                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        15428                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   1303078950                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   1303078950                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        16718                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        16718                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.922838                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.922838                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 84461.949054                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 84461.949054                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        15428                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        15428                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   1297941426                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1297941426                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.922838                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.922838                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 84128.949054                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 84128.949054                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      2027015                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      2027015                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       467423                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       467615                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     18906408                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  10816692480                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  10835598888                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2494438                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2494630                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.187386                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.187449                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 100033.904762                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 23141.121596                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 23172.051555                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       467423                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       467612                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     18843471                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  10661040621                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  10679884092                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.187386                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.187447                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 99700.904762                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 22808.121596                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 22839.200217                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2079.818348                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5022636                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          483064                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           10.397455                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.579439                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.002752                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    33.519492                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2043.716665                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000141                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.008183                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.498954                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.507768                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2114                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          646                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          948                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.516113                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        80845256                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       80845256                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 17327668659993                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33589416960                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29464.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29464.numOps                      0                       # Number of Ops committed
system.cpu1.thread29464.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            3                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     41956571                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        41956574                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            3                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     42240227                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42240230                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      8220154                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       8220155                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      8277974                       # number of overall misses
system.cpu2.dcache.overall_misses::total      8277975                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  62174467606                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  62174467606                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  62174467606                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  62174467606                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     50176725                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     50176729                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     50518201                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     50518205                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.250000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.163824                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.163824                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.250000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.163861                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.163861                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  7563.662141                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7563.661221                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  7510.831467                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7510.830560                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        51981                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             87                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   597.482759                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2530154                       # number of writebacks
system.cpu2.dcache.writebacks::total          2530154                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      5703481                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5703481                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      5703481                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5703481                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2516673                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2516673                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2530869                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2530869                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  19760213983                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  19760213983                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  21096646546                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  21096646546                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050156                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050156                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.050098                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.050098                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  7851.720896                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  7851.720896                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  8335.732330                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  8335.732330                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2530154                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     41557018                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       41557021                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      8203218                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      8203219                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  60939572760                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  60939572760                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     49760236                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49760240                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.250000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.164855                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.164855                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  7428.739887                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  7428.738982                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      5703477                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      5703477                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2499741                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2499741                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  18530970147                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  18530970147                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.050236                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050236                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  7413.156062                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7413.156062                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       399553                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        399553                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16936                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16936                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1234894846                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1234894846                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.040664                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040664                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 72915.378248                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 72915.378248                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16932                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16932                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1229243836                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1229243836                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.040654                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040654                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 72598.856367                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 72598.856367                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       283656                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       283656                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        57820                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        57820                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       341476                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       341476                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.169324                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.169324                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        14196                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        14196                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   1336432563                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1336432563                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.041572                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.041572                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 94141.487954                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 94141.487954                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.770477                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           44771099                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2530666                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.691429                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.001105                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.769372                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000002                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999550                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999552                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        406676306                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       406676306                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           20                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20356917                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20356937                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           20                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20356917                       # number of overall hits
system.cpu2.icache.overall_hits::total       20356937                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          214                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           216                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          214                       # number of overall misses
system.cpu2.icache.overall_misses::total          216                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     20510802                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     20510802                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     20510802                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     20510802                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           22                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20357131                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20357153                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           22                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20357131                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20357153                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.090909                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.090909                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 95844.869159                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 94957.416667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 95844.869159                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 94957.416667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           24                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           24                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          190                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     17029953                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     17029953                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     17029953                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     17029953                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 89631.331579                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 89631.331579                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 89631.331579                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 89631.331579                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           20                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20356917                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20356937                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          216                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     20510802                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     20510802                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20357131                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20357153                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 95844.869159                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 94957.416667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           24                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          190                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     17029953                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     17029953                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 89631.331579                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 89631.331579                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          106.860719                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20357129                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              192                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         106026.713542                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   104.860719                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.204806                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.208712                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        162857416                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       162857416                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2514129                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       295159                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2701217                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq          203                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp          203                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         16729                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        16729                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2514130                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          383                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7591893                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7592276                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        12224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    323892480                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           323904704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       466223                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               29838272                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2997284                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000036                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.006003                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2997176    100.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 108      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2997284                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3370466493                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          10.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         189810                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2528201934                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          7.5                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2062476                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2062476                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2062476                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2062476                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          189                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       468190                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       468382                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          189                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       468190                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       468382                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     16899417                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  11787905961                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  11804805378                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     16899417                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  11787905961                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  11804805378                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          189                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2530666                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2530858                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          189                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2530666                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2530858                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.185007                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.185068                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.185007                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.185068                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 89414.904762                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 25177.611570                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 25203.371133                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 89414.904762                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 25177.611570                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 25203.371133                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       466222                       # number of writebacks
system.cpu2.l2cache.writebacks::total          466222                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       468190                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       468379                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       468190                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       468379                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     16836480                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  11631999024                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  11648835504                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     16836480                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  11631999024                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  11648835504                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.185007                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.185067                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.185007                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.185067                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 89081.904762                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 24844.612281                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 24870.533273                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 89081.904762                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 24844.612281                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 24870.533273                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               466222                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       201828                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       201828                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       201828                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       201828                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      2328325                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      2328325                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      2328325                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      2328325                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data          202                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          202                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data          203                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          203                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.004926                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.004926                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.004926                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.004926                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         1300                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1300                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        15429                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        15429                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   1211895558                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   1211895558                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.922291                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.922291                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 78546.604317                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 78546.604317                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        15429                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        15429                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1206757701                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   1206757701                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.922291                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.922291                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 78213.604317                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 78213.604317                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      2061176                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      2061176                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       452761                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       452953                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     16899417                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  10576010403                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  10592909820                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2513937                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2514129                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.180100                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.180163                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 89414.904762                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 23358.925356                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 23386.333284                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       452761                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       452950                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     16836480                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10425241323                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  10442077803                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.180100                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.180162                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 89081.904762                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 23025.926091                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 23053.488913                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2111.576212                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5061212                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          468391                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           10.805528                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.316917                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.068788                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.002753                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    56.091582                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2055.096173                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000077                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000017                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.013694                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.501732                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.515522                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2169                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          622                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          982                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.529541                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        81447815                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       81447815                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 17327668659993                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33589416960                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29464.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29464.numOps                      0                       # Number of Ops committed
system.cpu2.thread29464.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            3                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     41948865                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        41948868                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            3                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     42233251                       # number of overall hits
system.cpu3.dcache.overall_hits::total       42233254                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      8218588                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       8218589                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      8275692                       # number of overall misses
system.cpu3.dcache.overall_misses::total      8275693                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  62166415336                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  62166415336                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  62166415336                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  62166415336                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     50167453                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     50167457                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     50508943                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     50508947                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.250000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.163823                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.163823                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.250000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.163846                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.163846                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  7564.123586                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  7564.122666                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  7511.929557                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  7511.928649                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        51667                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             84                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   615.083333                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2529677                       # number of writebacks
system.cpu3.dcache.writebacks::total          2529677                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      5702390                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5702390                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      5702390                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5702390                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      2516198                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2516198                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      2530391                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2530391                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  19770517339                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  19770517339                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  21123442060                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  21123442060                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.050156                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050156                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.050098                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050098                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  7857.297931                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  7857.297931                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  8347.896456                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  8347.896456                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2529677                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            3                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     41549312                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       41549315                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      8201652                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      8201653                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  60919481538                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  60919481538                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     49750964                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     49750968                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.250000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.164854                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.164854                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  7427.708654                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  7427.707748                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      5702386                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      5702386                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      2499266                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2499266                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  18529234551                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  18529234551                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.050236                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.050236                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  7413.870533                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7413.870533                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data       399553                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        399553                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        16936                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        16936                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1246933798                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1246933798                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.040664                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.040664                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 73626.228035                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 73626.228035                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            4                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        16932                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        16932                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1241282788                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1241282788                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.040654                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.040654                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 73309.874085                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 73309.874085                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       284386                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       284386                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        57104                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        57104                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       341490                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       341490                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.167220                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.167220                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        14193                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   1352924721                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   1352924721                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.041562                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.041562                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 95323.379201                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 95323.379201                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.770179                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           44763646                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2530189                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            17.691819                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.001105                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.769074                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000002                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999549                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999551                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        406601765                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       406601765                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           20                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     20353111                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        20353131                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           20                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     20353111                       # number of overall hits
system.cpu3.icache.overall_hits::total       20353131                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          213                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           215                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          213                       # number of overall misses
system.cpu3.icache.overall_misses::total          215                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     21089889                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     21089889                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     21089889                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     21089889                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     20353324                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     20353346                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     20353324                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     20353346                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.090909                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.090909                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 99013.563380                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 98092.506977                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 99013.563380                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 98092.506977                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           23                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           23                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          190                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          190                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     17513136                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     17513136                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     17513136                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     17513136                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 92174.400000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 92174.400000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 92174.400000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 92174.400000                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           20                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     20353111                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       20353131                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          213                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     21089889                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     21089889                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     20353324                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     20353346                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 99013.563380                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 98092.506977                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           23                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          190                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     17513136                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     17513136                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 92174.400000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 92174.400000                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          106.842284                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           20353323                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              192                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         106006.890625                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   104.842284                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.204770                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.208676                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        162826960                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       162826960                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        2513652                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       299912                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      2695922                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          203                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          203                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         16729                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        16729                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      2513652                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          383                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      7590460                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            7590843                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        12224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    323831360                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           323843584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       466159                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               29834176                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2996742                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000036                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.006003                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2996634    100.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 108      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2996742                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      3369829797                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization          10.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         189810                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     2527725411                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          7.5                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      2062063                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        2062063                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      2062063                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       2062063                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          189                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       468125                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       468317                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          189                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       468125                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       468317                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     17382600                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  11816683155                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  11834065755                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     17382600                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  11816683155                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  11834065755                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          189                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      2530188                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      2530380                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          189                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      2530188                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      2530380                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.185016                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.185078                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.185016                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.185078                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 91971.428571                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 25242.580838                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 25269.349084                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 91971.428571                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 25242.580838                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 25269.349084                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       466158                       # number of writebacks
system.cpu3.l2cache.writebacks::total          466158                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          189                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       468125                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       468314                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          189                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       468125                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       468314                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     17319663                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  11660797530                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  11678117193                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     17319663                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  11660797530                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  11678117193                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.185016                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.185077                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.185016                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.185077                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 91638.428571                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 24909.580838                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 24936.510958                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 91638.428571                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 24909.580838                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 24936.510958                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               466158                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       205390                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       205390                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       205390                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       205390                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      2324285                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      2324285                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      2324285                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      2324285                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          202                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          202                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          203                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          203                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.004926                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.004926                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.004926                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.004926                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        27639                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         1300                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         1300                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        15429                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        15429                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   1223939835                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   1223939835                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.922291                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.922291                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 79327.230216                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 79327.230216                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        15429                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        15429                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   1218801978                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   1218801978                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.922291                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.922291                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 78994.230216                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 78994.230216                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      2060763                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      2060763                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          189                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       452696                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       452888                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     17382600                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  10592743320                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  10610125920                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      2513459                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      2513651                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.180109                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.180171                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 91971.428571                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 23399.242140                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 23427.703803                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       452696                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       452885                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     17319663                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  10441995552                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  10459315215                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.180109                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.180170                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 91638.428571                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 23066.242140                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 23094.858993                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2111.186832                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           5060257                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          468327                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           10.804965                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     0.316490                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.005739                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.002753                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    55.860634                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2055.001215                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000077                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.013638                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.501709                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.515426                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2169                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          285                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          619                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          981                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.529541                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        81432455                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       81432455                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 17327668659993                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33589416960                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1836927                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        434070                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1489055                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             56213                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 4                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                4                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              61710                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             61710                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1836927                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      1434444                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      1446883                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      1402882                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      1402690                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 5686899                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     61154944                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     61685632                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     59807936                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     59799744                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                242448256                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                             89721                       # Total snoops (count)
system.l3bus.snoopTraffic                     2144512                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1988396                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1988396    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1988396                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1890751322                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                5.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           319049311                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           321825821                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           312046653                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.9                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           312006685                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.9                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data       438613                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       442836                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       428350                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       428156                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             1737955                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data       438613                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       442836                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       428350                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       428156                       # number of overall hits
system.l3cache.overall_hits::total            1737955                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          188                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        40092                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        40015                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        39839                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        39969                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            160682                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          188                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        40092                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        40015                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        39839                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        39969                       # number of overall misses
system.l3cache.overall_misses::total           160682                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     16909740                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   3818985524                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     18082233                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   3803839004                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     16079571                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   3737882699                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     16563420                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   3769666886                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  15198009077                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     16909740                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   3818985524                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     18082233                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   3803839004                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     16079571                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   3737882699                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     16563420                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   3769666886                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  15198009077                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          188                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       478705                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       482851                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       468189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       468125                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1898637                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          188                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       478705                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       482851                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       468189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       468125                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1898637                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.083751                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.082872                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.085092                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.085381                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.084630                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.083751                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.082872                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.085092                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.085381                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.084630                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 89945.425532                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 95255.550334                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 95673.190476                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 95060.327477                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 85077.095238                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 93824.711941                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 87637.142857                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 94314.766094                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 94584.390766                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 89945.425532                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 95255.550334                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 95673.190476                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 95060.327477                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 85077.095238                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 93824.711941                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 87637.142857                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 94314.766094                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 94584.390766                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          33508                       # number of writebacks
system.l3cache.writebacks::total                33508                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          188                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        40092                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        40015                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        39839                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        39969                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       160670                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          188                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        40092                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        40015                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        39839                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        39969                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       160670                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     15657660                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   3551972804                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     16823493                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   3537339104                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     14820831                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   3472554959                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     15304680                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   3503473346                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  14127946877                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     15657660                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   3551972804                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     16823493                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   3537339104                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     14820831                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   3472554959                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     15304680                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   3503473346                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  14127946877                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.083751                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.082872                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.085092                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.085381                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.084624                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.083751                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.082872                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.085092                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.085381                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.084624                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 83285.425532                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 88595.550334                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 89013.190476                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 88400.327477                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 78417.095238                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 87164.711941                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 80977.142857                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 87654.766094                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 87931.455013                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 83285.425532                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 88595.550334                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 89013.190476                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 88400.327477                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 78417.095238                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 87164.711941                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 80977.142857                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 87654.766094                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 87931.455013                       # average overall mshr miss latency
system.l3cache.replacements                     89721                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       400562                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       400562                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       400562                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       400562                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1489055                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1489055                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1489055                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1489055                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_misses::.switch_cpus0.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             4                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus0.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            4                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        66600                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data         4116                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data         4013                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         4713                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data         4527                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            17369                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data        11308                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        11415                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        10716                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        10902                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          44341                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   1165155678                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   1179883269                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   1078954299                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   1093614624                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   4517607870                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        15424                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        15428                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        15429                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        15429                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        61710                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.733143                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.739889                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.694536                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.706591                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.718538                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 103038.174567                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 103362.529041                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 100686.291433                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 100313.210787                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 101883.310480                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        11308                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        11415                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        10716                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        10902                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        44341                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   1089844398                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   1103859369                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1007585739                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   1021007304                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   4222296810                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.733143                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.739889                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.694536                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.706591                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.718538                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 96378.174567                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 96702.529041                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 94026.291433                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 93653.210787                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 95223.310480                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       434497                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       438823                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       423637                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       423629                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      1720586                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          188                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        28784                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        28600                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        29123                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        29067                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       116341                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     16909740                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   2653829846                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     18082233                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   2623955735                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     16079571                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   2658928400                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     16563420                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   2676052262                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  10680401207                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          188                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       463281                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       467423                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       452760                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       452696                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1836927                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.062131                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.061187                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.064323                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.064209                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.063335                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 89945.425532                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 92198.090814                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 95673.190476                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 91746.704021                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 85077.095238                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 91299.948494                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 87637.142857                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 92064.962397                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 91802.556339                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          188                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        28784                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        28600                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        29123                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        29067                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       116329                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     15657660                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   2462128406                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     16823493                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   2433479735                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     14820831                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   2464969220                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     15304680                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   2482466042                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total   9905650067                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.062131                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.061187                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.064323                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.064209                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.063328                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 83285.425532                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 85538.090814                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 89013.190476                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 85086.704021                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 78417.095238                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 84639.948494                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 80977.142857                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 85404.962397                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 85152.026296                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            38529.784056                       # Cycle average of tags in use
system.l3cache.tags.total_refs                3627572                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1889617                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.919739                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         17327750985918                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 38529.784056                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.587918                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.587918                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        61941                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         1653                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        15821                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        44200                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.945145                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             62501745                       # Number of tag accesses
system.l3cache.tags.data_accesses            62501745                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     33508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     40081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     40002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     39839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     39955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000482175102                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2026                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2026                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              339912                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              31589                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160670                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33508                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160670                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33508                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     38                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160670                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33508                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   65722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   41280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   24099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    7448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   2230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      79.282330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1529.183907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         2021     99.75%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            3      0.15%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::67584-69631            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2026                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.514808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.483949                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.058314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1567     77.34%     77.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      1.38%     78.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              350     17.28%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               42      2.07%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      1.18%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.25%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.39%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2026                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                10282880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2144512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    306.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33588636741                       # Total gap between requests
system.mem_ctrls.avgGap                     172978.59                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        12032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      2565184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2560128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2549696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      2557120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2141376                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 358207.953313021630                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 76368792.429463937879                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 360113.314766814292                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 76218268.874614313245                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 360113.314766814292                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 75907694.957646101713                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 360113.314766814292                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 76128716.886286064982                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 63751488.882448889315                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          188                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        40092                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        40015                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        39839                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        39969                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        33508                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      8609798                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   2047977138                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      9738140                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   2036146130                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      7737879                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   1977888609                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      8219552                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   2003962568                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 908852106060                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     45796.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     51081.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     51524.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     50884.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     40941.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     49647.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     43489.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     50137.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  27123436.38                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      2565888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2560960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2549696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      2558016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      10283648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        48832                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2144512                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2144512                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          188                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        40092                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        40015                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        39839                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        39969                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         160682                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        33508                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         33508                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         1905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         3811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         1905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         1905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         1905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       358208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     76389751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       360113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     76243039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       360113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     75907695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       360113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     76155392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        306157289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         3811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       358208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       360113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       360113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       360113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1453791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     63844852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        63844852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     63844852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         1905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         3811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         1905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         1905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         1905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       358208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     76389751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       360113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     76243039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       360113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     75907695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       360113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     76155392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       370002141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               160632                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               33459                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4739                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4687                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4629                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4813                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5131                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         4785                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         4808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         5117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         5123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         5366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         5454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         5228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         5100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         5410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         5496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         5439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         5414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         5041                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         4954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         4847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         4741                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1035                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          974                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1082                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1046                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          992                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1084                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1077                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1015                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          978                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1043                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          955                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          993                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          853                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          993                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         1177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         1287                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         1072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         1077                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         1147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         1035                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         1183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         1202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         1031                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          980                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         1000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         1008                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5290504870                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             535225824                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8100279814                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                32935.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           50427.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              100909                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21890                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            62.82                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           65.42                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        71292                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   174.238680                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   105.093748                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   251.686914                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        45950     64.45%     64.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14545     20.40%     84.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2437      3.42%     88.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1287      1.81%     90.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          977      1.37%     91.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          831      1.17%     92.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          698      0.98%     93.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          490      0.69%     94.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4077      5.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        71292                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              10280448                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2141376                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              306.062021                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               63.751489                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.93                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               63.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    222342067.584001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    295600928.313597                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   675669080.217575                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  125755517.664001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11975204209.515287                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 24637921887.600937                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2996381863.641706                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  40928875554.537704                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1218.504716                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4353905562                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3025251840                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  26210259558                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             116341                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        33508                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56213                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             44341                       # Transaction distribution
system.membus.trans_dist::ReadExResp            44341                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         116341                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       411089                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       411089                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 411089                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     12428160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     12428160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                12428160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160686                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160686    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              160686                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           128014212                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          298322940                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       29712460                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     29520065                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       116647                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     10197764                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       10197574                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.998137                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed          14372                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups         7767                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits         7575                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          192                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      7063715                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       116582                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     99851622                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.213907                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.487953                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     21413325     21.45%     21.45% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     20247361     20.28%     41.72% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2        88298      0.09%     41.81% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     10419403     10.43%     52.25% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4       135154      0.14%     52.38% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       915144      0.92%     53.30% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       183359      0.18%     53.48% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      8729798      8.74%     62.22% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     37719780     37.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     99851622                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    248599348                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     420765482                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           48551319                       # Number of memory references committed
system.switch_cpus0.commit.loads             48134914                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          28970804                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         170117672                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          298063081                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         1372      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    211751899     50.33%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        35827      0.01%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        21920      0.01%     50.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc     37742007      8.97%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     37737891      8.97%     68.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     47186711     11.21%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     37736521      8.97%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     38579271      9.17%     97.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite       297238      0.07%     97.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead      9555643      2.27%     99.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       119167      0.03%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    420765482                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     37719780                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         7586764                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     38863809                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         38744297                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     15473204                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        173737                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     10076166                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     431733388                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          346                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           49984909                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            2292834                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               156672                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 1612                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       151811                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             256963719                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           29712460                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10219521                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            100516199                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         347604                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         20246878                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes           99                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    100841812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     4.340188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.640545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        30680771     30.42%     30.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         9264994      9.19%     39.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         1066315      1.06%     40.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7297641      7.24%     47.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1917712      1.90%     49.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1242485      1.23%     51.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         1243545      1.23%     52.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         1989474      1.97%     54.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        46138875     45.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    100841812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.294564                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.547496                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           20246878                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             154298                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        2013791                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation           78                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       1889068                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache            75                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33589427283                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        173737                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        14595391                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       12868354                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            1                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         47024677                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     26179651                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     430413865                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       416565                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      15717716                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         40280                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       4397880                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    506012515                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1019881490                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       379562620                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        363616799                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    497437685                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         8574618                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         78742244                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               489218687                       # The number of ROB reads
system.switch_cpus0.rob.writes              856648753                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        248599348                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          420765482                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       29649631                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     29457466                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       116395                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10176632                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10176438                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998094                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed          14373                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups         7769                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits         7576                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          193                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts      7061264                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       116330                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     99849036                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.204946                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.489374                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     21569062     21.60%     21.60% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     20210676     20.24%     41.84% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2        87603      0.09%     41.93% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10401707     10.42%     52.35% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4       134520      0.13%     52.48% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       918192      0.92%     53.40% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       185346      0.19%     53.59% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      8707787      8.72%     62.31% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     37634143     37.69%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     99849036                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    248064141                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     419859772                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           48448184                       # Number of memory references committed
system.switch_cpus1.commit.loads             48031815                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          28908660                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         169749477                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          297423301                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         1369      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    211297014     50.33%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        35824      0.01%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        21872      0.01%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc     37660211      8.97%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     37656104      8.97%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     47084442     11.21%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     37654737      8.97%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     38496635      9.17%     97.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite       297211      0.07%     97.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead      9535180      2.27%     99.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       119158      0.03%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    419859772                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     37634143                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         7579465                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     38982977                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         38642199                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     15460561                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        173484                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     10054967                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     430819631                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          346                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           49881654                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            2292903                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               156336                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 1610                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       151584                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             256422017                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           29649631                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10198387                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            100513554                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         347098                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         20204930                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           99                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    100838687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     4.331218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.641902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        30821351     30.57%     30.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         9244703      9.17%     39.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         1069605      1.06%     40.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         7273553      7.21%     48.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         1916746      1.90%     49.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1245093      1.23%     51.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         1247243      1.24%     52.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1989286      1.97%     54.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        46031107     45.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    100838687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.293942                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.542126                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           20204930                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads             154330                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        2013475                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation           77                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       1889198                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache            73                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33589427283                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        173484                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        14578799                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       12946135                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            1                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         46916903                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     26223364                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     429501350                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       422134                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      15724173                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         45513                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       4436189                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    504933828                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1017722788                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       378770711                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        362830677                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    496366134                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps         8567468                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         78687031                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               488393577                       # The number of ROB reads
system.switch_cpus1.rob.writes              854831916                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        248064141                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          419859772                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       29877363                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     29684391                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       117290                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     10253201                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10253007                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998108                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          14373                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         7748                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         7575                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          173                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           18                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      7078508                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       117225                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     99851012                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.237671                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.484337                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     21010772     21.04%     21.04% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     20335978     20.37%     41.41% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2        89157      0.09%     41.50% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     10459017     10.47%     51.97% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       135544      0.14%     52.11% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       904428      0.91%     53.01% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       179855      0.18%     53.19% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      8789116      8.80%     62.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     37947145     38.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     99851012                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     423135761                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           48821203                       # Number of memory references committed
system.switch_cpus2.commit.loads             48404714                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29133435                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         171081265                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          299737408                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    212942353     50.32%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc     37956080      8.97%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     37951942      8.97%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     47454358     11.21%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     37950565      8.97%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     38795517      9.17%     97.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      9609197      2.27%     99.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    423135761                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     37947145                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         7611479                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     38539262                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         39000646                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     15517547                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        174379                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     10131669                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     434130560                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          344                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           50256216                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2292751                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               157555                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1620                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       152616                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             258389439                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           29877363                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10274955                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            100516254                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         348888                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20357131                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           99                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    100843314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.364043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.636365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        30295897     30.04%     30.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9316545      9.24%     39.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         1071434      1.06%     40.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7348053      7.29%     47.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1916909      1.90%     49.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         1249289      1.24%     50.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         1251863      1.24%     52.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1990890      1.97%     53.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        46402434     46.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    100843314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.296199                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.561631                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20357131                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             154293                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2016495                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1889028                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            87                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33589427283                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        174379                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        14646551                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       12753267                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles          231                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         47301239                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     25967646                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     432805841                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       410408                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      15721588                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         33797                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       4168886                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    508840203                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1025539865                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       381638318                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        365672847                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    500242032                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8597991                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         78958830                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               491375784                       # The number of ROB reads
system.switch_cpus2.rob.writes              861420983                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          423135761                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       29871673                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     29678728                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       117266                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     10251279                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       10251091                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.998166                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed          14372                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups         7747                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits         7575                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          172                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts      7077484                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       117201                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     99848800                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.236951                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.484473                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     21023461     21.06%     21.06% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     20332237     20.36%     41.42% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2        89110      0.09%     41.51% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     10457134     10.47%     51.98% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4       135660      0.14%     52.12% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       904193      0.91%     53.02% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       179791      0.18%     53.20% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      8787454      8.80%     62.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     37939760     38.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     99848800                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249951965                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     423054468                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           48811955                       # Number of memory references committed
system.switch_cpus3.commit.loads             48395466                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          29127858                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         171048212                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          299679986                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    212901524     50.32%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc     37948735      8.97%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     37944597      8.97%     68.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     47445177     11.21%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     37943220      8.97%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     38788106      9.17%     97.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead      9607360      2.27%     99.97% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    423054468                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     37939760                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         7609632                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     38549119                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         38993564                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     15514290                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        174354                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     10129723                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     434047909                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          344                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           50246902                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            2292770                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               157527                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1620                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       152394                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             258340171                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           29871673                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10273038                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            100514147                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         348838                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         20353324                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           98                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    100840960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.363319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.636493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        30306472     30.05%     30.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         9314825      9.24%     39.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         1071928      1.06%     40.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         7347027      7.29%     47.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         1915515      1.90%     49.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         1249170      1.24%     50.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1252306      1.24%     52.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         1989970      1.97%     53.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        46393747     46.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    100840960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.296143                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.561142                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           20353324                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361258076953                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             154309                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        2016330                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       1889026                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache            84                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33589427283                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        174354                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        14643211                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       12734008                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles          414                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         47292240                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     25996732                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     432723615                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       409977                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      15718468                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         35035                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       4201237                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    508743026                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1025345371                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       381567030                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        365602120                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    500145851                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps         8597030                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         78943373                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               491298640                       # The number of ROB reads
system.switch_cpus3.rob.writes              861256185                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249951965                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          423054468                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
