---
title: å®Ÿè·µç·¨ã€€ç¬¬3ç« ã€€OpenLaneã«ã‚ˆã‚‹ãƒ‡ã‚¸ã‚¿ãƒ«è¨­è¨ˆå®Ÿç¿’
---

---

# ğŸ—ï¸ å®Ÿè·µç·¨ ç¬¬3ç« ï¼šOpenLaneã«ã‚ˆã‚‹ãƒ‡ã‚¸ã‚¿ãƒ«è¨­è¨ˆå®Ÿç¿’  
**Practical Chapter 3: Digital Design Practice Using OpenLane**

---

## ğŸ”— å…¬å¼ãƒªãƒ³ã‚¯ / *Official Links*

| è¨€èª / Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|-----------------|----------------|-----------|
| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª / *Japanese* | [![GitHub Pages JP](https://img.shields.io/badge/GitHub%20Pages-æ—¥æœ¬èªç‰ˆ-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/e_chapter3_openlane_practice/) | [![GitHub Repo JP](https://img.shields.io/badge/GitHub-æ—¥æœ¬èªç‰ˆ-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/e_chapter3_openlane_practice) |

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

æœ¬ç« ã§ã¯ã€ã‚ªãƒ¼ãƒ—ãƒ³ã‚½ãƒ¼ã‚¹EDAãƒ„ãƒ¼ãƒ«ã€Œ**OpenLane**ã€ã‚’ç”¨ã„ã¦ã€  
**Verilog RTL ã‹ã‚‰ GDS ç”Ÿæˆã¾ã§ã®ãƒ‡ã‚¸ã‚¿ãƒ«LSIè¨­è¨ˆãƒ•ãƒ­ãƒ¼**ã‚’å®Ÿè·µå½¢å¼ã§ä½“é¨“ã—ã¾ã™ã€‚  

This chapter provides hands-on experience with a **digital implementation flow**  
from Verilog RTL to GDS layout using the open-source EDA framework **OpenLane**.

Sky130 PDKã¨ã®çµ±åˆã€åˆ¶ç´„ãƒ•ã‚¡ã‚¤ãƒ«ã€åˆæˆãƒ»é…ç½®ãƒ»é…ç·šãƒ»DRCãªã©ã€  
**å®Ÿç”¨çš„ãªè¨­è¨ˆãƒ•ãƒ­ãƒ¼å…¨ä½“**ã‚’ä½“é¨“çš„ã«å­¦ã³ã¾ã™ã€‚

---

## ğŸ¯ å­¦ç¿’ç›®æ¨™ï½œLearning Objectives

- âœ… RTLã€œGDSã¾ã§ã®æµã‚Œã‚’æŠŠæ¡ã—ã€å®Ÿè¡Œã§ãã‚‹  
â€ƒâ€ƒUnderstand and execute the RTL-to-GDS design flow  
- âœ… å„ã‚¹ãƒ†ãƒ¼ã‚¸ï¼ˆåˆæˆãƒ»é…ç½®ãƒ»é…ç·šãƒ»DRCç­‰ï¼‰ã®ç›®çš„ã¨ãƒ„ãƒ¼ãƒ«ã‚’ç†è§£  
â€ƒâ€ƒUnderstand the role of each stage (synthesis, placement, routing, DRC, etc.)  
- âœ… é¢ç©ãƒ»ã‚¿ã‚¤ãƒŸãƒ³ã‚°ãƒ»é›»åŠ›ãªã©ã®ãƒ¬ãƒãƒ¼ãƒˆã‚’è§£é‡ˆã—ã€è¨­è¨ˆã¸åæ˜ ã§ãã‚‹  
â€ƒâ€ƒInterpret area, timing, and power reports and reflect insights into design  
- âœ… `SDC`, `floorplan`, `PDN` ãªã©ã®åˆ¶ç´„è¨˜è¿°ã«ç¿’ç†Ÿã™ã‚‹  
â€ƒâ€ƒGain proficiency in design constraints such as `SDC`, `floorplan`, and `PDN`

---

## ğŸ“š ãƒ•ã‚©ãƒ«ãƒ€æ§‹æˆï½œFolder Structure

| ğŸ“ ãƒ•ã‚©ãƒ«ãƒ€ | ğŸ“„ å†…å®¹ / Description |
|------------|---------------------------|
| [`01_intro_openlane/`](01_intro_openlane/README.md) | OpenLaneã¨Sky130ã®æ¦‚è¦ï½œOverview of OpenLane & Sky130 |
| [`02_rtl_to_gds_flow/`](02_rtl_to_gds_flow/README.md) | RTLã‹ã‚‰GDSã¸ã®è¨­è¨ˆãƒ•ãƒ­ãƒ¼ï½œRTL-to-GDS Implementation |
| [`03_power_timing_report/`](03_power_timing_report/README.md) | ãƒ¬ãƒãƒ¼ãƒˆå‡ºåŠ›ã¨è§£æï½œPower, Timing, Area Analysis |
| [`04_custom_constraint/`](04_custom_constraint/README.md) | åˆ¶ç´„ãƒ•ã‚¡ã‚¤ãƒ«ã®ã‚«ã‚¹ã‚¿ãƒã‚¤ã‚ºï½œConstraint Customization |

---

## ğŸ› ï¸ ä½¿ç”¨ãƒ„ãƒ¼ãƒ«ï½œRequired Tools

| ğŸ§© ãƒ„ãƒ¼ãƒ« | ğŸ” èª¬æ˜ |
|----------|---------------------------|
| **OpenLane v2.x+** | ãƒ¡ã‚¤ãƒ³EDAãƒ•ãƒ­ãƒ¼ï¼ˆãƒ‡ã‚¸ã‚¿ãƒ«å®Ÿè£…ï¼‰ |
| **Sky130 PDK (`sky130A`)** | å¯¾å¿œãƒ—ãƒ­ã‚»ã‚¹è¨­è¨ˆã‚­ãƒƒãƒˆ |
| **Docker** | æ¨å¥¨å®Ÿè¡Œç’°å¢ƒï¼ˆOpenLaneã¯Dockerãƒ™ãƒ¼ã‚¹ï¼‰ |
| **Python 3.x** | ãƒ¬ãƒãƒ¼ãƒˆè§£æãƒ»è‡ªå‹•åŒ–ã‚¹ã‚¯ãƒªãƒ—ãƒˆç”¨ |

---

## ğŸ“¦ OpenLane / Sky130 ã®æº–å‚™ï½œSetup Guide

ä»¥ä¸‹ã®æ‰‹é †ã§OpenLaneãŠã‚ˆã³PDKã‚’å–å¾—ã§ãã¾ã™ï¼š

```bash
git clone https://github.com/The-OpenROAD-Project/OpenLane.git
cd OpenLane
make pull-openlane
make pull-sky130-pdk
```

ğŸ” è©³ç´°æ‰‹é †ã¯ â†’ [`01_intro_openlane/`](01_intro_openlane/README.md)

---

## ğŸ—ºï¸ SoCè¨­è¨ˆã®å…¨ä½“ãƒ•ãƒ­ãƒ¼ï½œSoC Design Flow Overview (Mermaid Diagram)

 [ğŸ“ GitHubã§Mermaidãƒ•ãƒ­ãƒ¼ãƒãƒ£ãƒ¼ãƒˆã‚’è¦‹ã‚‹](https://github.com/Samizo-AITL/Edusemi-v4x/blob/main/e_chapter3_openlane_practice/README.md)

```mermaid
graph TD
    A[ğŸ“ ä»•æ§˜ç­–å®š<br>Specification] --> B[ğŸ”§ RTLè¨­è¨ˆ<br>RTL Design]
    B --> C[ğŸ”ƒ è«–ç†åˆæˆ<br>Logic Synthesis]
    C --> D[ğŸ§ª DFTæŒ¿å…¥<br>Test Insert]
    D --> E[ğŸ“¤ ã‚²ãƒ¼ãƒˆãƒãƒƒãƒˆãƒªã‚¹ãƒˆç”Ÿæˆ<br>Gate-level Netlist]
    E --> F[ğŸ“ é…ç½®ãƒ»é…ç·š<br>Placement & Routing]
    F --> G[â±ï¸ ã‚¿ã‚¤ãƒŸãƒ³ã‚°è§£æ<br>Static Timing Analysis]
    G --> H[ğŸ” æ¤œè¨¼<br>DRC, LVS, Simulation]
    H --> I[ğŸ’¾ GDSå‡ºåŠ›<br>GDS Export]
    I --> J[ğŸï¸ ãƒã‚¹ã‚¯ç”Ÿæˆ<br>Mask Generation]
    J --> K[ğŸ­ è£½é€ <br>Fabrication]

    %% è‰²åˆ†ã‘ã‚¹ã‚¿ã‚¤ãƒ«å®šç¾©
    classDef front_end fill:#D0F0FD,stroke:#2B7A78,stroke-width:1px;
    classDef back_end  fill:#FFDDC1,stroke:#D77A61,stroke-width:1px;
    classDef manuf     fill:#E0E0E0,stroke:#777,stroke-width:1px;

    %% ã‚¯ãƒ©ã‚¹é©ç”¨
    class A,B,C,D,E front_end;
    class F,G,H,I back_end;
    class J,K manuf;
```

---

## ğŸ”— é–¢é€£ç« ï½œRelated Chapters

- [ğŸ“ ç¬¬1ç« ï¼šPythonã«ã‚ˆã‚‹è‡ªå‹•åŒ–ãƒ„ãƒ¼ãƒ«ç¾¤](../e_chapter1_python_automation_tools/README.md)  
- [ğŸ“ ç¬¬2ç« ï¼šSky130å®Ÿé¨“ã¨SPICEç‰¹æ€§è©•ä¾¡](../e_chapter2_sky130_experiments/README.md)

---

## ğŸ“ å‚™è€ƒï½œNotes

- âœ… æœ¬ç« ã§ã¯ Sky130 PDK ã«å¯¾å¿œã—ãŸæœ€å°æ§‹æˆã®å›è·¯ã‚’ä½¿ç”¨ã—ã¾ã™  
- ğŸ” å¿œç”¨è¨­è¨ˆã¨ã—ã¦ SoCã€IPãƒã‚¯ãƒ­ã€ã‚¿ã‚¤ãƒŸãƒ³ã‚°æœ€é©åŒ–ãªã©ã«æ‹¡å¼µå¯èƒ½  
- ğŸ“¤ GDSãƒ•ã‚¡ã‚¤ãƒ«ã®å‡ºåŠ›ã‚’é€šã˜ã¦**MPWç™ºæ³¨ã‚„å¾Œå·¥ç¨‹è¨­è¨ˆ**ã«ã‚‚ã¤ãªãŒã‚‹å­¦ç¿’ãŒå¯èƒ½ã§ã™

---

## ğŸ‘¤ **è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ | Author & License**

| ğŸ“Œ é …ç›® / Item | ğŸ“„ å†…å®¹ / Details |
|------|------|
| **è‘—è€… / Author** | **ä¸‰æº çœŸä¸€**ï¼ˆShinichi Samizoï¼‰ |
| **ğŸ’» GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ğŸ“œ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![Hybrid License](https://img.shields.io/badge/License-Hybrid-blueviolet?style=for-the-badge)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)<br>ã‚³ãƒ¼ãƒ‰ / Code: [MIT](https://opensource.org/licenses/MIT)<br>æ•™æãƒ†ã‚­ã‚¹ãƒˆ / Text: [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/)<br>å›³è¡¨ / Figures: [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) |

---

## ğŸ”™ æˆ»ã‚‹ï½œBack to Top

ğŸ  [![Site](https://img.shields.io/badge/Site-Edusemi--v4x-lightgrey?style=for-the-badge&logo=githubpages&labelColor=555&color=brightgreen)](../) [![Repo](https://img.shields.io/badge/Repo-Edusemi--v4x-lightgrey?style=for-the-badge&logo=github&labelColor=555&color=blue)](https://github.com/Samizo-AITL/Edusemi-v4x)
