// Seed: 698481567
module module_0;
  assign id_1 = 1 - id_1;
  always @(posedge 1'b0 or posedge 1) begin : LABEL_0
    id_1 = #id_2 0;
  end
  wire id_3;
  wire id_5;
  logic [7:0] id_6;
  wire id_7;
  id_8 :
  assert property (@(posedge 1) id_8)
  else $display(id_6[1'b0 : 1==1'h0], 1);
endmodule
module module_1 (
    output wand  id_0,
    input  uwire id_1
);
  wire id_3;
  wire id_4;
  module_0 modCall_1 ();
endmodule
