<module name="VPAC0_COMMON_0_IVPAC_TOP_0_CFG_SLV_PAR_VPAC_VISS0_S_VBUSP_MMR_CFG_VISS_TOP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_REVISION_REG" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_REVISION_REG" offset="0x0" width="32" description="VISS PID">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Used to  distinguish between old scheme and new scheme. Spare bit to encode future schemes" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="BU indicator DSPS ==> 0x0  WTBU ==> 0x1  Processors ==> 0x2" range="29 - 28" rwaccess="R"/> 
		<bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x1220" description="Function indicates a software compatible module family. If there is no level of software compatibility a new FUNC number, and hence PID, should be assigned." range="27 - 16" rwaccess="R"/> 
		<bitfield id="RTL" width="5" begin="15" end="11" resetval="0x0" description="RTL Version.  R as described in PDR with additional clarifications and definitions below.  Must be easily ECO-able or controlled during fabrication.  Ideally through a top level metal mask or e-fuse. This number is maintained/owned by IP design owner.   RTL follows a numbering such as X.Y.R.Z which are explained in this table.   R changes ONLY when:  (1) PDS uploads occur which may have been due to spec changes  (2) Bug fixes occur  (3) Resets to '0' when X or Y changes.   Design team has an internal 'Z' (customer invisible) number which increments on every drop that happens due to DV and RTL updates. Z resets to 0 when R increments. " range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x2" description="Major Revision.   X as described in PDR with additional clarifications/definitions below. This number is owned/maintained by IP specification owner. X is part of IP numbering X.Y.R.Z.  X changes ONLY when:  (1) There is a major feature addition. An example would be adding Master Mode to Utopia Level2. The Func field (or Class/Type in old PID format) will remain the same.   X does NOT change due to:  (1) Bug fixes  (2) Change in feature parameters. " range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Indicates a special version for a particular device.  Consequence of use may avoid use of standard Chip Support Library (CSL) / Drivers.   0 if non-custom. " range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor Revision.   Y as described in PDR with additional clarifications/definitions below.  This number is owned/maintained by IP specification owner.   Y changes ONLY when:  (1) Features are scaled (up or down). Flexibility exists in that this feature scalability may either be represented in the Y change or a specific register in the IP that indicates which features are exactly available.  (2) When feature creeps from Is-Not list to Is list. But this may not be the case once it sees silicon - in which case X will change.   Y does NOT change due to:  (1) Bug fixes  (2) Typos or clarifications  (3) major functional/feature change/addition/deletion. Instead these changes may be reflected via R, S, X as applicable.   Spec owner maintains a customer-invisible number 'S' which changes due to:  (1) Typos/clarifications  (2) Bug documentation. Note that this bug is not due to a spec change but due to implementation. Nevertheless, the spec tracks the IP bugs. An RTL release (say for silicon PG1.1) that occurs due to bug fix should document the corresponding spec number (X.Y.S) in its release notes. " range="5 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_VISS_FUSE_STATUS" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_VISS_FUSE_STATUS" offset="0x4" width="32" description="Register captures the Fuse control status. Shouldn't be captured into TRM">
		<bitfield id="NIKON_DISABLE" width="1" begin="1" end="1" resetval="0x0" description="Availability of NIKON specific feature HW in H3A.   '0' -> Nikon features are available   '1' -> Nikon features are not available" range="1" rwaccess="R"/> 
		<bitfield id="GLBCE_DISABLE" width="1" begin="0" end="0" resetval="0x0" description="Availability GLBCE HW.    '0' -> GLBCE function HW is available   '1' -> GLBCE function HW is not available" range="0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_VISS_LINEMEM_SIZE" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_VISS_LINEMEM_SIZE" offset="0x8" width="32" description="Captures the no. of pixels per line supported by the VISS">
		<bitfield id="LINEMEM_SZ" width="14" begin="13" end="0" resetval="0x4096" description="No. of pixels per line supported by the VISS HWAs Memories" range="13 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_SYSCONFIG" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_SYSCONFIG" offset="0xC" width="32" description="system Configuration">
		<bitfield id="CLKCG_OVERIDE" width="1" begin="1" end="1" resetval="0x0" description="Reserved for this HW version" range="1" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_VISS_CNTL" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_VISS_CNTL" offset="0x10" width="32" description="VISS top control">
		<bitfield id="PCID_EN" width="1" begin="3" end="3" resetval="0x0" description="'1' -> PCID  is ON , '0' -> PCID  is off i.e. bypass PCID.  Read the bit status for completion of write. Even when '0', Configuration access to PCID will be successful." range="3" rwaccess="R/W"/> 
		<bitfield id="CAC_EN" width="1" begin="2" end="2" resetval="0x0" description="'1' -> CAC   is ON , '0' -> CAC   is off i.e. bypass CAC.   Read the bit status for completion of write. Even when '0', Configuration access to CAC will be successful." range="2" rwaccess="R/W"/> 
		<bitfield id="NSF4V_EN" width="1" begin="1" end="1" resetval="0x0" description="'1' -> NSF4V is ON , '0' -> NSF4V is off i.e. bypass NSF4V. Read the bit status for completion of write. Even when '0', Configuration access to NSF4V will be successful." range="1" rwaccess="R/W"/> 
		<bitfield id="GLBCE_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -> GLBCE is ON , '0' -> GLBCE is off i.e. bypass GLBCE. Read the bit status for completion of write. When '0', Configuration access to GLBCE End points (MMR, Statastics memory ) will result in Error response." range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_FREEPCLK_CFG" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_FREEPCLK_CFG" offset="0x14" width="32" description="Register to control and configure Free running pixel clock to whole VISS pipe line">
		<bitfield id="CNTVAL" width="13" begin="28" end="16" resetval="0x0" description="Number of free pixel clocks to be provided" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="PCLKFREE_STATE" width="1" begin="1" end="1" resetval="0x0" description="Status of Free running pixel clock state.   0 - Free running pixel Clock is not being provided currently   1 - Free running pixel Clock is getting provided" range="1" rwaccess="R"/> 
		<bitfield id="PCLKFREE_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable to provide Free running pixel clocks at the end of frame for VISS data pipe line. Needs to be enabled before end of a frame to provide free running pixel clock after that particular frame" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_FCP2_CNTL" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_FCP2_CNTL" offset="0x40" width="32" description=" FCP2 Input Control register">
		<bitfield id="IN_PIPEDLY" width="8" begin="23" end="16" resetval="0x0" description="No. of pixel clock pipe delay on FCP2 input Vport. Used for matching with horizontal delay upto FCP Input" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="IN_SEL" width="2" begin="2" end="1" resetval="0x0" description="Input path to FCP2.    0 - RFE output    1 - NSF4V output    2 - GLBCE output    3 - CAC output" range="2 - 1" rwaccess="R/W"/> 
		<bitfield id="PIXCLK_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable for FCP2 Pixel clock.    0 - FCP2 Pixel clock gated    1 - Pixel clock is enabled for FCP2" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_LSEOUT_MUX_CNTL" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_LSEOUT_MUX_CNTL" offset="0x44" width="32" description="LSE Outout channel mux contro. IR output[11:0] selection should be used when IR output width &#60;= 12. When IR data width is greater than 12-bit, it should split &#38; LSB, MSB send across Y and UV channels to merge in LSE">
		<bitfield id="S8SEL" width="2" begin="17" end="16" resetval="0x0" description="LSE[4] - S8 output channel driver.    0 - FCP S8 Channel    1 - Reserved    2 - PCID IR Channel output[11:0] (IR data width is 8-12bit range)   Others - In valid" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="UV8SEL" width="3" begin="14" end="12" resetval="0x2" description="LSE[3] - UV8 output channel driver.    0 - Reserved    1 - Reserved    2 - FCP UV8 Channel    3 - Reserved    4 - PCID IR Channel output[11:0] (IR data width is 8-12bit range) 5 - PCID IR Channel output[7:0] (when IR data width > 12)   Others - In valid" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="Y8SEL" width="3" begin="10" end="8" resetval="0x2" description="LSE[2] - Y8 output channel driver.     0 - Reserved    1 - Reserved    2 - FCP Y8 Channel    3 - Reserved    4 - PCID IR Channel output[11:0] (IR data width is 8-12bit range) 5 - PCID IR Channel output[15:8] (when IR data width > 12)   Others - In valid" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="UV12SEL" width="3" begin="6" end="4" resetval="0x0" description="LSE[1] - UV12 output channel driver.    0 - FCP UV12 Channel    1 - Reserved    2 - Reserved    3 - Reserved    4 - PCID IR Channel output[11:0] (IR data width is 8-12bit range) 5 - PCID IR Channel output[7:0] (when IR data width > 12)   Others - In valid" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="Y12SEL" width="3" begin="2" end="0" resetval="0x0" description="LSE[0] - Y12 output channel driver.    0 - FCP Y12 Channel    1 - Reserved    2 - Reserved    3 - Reserved    4 - PCID IR Channel output[11:0] (IR data width is 8-12bit range) 5 - PCID IR Channel output[15:8] (when IR data width > 12)   Others - In valid" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_IROUT_CNTL" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_IROUT_CNTL" offset="0x48" width="32" description="Control register for IR Output path delay synchronization with rest of the pipe line">
		<bitfield id="PIPEDLY" width="9" begin="24" end="16" resetval="0x0" description="No. of pixel clock pipe delay on PCID IR Output channel. Max allowed value is 274. Used for matching horizontal delay VISS bayer pipe line" range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="DWIDTH" width="5" begin="12" end="8" resetval="0x12" description="IR Output Data width. Valid ranges are 8-16" range="12 - 8" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_VISS_INT_STAT" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_VISS_INT_STAT" offset="0x70" width="32" description="Set on internal interutp event and clr by SW">
		<bitfield id="IROUT_OVF_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status/Clear for Overflow on IR output write infrace. Set on Overflow condition on IR output interface" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_VISS_DBG_CTL" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_VISS_DBG_CTL" offset="0x80" width="32" description="Enable for VISS debug staus capture">
		<bitfield id="IROUT_STALL_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable to Capture Stall on IR output write infrace" range="2" rwaccess="R/W"/> 
		<bitfield id="PRTL_WR_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable to Capture Partial Write to any VISS end point" range="1" rwaccess="R/W"/> 
		<bitfield id="DBG_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable debug features, set to '0' to disable all debug events" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_VISS_DBG_STAT" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_VISS_DBG_STAT" offset="0x84" width="32" description="Set/Clear for VISS debug status">
		<bitfield id="IROUT_STALL" width="1" begin="2" end="2" resetval="0x0" description="Status/Clear for Stall on IR output write infrace. Set on stall IR output interface" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="PRTL_WR" width="1" begin="1" end="1" resetval="0x0" description="Status/Clear for Partial Write to any VISS end point. Set on Partial Write at VISS_Top input Cfg interface" range="1" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_GLBCECONFIG" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_GLBCECONFIG" offset="0x100" width="32" description="GLBCE Configuration">
		<bitfield id="GLBCE_PCLKFREE" width="1" begin="0" end="0" resetval="0x0" description="'1'-> GLBCE pclk is free running , '0' -> GLBCE pclk is gated pixel clock" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_GLBCE_VPSYNCDLY" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_GLBCE_VPSYNCDLY" offset="0x104" width="32" description="Delay of GLBCE Core, used to regenerate VS/VE VPORT signals">
		<bitfield id="V_DLY" width="8" begin="15" end="8" resetval="0x1" description="Line  delay between GLBCE.VS_In to GLBCE.VS_Out" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="H_DLY" width="8" begin="7" end="0" resetval="0x60" description="Cycle delay between GLBCE.HS_In to GLBCE.HS_Out minus 1" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_GLBCE_INT_STAT" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_GLBCE_INT_STAT" offset="0x108" width="32" description="Set on internal interutp event and clr by SW">
		<bitfield id="VSYNC_ERR" width="1" begin="6" end="6" resetval="0x0" description="status/clear for GLBCE VSYNC Delay programmation error. Set Delayed sync signals doesn't match with sync signal generated from GLBCE Core" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="HSYNC_ERR" width="1" begin="5" end="5" resetval="0x0" description="status/clear for GLBCE HSYNC Delay programmation error. Set Delayed sync signals doesn't match with sync signal generated from GLBCE Core" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="VP_ERR" width="1" begin="4" end="4" resetval="0x0" description="status/clear for GLBCE Input frame start error. Set Input frame is started while filtering is going on" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="FILT_DONE" width="1" begin="3" end="3" resetval="0x0" description="status/clear for GLBCE Filtering Done event. Set when GLBCE Filtering is completed." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="FILT_START" width="1" begin="2" end="2" resetval="0x0" description="status/clear for GLBCE Filtering Start event. Set when GLBCE Filtering starts" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="STATMEM_CFG_ERR" width="1" begin="1" end="1" resetval="0x0" description="status/clear for statastics memory configuration error. Set when access happen to statastics memory in the middle of processing" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="MMR_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="status/clear for mmr configuration error. Set when writes happen to non-shadowed registers in the middle of processing" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_GLBCE_DBG_CTL" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_GLBCE_DBG_CTL" offset="0x10C" width="32" description="Enable for GLBCE debug events">
		<bitfield id="EOF_EN" width="1" begin="4" end="4" resetval="0x0" description="Enable for EOF at GLBCE output" range="4" rwaccess="R/W"/> 
		<bitfield id="EOL_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable for EOL at GLBCE output" range="3" rwaccess="R/W"/> 
		<bitfield id="SOF_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable for SOF at GLBCE input" range="2" rwaccess="R/W"/> 
		<bitfield id="SOL_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable for SOL at GLBCE input" range="1" rwaccess="R/W"/> 
		<bitfield id="DBG_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable debug features, set to '0' to disable all debug events" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_GLBCE_DBG_STAT" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_GLBCE_DBG_STAT" offset="0x110" width="32" description="Set/Clear for GLBCE debug events">
		<bitfield id="EOF" width="1" begin="4" end="4" resetval="0x0" description="Status/Clear for EOF at GLBCE output. Set on EOF at GLBCE output" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="EOL" width="1" begin="3" end="3" resetval="0x0" description="Status/Clear for EOL at GLBCE output. Set on EOL at GLBCE output" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="SOF" width="1" begin="2" end="2" resetval="0x0" description="Status/Clear for SOF at GLBCE input. Set on SOF at GLBCE input" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="SOL" width="1" begin="1" end="1" resetval="0x0" description="Status/Clear for SOL at GLBCE input. Set on SOL at GLBCE input" range="1" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_NSF4V_INT_STAT" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_NSF4V_INT_STAT" offset="0x180" width="32" description="Set on internal interutp event and clr by SW">
		<bitfield id="VBLANK_ERR" width="1" begin="4" end="4" resetval="0x0" description="status/clear for Vorizontal Blanking Error. Set when Vertical Blanking too short between frames" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="HBLANK_ERR" width="1" begin="3" end="3" resetval="0x0" description="status/clear for Horizontal Blanking Error. Set when Horzontal Blanking too short between lines" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="RAWHIST_CFG_ERR" width="1" begin="2" end="2" resetval="0x0" description="status/clear for RawHistogram Read incomplete. Set when SW starts reading Raw Histogram data (read from location '0') but didn't complete (read from '127' location) before end of next frame" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="LUT_CFG_ERR" width="1" begin="1" end="1" resetval="0x0" description="status/clear for Histogram LUT memory configuration error. Set VBUSP access of RAM while NSF data path using LUT for functional purpose" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="LINEMEM_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="status/clear for Line mem configuration error. Set when VBUSP diagnostic read access of RAM while NSF data path using RAM for functional purpose" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_NSF4V_DBG_CTL" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_NSF4V_DBG_CTL" offset="0x184" width="32" description="Enable for NSF4V debug events">
		<bitfield id="EOF_EN" width="1" begin="4" end="4" resetval="0x0" description="Enable for EOF at NSF4V output" range="4" rwaccess="R/W"/> 
		<bitfield id="EOL_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable for EOL at NSF4V output" range="3" rwaccess="R/W"/> 
		<bitfield id="SOF_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable for SOF at NSF4V input" range="2" rwaccess="R/W"/> 
		<bitfield id="SOL_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable for SOL at NSF4V input" range="1" rwaccess="R/W"/> 
		<bitfield id="DBG_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable debug features, set to '0' to disable all debug events" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_NSF4V_DBG_STAT" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_NSF4V_DBG_STAT" offset="0x188" width="32" description="Set/Clear for NSF4V debug events">
		<bitfield id="EOF" width="1" begin="4" end="4" resetval="0x0" description="Status/Clear for EOF at NSF4V output. Set on EOF at NSF4V output" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="EOL" width="1" begin="3" end="3" resetval="0x0" description="Status/Clear for EOL at NSF4V output. Set on EOL at NSF4V output" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="SOF" width="1" begin="2" end="2" resetval="0x0" description="Status/Clear for SOF at NSF4V input. Set on SOF at NSF4V input" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="SOL" width="1" begin="1" end="1" resetval="0x0" description="Status/Clear for SOL at NSF4V input. Set on SOL at NSF4V input" range="1" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_DBGEVT_CTL" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_DBGEVT_CTL" offset="0x1A0" width="32" description="Control to map internal events">
		<bitfield id="SEL3" width="2" begin="5" end="4" resetval="0x0" description="Mux select for GLBCE  CAC , PCID VPORT events.    0 - Select GLBCE events     1 - Select CAC events    2. Select PCID events   Common mux control for SOL, SOF, EOL and EOF events between the GLBCE and CAC. For PCID output events IR VPORT is exported" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="SEL2" width="2" begin="3" end="2" resetval="0x0" description="Mux select for CFA SOFs and FCP2 fcc_eop event.    0 - FCP.cfa_sof_event    1 - reserved   2 - reserved   3. Invalid" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="SEL1" width="2" begin="1" end="0" resetval="0x0" description="Mux select for CFA SOLs , FCP2 fcc_stall and IR output write stall event.    0 - FCP.cfa_sol_event    1 - reserved   2 - reserved   3. PCID IR output write Stall" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_TEST_CNTL" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__MMR__CFG__VISS_TOP_REGS_TEST_CNTL" offset="0x1C0" width="32" description="Control register for TEST. Shouldn't be used in functional mode">
		<bitfield id="GATED_MEM_CLKF" width="1" begin="0" end="0" resetval="0x0" description="Control to force functional clock to H3A and CAC line memory for Pbist Config test.    '1' - Free running functional clock is supplied to H3A line memory    '0' - Gated Pixel clock is supplied in functional operation" range="0" rwaccess="R/W"/>
	</register>
</module>