
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1322.316 ; gain = 0.023 ; free physical = 1902 ; free virtual = 5236
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fpga/Desktop/auto/export_final'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/Desktop/auto/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_fourbit_adder_0_0/design_1_fourbit_adder_0_0.dcp' for cell 'design_1_i/fourbit_adder_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/Desktop/auto/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1695.012 ; gain = 0.000 ; free physical = 1562 ; free virtual = 4896
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/vio_0 UUID: 01a4b594-7c44-5fa6-bd66-f70f5f031273 
Parsing XDC File [/home/fpga/Desktop/auto/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [/home/fpga/Desktop/auto/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [/home/fpga/Desktop/auto/project_1/project_1.srcs/constrs_1/new/myxdc.xdc]
Finished Parsing XDC File [/home/fpga/Desktop/auto/project_1/project_1.srcs/constrs_1/new/myxdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1896.758 ; gain = 0.000 ; free physical = 1469 ; free virtual = 4803
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1896.758 ; gain = 0.000 ; free physical = 1452 ; free virtual = 4786

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1278f1ea4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2398.289 ; gain = 501.531 ; free physical = 1033 ; free virtual = 4368

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2722.938 ; gain = 0.000 ; free physical = 2572 ; free virtual = 4023
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/fpga/Desktop/auto/project_1/project_1.runs/impl_1/.Xil/Vivado-2923680-cse-HP-ProDesk-600-G3-MT/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [/home/fpga/Desktop/auto/project_1/project_1.runs/impl_1/.Xil/Vivado-2923680-cse-HP-ProDesk-600-G3-MT/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/fpga/Desktop/auto/project_1/project_1.runs/impl_1/.Xil/Vivado-2923680-cse-HP-ProDesk-600-G3-MT/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/fpga/Desktop/auto/project_1/project_1.runs/impl_1/.Xil/Vivado-2923680-cse-HP-ProDesk-600-G3-MT/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/fpga/Desktop/auto/project_1/project_1.runs/impl_1/.Xil/Vivado-2923680-cse-HP-ProDesk-600-G3-MT/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/fpga/Desktop/auto/project_1/project_1.runs/impl_1/.Xil/Vivado-2923680-cse-HP-ProDesk-600-G3-MT/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [/home/fpga/Desktop/auto/project_1/project_1.runs/impl_1/.Xil/Vivado-2923680-cse-HP-ProDesk-600-G3-MT/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/fpga/Desktop/auto/project_1/project_1.runs/impl_1/.Xil/Vivado-2923680-cse-HP-ProDesk-600-G3-MT/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/fpga/Desktop/auto/project_1/project_1.runs/impl_1/.Xil/Vivado-2923680-cse-HP-ProDesk-600-G3-MT/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/fpga/Desktop/auto/project_1/project_1.runs/impl_1/.Xil/Vivado-2923680-cse-HP-ProDesk-600-G3-MT/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2722.938 ; gain = 0.000 ; free physical = 2569 ; free virtual = 4022
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 110febb3e

Time (s): cpu = 00:01:06 ; elapsed = 00:01:40 . Memory (MB): peak = 2722.938 ; gain = 20.812 ; free physical = 2569 ; free virtual = 4022
Phase 1.1 Core Generation And Design Setup | Checksum: 110febb3e

Time (s): cpu = 00:01:06 ; elapsed = 00:01:40 . Memory (MB): peak = 2722.938 ; gain = 20.812 ; free physical = 2569 ; free virtual = 4022

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 110febb3e

Time (s): cpu = 00:01:06 ; elapsed = 00:01:40 . Memory (MB): peak = 2722.938 ; gain = 20.812 ; free physical = 2569 ; free virtual = 4022
Phase 1 Initialization | Checksum: 110febb3e

Time (s): cpu = 00:01:06 ; elapsed = 00:01:40 . Memory (MB): peak = 2722.938 ; gain = 20.812 ; free physical = 2569 ; free virtual = 4022

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 110febb3e

Time (s): cpu = 00:01:06 ; elapsed = 00:01:40 . Memory (MB): peak = 2722.938 ; gain = 20.812 ; free physical = 2569 ; free virtual = 4022

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 110febb3e

Time (s): cpu = 00:01:06 ; elapsed = 00:01:40 . Memory (MB): peak = 2722.938 ; gain = 20.812 ; free physical = 2569 ; free virtual = 4022
Phase 2 Timer Update And Timing Data Collection | Checksum: 110febb3e

Time (s): cpu = 00:01:06 ; elapsed = 00:01:40 . Memory (MB): peak = 2722.938 ; gain = 20.812 ; free physical = 2569 ; free virtual = 4022

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e34f2fab

Time (s): cpu = 00:01:06 ; elapsed = 00:01:41 . Memory (MB): peak = 2722.938 ; gain = 20.812 ; free physical = 2569 ; free virtual = 4022
Retarget | Checksum: 1e34f2fab
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Retarget, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1e34f2fab

Time (s): cpu = 00:01:06 ; elapsed = 00:01:41 . Memory (MB): peak = 2722.938 ; gain = 20.812 ; free physical = 2569 ; free virtual = 4022
Constant propagation | Checksum: 1e34f2fab
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1bd4c47bb

Time (s): cpu = 00:01:06 ; elapsed = 00:01:41 . Memory (MB): peak = 2722.938 ; gain = 20.812 ; free physical = 2569 ; free virtual = 4022
Sweep | Checksum: 1bd4c47bb
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 854 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_0_IBUF_BUFG_inst to drive 581 load(s) on clock net clk_0_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 195256ffb

Time (s): cpu = 00:01:06 ; elapsed = 00:01:41 . Memory (MB): peak = 2754.953 ; gain = 52.828 ; free physical = 2568 ; free virtual = 4022
BUFG optimization | Checksum: 195256ffb
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 195256ffb

Time (s): cpu = 00:01:06 ; elapsed = 00:01:41 . Memory (MB): peak = 2754.953 ; gain = 52.828 ; free physical = 2568 ; free virtual = 4022
Shift Register Optimization | Checksum: 195256ffb
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 195256ffb

Time (s): cpu = 00:01:06 ; elapsed = 00:01:41 . Memory (MB): peak = 2754.953 ; gain = 52.828 ; free physical = 2568 ; free virtual = 4022
Post Processing Netlist | Checksum: 195256ffb
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 59 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1299c411a

Time (s): cpu = 00:01:06 ; elapsed = 00:01:41 . Memory (MB): peak = 2754.953 ; gain = 52.828 ; free physical = 2568 ; free virtual = 4022

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2754.953 ; gain = 0.000 ; free physical = 2568 ; free virtual = 4022
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1299c411a

Time (s): cpu = 00:01:06 ; elapsed = 00:01:41 . Memory (MB): peak = 2754.953 ; gain = 52.828 ; free physical = 2568 ; free virtual = 4022
Phase 9 Finalization | Checksum: 1299c411a

Time (s): cpu = 00:01:06 ; elapsed = 00:01:41 . Memory (MB): peak = 2754.953 ; gain = 52.828 ; free physical = 2568 ; free virtual = 4022
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               6  |                                             67  |
|  Constant propagation         |               0  |               0  |                                             51  |
|  Sweep                        |               0  |               0  |                                            854  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             59  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1299c411a

Time (s): cpu = 00:01:06 ; elapsed = 00:01:41 . Memory (MB): peak = 2754.953 ; gain = 52.828 ; free physical = 2568 ; free virtual = 4022
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2754.953 ; gain = 0.000 ; free physical = 2568 ; free virtual = 4022

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1299c411a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2754.953 ; gain = 0.000 ; free physical = 2568 ; free virtual = 4022

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1299c411a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2754.953 ; gain = 0.000 ; free physical = 2568 ; free virtual = 4022

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2754.953 ; gain = 0.000 ; free physical = 2568 ; free virtual = 4022
Ending Netlist Obfuscation Task | Checksum: 1299c411a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2754.953 ; gain = 0.000 ; free physical = 2568 ; free virtual = 4022
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:49 . Memory (MB): peak = 2754.953 ; gain = 858.195 ; free physical = 2568 ; free virtual = 4022
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/Desktop/auto/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2762.957 ; gain = 0.000 ; free physical = 2535 ; free virtual = 3992
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2762.957 ; gain = 0.000 ; free physical = 2535 ; free virtual = 3992
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2762.957 ; gain = 0.000 ; free physical = 2535 ; free virtual = 3992
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2762.957 ; gain = 0.000 ; free physical = 2535 ; free virtual = 3992
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2762.957 ; gain = 0.000 ; free physical = 2535 ; free virtual = 3992
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2762.957 ; gain = 0.000 ; free physical = 2535 ; free virtual = 3992
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2762.957 ; gain = 0.000 ; free physical = 2535 ; free virtual = 3992
INFO: [Common 17-1381] The checkpoint '/home/fpga/Desktop/auto/project_1/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2762.957 ; gain = 0.000 ; free physical = 2515 ; free virtual = 3977
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dd437d34

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2762.957 ; gain = 0.000 ; free physical = 2515 ; free virtual = 3977
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2762.957 ; gain = 0.000 ; free physical = 2515 ; free virtual = 3977

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c9e6a79b

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2762.957 ; gain = 0.000 ; free physical = 2504 ; free virtual = 3970

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d8cc4c1e

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:01 . Memory (MB): peak = 2762.957 ; gain = 0.000 ; free physical = 2501 ; free virtual = 3970

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d8cc4c1e

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:01 . Memory (MB): peak = 2762.957 ; gain = 0.000 ; free physical = 2501 ; free virtual = 3970
Phase 1 Placer Initialization | Checksum: d8cc4c1e

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:01 . Memory (MB): peak = 2762.957 ; gain = 0.000 ; free physical = 2501 ; free virtual = 3970

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 183b74098

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:01 . Memory (MB): peak = 2762.957 ; gain = 0.000 ; free physical = 2501 ; free virtual = 3971

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b37cdfb4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2762.957 ; gain = 0.000 ; free physical = 2501 ; free virtual = 3971

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b37cdfb4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2762.957 ; gain = 0.000 ; free physical = 2501 ; free virtual = 3971

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1b6d40453

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2493 ; free virtual = 3964

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 90 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 41 nets or LUTs. Breaked 0 LUT, combined 41 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2765.969 ; gain = 0.000 ; free physical = 2493 ; free virtual = 3968

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             41  |                    41  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             41  |                    41  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2244cacc0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2493 ; free virtual = 3968
Phase 2.4 Global Placement Core | Checksum: 23c80f79b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2492 ; free virtual = 3968
Phase 2 Global Placement | Checksum: 23c80f79b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2492 ; free virtual = 3968

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cc3fd945

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2492 ; free virtual = 3968

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1eb974e69

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2492 ; free virtual = 3968

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bd8da3b7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2492 ; free virtual = 3968

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 25edd94c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2492 ; free virtual = 3968

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 219378053

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2491 ; free virtual = 3968

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1592215a5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2491 ; free virtual = 3968

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b6722691

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2491 ; free virtual = 3968
Phase 3 Detail Placement | Checksum: 1b6722691

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2491 ; free virtual = 3968

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: de722114

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=27.542 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 9af84e14

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2765.969 ; gain = 0.000 ; free physical = 2490 ; free virtual = 3967
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 9af84e14

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2765.969 ; gain = 0.000 ; free physical = 2490 ; free virtual = 3967
Phase 4.1.1.1 BUFG Insertion | Checksum: de722114

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2490 ; free virtual = 3967

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=27.542. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f6feb966

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2490 ; free virtual = 3967

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2490 ; free virtual = 3967
Phase 4.1 Post Commit Optimization | Checksum: f6feb966

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2490 ; free virtual = 3967

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f6feb966

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2490 ; free virtual = 3967

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f6feb966

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2490 ; free virtual = 3967
Phase 4.3 Placer Reporting | Checksum: f6feb966

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2490 ; free virtual = 3967

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2765.969 ; gain = 0.000 ; free physical = 2490 ; free virtual = 3967

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2490 ; free virtual = 3967
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15d0dbcf9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2490 ; free virtual = 3967
Ending Placer Task | Checksum: b4ae8dc1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2490 ; free virtual = 3967
82 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2765.969 ; gain = 3.012 ; free physical = 2490 ; free virtual = 3967
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2765.969 ; gain = 0.000 ; free physical = 2473 ; free virtual = 3950
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2765.969 ; gain = 0.000 ; free physical = 2466 ; free virtual = 3944
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2765.969 ; gain = 0.000 ; free physical = 2466 ; free virtual = 3944
Wrote PlaceDB: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2765.969 ; gain = 0.000 ; free physical = 2465 ; free virtual = 3944
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2765.969 ; gain = 0.000 ; free physical = 2465 ; free virtual = 3944
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2765.969 ; gain = 0.000 ; free physical = 2465 ; free virtual = 3944
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2765.969 ; gain = 0.000 ; free physical = 2465 ; free virtual = 3944
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2765.969 ; gain = 0.000 ; free physical = 2464 ; free virtual = 3944
Write Physdb Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2765.969 ; gain = 0.000 ; free physical = 2464 ; free virtual = 3944
INFO: [Common 17-1381] The checkpoint '/home/fpga/Desktop/auto/project_1/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2781.977 ; gain = 0.000 ; free physical = 2444 ; free virtual = 3923
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.977 ; gain = 0.000 ; free physical = 2444 ; free virtual = 3924
Wrote PlaceDB: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2781.977 ; gain = 0.000 ; free physical = 2440 ; free virtual = 3921
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.977 ; gain = 0.000 ; free physical = 2440 ; free virtual = 3921
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2781.977 ; gain = 0.000 ; free physical = 2439 ; free virtual = 3921
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2781.977 ; gain = 0.000 ; free physical = 2439 ; free virtual = 3921
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.977 ; gain = 0.000 ; free physical = 2439 ; free virtual = 3921
Write Physdb Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2781.977 ; gain = 0.000 ; free physical = 2439 ; free virtual = 3921
INFO: [Common 17-1381] The checkpoint '/home/fpga/Desktop/auto/project_1/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1d92da3 ConstDB: 0 ShapeSum: b2d5601e RouteDB: 0
Post Restoration Checksum: NetGraph: c84ef324 | NumContArr: 86d1bc22 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2d472a480

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2917.230 ; gain = 115.672 ; free physical = 2258 ; free virtual = 3785

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2d472a480

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2917.230 ; gain = 115.672 ; free physical = 2258 ; free virtual = 3784

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2d472a480

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2917.230 ; gain = 115.672 ; free physical = 2258 ; free virtual = 3784
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1cc180a4c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2937.809 ; gain = 136.250 ; free physical = 2235 ; free virtual = 3763
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.543 | TNS=0.000  | WHS=-0.161 | THS=-26.508|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1340
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1340
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a2abc74b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2942.777 ; gain = 141.219 ; free physical = 2235 ; free virtual = 3763

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a2abc74b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2942.777 ; gain = 141.219 ; free physical = 2235 ; free virtual = 3763

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 25ea2f59c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2942.777 ; gain = 141.219 ; free physical = 2235 ; free virtual = 3763
Phase 3 Initial Routing | Checksum: 25ea2f59c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2942.777 ; gain = 141.219 ; free physical = 2235 ; free virtual = 3763

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.772 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1aec6af09

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2942.777 ; gain = 141.219 ; free physical = 2235 ; free virtual = 3764

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.772 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 3861cf258

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2942.777 ; gain = 141.219 ; free physical = 2235 ; free virtual = 3764
Phase 4 Rip-up And Reroute | Checksum: 3861cf258

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2942.777 ; gain = 141.219 ; free physical = 2235 ; free virtual = 3764

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 3861cf258

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2942.777 ; gain = 141.219 ; free physical = 2235 ; free virtual = 3764

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 3861cf258

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2942.777 ; gain = 141.219 ; free physical = 2235 ; free virtual = 3764
Phase 5 Delay and Skew Optimization | Checksum: 3861cf258

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2942.777 ; gain = 141.219 ; free physical = 2235 ; free virtual = 3764

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 34c56add2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2942.777 ; gain = 141.219 ; free physical = 2235 ; free virtual = 3764
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.851 | TNS=0.000  | WHS=0.084  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2ec46dfde

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2942.777 ; gain = 141.219 ; free physical = 2235 ; free virtual = 3764
Phase 6 Post Hold Fix | Checksum: 2ec46dfde

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2942.777 ; gain = 141.219 ; free physical = 2235 ; free virtual = 3764

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0858685 %
  Global Horizontal Routing Utilization  = 0.112461 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2ec46dfde

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2942.777 ; gain = 141.219 ; free physical = 2235 ; free virtual = 3764

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2ec46dfde

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2942.777 ; gain = 141.219 ; free physical = 2234 ; free virtual = 3763

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2b1638dde

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2942.777 ; gain = 141.219 ; free physical = 2234 ; free virtual = 3763

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=26.851 | TNS=0.000  | WHS=0.084  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2b1638dde

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2942.777 ; gain = 141.219 ; free physical = 2234 ; free virtual = 3763
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1a67a3b7f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2942.777 ; gain = 141.219 ; free physical = 2234 ; free virtual = 3763
Ending Routing Task | Checksum: 1a67a3b7f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2942.777 ; gain = 141.219 ; free physical = 2234 ; free virtual = 3763

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2942.777 ; gain = 160.801 ; free physical = 2234 ; free virtual = 3763
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/Desktop/auto/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/fpga/Desktop/auto/project_1/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3005.512 ; gain = 0.000 ; free physical = 2185 ; free virtual = 3721
Wrote PlaceDB: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3005.512 ; gain = 0.000 ; free physical = 2184 ; free virtual = 3722
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3005.512 ; gain = 0.000 ; free physical = 2184 ; free virtual = 3722
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3005.512 ; gain = 0.000 ; free physical = 2184 ; free virtual = 3722
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3005.512 ; gain = 0.000 ; free physical = 2184 ; free virtual = 3722
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3005.512 ; gain = 0.000 ; free physical = 2184 ; free virtual = 3723
Write Physdb Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3005.512 ; gain = 0.000 ; free physical = 2184 ; free virtual = 3723
INFO: [Common 17-1381] The checkpoint '/home/fpga/Desktop/auto/project_1/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Apr  9 15:31:43 2024...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1656.445 ; gain = 0.000 ; free physical = 3152 ; free virtual = 4885
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1730.164 ; gain = 0.000 ; free physical = 3029 ; free virtual = 4762
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2324.688 ; gain = 0.000 ; free physical = 2531 ; free virtual = 4282
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2324.688 ; gain = 0.000 ; free physical = 2531 ; free virtual = 4282
Read PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2324.688 ; gain = 0.000 ; free physical = 2531 ; free virtual = 4282
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2324.688 ; gain = 0.000 ; free physical = 2531 ; free virtual = 4282
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2324.688 ; gain = 0.000 ; free physical = 2530 ; free virtual = 4281
Read Physdb Files: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2324.688 ; gain = 0.000 ; free physical = 2530 ; free virtual = 4281
Restored from archive | CPU: 0.100000 secs | Memory: 2.627777 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2324.688 ; gain = 5.938 ; free physical = 2530 ; free virtual = 4281
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2324.688 ; gain = 0.000 ; free physical = 2530 ; free virtual = 4281
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 2324.723 ; gain = 1021.215 ; free physical = 2530 ; free virtual = 4281
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A4)+(A2*(~A4)*(~A3))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A4)+(A2*(~A4)*(~A3))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 19 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 17 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2809.609 ; gain = 484.887 ; free physical = 2110 ; free virtual = 3874
INFO: [Common 17-206] Exiting Vivado at Tue Apr  9 15:32:44 2024...
