{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430571733490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430571733500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  2 18:02:12 2015 " "Processing started: Sat May  2 18:02:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430571733500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430571733500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430571733529 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1430571734863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testregfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testregfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-behave " "Found design unit 1: testbench-behave" {  } { { "testregfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/testregfile.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430571736675 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testregfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/testregfile.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430571736675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430571736675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behave " "Found design unit 1: regfile-behave" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430571736720 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430571736720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430571736720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430571736996 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg regfile.vhdl(122) " "VHDL Process Statement warning at regfile.vhdl(122): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737079 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busy regfile.vhdl(123) " "VHDL Process Statement warning at regfile.vhdl(123): signal \"busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737080 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tag regfile.vhdl(124) " "VHDL Process Statement warning at regfile.vhdl(124): signal \"tag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737080 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg regfile.vhdl(126) " "VHDL Process Statement warning at regfile.vhdl(126): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737080 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busy regfile.vhdl(127) " "VHDL Process Statement warning at regfile.vhdl(127): signal \"busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737080 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tag regfile.vhdl(128) " "VHDL Process Statement warning at regfile.vhdl(128): signal \"tag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737080 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg regfile.vhdl(130) " "VHDL Process Statement warning at regfile.vhdl(130): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737081 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busy regfile.vhdl(131) " "VHDL Process Statement warning at regfile.vhdl(131): signal \"busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737081 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tag regfile.vhdl(132) " "VHDL Process Statement warning at regfile.vhdl(132): signal \"tag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737081 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg regfile.vhdl(134) " "VHDL Process Statement warning at regfile.vhdl(134): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737081 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busy regfile.vhdl(135) " "VHDL Process Statement warning at regfile.vhdl(135): signal \"busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737081 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tag regfile.vhdl(136) " "VHDL Process Statement warning at regfile.vhdl(136): signal \"tag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737082 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg regfile.vhdl(138) " "VHDL Process Statement warning at regfile.vhdl(138): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737082 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busy regfile.vhdl(139) " "VHDL Process Statement warning at regfile.vhdl(139): signal \"busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737082 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tag regfile.vhdl(140) " "VHDL Process Statement warning at regfile.vhdl(140): signal \"tag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737082 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg regfile.vhdl(142) " "VHDL Process Statement warning at regfile.vhdl(142): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737082 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busy regfile.vhdl(143) " "VHDL Process Statement warning at regfile.vhdl(143): signal \"busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737083 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tag regfile.vhdl(144) " "VHDL Process Statement warning at regfile.vhdl(144): signal \"tag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737083 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg regfile.vhdl(146) " "VHDL Process Statement warning at regfile.vhdl(146): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737083 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busy regfile.vhdl(147) " "VHDL Process Statement warning at regfile.vhdl(147): signal \"busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737083 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tag regfile.vhdl(148) " "VHDL Process Statement warning at regfile.vhdl(148): signal \"tag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737083 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg regfile.vhdl(155) " "VHDL Process Statement warning at regfile.vhdl(155): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737084 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busy regfile.vhdl(156) " "VHDL Process Statement warning at regfile.vhdl(156): signal \"busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737084 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tag regfile.vhdl(157) " "VHDL Process Statement warning at regfile.vhdl(157): signal \"tag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737085 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg regfile.vhdl(159) " "VHDL Process Statement warning at regfile.vhdl(159): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737085 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busy regfile.vhdl(160) " "VHDL Process Statement warning at regfile.vhdl(160): signal \"busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737085 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tag regfile.vhdl(161) " "VHDL Process Statement warning at regfile.vhdl(161): signal \"tag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737085 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg regfile.vhdl(163) " "VHDL Process Statement warning at regfile.vhdl(163): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737086 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busy regfile.vhdl(164) " "VHDL Process Statement warning at regfile.vhdl(164): signal \"busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737086 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tag regfile.vhdl(165) " "VHDL Process Statement warning at regfile.vhdl(165): signal \"tag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737086 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg regfile.vhdl(167) " "VHDL Process Statement warning at regfile.vhdl(167): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737086 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busy regfile.vhdl(168) " "VHDL Process Statement warning at regfile.vhdl(168): signal \"busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737086 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tag regfile.vhdl(169) " "VHDL Process Statement warning at regfile.vhdl(169): signal \"tag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737087 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg regfile.vhdl(171) " "VHDL Process Statement warning at regfile.vhdl(171): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737087 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busy regfile.vhdl(172) " "VHDL Process Statement warning at regfile.vhdl(172): signal \"busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737087 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tag regfile.vhdl(173) " "VHDL Process Statement warning at regfile.vhdl(173): signal \"tag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737087 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg regfile.vhdl(175) " "VHDL Process Statement warning at regfile.vhdl(175): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737087 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busy regfile.vhdl(176) " "VHDL Process Statement warning at regfile.vhdl(176): signal \"busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737087 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tag regfile.vhdl(177) " "VHDL Process Statement warning at regfile.vhdl(177): signal \"tag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737088 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg regfile.vhdl(179) " "VHDL Process Statement warning at regfile.vhdl(179): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737088 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busy regfile.vhdl(180) " "VHDL Process Statement warning at regfile.vhdl(180): signal \"busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737088 "|regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tag regfile.vhdl(181) " "VHDL Process Statement warning at regfile.vhdl(181): signal \"tag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430571737088 "|regfile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_outA regfile.vhdl(118) " "VHDL Process Statement warning at regfile.vhdl(118): inferring latch(es) for signal or variable \"temp_outA\", which holds its previous value in one or more paths through the process" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1430571737089 "|regfile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "busyA regfile.vhdl(118) " "VHDL Process Statement warning at regfile.vhdl(118): inferring latch(es) for signal or variable \"busyA\", which holds its previous value in one or more paths through the process" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1430571737089 "|regfile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tagA regfile.vhdl(118) " "VHDL Process Statement warning at regfile.vhdl(118): inferring latch(es) for signal or variable \"tagA\", which holds its previous value in one or more paths through the process" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1430571737089 "|regfile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_outB regfile.vhdl(118) " "VHDL Process Statement warning at regfile.vhdl(118): inferring latch(es) for signal or variable \"temp_outB\", which holds its previous value in one or more paths through the process" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1430571737089 "|regfile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "busyB regfile.vhdl(118) " "VHDL Process Statement warning at regfile.vhdl(118): inferring latch(es) for signal or variable \"busyB\", which holds its previous value in one or more paths through the process" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1430571737090 "|regfile"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tagB regfile.vhdl(118) " "VHDL Process Statement warning at regfile.vhdl(118): inferring latch(es) for signal or variable \"tagB\", which holds its previous value in one or more paths through the process" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1430571737090 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tagB\[0\] regfile.vhdl(118) " "Inferred latch for \"tagB\[0\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737101 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tagB\[1\] regfile.vhdl(118) " "Inferred latch for \"tagB\[1\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737103 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tagB\[2\] regfile.vhdl(118) " "Inferred latch for \"tagB\[2\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737103 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busyB regfile.vhdl(118) " "Inferred latch for \"busyB\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737103 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outB\[0\] regfile.vhdl(118) " "Inferred latch for \"temp_outB\[0\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737104 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outB\[1\] regfile.vhdl(118) " "Inferred latch for \"temp_outB\[1\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737104 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outB\[2\] regfile.vhdl(118) " "Inferred latch for \"temp_outB\[2\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737104 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outB\[3\] regfile.vhdl(118) " "Inferred latch for \"temp_outB\[3\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737104 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outB\[4\] regfile.vhdl(118) " "Inferred latch for \"temp_outB\[4\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737104 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outB\[5\] regfile.vhdl(118) " "Inferred latch for \"temp_outB\[5\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737105 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outB\[6\] regfile.vhdl(118) " "Inferred latch for \"temp_outB\[6\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737105 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outB\[7\] regfile.vhdl(118) " "Inferred latch for \"temp_outB\[7\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737105 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outB\[8\] regfile.vhdl(118) " "Inferred latch for \"temp_outB\[8\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737105 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outB\[9\] regfile.vhdl(118) " "Inferred latch for \"temp_outB\[9\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737105 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outB\[10\] regfile.vhdl(118) " "Inferred latch for \"temp_outB\[10\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737105 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outB\[11\] regfile.vhdl(118) " "Inferred latch for \"temp_outB\[11\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737106 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outB\[12\] regfile.vhdl(118) " "Inferred latch for \"temp_outB\[12\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737106 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outB\[13\] regfile.vhdl(118) " "Inferred latch for \"temp_outB\[13\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737106 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outB\[14\] regfile.vhdl(118) " "Inferred latch for \"temp_outB\[14\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737106 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outB\[15\] regfile.vhdl(118) " "Inferred latch for \"temp_outB\[15\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737106 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tagA\[0\] regfile.vhdl(118) " "Inferred latch for \"tagA\[0\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737107 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tagA\[1\] regfile.vhdl(118) " "Inferred latch for \"tagA\[1\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737107 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tagA\[2\] regfile.vhdl(118) " "Inferred latch for \"tagA\[2\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737107 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busyA regfile.vhdl(118) " "Inferred latch for \"busyA\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737107 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outA\[0\] regfile.vhdl(118) " "Inferred latch for \"temp_outA\[0\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737107 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outA\[1\] regfile.vhdl(118) " "Inferred latch for \"temp_outA\[1\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737108 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outA\[2\] regfile.vhdl(118) " "Inferred latch for \"temp_outA\[2\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737108 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outA\[3\] regfile.vhdl(118) " "Inferred latch for \"temp_outA\[3\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737108 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outA\[4\] regfile.vhdl(118) " "Inferred latch for \"temp_outA\[4\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737108 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outA\[5\] regfile.vhdl(118) " "Inferred latch for \"temp_outA\[5\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737108 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outA\[6\] regfile.vhdl(118) " "Inferred latch for \"temp_outA\[6\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737108 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outA\[7\] regfile.vhdl(118) " "Inferred latch for \"temp_outA\[7\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737109 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outA\[8\] regfile.vhdl(118) " "Inferred latch for \"temp_outA\[8\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737109 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outA\[9\] regfile.vhdl(118) " "Inferred latch for \"temp_outA\[9\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737109 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outA\[10\] regfile.vhdl(118) " "Inferred latch for \"temp_outA\[10\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737109 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outA\[11\] regfile.vhdl(118) " "Inferred latch for \"temp_outA\[11\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737109 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outA\[12\] regfile.vhdl(118) " "Inferred latch for \"temp_outA\[12\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737109 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outA\[13\] regfile.vhdl(118) " "Inferred latch for \"temp_outA\[13\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737110 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outA\[14\] regfile.vhdl(118) " "Inferred latch for \"temp_outA\[14\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737110 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_outA\[15\] regfile.vhdl(118) " "Inferred latch for \"temp_outA\[15\]\" at regfile.vhdl(118)" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430571737110 "|regfile"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outA\[0\] " "Latch temp_outA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InA\[0\] " "Ports D and ENA on the latch are fed by the same signal InA\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741353 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outA\[1\] " "Latch temp_outA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InA\[0\] " "Ports D and ENA on the latch are fed by the same signal InA\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741353 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outA\[2\] " "Latch temp_outA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InA\[0\] " "Ports D and ENA on the latch are fed by the same signal InA\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741354 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outA\[3\] " "Latch temp_outA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InA\[0\] " "Ports D and ENA on the latch are fed by the same signal InA\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741354 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outA\[4\] " "Latch temp_outA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InA\[0\] " "Ports D and ENA on the latch are fed by the same signal InA\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741354 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outA\[5\] " "Latch temp_outA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InA\[0\] " "Ports D and ENA on the latch are fed by the same signal InA\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741355 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outA\[6\] " "Latch temp_outA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InA\[0\] " "Ports D and ENA on the latch are fed by the same signal InA\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741356 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outA\[7\] " "Latch temp_outA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InA\[0\] " "Ports D and ENA on the latch are fed by the same signal InA\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741356 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outA\[8\] " "Latch temp_outA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InA\[0\] " "Ports D and ENA on the latch are fed by the same signal InA\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741356 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outA\[9\] " "Latch temp_outA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InA\[0\] " "Ports D and ENA on the latch are fed by the same signal InA\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741356 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outA\[10\] " "Latch temp_outA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InA\[0\] " "Ports D and ENA on the latch are fed by the same signal InA\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741357 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outA\[11\] " "Latch temp_outA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InA\[0\] " "Ports D and ENA on the latch are fed by the same signal InA\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741357 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outA\[12\] " "Latch temp_outA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InA\[0\] " "Ports D and ENA on the latch are fed by the same signal InA\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741357 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outA\[13\] " "Latch temp_outA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InA\[0\] " "Ports D and ENA on the latch are fed by the same signal InA\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741357 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outA\[14\] " "Latch temp_outA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InA\[0\] " "Ports D and ENA on the latch are fed by the same signal InA\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741358 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outA\[15\] " "Latch temp_outA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InA\[0\] " "Ports D and ENA on the latch are fed by the same signal InA\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741358 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "busyA " "Latch busyA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InA\[0\] " "Ports D and ENA on the latch are fed by the same signal InA\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741358 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tagA\[0\] " "Latch tagA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InA\[0\] " "Ports D and ENA on the latch are fed by the same signal InA\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741358 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tagA\[1\] " "Latch tagA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InA\[0\] " "Ports D and ENA on the latch are fed by the same signal InA\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741359 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tagA\[2\] " "Latch tagA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InA\[0\] " "Ports D and ENA on the latch are fed by the same signal InA\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741359 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outB\[0\] " "Latch temp_outB\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InB\[0\] " "Ports D and ENA on the latch are fed by the same signal InB\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741359 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outB\[1\] " "Latch temp_outB\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InB\[0\] " "Ports D and ENA on the latch are fed by the same signal InB\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741359 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outB\[2\] " "Latch temp_outB\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InB\[0\] " "Ports D and ENA on the latch are fed by the same signal InB\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741360 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outB\[3\] " "Latch temp_outB\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InB\[0\] " "Ports D and ENA on the latch are fed by the same signal InB\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741360 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outB\[4\] " "Latch temp_outB\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InB\[0\] " "Ports D and ENA on the latch are fed by the same signal InB\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741360 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outB\[5\] " "Latch temp_outB\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InB\[0\] " "Ports D and ENA on the latch are fed by the same signal InB\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741360 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outB\[6\] " "Latch temp_outB\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InB\[0\] " "Ports D and ENA on the latch are fed by the same signal InB\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741361 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outB\[7\] " "Latch temp_outB\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InB\[0\] " "Ports D and ENA on the latch are fed by the same signal InB\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741361 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outB\[8\] " "Latch temp_outB\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InB\[0\] " "Ports D and ENA on the latch are fed by the same signal InB\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741361 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outB\[9\] " "Latch temp_outB\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InB\[0\] " "Ports D and ENA on the latch are fed by the same signal InB\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741361 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outB\[10\] " "Latch temp_outB\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InB\[0\] " "Ports D and ENA on the latch are fed by the same signal InB\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741362 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outB\[11\] " "Latch temp_outB\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InB\[0\] " "Ports D and ENA on the latch are fed by the same signal InB\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741362 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outB\[12\] " "Latch temp_outB\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InB\[0\] " "Ports D and ENA on the latch are fed by the same signal InB\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741362 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outB\[13\] " "Latch temp_outB\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InB\[0\] " "Ports D and ENA on the latch are fed by the same signal InB\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741362 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outB\[14\] " "Latch temp_outB\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InB\[0\] " "Ports D and ENA on the latch are fed by the same signal InB\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741363 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp_outB\[15\] " "Latch temp_outB\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InB\[0\] " "Ports D and ENA on the latch are fed by the same signal InB\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741363 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "busyB " "Latch busyB has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InB\[0\] " "Ports D and ENA on the latch are fed by the same signal InB\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741363 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tagB\[0\] " "Latch tagB\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InB\[0\] " "Ports D and ENA on the latch are fed by the same signal InB\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741363 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tagB\[1\] " "Latch tagB\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InB\[0\] " "Ports D and ENA on the latch are fed by the same signal InB\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741364 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tagB\[2\] " "Latch tagB\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InB\[0\] " "Ports D and ENA on the latch are fed by the same signal InB\[0\]" {  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1430571741364 ""}  } { { "regfile.vhdl" "" { Text "/home/anagha/Desktop/ARF/regfile.vhdl" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1430571741364 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1430571742289 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1430571745322 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430571745322 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "483 " "Implemented 483 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430571746792 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430571746792 ""} { "Info" "ICUT_CUT_TM_LCELLS" "407 " "Implemented 407 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430571746792 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430571746792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 129 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "763 " "Peak virtual memory: 763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430571746855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  2 18:02:26 2015 " "Processing ended: Sat May  2 18:02:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430571746855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430571746855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430571746855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430571746855 ""}
