#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55dc14125090 .scope module, "twobitadder_test" "twobitadder_test" 2 1;
 .timescale 0 0;
v0x55dc141525c0_0 .net "carry", 0 0, L_0x55dc141536e0;  1 drivers
v0x55dc141526d0_0 .net "sum1", 0 0, L_0x55dc14152d70;  1 drivers
v0x55dc141527e0_0 .net "sum2", 0 0, L_0x55dc14153950;  1 drivers
v0x55dc141528d0_0 .var "t_a", 0 0;
v0x55dc14152970_0 .var "t_b", 0 0;
v0x55dc14152a60_0 .var "t_c", 0 0;
v0x55dc14152b00_0 .var "t_d", 0 0;
S_0x55dc14125220 .scope module, "test_gate" "twobitadder" 2 6, 3 1 0, S_0x55dc14125090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "e";
    .port_info 5 /OUTPUT 1 "f";
    .port_info 6 /OUTPUT 1 "i";
v0x55dc14151ca0_0 .net "a", 0 0, v0x55dc141528d0_0;  1 drivers
v0x55dc14151d90_0 .net "b", 0 0, v0x55dc14152970_0;  1 drivers
v0x55dc14151ea0_0 .net "c", 0 0, v0x55dc14152a60_0;  1 drivers
v0x55dc14151f90_0 .net "d", 0 0, v0x55dc14152b00_0;  1 drivers
v0x55dc14152080_0 .net "e", 0 0, L_0x55dc14152d70;  alias, 1 drivers
v0x55dc14152170_0 .net "f", 0 0, L_0x55dc14153950;  alias, 1 drivers
v0x55dc14152210_0 .net "g", 0 0, L_0x55dc14152e80;  1 drivers
v0x55dc141522b0_0 .net "h", 0 0, L_0x55dc14153300;  1 drivers
v0x55dc14152350_0 .net "i", 0 0, L_0x55dc141536e0;  alias, 1 drivers
v0x55dc141523f0_0 .net "j", 0 0, L_0x55dc141537f0;  1 drivers
v0x55dc14152490_0 .net "k", 0 0, L_0x55dc141538a0;  1 drivers
S_0x55dc14126ff0 .scope module, "gate_five" "andgate" 3 10, 4 1 0, S_0x55dc14125220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x55dc141537f0 .functor AND 1, v0x55dc14152a60_0, v0x55dc14152b00_0, C4<1>, C4<1>;
v0x55dc14127220_0 .net "a", 0 0, v0x55dc14152a60_0;  alias, 1 drivers
v0x55dc1414f320_0 .net "b", 0 0, v0x55dc14152b00_0;  alias, 1 drivers
v0x55dc1414f3e0_0 .net "y", 0 0, L_0x55dc141537f0;  alias, 1 drivers
S_0x55dc1414f500 .scope module, "gate_four" "xorgate" 3 9, 5 1 0, S_0x55dc14125220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x55dc141534a0 .functor AND 1, L_0x55dc14152e80, L_0x55dc14153400, C4<1>, C4<1>;
L_0x55dc14153620 .functor AND 1, L_0x55dc14153300, L_0x55dc14153580, C4<1>, C4<1>;
L_0x55dc141536e0 .functor OR 1, L_0x55dc141534a0, L_0x55dc14153620, C4<0>, C4<0>;
v0x55dc1414f730_0 .net *"_ivl_1", 0 0, L_0x55dc14153400;  1 drivers
v0x55dc1414f810_0 .net *"_ivl_2", 0 0, L_0x55dc141534a0;  1 drivers
v0x55dc1414f8f0_0 .net *"_ivl_5", 0 0, L_0x55dc14153580;  1 drivers
v0x55dc1414f990_0 .net *"_ivl_6", 0 0, L_0x55dc14153620;  1 drivers
v0x55dc1414fa70_0 .net "a", 0 0, L_0x55dc14152e80;  alias, 1 drivers
v0x55dc1414fb80_0 .net "b", 0 0, L_0x55dc14153300;  alias, 1 drivers
v0x55dc1414fc40_0 .net "y", 0 0, L_0x55dc141536e0;  alias, 1 drivers
L_0x55dc14153400 .reduce/nor L_0x55dc14153300;
L_0x55dc14153580 .reduce/nor L_0x55dc14152e80;
S_0x55dc1414fd80 .scope module, "gate_one" "xorgate" 3 6, 5 1 0, S_0x55dc14125220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x55dc1411bb30 .functor AND 1, v0x55dc141528d0_0, L_0x55dc14152ba0, C4<1>, C4<1>;
L_0x55dc1411bba0 .functor AND 1, v0x55dc14152970_0, L_0x55dc14152cd0, C4<1>, C4<1>;
L_0x55dc14152d70 .functor OR 1, L_0x55dc1411bb30, L_0x55dc1411bba0, C4<0>, C4<0>;
v0x55dc1414ffb0_0 .net *"_ivl_1", 0 0, L_0x55dc14152ba0;  1 drivers
v0x55dc14150070_0 .net *"_ivl_2", 0 0, L_0x55dc1411bb30;  1 drivers
v0x55dc14150150_0 .net *"_ivl_5", 0 0, L_0x55dc14152cd0;  1 drivers
v0x55dc141501f0_0 .net *"_ivl_6", 0 0, L_0x55dc1411bba0;  1 drivers
v0x55dc141502d0_0 .net "a", 0 0, v0x55dc141528d0_0;  alias, 1 drivers
v0x55dc141503e0_0 .net "b", 0 0, v0x55dc14152970_0;  alias, 1 drivers
v0x55dc141504a0_0 .net "y", 0 0, L_0x55dc14152d70;  alias, 1 drivers
L_0x55dc14152ba0 .reduce/nor v0x55dc14152970_0;
L_0x55dc14152cd0 .reduce/nor v0x55dc141528d0_0;
S_0x55dc141505e0 .scope module, "gate_seven" "orgate" 3 12, 6 1 0, S_0x55dc14125220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x55dc14153950 .functor OR 1, L_0x55dc141537f0, L_0x55dc141538a0, C4<0>, C4<0>;
v0x55dc14150810_0 .net "a", 0 0, L_0x55dc141537f0;  alias, 1 drivers
v0x55dc141508d0_0 .net "b", 0 0, L_0x55dc141538a0;  alias, 1 drivers
v0x55dc14150970_0 .net "y", 0 0, L_0x55dc14153950;  alias, 1 drivers
S_0x55dc14150a90 .scope module, "gate_six" "andgate" 3 11, 4 1 0, S_0x55dc14125220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x55dc141538a0 .functor AND 1, L_0x55dc14152e80, L_0x55dc14153300, C4<1>, C4<1>;
v0x55dc14150d10_0 .net "a", 0 0, L_0x55dc14152e80;  alias, 1 drivers
v0x55dc14150dd0_0 .net "b", 0 0, L_0x55dc14153300;  alias, 1 drivers
v0x55dc14150e70_0 .net "y", 0 0, L_0x55dc141538a0;  alias, 1 drivers
S_0x55dc14150f10 .scope module, "gate_three" "xorgate" 3 8, 5 1 0, S_0x55dc14125220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x55dc141530d0 .functor AND 1, v0x55dc14152a60_0, L_0x55dc14152fa0, C4<1>, C4<1>;
L_0x55dc14153290 .functor AND 1, v0x55dc14152b00_0, L_0x55dc141531f0, C4<1>, C4<1>;
L_0x55dc14153300 .functor OR 1, L_0x55dc141530d0, L_0x55dc14153290, C4<0>, C4<0>;
v0x55dc14151140_0 .net *"_ivl_1", 0 0, L_0x55dc14152fa0;  1 drivers
v0x55dc14151220_0 .net *"_ivl_2", 0 0, L_0x55dc141530d0;  1 drivers
v0x55dc14151300_0 .net *"_ivl_5", 0 0, L_0x55dc141531f0;  1 drivers
v0x55dc141513d0_0 .net *"_ivl_6", 0 0, L_0x55dc14153290;  1 drivers
v0x55dc141514b0_0 .net "a", 0 0, v0x55dc14152a60_0;  alias, 1 drivers
v0x55dc141515a0_0 .net "b", 0 0, v0x55dc14152b00_0;  alias, 1 drivers
v0x55dc14151670_0 .net "y", 0 0, L_0x55dc14153300;  alias, 1 drivers
L_0x55dc14152fa0 .reduce/nor v0x55dc14152b00_0;
L_0x55dc141531f0 .reduce/nor v0x55dc14152a60_0;
S_0x55dc141517a0 .scope module, "gate_two" "andgate" 3 7, 4 1 0, S_0x55dc14125220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x55dc14152e80 .functor AND 1, v0x55dc141528d0_0, v0x55dc14152970_0, C4<1>, C4<1>;
v0x55dc141519d0_0 .net "a", 0 0, v0x55dc141528d0_0;  alias, 1 drivers
v0x55dc14151a90_0 .net "b", 0 0, v0x55dc14152970_0;  alias, 1 drivers
v0x55dc14151b60_0 .net "y", 0 0, L_0x55dc14152e80;  alias, 1 drivers
    .scope S_0x55dc14125090;
T_0 ;
    %vpi_call 2 13 "$monitor", "a0=%b, a1=%b, b0=%b, b1=%b | s0=%b, s1=%b, carry=%b", v0x55dc141528d0_0, v0x55dc14152970_0, v0x55dc14152a60_0, v0x55dc14152b00_0, v0x55dc141526d0_0, v0x55dc141527e0_0, v0x55dc141525c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc141528d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152b00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc141528d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152b00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc141528d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152b00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc141528d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152b00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc141528d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152b00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc141528d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152b00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc141528d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152b00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc141528d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152b00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc141528d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152b00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc141528d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152b00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc141528d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152b00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc141528d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152b00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc141528d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152b00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc141528d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152b00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc141528d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc14152b00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc141528d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc14152b00_0, 0, 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "twobitadder_tb.v";
    "twobitadder_module.v";
    "and_gate.v";
    "xor_gate.v";
    "or_gate.v";
