<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="APP_CRC" id="APP_CRC">
  
  
  <register acronym="CRC_CTRL0" description="Contains sw reset control bit to reset PSA" id="CRC_CTRL0" offset="0x0" width="32">
    
  <bitfield begin="31" description="Reserved" end="31" id="NU12" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="Reserved" end="30" id="NU11" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="Reserved" end="29" id="NU10" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="Reserved" end="27" id="NU9" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="26" description="Reserved" end="25" id="NU8" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="24" description="Reserved" end="24" id="NU7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="23" id="NU6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="Reserved" end="22" id="NU5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="Reserved" end="21" id="NU4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="Reserved" end="19" id="NU3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="18" description="Reserved" end="17" id="NU2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="16" description="Reserved" end="16" id="NU1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="Refer &quot;CH2_DW_SEL&quot; field description" end="15" id="CH2_CRC_SEL2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="BYTE SWAP Enable across Data Size 0 – Byte Swap Disabled 1 – Byte Swap enabled." end="14" id="CH2_BYTE_SWAP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="msb/lsb SWAPPING  0 – msb (most significant bit First) 1 – lsb (least significant bit First)" end="13" id="CH2_BIT_SWAP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="CRC type select.  {CH1_CRC_SEL2,CH1_CRC_SEL[1:0]} 000 – CRC-64 001 -  CRC-16 010 – CRC-32 100 -  VDA CAN, SAE-J1850 CRC-8 101 - H2F, Autosar 4.0 110 - CASTAGNOLI, iSCSI 111 / 011 - E2E Profile 4" end="11" id="CH2_CRC_SEL" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="10" description="CRC Data Size select. 000 – Not Supported 001 -  16 bit Data Size 010 – 32 Bit Data Size" end="9" id="CH2_DW_SEL" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="8" description="Channel 2 PSA Software Reset. When set, the PSA Signature Register is reset to all zero. Software reset does not reset software reset bit itself. Therefore, CPU is required to clear this bit by writing a ‘0’. 0 = PSA Signature Register not reset 1 = PSA Signature Register reset" end="8" id="CH2_PSA_SWREST" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Refer &quot;CH1_DW_SEL&quot; field description" end="7" id="CH1_CRC_SEL2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="BYTE SWAP Enable across Data Size 0 – Byte Swap Disabled 1 – Byte Swap enabled." end="6" id="CH1_BYTE_SWAP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="msb/lsb SWAPPING  0 – msb (most significant bit First) 1 – lsb (least significant bit First) " end="5" id="CH1_BIT_SWAP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="CRC type select.  {CH1_CRC_SEL2,CH1_CRC_SEL[1:0]} 000 – CRC-64 001 -  CRC-16 010 – CRC-32 100 -  VDA CAN, SAE-J1850 CRC-8 101 - H2F, Autosar 4.0 110 - CASTAGNOLI, iSCSI 111 / 011 - E2E Profile 4" end="3" id="CH1_CRC_SEL" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="2" description="CRC Data Size select. 000 – Not Supported 001 -  16 bit Data Size 010 – 32 Bit Data Size" end="1" id="CH1_DW_SEL" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="0" description="Channel 1 PSA Software Reset. When set, the PSA Signature Register is reset to all zero. Software reset does not reset software reset bit itself. Therefore, CPU is required to clear this bit by writing a ‘0’. 0 = PSA Signature Register not reset 1 = PSA Signature Register reset" end="0" id="CH1_PSA_SWREST" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CRC_CTRL1" description="Contains power down control bit" id="CRC_CTRL1" offset="0x8" width="32">
    
  <bitfield begin="31" description="Reserved" end="1" id="Reserved1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="Power Down. When set, MCRC moduleMCRC Module is put in power down mode. 0 = MCRC is not in power down mode 1 = MCRC is in power down mode" end="0" id="PWDN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CRC_CTRL2" description="Contains channel mode, data trace enable control bits" id="CRC_CTRL2" offset="0x10" width="32">
    
  <bitfield begin="31" description="Reserved" end="26" id="Reserved5" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description="Reserved" end="24" id="NU14" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="18" id="Reserved4" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description="Reserved" end="16" id="NU13" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="10" id="Reserved3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description="Channel 2 Mode: 0 0 = Data Capture mode. In this mode, the PSA Signature Register does not compress data when it is written. Any data written to PSA Signature Register is simply captured by PSA Signature Register without any compression. This mode can be used to plant seed value into the PSA register 0 1 = AUTO mode 1 0 = reserved 1 1 = Full-CPU mode " end="8" id="CH2_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="5" id="Reserved2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="4" description="Channel 1 Data Trace Enable. When set, the channel is put into data trace mode. The channel snoops on the CPU VBUSM, ITCM, DTCM buses for any read transaction. Any read data on these buses is compressed by the PSA Signature Register. When suspend is on, the PSA Signature Register does not compress any read data on these buses. 0 = Data Trace disable 1 = Data Trace enable" end="4" id="CH1_TRACEEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Reserved" end="2" id="Reserved1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="1" description="Channel 1 Mode: 0 0 = Data Capture mode. In this mode, the PSA Signature Register does not compress data when it is written. Any data written to PSA Signature Register is simply captured by PSA Signature Register without any compression. This mode can be used to plant seed value into the PSA register 0 1 = AUTO mode 1 0 = reserved 1 1 = Full-CPU mode " end="0" id="CH1_MODE" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="CRC_INTS" description="Write one to a bit to enable a interrupt" id="CRC_INTS" offset="0x18" width="32">
    
  <bitfield begin="31" description="Reserved" end="29" id="Reserved5" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="28" description="Reserved" end="28" id="NU22" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="Reserved" end="27" id="NU21" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="Reserved" end="26" id="NU20" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="Reserved" end="25" id="NU19" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="Reserved" end="21" id="Reserved4" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="20" description="Reserved" end="20" id="NU18" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="Reserved" end="19" id="NU17" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="Reserved" end="18" id="NU16" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="Reserved" end="17" id="NU15" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="Reserved" end="13" id="Reserved3" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="12" description="Channel 2 Timeout Interrupt Enable Bit. Writing a one to this bit enable the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Timeout Interrupt disable 1 = Timeout Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Timeout Interrupt enable " end="12" id="CH2_TIMEOUTENS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Channel 2 Underrun Interrupt Enable Bit. Writing a one to this bit enable the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Underrun Interrupt disable 1 = Underrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Underrun Interrupt enable " end="11" id="CH2_UNDERENS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Channel 2 Overrun Interrupt Enable Bit. Writing a one to this bit enable the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Overrun Interrupt disable 1 = Overrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Overrun Interrupt enable " end="10" id="CH2_OVERENS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Channel 2 CRC Fail Interrupt Enable Bit. Writing a one to this bit enable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = CRC Fail Interrupt disable 1 = CRC Fail Interrupt enable User and privileged mode write: 0 = Has no effect 1 = CRC Fail Interrupt enable" end="9" id="CH2_CRCFAILENS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Reserved" end="5" id="Reserved2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="4" description="Channel 1 Timeout Interrupt Enable Bit. Writing a one to this bit enable the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Timeout Interrupt disable 1 = Timeout Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Timeout Interrupt enable " end="4" id="CH1_TIMEOUTENS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Channel 1 Underrun Interrupt Enable Bit. Writing a one to this bit enable the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Underrun Interrupt disable 1 = Underrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Underrun Interrupt enable " end="3" id="CH1_UNDERENS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Channel 1 Overrun Interrupt Enable Bit. Writing a one to this bit enable the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Overrun Interrupt disable 1 = Overrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Overrun Interrupt enable " end="2" id="CH1_OVERENS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Channel 1 CRC Fail Interrupt Enable Bit. Writing a one to this bit enable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = CRC Fail Interrupt disable 1 = CRC Fail Interrupt enable User and privileged mode write: 0 = Has no effect 1 = CRC Fail Interrupt enable" end="1" id="CH1_CRCFAILENS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Reserved" end="0" id="Reserved1" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CRC_INTR" description="Write one to a bit to disable a interrupt" id="CRC_INTR" offset="0x20" width="32">
    
  <bitfield begin="31" description="Reserved" end="29" id="Reserved5" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="28" description="Reserved" end="28" id="NU30" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="Reserved" end="27" id="NU29" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="Reserved" end="26" id="NU28" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="Reserved" end="25" id="NU27" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="Reserved" end="21" id="Reserved4" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="20" description="Reserved" end="20" id="NU26" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="Reserved" end="19" id="NU25" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="Reserved" end="18" id="NU24" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="Reserved" end="17" id="NU23" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="Reserved" end="13" id="Reserved3" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="12" description="Channel 2 Timeout Interrupt Disable Bit. Writing a one to this bit disable the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Timeout Interrupt disable 1 = Timeout Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Timeout Interrupt disable " end="12" id="CH2_TIMEOUTENR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Channel 2 Underrun Interrupt Disable Bit. Writing a one to this bit disable the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/dis- able). User and privileged mode read: 0 = Underrun Interrupt disable 1 = Underrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Underrun Interrupt disable " end="11" id="CH2_UNDERENR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Channel 2 Overrun Interrupt Disable Bit. Writing a one to this bit disable the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Overrun Interrupt disable 1 = Overrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Overrun Interrupt disable " end="10" id="CH2_OVERENR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Channel 2 CRC Fail Interrupt Disable Bit. Writing a one to this bit disable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = CRC Fail Interrupt disable 1 = CRC Fail Interrupt enable User and privileged mode write: 0 = Has no effect 1 = CRC Fail Interrupt disable " end="9" id="CH2_CRCFAILENR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Reserved" end="5" id="Reserved2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="4" description="Channel 1 Timeout Interrupt Disable Bit. Writing a one to this bit disable the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Timeout Interrupt disable 1 = Timeout Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Timeout Interrupt disable " end="4" id="CH1_TIMEOUTENR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Channel 1 Underrun Interrupt Disable Bit. Writing a one to this bit disable the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/dis- able). User and privileged mode read: 0 = Underrun Interrupt disable 1 = Underrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Underrun Interrupt disable " end="3" id="CH1_UNDERENR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Channel 1 Overrun Interrupt Disable Bit. Writing a one to this bit disable the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = Overrun Interrupt disable 1 = Overrun Interrupt enable User and privileged mode write: 0 = Has no effect 1 = Overrun Interrupt disable " end="2" id="CH1_OVERENR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Channel 1 CRC Fail Interrupt Disable Bit. Writing a one to this bit disable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and privileged mode read: 0 = CRC Fail Interrupt disable 1 = CRC Fail Interrupt enable User and privileged mode write: 0 = Has no effect 1 = CRC Fail Interrupt disable " end="1" id="CH1_CRCFAILENR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Reserved" end="0" id="Reserved1" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CRC_STATUS_REG" description="Contains interrupt flags for different types of interrupt" id="CRC_STATUS_REG" offset="0x28" width="32">
    
  <bitfield begin="31" description="Reserved" end="29" id="Reserved5" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="28" description="Reserved" end="28" id="NU38" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="Reserved" end="27" id="NU37" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="Reserved" end="26" id="NU36" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="Reserved" end="25" id="NU35" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="Reserved" end="21" id="Reserved4" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="20" description="Reserved" end="20" id="NU34" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="Reserved" end="19" id="NU33" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="Reserved" end="18" id="NU32" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="Reserved" end="17" id="NU31" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="Reserved" end="13" id="Reserved3" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="12" description="Channel 2 CRC Timeout Status Flag. This bit is cleared by writing a ’1’ to it only. Writing ’0’ has no effect. This bit is set in AUTO mode. 0 = No timeout interrupt is active 1 = Timeout interrupt is active " end="12" id="CH2_TIMEOUT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Channel 2 CRC Underrun Status Flag. This bit is cleared by writing a ’1’ to it only. Writing ’0’ has no effect. This bit is set in AUTO mode only 0 = No underrun interrupt is active 1 = Underrun interrupt is active " end="11" id="CH2_UNDER" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Channel 2 CRC Overrun Status Flag. This bit is cleared by writing a ’1’ to it only. Writing ’0’ has no effect. This bit is set in AUTO mode 0 = No overrun interrupt is active 1 = Overrun interrupt is active " end="10" id="CH2_OVER" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Channel 2 CRC Compare Fail Status Flag. This bit is cleared by writing a ’1’ to it only. Writing ’0’ has no effect. This bit is set in AUTO mode only. 0 = No CRC compare fail interrupt is active 1 = CRC compare fail interrupt is active  " end="9" id="CH2_CRCFAIL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Reserved" end="5" id="Reserved2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="4" description="Channel 1 CRC Timeout Status Flag. This bit is cleared by writing a ’1’ to it only. Writing ’0’ has no effect. This bit is set in AUTO mode. 0 = No timeout interrupt is active 1 = Timeout interrupt is active " end="4" id="CH1_TIMEOUT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Channel 1 CRC Underrun Status Flag. This bit is cleared by writing a ’1’ to it only. Writing ’0’ has no effect. This bit is set in AUTO mode only 0 = No underrun interrupt is active 1 = Underrun interrupt is active " end="3" id="CH1_UNDER" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Channel 1 CRC Overrun Status Flag. This bit is cleared by writing a ’1’ to it only. Writing ’0’ has no effect. This bit is set in AUTO mode 0 = No overrun interrupt is active 1 = Overrun interrupt is active " end="2" id="CH1_OVER" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Channel 1 CRC Compare Fail Status Flag. This bit is cleared by writing a ’1’ to it only. Writing ’0’ has no effect. This bit is set in AUTO mode only. 0 = No CRC compare fail interrupt is active 1 = CRC compare fail interrupt is active  " end="1" id="CH1_CRCFAIL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Reserved" end="0" id="Reserved1" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CRC_INT_OFFSET_REG" description="Contains the interrupt offset vector address" id="CRC_INT_OFFSET_REG" offset="0x30" width="32">
    
  <bitfield begin="31" description="Reserved" end="8" id="Reserved1" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="CRC Interrupt Offset. This register indicates the highest priority pending interrupt vector address. Reading the offset register auto- matically clear the respective interrupt flag. Please reference Table 1–3. for details. " end="0" id="OFSTREG" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CRC_BUSY" description="Contains the busy flag for each channel" id="CRC_BUSY" offset="0x38" width="32">
    
  <bitfield begin="31" description="Reserved" end="25" id="Reserved4" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="24" description="Reserved" end="24" id="NU40" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="17" id="Reserved3" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="16" description="Reserved" end="16" id="NU39" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="9" id="Reserved2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description="Ch2_BUSY. During AUTO mode, the busy flag is set when the first data pattern of the block is compressed and remains set until the the last data pattern of the block is compressed. The flag is cleared when the last data pattern of the block is compressed. " end="8" id="Ch2_BUSY" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="1" id="Reserved1" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description="CH1_BUSY. During AUTO mode, the busy flag is set when the first data pattern of the block is compressed and remains set until the the last data pattern of the block is compressed. The flag is cleared when the last data pattern of the block is compressed. " end="0" id="CH1_BUSY" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CRC_PCOUNT_REG1" description="Channel 1 preload register for the pattern count" id="CRC_PCOUNT_REG1" offset="0x40" width="32">
    
  <bitfield begin="31" description="Reserved" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="Channel 1 Pattern Counter Preload Register. This register con- tains the number of data patterns in one sector to be compressed before a CRC is performed. " end="0" id="CRC_PAT_COUNT1" rwaccess="RW" width="20"></bitfield>
  </register>
  
  
  <register acronym="CRC_SCOUNT_REG1" description="Channel 1 preload register for the sector count" id="CRC_SCOUNT_REG1" offset="0x44" width="32">
    
  <bitfield begin="31" description="Reserved" end="16" id="Reserved1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Channel 1 Sector Counter Preload Register. This register con- tains the number of sectors in one block of memory. " end="0" id="CRC_SEC_COUNT1" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="CRC_CURSEC_REG1" description="Channel 1 current sector register contains the sector number which causes CRC failure" id="CRC_CURSEC_REG1" offset="0x48" width="32">
    
  <bitfield begin="31" description="Reserved" end="16" id="Reserved1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Channel 1 Current Sector ID Register. In AUTO mode, this register contains the current sector number of which the signature verification fails. The sector counter is a free running up counter. When a sector fails, the erroneous sector number is logged into current sector ID register and the CRC fail interrupt is generated The sector ID register is frozen until it is read and the CRC fail status bit is cleared by CPU. While it is frozen, it does not capture another erroneous sector number. When this condition happens, an overrun interrupt is generated instead. Once the register is read and the CRC fail interrupt flag is cleared it can capture new erro- neous sector number.  " end="0" id="CRC_CURSEC1" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="CRC_WDTOPLD1" description="Channel 1 timeout pre-load value to check if within a given time DMA initiates a block transfer" id="CRC_WDTOPLD1" offset="0x4C" width="32">
    
  <bitfield begin="31" description="Reserved" end="24" id="Reserved1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Channel 1 Watchdog Timeout Counter Preload Register. This register contains the number of clock cycles within which the DMA must transfer the next block of data patterns. " end="0" id="CRC_WDTOPLD1" rwaccess="RW" width="24"></bitfield>
  </register>
  
  
  <register acronym="CRC_BCTOPLD1" description="Channel 1 timeout pre-load value to check if one block of patterns are compressed with a given time" id="CRC_BCTOPLD1" offset="0x50" width="32">
    
  <bitfield begin="31" description="Reserved" end="24" id="Reserved1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Channel 1 Block Complete Timeout Counter Preload Regis- ter. This register contains the number of clock cycles within which the CRC for an entire block needs to complete before a timeout interrupt is generated.  " end="0" id="CRC_BCTOPLD1" rwaccess="RW" width="24"></bitfield>
  </register>
  
  
  <register acronym="PSA_SIGREGL1" description="Channel 1 PSA signature low register" id="PSA_SIGREGL1" offset="0x60" width="32">
    
  <bitfield begin="31" description="Channel 1 PSA Signature Low Register. This register contains the value stored at PSASIG1[31:0] register. " end="0" id="PSASIG1_31_0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PSA_SIGREGH1" description="Channel 1 PSA signature high register" id="PSA_SIGREGH1" offset="0x64" width="32">
    
  <bitfield begin="31" description="Channel 1 PSA Signature High Register. This register contains the value stored at PSASIG1[63:32] register. " end="0" id="PSA_SIG1_63_32" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CRC_REGL1" description="Channel 1 CRC value low register" id="CRC_REGL1" offset="0x68" width="32">
    
  <bitfield begin="31" description="Channel 1 CRC Value Low Register. This register contains the current known good signature value stored at CRC1[31:0] regis- ter. " end="0" id="CRC1_31_0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CRC_REGH1" description="Channel 1 CRC value high register" id="CRC_REGH1" offset="0x6C" width="32">
    
  <bitfield begin="31" description="Channel 1 CRC Value High Register. This register contains the current known good signature value stored at CRC1[63:32] regis- ter. " end="0" id="CRC1_63_32" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PSA_SECSIGREGL1" description="Channel 1 PSA sector signature low regis-ter" id="PSA_SECSIGREGL1" offset="0x70" width="32">
    
  <bitfield begin="31" description="Channel 1 PSA Sector Signature Low Register. This register contains the value stored at PSASECSIG1[31:0] register. " end="0" id="PSASECSIG1_31_0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="PSA_SECSIGREGH1" description="Channel 1 PSA sector signature high regis-ter" id="PSA_SECSIGREGH1" offset="0x74" width="32">
    
  <bitfield begin="31" description="Channel 1 PSA Sector Signature High Register. This register contains the value stored at PSASECSIG1[63:32] register. " end="0" id="PSASECSIG1_63_32" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RAW_DATAREGL1" description="Channel 1 un-compressed raw data low register" id="RAW_DATAREGL1" offset="0x78" width="32">
    
  <bitfield begin="31" description="Channel 1 Raw Data Low Register. This register contains bit 31:0 of the un-compressed raw data. " end="0" id="RAW_DATA1_31_0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RAW_DATAREGH1" description="Channel 1 un-compressed raw data high register" id="RAW_DATAREGH1" offset="0x7C" width="32">
    
  <bitfield begin="31" description="Channel 1 Raw Data High Register. This register contains bit 63:32 of the un-compressed raw data. " end="0" id="RAW_DATA1_63_32" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CRC_PCOUNT_REG2" description="Channel 2 preload register for the pattern count" id="CRC_PCOUNT_REG2" offset="0x80" width="32">
    
  <bitfield begin="31" description="Reserved" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="Channel 2 Pattern Counter Preload Register. This register con- tains the number of data patterns in one sector to be compressed before a CRC is performed. " end="0" id="CRC_PAT_COUNT2" rwaccess="RW" width="20"></bitfield>
  </register>
  
  
  <register acronym="CRC_SCOUNT_REG2" description="Channel 2 preload register for the sector count" id="CRC_SCOUNT_REG2" offset="0x84" width="32">
    
  <bitfield begin="31" description="Reserved" end="16" id="Reserved1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Channel 2 Sector Counter Preload Register. This register con- tains the number of sectors in one block of memory. " end="0" id="CRC_SEC_COUNT2" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="CRC_CURSEC_REG2" description="Channel 2 current sector register contains the sector number which causes CRC fail-ure" id="CRC_CURSEC_REG2" offset="0x88" width="32">
    
  <bitfield begin="31" description="Reserved" end="16" id="Reserved1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Channel 2 Current Sector ID Register. In AUTO mode, this register contains the current sector number of which the signature verification fails. The sector counter is a free running up counter. When a sector fails, the erroneous sector number is logged into current sector ID register and the CRC fail interrupt is generated The sector ID register is frozen until it is read and the CRC fail status bit is cleared by CPU. While it is frozen, it does not capture another erroneous sector number. When this condition happens, an overrun interrupt is generated instead. Once the register is read and the CRC fail interrupt flag is cleared it can capture new erro- neous sector number.  " end="0" id="CRC_CURSEC2" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="CRC_WDTOPLD2" description="Channel 2 timeout pre-load value to check if within a given time DMA initiates a block transfer" id="CRC_WDTOPLD2" offset="0x8C" width="32">
    
  <bitfield begin="31" description="Reserved" end="24" id="Reserved1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Channel 2 Watchdog Timeout Counter Preload Register. This register contains the number of clock cycles within which the DMA must transfer the next block of data patterns. " end="0" id="CRC_WDTOPLD2" rwaccess="RW" width="24"></bitfield>
  </register>
  
  
  <register acronym="CRC_BCTOPLD2" description="Channel 2 timeout pre-load value to check if one block of patterns are compressed with a given time" id="CRC_BCTOPLD2" offset="0x90" width="32">
    
  <bitfield begin="31" description="Reserved" end="24" id="Reserved1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Channel 2 Block Complete Timeout Counter Preload Regis- ter. This register contains the number of clock cycles within which the CRC for an entire block needs to complete before a timeout interrupt is generated.  " end="0" id="CRC_BCTOPLD2" rwaccess="RW" width="24"></bitfield>
  </register>
  
  
  <register acronym="PSA_SIGREGL2" description="Channel 2 PSA signature low register" id="PSA_SIGREGL2" offset="0xA0" width="32">
    
  <bitfield begin="31" description="Channel 2 PSA Signature Low Register. This register contains the value stored at PSASIG2[31:0] register. " end="0" id="PSASIG2_31_0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PSA_SIGREGH2" description="Channel 2 PSA signature high register" id="PSA_SIGREGH2" offset="0xA4" width="32">
    
  <bitfield begin="31" description="Channel 2 PSA Signature High Register. This register contains the value stored at PSASIG2[63:32] register. " end="0" id="PSA_SIG2_63_32" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CRC_REGL2" description="Channel 2 CRC value low register" id="CRC_REGL2" offset="0xA8" width="32">
    
  <bitfield begin="31" description="Channel 2 CRC Value Low Register. This register contains the current known good signature value stored at CRC2[31:0] regis- ter. " end="0" id="CRC2_31_0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CRC_REGH2" description="Channel 2 CRC value high register" id="CRC_REGH2" offset="0xAC" width="32">
    
  <bitfield begin="31" description="Channel 2 CRC Value High Register. This register contains the current known good signature value stored at CRC2[63:32] regis- ter. " end="0" id="CRC2_63_32" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PSA_SECSIGREGL2" description="Channel 2 PSA sector signature low regis-ter" id="PSA_SECSIGREGL2" offset="0xB0" width="32">
    
  <bitfield begin="31" description="Channel 2 PSA Sector Signature Low Register. This register contains the value stored at PSASECSIG2[31:0] register. " end="0" id="PSASECSIG2_31_0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="PSA_SECSIGREGH2" description="Channel 2 PSA sector signature high regis-ter" id="PSA_SECSIGREGH2" offset="0xB4" width="32">
    
  <bitfield begin="31" description="Channel 2 PSA Sector Signature High Register. This register contains the value stored at PSASECSIG2[63:32] register. " end="0" id="PSASECSIG2_63_32" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RAW_DATAREGL2" description="Channel 2 un-compressed raw data low register" id="RAW_DATAREGL2" offset="0xB8" width="32">
    
  <bitfield begin="31" description="Channel 2 Raw Data Low Register. This register contains bit 31:0 of the un-compressed raw data. " end="0" id="RAW_DATA2_31_0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RAW_DATAREGH2" description="Channel 2 un-compressed raw data high Register" id="RAW_DATAREGH2" offset="0xBC" width="32">
    
  <bitfield begin="31" description="Channel 2 Raw Data High Register. This register contains bit 63:32 of the un-compressed raw data. " end="0" id="RAW_DATA2_63_32" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CRC_PCOUNT_REG3" description="Channel 3 preload register for the pattern count" id="CRC_PCOUNT_REG3" offset="0xC0" width="32">
    
  <bitfield begin="31" description="Reserved" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="Reserved" end="0" id="NU41" rwaccess="R" width="20"></bitfield>
  </register>
  
  
  <register acronym="CRC_SCOUNT_REG3" description="Channel 3 preload register for the sector count" id="CRC_SCOUNT_REG3" offset="0xC4" width="32">
    
  <bitfield begin="31" description="Reserved" end="16" id="Reserved1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="0" id="NU42" rwaccess="R" width="16"></bitfield>
  </register>
  
  
  <register acronym="CRC_CURSEC_REG3" description="Channel 3 current sector register contains the sector number which causes CRC fail-ure" id="CRC_CURSEC_REG3" offset="0xC8" width="32">
    
  <bitfield begin="31" description="Reserved" end="16" id="Reserved1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="0" id="NU43" rwaccess="R" width="16"></bitfield>
  </register>
  
  
  <register acronym="CRC_WDTOPLD3" description="Channel 3 timeout pre-load value to check if within a given time DMA initiates a block transfer" id="CRC_WDTOPLD3" offset="0xCC" width="32">
    
  <bitfield begin="31" description="Reserved" end="24" id="Reserved1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="0" id="NU44" rwaccess="R" width="24"></bitfield>
  </register>
  
  
  <register acronym="CRC_BCTOPLD3" description="Channel 3 timeout pre-load value to check if one block of patterns are compressed with a given time" id="CRC_BCTOPLD3" offset="0xD0" width="32">
    
  <bitfield begin="31" description="Reserved" end="24" id="Reserved1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="0" id="NU45" rwaccess="R" width="24"></bitfield>
  </register>
  
  
  <register acronym="PSA_SIGREGL3" description="Channel 3 PSA signature low register" id="PSA_SIGREGL3" offset="0xE0" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="NU46" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="PSA_SIGREGH3" description="Channel 3 PSA signature high register" id="PSA_SIGREGH3" offset="0xE4" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="NU47" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CRC_REGL3" description="Channel 3 CRC value low register" id="CRC_REGL3" offset="0xE8" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="NU48" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CRC_REGH3" description="Channel 3 CRC value high register" id="CRC_REGH3" offset="0xEC" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="NU49" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="PSA_SECSIGREGL3" description="Channel 3 PSA sector signature low regis-ter" id="PSA_SECSIGREGL3" offset="0xF0" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="NU50" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="PSA_SECSIGREGH3" description="Channel 3 PSA sector signature high regis-ter" id="PSA_SECSIGREGH3" offset="0xF4" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="NU51" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RAW_DATAREGL3" description="Channel 3 un-compressed raw data low register" id="RAW_DATAREGL3" offset="0xF8" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="NU52" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RAW_DATAREGH3" description="Channel 3 un-compressed raw data high Register" id="RAW_DATAREGH3" offset="0xFC" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="NU53" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CRC_PCOUNT_REG4" description="Channel 4 preload register for the pattern count" id="CRC_PCOUNT_REG4" offset="0x100" width="32">
    
  <bitfield begin="31" description="Reserved" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="Reserved" end="0" id="NU54" rwaccess="R" width="20"></bitfield>
  </register>
  
  
  <register acronym="CRC_SCOUNT_REG4" description="Channel 4 preload register for the sector count" id="CRC_SCOUNT_REG4" offset="0x104" width="32">
    
  <bitfield begin="31" description="Reserved" end="16" id="Reserved1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="0" id="NU55" rwaccess="R" width="16"></bitfield>
  </register>
  
  
  <register acronym="CRC_CURSEC_REG4" description="Channel 4 current sector register contains the sector number which causes CRC fail-ure" id="CRC_CURSEC_REG4" offset="0x108" width="32">
    
  <bitfield begin="31" description="Reserved" end="16" id="Reserved1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="0" id="NU56" rwaccess="R" width="16"></bitfield>
  </register>
  
  
  <register acronym="CRC_WDTOPLD4" description="Channel 4 timeout pre-load value to check if within a given time DMA initiates a block transfer" id="CRC_WDTOPLD4" offset="0x10C" width="32">
    
  <bitfield begin="31" description="Reserved" end="24" id="Reserved1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="0" id="NU57" rwaccess="R" width="24"></bitfield>
  </register>
  
  
  <register acronym="CRC_BCTOPLD4" description="Channel 4 timeout pre-load value to check if one block of patterns are compressed with a given time" id="CRC_BCTOPLD4" offset="0x110" width="32">
    
  <bitfield begin="31" description="Reserved" end="24" id="Reserved1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="0" id="NU58" rwaccess="R" width="24"></bitfield>
  </register>
  
  
  <register acronym="PSA_SIGREGL4" description="Channel 4 PSA signature low register" id="PSA_SIGREGL4" offset="0x120" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="NU59" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="PSA_SIGREGH4" description="Channel 4 PSA signature high register" id="PSA_SIGREGH4" offset="0x124" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="NU60" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CRC_REGL4" description="Channel 4 CRC value low register" id="CRC_REGL4" offset="0x128" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="NU61" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CRC_REGH4" description="Channel 4 CRC value high register" id="CRC_REGH4" offset="0x12C" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="NU62" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="PSA_SECSIGREGL4" description="Channel 4 PSA sector signature low regis-ter" id="PSA_SECSIGREGL4" offset="0x130" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="NU63" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="PSA_SECSIGREGH4" description="Channel 4 PSA sector signature high regis-ter" id="PSA_SECSIGREGH4" offset="0x134" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="NU64" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RAW_DATAREGL4" description="Channel 4 un-compressed raw data low register" id="RAW_DATAREGL4" offset="0x138" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="NU65" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RAW_DATAREGH4" description="Channel 4 un-compressed raw data high Register" id="RAW_DATAREGH4" offset="0x13C" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="NU66" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MCRC_BUS_SEL" description="Disables either or all tracing of data buses" id="MCRC_BUS_SEL" offset="0x140" width="32">
    
  <bitfield begin="31" description="Reserved" end="3" id="NU67" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description="MEn. Enable/disables the tracing of VBUSM  0: Tracing of VBUSM master bus has been disabled  1: Tracing of VBUSM master bus has been enabled " end="2" id="MEn" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" DTCMEn. Enable/disables the tracing of data TCM 0: Tracing of DTCM_ODD and DTCM_EVEN buses have been disabled 1: Tracing of DTCM_ODD and DTCM_EVEN buses have been enabled " end="1" id="DTCMEn" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="ITCMEn. Enable/disables the tracing of instruction TCM  0: Tracing of ITCM bus has been disabled  1: Tracing of ITCM bus has been enabled " end="0" id="ITCMEn" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MCRC_RESERVED" description="0x144 to 0x1FF is reserved area. " id="MCRC_RESERVED" offset="0x144" width="32">
    
  <bitfield begin="31" description="0x144 to 0x1FF is reserved area. " end="0" id="NU68" rwaccess="R" width="32"></bitfield>
  </register>
</module>
