#ifndef __SOC_ACPU_CORESIGHT_BASEADDR_INTERFACE_H__
#define __SOC_ACPU_CORESIGHT_BASEADDR_INTERFACE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#define SOC_ACPU_Coresight_Enyo3_ETM_BASE_ADDR (0xFDF40000)
#define SOC_ACPU_Coresight_Enyo3_PMU_BASE_ADDR (0xFDF30000)
#define SOC_ACPU_Coresight_Enyo3_CTI_BASE_ADDR (0xFDF20000)
#define SOC_ACPU_Coresight_Enyo3_DBG_BASE_ADDR (0xFDF10000)
#define SOC_ACPU_Coresight_Enyo2_ETM_BASE_ADDR (0xFDE40000)
#define SOC_ACPU_Coresight_Enyo2_PMU_BASE_ADDR (0xFDE30000)
#define SOC_ACPU_Coresight_Enyo2_CTI_BASE_ADDR (0xFDE20000)
#define SOC_ACPU_Coresight_Enyo2_DBG_BASE_ADDR (0xFDE10000)
#define SOC_ACPU_Coresight_Enyo1_ETM_BASE_ADDR (0xFDD40000)
#define SOC_ACPU_Coresight_Enyo1_PMU_BASE_ADDR (0xFDD30000)
#define SOC_ACPU_Coresight_Enyo1_CTI_BASE_ADDR (0xFDD20000)
#define SOC_ACPU_Coresight_Enyo1_DBG_BASE_ADDR (0xFDD10000)
#define SOC_ACPU_Coresight_Enyo0_ETM_BASE_ADDR (0xFDC40000)
#define SOC_ACPU_Coresight_Enyo0_PMU_BASE_ADDR (0xFDC30000)
#define SOC_ACPU_Coresight_Enyo0_CTI_BASE_ADDR (0xFDC20000)
#define SOC_ACPU_Coresight_Enyo0_DBG_BASE_ADDR (0xFDC10000)
#define SOC_ACPU_Coresight_Ananke3_ETM_BASE_ADDR (0xFDB40000)
#define SOC_ACPU_Coresight_Ananke3_PMU_BASE_ADDR (0xFDB30000)
#define SOC_ACPU_Coresight_Ananke3_CTI_BASE_ADDR (0xFDB20000)
#define SOC_ACPU_Coresight_Ananke3_DBG_BASE_ADDR (0xFDB10000)
#define SOC_ACPU_Coresight_Ananke2_ETM_BASE_ADDR (0xFDA40000)
#define SOC_ACPU_Coresight_Ananke2_PMU_BASE_ADDR (0xFDA30000)
#define SOC_ACPU_Coresight_Ananke2_CTI_BASE_ADDR (0xFDA20000)
#define SOC_ACPU_Coresight_Ananke2_DBG_BASE_ADDR (0xFDA10000)
#define SOC_ACPU_Coresight_Ananke1_ETM_BASE_ADDR (0xFD940000)
#define SOC_ACPU_Coresight_Ananke1_PMU_BASE_ADDR (0xFD930000)
#define SOC_ACPU_Coresight_Ananke1_CTI_BASE_ADDR (0xFD920000)
#define SOC_ACPU_Coresight_Ananke1_DBG_BASE_ADDR (0xFD910000)
#define SOC_ACPU_Coresight_Ananke0_ETM_BASE_ADDR (0xFD840000)
#define SOC_ACPU_Coresight_Ananke0_PMU_BASE_ADDR (0xFD830000)
#define SOC_ACPU_Coresight_Ananke0_CTI_BASE_ADDR (0xFD820000)
#define SOC_ACPU_Coresight_Ananke0_DBG_BASE_ADDR (0xFD810000)
#define SOC_ACPU_Coresight_FCM_ROMTABLE_BASE_ADDR (0xFD800000)
#define SOC_ACPU_Coresight_GIC_CFG_BASE_ADDR (0xFD600000)
#define SOC_ACPU_Coresight_FCM_LOCAL_GIC_MISC_S_BASE_ADDR (0xFD02F000)
#define SOC_ACPU_Coresight_FCM_GIC_HW_SPI_CTRL_BASE_ADDR (0xFD02E000)
#define SOC_ACPU_Coresight_FCM_LOCAL_S_BASE_ADDR (0xFD02A000)
#define SOC_ACPU_Coresight_FCM_LOCAL_PERIPH_NS_BASE_ADDR (0xFD029000)
#define SOC_ACPU_Coresight_FCM_LOCAL_IP_NS_BASE_ADDR (0xFD028000)
#define SOC_ACPU_Coresight_FCM_LOCAL_ENYO3_NS_BASE_ADDR (0xFD027000)
#define SOC_ACPU_Coresight_FCM_LOCAL_ENYO2_NS_BASE_ADDR (0xFD026000)
#define SOC_ACPU_Coresight_FCM_LOCAL_ENYO1_NS_BASE_ADDR (0xFD025000)
#define SOC_ACPU_Coresight_FCM_LOCAL_ENYO0_NS_BASE_ADDR (0xFD024000)
#define SOC_ACPU_Coresight_FCM_LOCAL_ANANKE3_NS_BASE_ADDR (0xFD023000)
#define SOC_ACPU_Coresight_FCM_LOCAL_ANANKE2_NS_BASE_ADDR (0xFD022000)
#define SOC_ACPU_Coresight_FCM_LOCAL_ANANKE1_NS_BASE_ADDR (0xFD021000)
#define SOC_ACPU_Coresight_FCM_LOCAL_ANANKE0_NS_BASE_ADDR (0xFD020000)
#define SOC_ACPU_Coresight_FCM_KARMA1_BASE_ADDR (0xFD01D000)
#define SOC_ACPU_Coresight_FCM_KARMA0_BASE_ADDR (0xFD01C000)
#define SOC_ACPU_Coresight_FCM_PCR_BASE_ADDR (0xFD01B000)
#define SOC_ACPU_Coresight_FCM_ACP_SHAPER_BASE_ADDR (0xFD01A000)
#define SOC_ACPU_Coresight_CPU_CTI_BASE_ADDR (0xFD003000)
#define SOC_ACPU_Coresight_CPU_ETF_BASE_ADDR (0xFD002000)
#define SOC_ACPU_Coresight_CPU_Funnel_BASE_ADDR (0xFD001000)
#define SOC_ACPU_Coresight_CPU_ROMTABLE_BASE_ADDR (0xFD000000)
#define SOC_ACPU_Coresight_NPU_AICPU_ETM_BASE_ADDR (0xFCB40000)
#define SOC_ACPU_Coresight_NPU_AICPU_PMU_BASE_ADDR (0xFCB30000)
#define SOC_ACPU_Coresight_NPU_AICPU_CTI_BASE_ADDR (0xFCB20000)
#define SOC_ACPU_Coresight_NPU_AICPU_DBG_BASE_ADDR (0xFCB10000)
#define SOC_ACPU_Coresight_NPU_TSCPU_ETM_BASE_ADDR (0xFCA40000)
#define SOC_ACPU_Coresight_NPU_TSCPU_PMU_BASE_ADDR (0xFCA30000)
#define SOC_ACPU_Coresight_NPU_TSCPU_CTI_BASE_ADDR (0xFCA20000)
#define SOC_ACPU_Coresight_NPU_TSCPU_DBG_BASE_ADDR (0xFCA10000)
#define SOC_ACPU_Coresight_NPUCPU_ROMTABLE_BASE_ADDR (0xFCA00000)
#define SOC_ACPU_Coresight_npu_trace_int_proc_BASE_ADDR (0xFC80C000)
#define SOC_ACPU_Coresight_npu_bus_monitor_cfg_BASE_ADDR (0xFC80B000)
#define SOC_ACPU_Coresight_npu_bus_monitor_m1_BASE_ADDR (0xFC80A000)
#define SOC_ACPU_Coresight_npu_bus_monitor_m0_BASE_ADDR (0xFC809000)
#define SOC_ACPU_Coresight_npu_bus_monitor_funnel_BASE_ADDR (0xFC808000)
#define SOC_ACPU_Coresight_NPU_CTI_BASE_ADDR (0xFC803000)
#define SOC_ACPU_Coresight_NPU_ETF_BASE_ADDR (0xFC802000)
#define SOC_ACPU_Coresight_NPU_Funnel_BASE_ADDR (0xFC801000)
#define SOC_ACPU_Coresight_NPUSUB_ROMTABLE_BASE_ADDR (0xFC800000)
#define SOC_ACPU_Coresight_MDMR8_CPU1_ETM_BASE_ADDR (0xFC0FD000)
#define SOC_ACPU_Coresight_MDMR8_CPU0_ETM_BASE_ADDR (0xFC0FC000)
#define SOC_ACPU_Coresight_MDMR8_CPU1_CTI_BASE_ADDR (0xFC0F9000)
#define SOC_ACPU_Coresight_MDMR8_CPU0_CTI_BASE_ADDR (0xFC0F8000)
#define SOC_ACPU_Coresight_MDMR8_CPU1_PMU_BASE_ADDR (0xFC0F3000)
#define SOC_ACPU_Coresight_MDMR8_CPU1_DBG_BASE_ADDR (0xFC0F2000)
#define SOC_ACPU_Coresight_MDMR8_CPU0_PMU_BASE_ADDR (0xFC0F1000)
#define SOC_ACPU_Coresight_MDMR8_CPU0_DBG_BASE_ADDR (0xFC0F0000)
#define SOC_ACPU_Coresight_MDMR8_ROMTALBE_BASE_ADDR (0xFC0E0000)
#define SOC_ACPU_Coresight_MDM_CTI_BASE_ADDR (0xFC0C6000)
#define SOC_ACPU_Coresight_MDM_Funnel_BASE_ADDR (0xFC0C5000)
#define SOC_ACPU_Coresight_MDM_ETF1_BASE_ADDR (0xFC0C2000)
#define SOC_ACPU_Coresight_MDM_ETF0_BASE_ADDR (0xFC0C1000)
#define SOC_ACPU_Coresight_CCPU_ROMTABLE_BASE_ADDR (0xFC0C0000)
#define SOC_ACPU_Coresight_NXDSP_BASE_ADDR (0xFC088000)
#define SOC_ACPU_Coresight_CDSP_BASE_ADDR (0xFC084000)
#define SOC_ACPU_Coresight_MODEM_ROMTABLE_BASE_ADDR (0xFC080000)
#define SOC_ACPU_Coresight_ISPR8_CPU0_ETM_BASE_ADDR (0xFC07C000)
#define SOC_ACPU_Coresight_ISPR8_CPU0_CTI_BASE_ADDR (0xFC078000)
#define SOC_ACPU_Coresight_ISPR8_CPU0_PMU_BASE_ADDR (0xFC071000)
#define SOC_ACPU_Coresight_ISPR8_CPU0_DBG_BASE_ADDR (0xFC070000)
#define SOC_ACPU_Coresight_ISPR8_ROMTALBE_BASE_ADDR (0xFC060000)
#define SOC_ACPU_Coresight_media1_trace_int_proc_BASE_ADDR (0xFC04C000)
#define SOC_ACPU_Coresight_media1_bus_monitor_cfg_BASE_ADDR (0xFC04B000)
#define SOC_ACPU_Coresight_media1_bus_monitor_m1_BASE_ADDR (0xFC04A000)
#define SOC_ACPU_Coresight_media1_bus_monitor_m0_BASE_ADDR (0xFC049000)
#define SOC_ACPU_Coresight_media1_bus_monitor_funnel_BASE_ADDR (0xFC048000)
#define SOC_ACPU_Coresight_MEDIA1_ROMTABLE_BASE_ADDR (0xFC040000)
#define SOC_ACPU_Coresight_TOP_TPIU_16_BASE_ADDR (0xFC03B000)
#define SOC_ACPU_Coresight_Replicator_32_BASE_ADDR (0xFC03A000)
#define SOC_ACPU_Coresight_Replicator_64_BASE_ADDR (0xFC039000)
#define SOC_ACPU_Coresight_Tsgen_RO_BASE_ADDR (0xFC038000)
#define SOC_ACPU_Coresight_Tsgen_BASE_ADDR (0xFC037000)
#define SOC_ACPU_Coresight_TOP_ETF_BASE_ADDR (0xFC036000)
#define SOC_ACPU_Coresight_TOP_STM_BASE_ADDR (0xFC035000)
#define SOC_ACPU_Coresight_TOP_CTI_BASE_ADDR (0xFC034000)
#define SOC_ACPU_Coresight_TOP_ETR_BASE_ADDR (0xFC033000)
#define SOC_ACPU_Coresight_TOP_Funnel_BASE_ADDR (0xFC031000)
#define SOC_ACPU_Coresight_CSSYS_ROMTABLE_BASE_ADDR (0xFC030000)
#define SOC_ACPU_Coresight_media2_trace_int_proc_BASE_ADDR (0xFC02C000)
#define SOC_ACPU_Coresight_media2_bus_monitor_cfg_BASE_ADDR (0xFC02B000)
#define SOC_ACPU_Coresight_media2_bus_monitor_m1_BASE_ADDR (0xFC02A000)
#define SOC_ACPU_Coresight_media2_bus_monitor_m0_BASE_ADDR (0xFC029000)
#define SOC_ACPU_Coresight_media2_bus_monitor_funnel_BASE_ADDR (0xFC028000)
#define SOC_ACPU_Coresight_HIEPS_CTI_BASE_ADDR (0xFC026000)
#define SOC_ACPU_Coresight_HIEPS_ARC_BASE_ADDR (0xFC025000)
#define SOC_ACPU_Coresight_HIEPS_ROMTABLE_BASE_ADDR (0xFC024000)
#define SOC_ACPU_Coresight_MEDIA2_ROMTABLE_BASE_ADDR (0xFC020000)
#define SOC_ACPU_Coresight_IOMCU_CTI_BASE_ADDR (0xFC00A000)
#define SOC_ACPU_Coresight_IOMCU_ARC_BASE_ADDR (0xFC009000)
#define SOC_ACPU_Coresight_IOMCU_ROMTABLE_BASE_ADDR (0xFC008000)
#define SOC_ACPU_Coresight_TOP_ROMTALBE_BASE_ADDR (0xFC000000)
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
