;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB <0, @2
	ADD 210, 30
	ADD #270, <1
	JMZ @22, #-260
	SUB @121, 103
	SUB @121, 103
	DJN -1, @-20
	SPL 0, <-2
	MOV @412, <210
	DAT #412, #210
	SUB -1, <-22
	DAT #412, #210
	ADD 210, 30
	SPL 0, <-2
	SUB <0, @2
	ADD 210, 30
	SPL 10, #22
	SUB -1, <-22
	JMZ @22, #-260
	JMZ @22, #-260
	SUB @121, 103
	ADD 210, 30
	ADD 210, 30
	JMZ @22, #-260
	SUB <0, @2
	ADD 210, 60
	ADD 210, 30
	SUB -1, <-22
	SUB -1, <-22
	SUB @312, <14
	DJN -1, @-20
	SUB #72, @201
	SUB @-127, 100
	DAT #-7, #-420
	DAT #-7, #-420
	SUB @127, 300
	SPL 0, <-2
	SPL 0, <-2
	DAT #-7, #-420
	CMP -207, <-120
	ADD 210, 30
	ADD 210, 30
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
