#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Oct 10 14:14:50 2019
# Process ID: 13304
# Current directory: F:/JUYG/PCIe_setup_DRAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21576 F:\JUYG\PCIe_setup_DRAM\project_1.xpr
# Log file: F:/JUYG/PCIe_setup_DRAM/vivado.log
# Journal file: F:/JUYG/PCIe_setup_DRAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/JUYG/PCIe_setup_DRAM/project_1.xpr
INFO: [Project 1-313] Project file moved from 'E:/JRSS_FPGA/PCIe_setup_DRAM' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 970.484 ; gain = 224.492
update_compile_order -fileset sources_1
open_bd_design {F:/JUYG/PCIe_setup_DRAM/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:ddr4:2.2 - ddr4_0
Adding cell -- xilinx.com:ip:xdma:4.0 - xdma_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ddr4_0_300M
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Successfully read diagram <design_1> from BD file <F:/JUYG/PCIe_setup_DRAM/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1062.063 ; gain = 74.789
set_property location {4 1740 673} [get_bd_cells ddr4_0]
set_property location {4 1755 674} [get_bd_cells ddr4_0]
