#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon Mar 19 11:06:22 2018
# Process ID: 9704
# Current directory: C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/ip_repo/lab2_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
add_files: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 328.719 ; gain = 90.441
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11828 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 459.270 ; gain = 123.598
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:46]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:1390' bound to instance 'design_1_i' of component 'design_1' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:79]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:1426]
INFO: [Synth 8-3491] module 'design_1_axi_smc_0' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57' bound to instance 'axi_smc' of component 'design_1_axi_smc_0' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2101]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_5Y9LOC' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1135]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_one_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_one_0' (2#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr0_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr0_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (3#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr0_0' (9#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr0_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr0' of module 'bd_afc3_psr0_0' requires 10 connections, but only 6 given [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1182]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr_aclk_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr_aclk_0' (10#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_afc3_psr_aclk_0' requires 10 connections, but only 6 given [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1189]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr_aclk1_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_psr_aclk1_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_psr_aclk1_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr_aclk1_0' (11#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_psr_aclk1_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk1' of module 'bd_afc3_psr_aclk1_0' requires 10 connections, but only 6 given [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1196]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_5Y9LOC does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1157]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_5Y9LOC' (12#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1135]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1205]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00e_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_afc3_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00e_0' (21#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_afc3_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' (22#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1205]
INFO: [Synth 8-638] synthesizing module 'm00_nodes_imp_1GOYQYZ' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1576]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00arn_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (30#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:449]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (31#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00arn_0' (39#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00awn_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00awn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00awn_0' (40#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00awn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00bn_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_afc3_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (40#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (40#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00bn_0' (41#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_afc3_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00rn_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (41#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00rn_0' (42#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00wn_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00wn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized3' (42#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized4' (42#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00wn_0' (43#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00wn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'm00_nodes_imp_1GOYQYZ' (44#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1576]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00s2a_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00s2a_0' (46#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00a2s_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_s00a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00a2s_0' (48#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_s00a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_USCCV8' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1881]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00mmu_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00mmu_0' (52#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00sic_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_s00sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00sic_0' (57#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_s00sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00tr_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00tr_0' (60#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00tr_0.sv:58]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_afc3_s00tr_0' requires 82 connections, but only 80 given [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2409]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_USCCV8' (61#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1881]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_Y7M43I' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2492]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sarn_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized5' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized5' (61#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized6' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized6' (61#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sarn_0' (62#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sawn_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sawn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sawn_0' (63#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sawn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sbn_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized7' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized7' (63#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized8' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized8' (63#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sbn_0' (64#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_srn_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized9' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized9' (64#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_srn_0' (65#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_swn_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_swn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized10' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized10' (65#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_swn_0' (66#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_swn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_Y7M43I' (67#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2492]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s01a2s_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_s01a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s01a2s_0' (68#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_s01a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's01_entry_pipeline_imp_1W4H5O0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2788]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s01mmu_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s01mmu_0' (69#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s01sic_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_s01sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s01sic_0' (70#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_s01sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s01tr_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s01tr_0' (71#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01tr_0.sv:58]
WARNING: [Synth 8-350] instance 's01_transaction_regulator' of module 'bd_afc3_s01tr_0' requires 38 connections, but only 37 given [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3035]
INFO: [Synth 8-256] done synthesizing module 's01_entry_pipeline_imp_1W4H5O0' (72#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2788]
INFO: [Synth 8-638] synthesizing module 's01_nodes_imp_1RW0SI0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3075]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sarn_1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_sarn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sarn_1' (73#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_sarn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_srn_1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_srn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_srn_1' (74#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_srn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_nodes_imp_1RW0SI0' (75#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3075]
INFO: [Synth 8-638] synthesizing module 'switchboards_imp_4N4PBE' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3206]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_arsw_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_arsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_arsw_0' (78#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_arsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_awsw_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_awsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_awsw_0' (79#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_awsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_bsw_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_bsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_bsw_0' (80#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_bsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_rsw_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_rsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_rsw_0' (81#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_rsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_wsw_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_wsw_0' (82#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'switchboards_imp_4N4PBE' (83#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3206]
WARNING: [Synth 8-350] instance 'switchboards' of module 'switchboards_imp_4N4PBE' requires 77 connections, but only 71 given [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1061]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3' (84#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (85#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:59' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2188]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a8a5/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2090' bound to instance 'U0' of component 'axi_uartlite' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a8a5/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2160]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a8a5/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2109]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a8a5/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a8a5/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1615]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'baudrate' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a8a5/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1418]
	Parameter C_RATIO bound to: 651 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'baudrate' (86#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a8a5/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1418]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a8a5/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a8a5/hdl/axi_uartlite_v2_0_vh_rfs.vhd:909]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (86#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a8a5/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 1 - type: integer 
	Parameter C_INIT_VALUE bound to: 1'b0 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f' (87#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a8a5/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (88#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (89#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (90#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (91#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (92#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a8a5/hdl/axi_uartlite_v2_0_vh_rfs.vhd:909]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a8a5/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a8a5/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 1 - type: integer 
	Parameter C_INIT_VALUE bound to: 16'b1000000000000000 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f__parameterized0' (92#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a8a5/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (93#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a8a5/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (94#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a8a5/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1615]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (95#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (95#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (95#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (95#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (96#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (97#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (98#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (99#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a8a5/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2160]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_0' (100#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:86]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_1_0' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v:71' bound to instance 'clk_wiz_1' of component 'design_1_clk_wiz_1_0' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2213]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v:71]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0_clk_wiz' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (101#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (102#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (103#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0_clk_wiz' (104#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (105#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v:71]
INFO: [Synth 8-3491] module 'design_1_lab2_0_0' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/synth/design_1_lab2_0_0.vhd:56' bound to instance 'lab2_0' of component 'design_1_lab2_0_0' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2221]
INFO: [Synth 8-638] synthesizing module 'design_1_lab2_0_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/synth/design_1_lab2_0_0.vhd:92]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lab2_v1_0' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_v1_0.vhd:5' bound to instance 'U0' of component 'lab2_v1_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/synth/design_1_lab2_0_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'lab2_v1_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_v1_0.vhd:61]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lab2_v1_0_S00_AXI' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:5' bound to instance 'lab2_v1_0_S00_AXI_inst' of component 'lab2_v1_0_S00_AXI' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_v1_0.vhd:109]
INFO: [Synth 8-638] synthesizing module 'lab2_v1_0_S00_AXI' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:99]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:332]
INFO: [Synth 8-226] default block is never used [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:714]
WARNING: [Synth 8-614] signal 'Lbus_out' is read in the process but is not in the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:709]
WARNING: [Synth 8-614] signal 'Rbus_out' is read in the process but is not in the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:709]
WARNING: [Synth 8-614] signal 'sw' is read in the process but is not in the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:709]
WARNING: [Synth 8-614] signal 'flagQ' is read in the process but is not in the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:709]
WARNING: [Synth 8-5640] Port 'btn' is missing in component declaration [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:102]
INFO: [Synth 8-3491] module 'lab2_datapath' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_datapath.vhd:37' bound to instance 'l2_dp' of component 'lab2_datapath' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:806]
INFO: [Synth 8-638] synthesizing module 'lab2_datapath' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_datapath.vhd:64]
INFO: [Synth 8-3491] module 'addrCounter' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/addrCounter.vhdl:35' bound to instance 'adCount' of component 'addrCounter' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_datapath.vhd:139]
INFO: [Synth 8-638] synthesizing module 'addrCounter' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/addrCounter.vhdl:42]
INFO: [Synth 8-256] done synthesizing module 'addrCounter' (106#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/addrCounter.vhdl:42]
INFO: [Synth 8-3491] module 'lab1' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab1.vhdl:9' bound to instance 'firstLab' of component 'lab1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_datapath.vhd:145]
INFO: [Synth 8-638] synthesizing module 'lab1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab1.vhdl:27]
INFO: [Synth 8-3491] module 'video' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/video.vhdl:10' bound to instance 'video_inst' of component 'video' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab1.vhdl:125]
INFO: [Synth 8-638] synthesizing module 'video' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/video.vhdl:25]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1/clk_wiz_0.v:72' bound to instance 'mmcm_adv_inst_display_clocks' of component 'clk_wiz_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/video.vhdl:69]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1/clk_wiz_0.v:72]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1/clk_wiz_0_clk_wiz.v:70]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 40.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (106#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (107#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1/clk_wiz_0_clk_wiz.v:70]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (108#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1/clk_wiz_0.v:72]
INFO: [Synth 8-3491] module 'vga' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/vga.vhdl:35' bound to instance 'Inst_vga' of component 'vga' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/video.vhdl:80]
INFO: [Synth 8-638] synthesizing module 'vga' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/vga.vhdl:54]
INFO: [Synth 8-3491] module 'counter' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/counter.vhdl:35' bound to instance 'cntH' of component 'counter' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/vga.vhdl:88]
INFO: [Synth 8-638] synthesizing module 'counter' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/counter.vhdl:41]
INFO: [Synth 8-256] done synthesizing module 'counter' (109#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/counter.vhdl:41]
INFO: [Synth 8-3491] module 'counterVert' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/counterVert.vhd:35' bound to instance 'cntV' of component 'counterVert' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/vga.vhdl:96]
INFO: [Synth 8-638] synthesizing module 'counterVert' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/counterVert.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'counterVert' (110#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/counterVert.vhd:41]
INFO: [Synth 8-3491] module 'scopeface' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/scopeface.vhdl:35' bound to instance 'scpFace' of component 'scopeface' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/vga.vhdl:103]
INFO: [Synth 8-638] synthesizing module 'scopeface' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/scopeface.vhdl:54]
INFO: [Synth 8-256] done synthesizing module 'scopeface' (111#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/scopeface.vhdl:54]
INFO: [Synth 8-256] done synthesizing module 'vga' (112#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/vga.vhdl:54]
INFO: [Synth 8-638] synthesizing module 'dvid' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/dvid.vhdl:31]
INFO: [Synth 8-3491] module 'TDMS_encoder' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/tdms.vhdl:14' bound to instance 'TDMS_encoder_red' of component 'TDMS_encoder' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/dvid.vhdl:56]
INFO: [Synth 8-638] synthesizing module 'TDMS_encoder' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/tdms.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'TDMS_encoder' (113#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/tdms.vhdl:22]
INFO: [Synth 8-3491] module 'TDMS_encoder' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/tdms.vhdl:14' bound to instance 'TDMS_encoder_green' of component 'TDMS_encoder' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/dvid.vhdl:57]
INFO: [Synth 8-3491] module 'TDMS_encoder' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/tdms.vhdl:14' bound to instance 'TDMS_encoder_blue' of component 'TDMS_encoder' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/dvid.vhdl:58]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_red' to cell 'ODDR2' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/dvid.vhdl:60]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_green' to cell 'ODDR2' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/dvid.vhdl:63]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_blue' to cell 'ODDR2' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/dvid.vhdl:66]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_clock' to cell 'ODDR2' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/dvid.vhdl:69]
INFO: [Synth 8-256] done synthesizing module 'dvid' (114#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/dvid.vhdl:31]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_blue' to cell 'OBUFDS' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/video.vhdl:121]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_red' to cell 'OBUFDS' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/video.vhdl:123]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_green' to cell 'OBUFDS' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/video.vhdl:125]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_clock' to cell 'OBUFDS' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/video.vhdl:127]
INFO: [Synth 8-256] done synthesizing module 'video' (115#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/video.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'lab1' (116#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab1.vhdl:27]
INFO: [Synth 8-3491] module 'Audio_Codec_Wrapper' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/Audio_Codec_Wrapper.vhd:31' bound to instance 'audioWrapper' of component 'Audio_Codec_Wrapper' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_datapath.vhd:159]
INFO: [Synth 8-638] synthesizing module 'Audio_Codec_Wrapper' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/Audio_Codec_Wrapper.vhd:48]
INFO: [Synth 8-3491] module 'audio_init' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/audio_init.v:24' bound to instance 'initialize_audio' of component 'audio_init' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/Audio_Codec_Wrapper.vhd:132]
INFO: [Synth 8-638] synthesizing module 'audio_init' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/audio_init.v:24]
	Parameter stRegAddr1 bound to: 4'b0000 
	Parameter stRegAddr2 bound to: 4'b0001 
	Parameter stData1 bound to: 4'b0010 
	Parameter stData2 bound to: 4'b0011 
	Parameter stError bound to: 4'b0100 
	Parameter stDone bound to: 4'b0101 
	Parameter stIdle bound to: 4'b0110 
	Parameter stDelay bound to: 4'b0111 
	Parameter stPLLsecond bound to: 4'b1111 
	Parameter INIT_VECTORS bound to: 35 - type: integer 
	Parameter IRD bound to: 1'b1 
	Parameter IWR bound to: 1'b0 
	Parameter delay bound to: 24000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/audio_init.v:51]
INFO: [Synth 8-638] synthesizing module 'TWICtl' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/TWICtl.vhd:119]
	Parameter CLOCKFREQ bound to: 50 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/TWICtl.vhd:133]
INFO: [Synth 8-226] default block is never used [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/TWICtl.vhd:330]
INFO: [Synth 8-226] default block is never used [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/TWICtl.vhd:363]
INFO: [Synth 8-226] default block is never used [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/TWICtl.vhd:381]
INFO: [Synth 8-226] default block is never used [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/TWICtl.vhd:399]
INFO: [Synth 8-226] default block is never used [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/TWICtl.vhd:417]
WARNING: [Synth 8-6014] Unused sequential element timeOutCnt_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/TWICtl.vhd:236]
WARNING: [Synth 8-6014] Unused sequential element errTypeR_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/TWICtl.vhd:313]
INFO: [Synth 8-256] done synthesizing module 'TWICtl' (117#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/TWICtl.vhd:119]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/audio_init.v:151]
WARNING: [Synth 8-6014] Unused sequential element regData1_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/audio_init.v:135]
WARNING: [Synth 8-6014] Unused sequential element initFbWe_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/audio_init.v:150]
INFO: [Synth 8-256] done synthesizing module 'audio_init' (118#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/audio_init.v:24]
INFO: [Synth 8-3491] module 'clk_wiz_1' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1/clk_wiz_1.v:71' bound to instance 'audiocodec_master_clock' of component 'clk_wiz_1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/Audio_Codec_Wrapper.vhd:139]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1/clk_wiz_1.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1_clk_wiz' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1/clk_wiz_1_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized1' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 81.375000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized1' (118#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1_clk_wiz' (119#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1/clk_wiz_1_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1' (120#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1/clk_wiz_1.v:71]
	Parameter C_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'i2s_ctl' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/i2s_ctl.vhd:36' bound to instance 'audio_inout' of component 'i2s_ctl' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/Audio_Codec_Wrapper.vhd:146]
INFO: [Synth 8-638] synthesizing module 'i2s_ctl' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/i2s_ctl.vhd:63]
	Parameter C_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2s_ctl' (121#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/i2s_ctl.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Audio_Codec_Wrapper' (122#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/Audio_Codec_Wrapper.vhd:48]
	Parameter BRAM_SIZE bound to: 18Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH bound to: 18 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_SDP_MACRO' declared at 'C:/Xilinx/Vivado/2017.3/data/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd:38' bound to instance 'blockMem' of component 'BRAM_SDP_MACRO' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_datapath.vhd:176]
INFO: [Synth 8-638] synthesizing module 'unimacro_BRAM_SDP_MACRO' [C:/Xilinx/Vivado/2017.3/data/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd:217]
	Parameter BRAM_SIZE bound to: 18Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH bound to: 18 - type: integer 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH bound to: 18 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 20'b00000000000000000000 
	Parameter INIT_B bound to: 20'b00000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 20'b00000000000000000000 
	Parameter SRVAL_B bound to: 20'b00000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-113] binding component instance 'ram18_bl' to cell 'RAMB18E1' [C:/Xilinx/Vivado/2017.3/data/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd:2374]
INFO: [Synth 8-256] done synthesizing module 'unimacro_BRAM_SDP_MACRO' (123#1) [C:/Xilinx/Vivado/2017.3/data/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd:217]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'flagRegister' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/flagRegister.vhd:34' bound to instance 'flagger' of component 'flagRegister' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_datapath.vhd:200]
INFO: [Synth 8-638] synthesizing module 'flagRegister' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/flagRegister.vhd:42]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flagRegister' (124#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/flagRegister.vhd:42]
WARNING: [Synth 8-614] signal 'toStore' is read in the process but is not in the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_datapath.vhd:235]
WARNING: [Synth 8-614] signal 'L_bus_out' is read in the process but is not in the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_datapath.vhd:235]
WARNING: [Synth 8-6014] Unused sequential element clk_div_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_datapath.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element newL_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_datapath.vhd:213]
WARNING: [Synth 8-3848] Net L_bus_in in module/entity lab2_datapath does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_datapath.vhd:117]
WARNING: [Synth 8-3848] Net Rbus_out in module/entity lab2_datapath does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_datapath.vhd:55]
WARNING: [Synth 8-3848] Net R_bus_in in module/entity lab2_datapath does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_datapath.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'lab2_datapath' (125#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_datapath.vhd:64]
INFO: [Synth 8-3491] module 'lab2_fsm' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_fsm.vhd:34' bound to instance 'l2_fsm' of component 'lab2_fsm' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:834]
INFO: [Synth 8-638] synthesizing module 'lab2_fsm' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_fsm.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'lab2_fsm' (126#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_fsm.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:300]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:301]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:305]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:306]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'lab2_v1_0_S00_AXI' (127#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'lab2_v1_0' (128#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_v1_0.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'design_1_lab2_0_0' (129#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/synth/design_1_lab2_0_0.vhd:92]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:59' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2255]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:12121' bound to instance 'U0' of component 'MDM' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:1648]
INFO: [Synth 8-638] synthesizing module 'MDM' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:13769]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:15250]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:253' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:15316]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (130#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:315' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:15469]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (131#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:5408' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:15553]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:6641]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:2846' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:9746]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:3115]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:614' bound to instance 'FDC_I' of component 'MB_FDC_1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:3463]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:651]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (132#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:673' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:3473]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:713]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (133#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:3614]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_11_MB_SRL16E' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_11_MB_SRL16E' (134#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:3631]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_11_MB_SRL16E__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_11_MB_SRL16E__parameterized0' (134#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:3700]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_11_MB_SRL16E__parameterized1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_11_MB_SRL16E__parameterized1' (134#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:3717]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_11_MB_SRL16E__parameterized2' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_11_MB_SRL16E__parameterized2' (134#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:3876]
WARNING: [Synth 8-6014] Unused sequential element set_Ext_BRK_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:3804]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (135#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:3115]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (136#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:6641]
INFO: [Synth 8-256] done synthesizing module 'MDM' (137#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/aa5e/hdl/mdm_v3_2_vh_rfs.vhd:13769]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (138#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:74]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:59' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2268]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:190]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000010011111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 15 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 16384 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000010011111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 15 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 16384 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/5eb2/hdl/microblaze_v10_0_vh_rfs.vhd:157160' bound to instance 'U0' of component 'MicroBlaze' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:954]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (201#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:190]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:963]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (202#1) [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (203#1) [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:162]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:831]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (204#1) [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:831]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_axi_crossbar' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000000011000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_crossbar_sasd' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000000011000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000000011000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter P_M_AXILITE_MASK bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_addr_decoder' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000000011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000000011000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (205#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (206#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (206#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_addr_decoder' (207#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_decerr_slave' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_decerr_slave' (208#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_addr_arbiter_sasd' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_addr_arbiter_sasd' (209#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_splitter' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_splitter' (210#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_splitter__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_splitter__parameterized0' (210#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (211#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (211#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (211#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' (212#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (212#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_crossbar_sasd' (213#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_axi_crossbar' (214#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (215#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (216#1) [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:963]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:252]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:59' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:466]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000001000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2982' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000001000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000001000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2519' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3322]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000001000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000001000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2653]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000001000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (217#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (218#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (219#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (220#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:59' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:520]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:4087' bound to instance 'POR_FF_I' of component 'FDS' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-638] synthesizing module 'FDS' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:4087]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FDS' (221#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (222#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (223#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:89]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:59' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:548]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2982' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2519' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3322]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2653]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (223#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (223#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (223#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/0739/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (224#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:59' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:602]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (225#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:59' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:630]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: design_1_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_0' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/e50b/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195312' bound to instance 'U0' of component 'blk_mem_gen_v8_4_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (236#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (237#1) [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:252]
INFO: [Synth 8-3491] module 'design_1_mig_7series_0_0' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v:70' bound to instance 'mig_7series_0' of component 'design_1_mig_7series_0_0' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2487]
INFO: [Synth 8-638] synthesizing module 'design_1_mig_7series_0_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_mig_7series_0_0_mig' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:75]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter ADDR_WIDTH bound to: 29 - type: integer 
	Parameter USE_CS_PORT bound to: 0 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IS_CLK_SHARED bound to: FALSE - type: string 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 0 - type: integer 
	Parameter MEM_DENSITY bound to: 4Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 125 - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 16 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 40000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13750 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 260000 - type: integer 
	Parameter tRP bound to: 13750 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1100 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111110111001111111110111111111111101111111111 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000001000000000101000000001001000000000000000000010001000000000111000000000011000000000100000000001000000000000110000000001011000000011011000000010101000000000010000000010100 
	Parameter BANK_MAP bound to: 36'b000000010000000000010011000000010111 
	Parameter CAS_MAP bound to: 12'b000000010110 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000011000 
	Parameter WE_MAP bound to: 12'b000000011010 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010 
	Parameter DATA0_MAP bound to: 96'b000000100101000000100111000000100011000000101001000000101000000000100100000000100001000000100110 
	Parameter DATA1_MAP bound to: 96'b000000111001000000110101000000111000000000110111000000110100000000110001000000110110000000110000 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000100010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter IODELAY_GRP0 bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXI_MEM_SIZE bound to: 536870912 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_tempmon' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:214]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:215]
WARNING: [Synth 8-567] referenced signal 'xadc_supplied_temperature.tempmon_state' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:242]
WARNING: [Synth 8-567] referenced signal 'xadc_supplied_temperature.sample_en' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:242]
WARNING: [Synth 8-567] referenced signal 'xadc_supplied_temperature.xadc_drdy_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:242]
INFO: [Synth 8-638] synthesizing module 'XADC' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:52527]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'XADC' (238#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:52527]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_tempmon' (239#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_iodelay_ctrl' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21504]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (240#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21504]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_iodelay_ctrl' (241#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_clk_ibuf' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:83]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_clk_ibuf' (242#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_infrastructure' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter VCO_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 2500 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 40000 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 10000 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 5000 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT3_PERIOD_NS bound to: 10.000000 - type: float 
	Parameter CLKOUT4_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter MMCM_VCO_PERIOD bound to: 1250.000000 - type: float 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TAPSPERFCLK bound to: 448 - type: integer 
	Parameter TAPSPERFCLK_MINUS_ONE bound to: 447 - type: integer 
	Parameter QCNTR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized2' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized2' (242#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (243#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (244#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_0_infrastructure does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_0_infrastructure does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_0_infrastructure does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_0_infrastructure does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_0_infrastructure does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:144]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_infrastructure' (245#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_memc_ui_top_axi' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 40000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13750 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 260000 - type: integer 
	Parameter tRP bound to: 13750 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter ADDR_WIDTH bound to: 29 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1100 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111110111001111111110111111111111101111111111 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000001000000000101000000001001000000000000000000010001000000000111000000000011000000000100000000001000000000000110000000001011000000011011000000010101000000000010000000010100 
	Parameter BANK_MAP bound to: 36'b000000010000000000010011000000010111 
	Parameter CAS_MAP bound to: 12'b000000010110 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000011000 
	Parameter WE_MAP bound to: 12'b000000011010 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010 
	Parameter DATA0_MAP bound to: 96'b000000100101000000100111000000100011000000101001000000101000000000100100000000100001000000100110 
	Parameter DATA1_MAP bound to: 96'b000000111001000000110101000000111000000000110111000000110100000000110001000000110110000000110000 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000100010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 0 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter INTERFACE bound to: AXI4 - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_MC_DATA_WIDTH_LCL bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mem_intfc' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter DATA_CTL_B0 bound to: 4'b1100 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111110111001111111110111111111111101111111111 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000001000000000101000000001001000000000000000000010001000000000111000000000011000000000100000000001000000000000110000000001011000000011011000000010101000000000010000000010100 
	Parameter BANK_MAP bound to: 36'b000000010000000000010011000000010111 
	Parameter CAS_MAP bound to: 12'b000000010110 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000011000 
	Parameter WE_MAP bound to: 12'b000000011010 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010 
	Parameter DATA0_MAP bound to: 96'b000000100101000000100111000000100011000000101001000000101000000000100100000000100001000000100110 
	Parameter DATA1_MAP bound to: 96'b000000111001000000110101000000111000000000110111000000110100000000110001000000110110000000110000 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000100010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PHASE_DETECT bound to: OFF - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 40000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13750 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 260000 - type: integer 
	Parameter tRP bound to: 13750 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter nDQS_COL0 bound to: 2 - type: integer 
	Parameter nDQS_COL1 bound to: 0 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_CS_PORT bound to: 0 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter REFRESH_TIMER bound to: 5970 - type: integer 
	Parameter CWL_T bound to: 5 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mc' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_mc.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CL bound to: 6 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 40000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13750 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter tRFC bound to: 260000 - type: integer 
	Parameter tRP bound to: 13750 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nCKE bound to: 2 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRAS bound to: 14 - type: integer 
	Parameter nFAW bound to: 16 - type: integer 
	Parameter nRFC bound to: 104 - type: integer 
	Parameter nWR_CK bound to: 6 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter nRRD_CK bound to: 3 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR_CK bound to: 3 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter nRTP_CK bound to: 3 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter CL_M bound to: 6 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter tXSDLL bound to: 512 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 20 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_mach' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v:71]
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 20 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nFAW bound to: 16 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_cntrl' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nFAW bound to: 16 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter nADD_RRD bound to: -4 - type: integer 
	Parameter nRRD_CLKS bound to: -1 - type: integer 
	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter nFAW_CLKS bound to: 4 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter CASWR2CASRD bound to: 13 - type: integer 
	Parameter CASWR2CASRD_CLKS bound to: 4 - type: integer 
	Parameter WTR_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CASRD2CASWR bound to: 9 - type: integer 
	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 
	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 
	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50855]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (246#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50855]
WARNING: [Synth 8-567] referenced signal 'inhbt_act_faw.faw_cnt_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:289]
WARNING: [Synth 8-567] referenced signal 'inhbt_act_faw.act_delayed' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:289]
WARNING: [Synth 8-567] referenced signal 'wtr_timer.wtr_cnt_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:340]
WARNING: [Synth 8-567] referenced signal 'wtr_timer.write_this_rank' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:340]
WARNING: [Synth 8-567] referenced signal 'wtr_timer.inhbt_rd_ns' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:352]
WARNING: [Synth 8-567] referenced signal 'rtw_timer.rtw_cnt_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:387]
WARNING: [Synth 8-567] referenced signal 'rtw_timer.inhbt_wr_ns' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:399]
WARNING: [Synth 8-567] referenced signal 'refresh_generation.my_refresh' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:431]
WARNING: [Synth 8-567] referenced signal 'refresh_generation.refresh_bank_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:431]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_cntr1_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:494]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:509]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.int_read_this_rank' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:509]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:509]
WARNING: [Synth 8-6014] Unused sequential element periodic_rd_generation.read_this_rank_r1_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:487]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_cntrl' (247#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_common' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 20 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 5 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 1 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-567] referenced signal 'maint_prescaler.maint_prescaler_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:119]
WARNING: [Synth 8-567] referenced signal 'maint_prescaler.maint_prescaler_tick_ns' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:119]
WARNING: [Synth 8-567] referenced signal 'refresh_timer.refresh_timer_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:143]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_timer.zq_timer_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:172]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:172]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_timer.zq_timer_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:181]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_request_logic.zq_request_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:197]
WARNING: [Synth 8-567] referenced signal 'sr_cntrl.sre_request_logic.sre_request_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:225]
WARNING: [Synth 8-567] referenced signal 'sr_cntrl.ckesr_timer.ckesr_timer_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:236]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-567] referenced signal 'channel[0].inh_group' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[1].inh_group' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[2].inh_group' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:158]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb' (248#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.maint_zq_ns' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.maint_sre_ns' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.maint_srx_ns' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.present' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.upd_last_master_pls' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.maint_grant_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:329]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-567] referenced signal 'channel[0].inh_group' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:158]
WARNING: [Synth 8-6014] Unused sequential element last_master_r_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:181]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_0_round_robin_arb__parameterized0 does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:153]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized0' (248#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
WARNING: [Synth 8-567] referenced signal 'periodic_read_request.upd_last_master_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:467]
WARNING: [Synth 8-567] referenced signal 'periodic_read_request.periodic_rd_grant_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:467]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_common' (249#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_mach' (250#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_mach' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS bound to: 14 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRFC bound to: 104 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter ROW_VECT_INDX bound to: 59 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nWTP bound to: 15 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_compare' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v:74]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '15' bits. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v:251]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_compare' (251#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state' (252#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue' (253#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl' (254#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' (254#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized0' (254#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized0' (254#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' (254#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized1' (254#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized1' (254#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized2' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' (254#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized2' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized2' (254#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized2' (254#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_common' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRFC bound to: 104 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter nRFC_CLKS bound to: 26 - type: integer 
	Parameter nZQCS_CLKS bound to: 16 - type: integer 
	Parameter nXSDLL_CLKS bound to: 128 - type: integer 
	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
WARNING: [Synth 8-567] referenced signal 'generate_maint_cmds.present' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v:369]
WARNING: [Synth 8-567] referenced signal 'generate_maint_cmds.send_cnt_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v:380]
WARNING: [Synth 8-567] referenced signal 'generate_maint_cmds.present_count' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v:380]
WARNING: [Synth 8-567] referenced signal 'rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v:434]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_common' (255#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_mux' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nRAS bound to: 14 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 59 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_row_col' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v:83]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nRAS bound to: 14 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-567] referenced signal 'channel[0].inh_group' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[1].inh_group' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[2].inh_group' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[3].inh_group' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:158]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' (255#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
WARNING: [Synth 8-6014] Unused sequential element sent_row_or_maint_r_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v:357]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_row_col' (256#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_select' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:75]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 59 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter OUT_CMD_WIDTH bound to: 22 - type: integer 
	Parameter ONE bound to: 1'b1 
WARNING: [Synth 8-567] referenced signal 'row_mux.maint_cmd' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:332]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_periodic_rd_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:394]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_rmw_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:394]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_size_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:394]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_row_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:394]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_data_buf_addr_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:394]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_1_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:680]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_2_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:681]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_0_arb_select does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:390]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_select' (257#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_mux' (258#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_mach' (259#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v:72]
WARNING: [Synth 8-350] instance 'bank_mach0' of module 'mig_7series_v4_0_bank_mach' requires 74 connections, but only 73 given [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_mc.v:670]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_col_mach' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v:88]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter MC_ERR_LINE_WIDTH bound to: 28 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAM32M' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:44126]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (260#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:44126]
WARNING: [Synth 8-567] referenced signal 'read_fifo.fifo_out_data_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v:402]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v:396]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_col_mach' (261#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v:88]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_mc' (262#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_top' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1100 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111110111001111111110111111111111101111111111 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000001000000000101000000001001000000000000000000010001000000000111000000000011000000000100000000001000000000000110000000001011000000011011000000010101000000000010000000010100 
	Parameter BANK_MAP bound to: 36'b000000010000000000010011000000010111 
	Parameter CAS_MAP bound to: 12'b000000010110 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000011000 
	Parameter WE_MAP bound to: 12'b000000011010 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010 
	Parameter DATA0_MAP bound to: 96'b000000100101000000100111000000100011000000101001000000101000000000100100000000100001000000100110 
	Parameter DATA1_MAP bound to: 96'b000000111001000000110101000000111000000000110111000000110100000000110001000000110110000000110000 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000100010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tRFC bound to: 260000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 0 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WRLVL_W bound to: ON - type: string 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter CTL_BYTE_LANE bound to: 8'b00000100 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter USE_CS_PORT bound to: 0 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1100 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111110111001111111110111111111111101111111111 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000001000000000101000000001001000000000000000000010001000000000111000000000011000000000100000000001000000000000110000000001011000000011011000000010101000000000010000000010100 
	Parameter BANK_MAP bound to: 36'b000000010000000000010011000000010111 
	Parameter CAS_MAP bound to: 12'b000000010110 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000011000 
	Parameter WE_MAP bound to: 12'b000000011010 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010 
	Parameter DATA0_MAP bound to: 96'b000000100101000000100111000000100011000000101001000000101000000000100100000000100001000000100110 
	Parameter DATA1_MAP bound to: 96'b000000111001000000110101000000111000000000110111000000110100000000110001000000110110000000110000 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000100010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
	Parameter PHASE_DIV bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111001000000110101000000111000000000110111000000110100000000110001000000110110000000110000000000100101000000100111000000100011000000101001000000101000000000100100000000100001000000100110 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000100010 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000001000001 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000100000000000000000000000000 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000100000000000100000000000000000000000000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: B - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter FREQ_REF_DIV bound to: 2 - type: integer 
	Parameter INT_DELAY bound to: 0.259600 - type: float 
	Parameter HALF_CYCLE_DELAY bound to: 0.000000 - type: float 
	Parameter MC_OCLK_DELAY bound to: -1.209600 - type: float 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 34 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:596]
INFO: [Synth 8-638] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27270]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (263#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27270]
INFO: [Synth 8-638] synthesizing module 'OBUFT' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27486]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFT' (264#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27486]
INFO: [Synth 8-638] synthesizing module 'IOBUF_INTERMDISABLE' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:23269]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF_INTERMDISABLE' (265#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:23269]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22816]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' (266#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22816]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' requires 9 connections, but only 8 given [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1334]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_pd' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v:70]
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IDDR' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21382]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (267#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21382]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_pd' (268#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v:70]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' requires 9 connections, but only 8 given [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1334]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:112]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' (269#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' (269#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1100 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000001000001 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b001111110111001111111110111111111111101111111111 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000100000000000100000000000000000000000000 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b1100 
	Parameter PHY_0_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
	Parameter PHY_1_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b0000 
	Parameter PHY_2_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: TRUE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 2500 - type: integer 
	Parameter N_LANES bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: FALSE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 2500 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 1250.000000 - type: float 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 744.000000 - type: float 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 769.250000 - type: float 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 511.000000 - type: float 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 1280.250000 - type: float 
	Parameter PO_S2_TAPS_SIZE bound to: 9.765625 - type: float 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
	Parameter PO_CIRC_BUF_OFFSET bound to: 1219.750000 - type: float 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 9.765625 - type: float 
	Parameter PI_MAX_STG2_DELAY bound to: 615.234375 - type: float 
	Parameter PI_INTRINSIC_DELAY bound to: 744.000000 - type: float 
	Parameter PO_INTRINSIC_DELAY bound to: 1280.250000 - type: float 
	Parameter PO_DELAY bound to: 1866.187500 - type: float 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 1944 - type: integer 
	Parameter PO_DELAY_INT bound to: 1866 - type: integer 
	Parameter PI_OFFSET bound to: -78 - type: integer 
	Parameter PI_STG2_DELAY_CAND bound to: 1172.000000 - type: float 
	Parameter PI_STG2_DELAY bound to: 615.234375 - type: float 
	Parameter DEFAULT_RCLK_DELAY bound to: 63 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0000 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* IOB = "FORCE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:371]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b1100 
	Parameter BITLANES bound to: 48'b001111110111001111111110111111111111101111111111 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000100000000000100000000000000000000000000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: TRUE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b1100 
	Parameter PC_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: FALSE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 2 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b1 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b0 
	Parameter PRESENT_CTL_A bound to: 1'b1 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b0 
	Parameter PRESENT_DATA_A bound to: 1'b0 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b1 
	Parameter PC_DATA_CTL_A bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: TRUE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:750]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b101111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' (269#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (270#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (271#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:39874]
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY' (272#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:39874]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:31336]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO' (273#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:31336]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b101111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (274#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:31221]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' (275#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane' (276#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' (276#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' (276#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:110]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' (277#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'PHASER_IN_PHY' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:39737]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_IN_PHY' (278#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:39737]
INFO: [Synth 8-638] synthesizing module 'IN_FIFO' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22587]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IN_FIFO' (279#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22587]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized0' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:39874]
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (279#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:39874]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized0' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:31336]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized0' (279#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:31336]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21517]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (280#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21517]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25007]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (281#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25007]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (281#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized1' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized1' (281#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:31221]
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:185]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' (281#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized1 does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized1 does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' (281#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:185]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' (281#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' (281#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (282#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:39965]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 8 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: FALSE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: TRUE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: FALSE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL' (283#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:39965]
INFO: [Synth 8-226] default block is never used [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-638] synthesizing module 'PHASER_REF' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:39949]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PHASER_REF' (284#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:39949]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:739]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' (285#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy' (286#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_0_ddr_mc_phy' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v4_0_ddr_mc_phy' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_0_ddr_mc_phy' requires 89 connections, but only 88 given [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_0_ddr_mc_phy_wrapper does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:227]
WARNING: [Synth 8-3848] Net ddr_cs_n in module/entity mig_7series_v4_0_ddr_mc_phy_wrapper does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:284]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' (287#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_calib_top' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1100 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010 
	Parameter CTL_BYTE_LANE bound to: 8'b00000100 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter tRFC bound to: 260000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 2 - type: integer 
	Parameter DQSFOUND_CAL bound to: LEFT - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter BYPASS_COMPLEX_RDLVL bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter REFRESH_TIMER bound to: 5970 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:90]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WL_IDLE bound to: 5'b00000 
	Parameter WL_INIT bound to: 5'b00001 
	Parameter WL_INIT_FINE_INC bound to: 5'b00010 
	Parameter WL_INIT_FINE_INC_WAIT1 bound to: 5'b00011 
	Parameter WL_INIT_FINE_INC_WAIT bound to: 5'b00100 
	Parameter WL_INIT_FINE_DEC bound to: 5'b00101 
	Parameter WL_INIT_FINE_DEC_WAIT bound to: 5'b00110 
	Parameter WL_FINE_INC bound to: 5'b00111 
	Parameter WL_WAIT bound to: 5'b01000 
	Parameter WL_EDGE_CHECK bound to: 5'b01001 
	Parameter WL_DQS_CHECK bound to: 5'b01010 
	Parameter WL_DQS_CNT bound to: 5'b01011 
	Parameter WL_2RANK_TAP_DEC bound to: 5'b01100 
	Parameter WL_2RANK_DQS_CNT bound to: 5'b01101 
	Parameter WL_FINE_DEC bound to: 5'b01110 
	Parameter WL_FINE_DEC_WAIT bound to: 5'b01111 
	Parameter WL_CORSE_INC bound to: 5'b10000 
	Parameter WL_CORSE_INC_WAIT bound to: 5'b10001 
	Parameter WL_CORSE_INC_WAIT1 bound to: 5'b10010 
	Parameter WL_CORSE_INC_WAIT2 bound to: 5'b10011 
	Parameter WL_CORSE_DEC bound to: 5'b10100 
	Parameter WL_CORSE_DEC_WAIT bound to: 5'b10101 
	Parameter WL_CORSE_DEC_WAIT1 bound to: 5'b10110 
	Parameter WL_FINE_INC_WAIT bound to: 5'b10111 
	Parameter WL_2RANK_FINAL_TAP bound to: 5'b11000 
	Parameter WL_INIT_FINE_DEC_WAIT1 bound to: 5'b11001 
	Parameter WL_FINE_DEC_WAIT1 bound to: 5'b11010 
	Parameter WL_CORSE_INC_WAIT_TMP bound to: 5'b11011 
	Parameter COARSE_TAPS bound to: 7 - type: integer 
	Parameter FAST_CAL_FINE bound to: 45 - type: integer 
	Parameter FAST_CAL_COARSE bound to: 1 - type: integer 
	Parameter REDO_COARSE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:797]
WARNING: [Synth 8-6014] Unused sequential element fast_cal_fine_cnt_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:790]
WARNING: [Synth 8-6014] Unused sequential element fast_cal_coarse_cnt_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:791]
WARNING: [Synth 8-6014] Unused sequential element final_corse_dec_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:792]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_largest_reg[0][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[1] was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[0] was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[1] was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'dqs_wl_po_en_stg2_c_reg' into 'dqs_wl_po_stg2_c_incdec_reg' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:628]
WARNING: [Synth 8-6014] Unused sequential element dqs_wl_po_en_stg2_c_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:628]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl' (288#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:90]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v:68]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TAP_CNT_LIMIT bound to: 63 - type: integer 
	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
	Parameter PHASER_TAP_RES bound to: 19 - type: integer 
	Parameter CALC_TAP_CNT bound to: 350 - type: integer 
	Parameter TAP_CNT bound to: 0 - type: integer 
	Parameter TAP_DEC bound to: 29 - type: integer 
INFO: [Synth 8-4471] merging register 'po_en_stg2_c_reg' into 'po_stg2_c_incdec_reg' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v:162]
WARNING: [Synth 8-6014] Unused sequential element po_en_stg2_c_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v:162]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay' (289#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCL bound to: 6 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1100 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000000000001100 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:207]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_max_reg[0] was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:1116]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_index_reg[0] was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:1146]
WARNING: [Synth 8-6014] Unused sequential element dqsfound_retry_r1_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:690]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_0_ddr_phy_dqs_found_cal_hr does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:131]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' (290#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
	Parameter CAL1_RD_STOP_FOR_PI_INC bound to: 6'b100001 
	Parameter CAL1_CENTER_WAIT bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2746]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[0].pb_found_first_edge_r_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[1].pb_found_first_edge_r_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[2].pb_found_first_edge_r_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[3].pb_found_first_edge_r_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[4].pb_found_first_edge_r_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[5].pb_found_first_edge_r_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[6].pb_found_first_edge_r_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[7].pb_found_first_edge_r_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r1_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:686]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r2_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:687]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r3_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:688]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r1_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:689]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r2_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:690]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r3_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:691]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r3_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:940]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:941]
WARNING: [Synth 8-6014] Unused sequential element regl_rank_done_r_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1044]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r2_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2696]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r3_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2697]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[1:0]' into 'rd_mux_sel_r_reg[1:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:610]
WARNING: [Synth 8-6014] Unused sequential element cal1_cnt_cpt_timing_r_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:610]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' (291#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_prbs_rdlvl' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter PRBS_IDLE bound to: 6'b000000 
	Parameter PRBS_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter PRBS_PAT_COMPARE bound to: 6'b000010 
	Parameter PRBS_DEC_DQS bound to: 6'b000011 
	Parameter PRBS_DEC_DQS_WAIT bound to: 6'b000100 
	Parameter PRBS_INC_DQS bound to: 6'b000101 
	Parameter PRBS_INC_DQS_WAIT bound to: 6'b000110 
	Parameter PRBS_CALC_TAPS bound to: 6'b000111 
	Parameter PRBS_NEXT_DQS bound to: 6'b001000 
	Parameter PRBS_NEW_DQS_PREWAIT bound to: 6'b001001 
	Parameter PRBS_DONE bound to: 6'b001010 
	Parameter PRBS_CALC_TAPS_PRE bound to: 6'b001011 
	Parameter PRBS_CALC_TAPS_WAIT bound to: 6'b001100 
	Parameter FINE_PI_DEC bound to: 6'b001101 
	Parameter FINE_PI_DEC_WAIT bound to: 6'b001110 
	Parameter FINE_PI_INC bound to: 6'b001111 
	Parameter FINE_PI_INC_WAIT bound to: 6'b010000 
	Parameter FINE_PAT_COMPARE_PER_BIT bound to: 6'b010001 
	Parameter FINE_CALC_TAPS bound to: 6'b010010 
	Parameter FINE_CALC_TAPS_WAIT bound to: 6'b010011 
	Parameter RD_DONE_WAIT_FOR_PI_INC_INC bound to: 6'b010100 
	Parameter RD_DONE_WAIT_FOR_PI_INC_DEC bound to: 6'b010101 
	Parameter NUM_SAMPLES_CNT bound to: 12'b000000001100 
	Parameter NUM_SAMPLES_CNT1 bound to: 12'b000000010100 
	Parameter NUM_SAMPLES_CNT2 bound to: 12'b000000001010 
	Parameter MIN_WIN bound to: 8 - type: integer 
	Parameter MATCH_ALL_ONE bound to: 8'b11111111 
	Parameter MIN_PASS bound to: 8'b00000000 
	Parameter MIN_LEFT bound to: 8'b10000000 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:1152]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise0_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall0_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise1_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall1_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise2_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall2_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise3_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall3_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise0_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall0_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise1_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall1_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise2_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall2_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise3_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall3_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise0_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall0_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise1_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall1_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise2_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall2_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise3_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall3_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise0_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall0_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise1_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall1_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise2_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall2_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise3_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall3_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise0_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall0_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise1_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall1_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise2_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall2_r4_reg was removed.  [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:563]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_prbs_rdlvl' (292#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 18 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:205]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' (293#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_init' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
	Parameter tCK bound to: 2500 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter tRFC bound to: 260000 - type: integer 
	Parameter REFRESH_TIMER bound to: 5970 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 40 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 2500 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 20 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 70 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 39 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 37 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 6 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0000 
	Parameter REG_RC10 bound to: 8'b10000010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
	Parameter REG_RC11 bound to: 8'b10000011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter COMPLEX_ROW_CNT_BYTE bound to: 16 - type: integer 
	Parameter COMPLEX_RD bound to: 8 - type: integer 
	Parameter INIT_IDLE bound to: 7'b0000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 7'b0000001 
	Parameter INIT_LOAD_MR bound to: 7'b0000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 7'b0000011 
	Parameter INIT_ZQCL bound to: 7'b0000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 7'b0000101 
	Parameter INIT_WRLVL_START bound to: 7'b0000110 
	Parameter INIT_WRLVL_WAIT bound to: 7'b0000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 7'b0001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 7'b0001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 7'b0001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 7'b0001011 
	Parameter INIT_RDLVL_ACT bound to: 7'b0001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 7'b0001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 7'b0001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 7'b0001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 7'b0010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 7'b0010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 7'b0010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 7'b0010011 
	Parameter INIT_PRECHARGE bound to: 7'b0010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 7'b0010101 
	Parameter INIT_DONE bound to: 7'b0010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 7'b0010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 7'b0011000 
	Parameter INIT_REFRESH bound to: 7'b0011001 
	Parameter INIT_REFRESH_WAIT bound to: 7'b0011010 
	Parameter INIT_REG_WRITE bound to: 7'b0011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 7'b0011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 7'b0011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 7'b0011110 
	Parameter INIT_WRCAL_ACT bound to: 7'b0011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 7'b0100000 
	Parameter INIT_WRCAL_WRITE bound to: 7'b0100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 7'b0100010 
	Parameter INIT_WRCAL_READ bound to: 7'b0100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 7'b0100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 7'b0100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 7'b0100110 
	Parameter INIT_MPR_RDEN bound to: 7'b0100111 
	Parameter INIT_MPR_WAIT bound to: 7'b0101000 
	Parameter INIT_MPR_READ bound to: 7'b0101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 7'b0101010 
	Parameter INIT_MPR_DISABLE bound to: 7'b0101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 7'b0101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 7'b0101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 7'b0101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 7'b0101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 7'b0110000 
	Parameter INIT_OCLKDELAY_READ bound to: 7'b0110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 7'b0110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 7'b0110011 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE bound to: 7'b0110100 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_WAIT bound to: 7'b0110101 
	Parameter INIT_RDLVL_COMPLEX_ACT bound to: 7'b0110110 
	Parameter INIT_RDLVL_COMPLEX_ACT_WAIT bound to: 7'b0110111 
	Parameter INIT_RDLVL_COMPLEX_READ bound to: 7'b0111000 
	Parameter INIT_RDLVL_COMPLEX_READ_WAIT bound to: 7'b0111001 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_PREWAIT bound to: 7'b0111010 
	Parameter INIT_OCAL_COMPLEX_ACT bound to: 7'b0111011 
	Parameter INIT_OCAL_COMPLEX_ACT_WAIT bound to: 7'b0111100 
	Parameter INIT_OCAL_COMPLEX_WRITE_WAIT bound to: 7'b0111101 
	Parameter INIT_OCAL_COMPLEX_RESUME_WAIT bound to: 7'b0111110 
	Parameter INIT_OCAL_CENTER_ACT bound to: 7'b0111111 
	Parameter INIT_OCAL_CENTER_WRITE bound to: 7'b1000000 
	Parameter INIT_OCAL_CENTER_WRITE_WAIT bound to: 7'b1000001 
	Parameter INIT_OCAL_CENTER_ACT_WAIT bound to: 7'b1000010 
	Parameter INIT_RDLVL_COMPLEX_PI_WAIT bound to: 7'b1000011 
	Parameter INIT_SKIP_CALIB_WAIT bound to: 7'b1000100 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:5273]
INFO: [Synth 8-4471] merging register 'victim_byte_cnt_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:818]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_0_ddr_phy_init does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_init' (294#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
WARNING: [Synth 8-350] instance 'u_ddr_phy_init' of module 'mig_7series_v4_0_ddr_phy_init' requires 131 connections, but only 130 given [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:1367]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 3 - type: integer 
	Parameter FINE_CNT bound to: 22 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:1130]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[1:0]' into 'po_stg2_wrcal_cnt_reg[1:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_0_ddr_phy_wrcal does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:155]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' (295#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_INCDEC bound to: 1465 - type: integer 
	Parameter TEMP_HYST bound to: 1 - type: integer 
	Parameter TEMP_MIN_LIMIT bound to: 12'b100010101100 
	Parameter TEMP_MAX_LIMIT bound to: 12'b110010100100 
	Parameter HYST_OFFSET bound to: 8 - type: integer 
	Parameter TEMP_INCDEC_OFFSET bound to: 119 - type: integer 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter INIT bound to: 11'b00000000010 
	Parameter FOUR_INC bound to: 11'b00000000100 
	Parameter THREE_INC bound to: 11'b00000001000 
	Parameter TWO_INC bound to: 11'b00000010000 
	Parameter ONE_INC bound to: 11'b00000100000 
	Parameter NEUTRAL bound to: 11'b00001000000 
	Parameter ONE_DEC bound to: 11'b00010000000 
	Parameter TWO_DEC bound to: 11'b00100000000 
	Parameter THREE_DEC bound to: 11'b01000000000 
	Parameter FOUR_DEC bound to: 11'b10000000000 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' (296#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:2262]
INFO: [Synth 8-4471] merging register 'wrlvl_final_mux_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:834]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:616]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_calib_top' (297#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_0_ddr_calib_top' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:1340]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_top' (298#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_mem_intfc' (299#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_top' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter ADDR_WIDTH bound to: 29 - type: integer 
	Parameter CWL_M bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_cmd' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_WIDTH bound to: 29 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_cmd' (300#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_wr_data' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:131]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter WR_BUF_WIDTH bound to: 144 - type: integer 
	Parameter FULL_RAM_CNT bound to: 24 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 24 - type: integer 
	Parameter RAM_WIDTH bound to: 144 - type: integer 
WARNING: [Synth 8-567] referenced signal 'write_data_control.wr_data_addr_le' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:284]
WARNING: [Synth 8-567] referenced signal 'write_data_control.wb_wr_data_addr_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:297]
WARNING: [Synth 8-567] referenced signal 'write_data_control.wr_data_addr_le' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:297]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:380]
WARNING: [Synth 8-567] referenced signal 'wr_req_counter.wr_req_cnt_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:376]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_wr_data' (301#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:131]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_rd_data' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:140]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RD_BUF_WIDTH bound to: 128 - type: integer 
	Parameter FULL_RAM_CNT bound to: 21 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 22 - type: integer 
	Parameter RAM_WIDTH bound to: 132 - type: integer 
WARNING: [Synth 8-567] referenced signal 'rd_buf_indx.upd_rd_buf_indx' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:181]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:327]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:406]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_cnt_r' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.free_rd_buf' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_minus_one' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_plus_one' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.rd_data_buf_addr_r_lcl' should be on the sensitivity list [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:432]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_rd_data' (302#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:140]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_top' (303#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc.v:90]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_AXSIZE bound to: 4 - type: integer 
	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_USE_UPSIZER bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axi_upsizer' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_upsizer.v:71]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_AW_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_a_upsizer' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v:62]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 27 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:26611]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (304#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:26611]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:52717]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (305#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:52717]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_carry_latch_and' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_and.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'AND2B1L' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:36]
	Parameter IS_SRI_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'AND2B1L' (306#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:36]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_carry_latch_and' (307#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_and.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_carry_and' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_and.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_carry_and' (308#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_and.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_command_fifo' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_command_fifo.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_carry_latch_or' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_or.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'OR2L' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30878]
	Parameter IS_SRI_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'OR2L' (309#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30878]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_carry_latch_or' (310#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_or.v:61]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (311#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_command_fifo' (312#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_command_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_a_upsizer' (313#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_w_upsizer' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_w_upsizer.v:63]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_comparator_sel_static' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v:60]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_VALUE bound to: 4'b0000 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 2 - type: integer 
	Parameter C_NUM_LUT bound to: 2 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_comparator_sel_static' (314#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_carry_or' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_or.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_carry_or' (315#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_or.v:61]
INFO: [Synth 8-638] synthesizing module 'LUT6_2' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
	Parameter INIT bound to: 64'b0101101001011010010110100110011011110000111100001111000011001100 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2' (316#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized0' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized0' (316#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
	Parameter INIT bound to: 16'b1100110011001010 
INFO: [Synth 8-256] done synthesizing module 'LUT4' (317#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
	Parameter INIT bound to: 64'b1010101010101100101010101010110010101010101011001010101010101100 
INFO: [Synth 8-256] done synthesizing module 'LUT6' (318#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'FDSE' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:4100]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDSE' (319#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:4100]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_comparator_sel_static__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v:60]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_VALUE bound to: 8'b00000000 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 2 - type: integer 
	Parameter C_NUM_LUT bound to: 4 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_comparator_sel_static__parameterized0' (319#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_comparator_sel' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel.v:60]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 1 - type: integer 
	Parameter C_NUM_LUT bound to: 4 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_comparator_sel' (320#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel.v:60]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized0' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized0' (320#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_w_upsizer' (321#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_w_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_a_upsizer__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v:62]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 27 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_a_upsizer__parameterized0' (321#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_r_upsizer' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_r_upsizer.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_r_upsizer' (322#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_r_upsizer.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axi_register_slice' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:63]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 29 - type: integer 
	Parameter C_AWID_RIGHT bound to: 59 - type: integer 
	Parameter C_AWID_LEN bound to: 2 - type: integer 
	Parameter C_AW_SIZE bound to: 61 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 5 - type: integer 
	Parameter C_WDATA_LEN bound to: 32 - type: integer 
	Parameter C_WID_RIGHT bound to: 37 - type: integer 
	Parameter C_WID_LEN bound to: 2 - type: integer 
	Parameter C_W_SIZE bound to: 39 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 2 - type: integer 
	Parameter C_B_SIZE bound to: 4 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 29 - type: integer 
	Parameter C_ARID_RIGHT bound to: 59 - type: integer 
	Parameter C_ARID_LEN bound to: 2 - type: integer 
	Parameter C_AR_SIZE bound to: 61 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 35 - type: integer 
	Parameter C_RID_LEN bound to: 2 - type: integer 
	Parameter C_R_SIZE bound to: 37 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:206]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 61 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice' (323#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized0' (323#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized1' (323#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized2' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized2' (323#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axi_register_slice' (324#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axi_register_slice__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:63]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 29 - type: integer 
	Parameter C_AWID_RIGHT bound to: 59 - type: integer 
	Parameter C_AWID_LEN bound to: 2 - type: integer 
	Parameter C_AW_SIZE bound to: 61 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 16 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 17 - type: integer 
	Parameter C_WDATA_LEN bound to: 128 - type: integer 
	Parameter C_WID_RIGHT bound to: 145 - type: integer 
	Parameter C_WID_LEN bound to: 2 - type: integer 
	Parameter C_W_SIZE bound to: 147 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 2 - type: integer 
	Parameter C_B_SIZE bound to: 4 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 29 - type: integer 
	Parameter C_ARID_RIGHT bound to: 59 - type: integer 
	Parameter C_ARID_LEN bound to: 2 - type: integer 
	Parameter C_AR_SIZE bound to: 61 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 128 - type: integer 
	Parameter C_RID_RIGHT bound to: 131 - type: integer 
	Parameter C_RID_LEN bound to: 2 - type: integer 
	Parameter C_R_SIZE bound to: 133 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized3' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 61 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized3' (324#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized4' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 147 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized4' (324#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized5' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 133 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:183]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized5' (324#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axi_register_slice__parameterized0' (324#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axi_upsizer' (325#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_upsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axi_register_slice__parameterized1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:63]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 29 - type: integer 
	Parameter C_AWID_RIGHT bound to: 59 - type: integer 
	Parameter C_AWID_LEN bound to: 2 - type: integer 
	Parameter C_AW_SIZE bound to: 61 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 5 - type: integer 
	Parameter C_WDATA_LEN bound to: 32 - type: integer 
	Parameter C_WID_RIGHT bound to: 37 - type: integer 
	Parameter C_WID_LEN bound to: 2 - type: integer 
	Parameter C_W_SIZE bound to: 39 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 2 - type: integer 
	Parameter C_B_SIZE bound to: 4 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 29 - type: integer 
	Parameter C_ARID_RIGHT bound to: 59 - type: integer 
	Parameter C_ARID_LEN bound to: 2 - type: integer 
	Parameter C_AR_SIZE bound to: 61 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 35 - type: integer 
	Parameter C_RID_LEN bound to: 2 - type: integer 
	Parameter C_R_SIZE bound to: 37 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized6' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 61 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized6' (325#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized7' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized7' (325#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized8' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized8' (325#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized9' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized9' (325#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axi_register_slice__parameterized1' (325#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axi_register_slice__parameterized2' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:63]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 29 - type: integer 
	Parameter C_AWID_RIGHT bound to: 59 - type: integer 
	Parameter C_AWID_LEN bound to: 2 - type: integer 
	Parameter C_AW_SIZE bound to: 61 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 16 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 17 - type: integer 
	Parameter C_WDATA_LEN bound to: 128 - type: integer 
	Parameter C_WID_RIGHT bound to: 145 - type: integer 
	Parameter C_WID_LEN bound to: 2 - type: integer 
	Parameter C_W_SIZE bound to: 147 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 2 - type: integer 
	Parameter C_B_SIZE bound to: 4 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 29 - type: integer 
	Parameter C_ARID_RIGHT bound to: 59 - type: integer 
	Parameter C_ARID_LEN bound to: 2 - type: integer 
	Parameter C_AR_SIZE bound to: 61 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 128 - type: integer 
	Parameter C_RID_RIGHT bound to: 131 - type: integer 
	Parameter C_RID_LEN bound to: 2 - type: integer 
	Parameter C_R_SIZE bound to: 133 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized10' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 147 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized10' (325#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized11' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 133 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized11' (325#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axi_register_slice__parameterized2' (325#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_aw_channel' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_aw_channel.v:57]
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_cmd_translator' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v:62]
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 29'b11111111111111111111111111000 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_incr_cmd' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:64]
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:126]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_incr_cmd' (326#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_wrap_cmd' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v:97]
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_wrap_cmd' (327#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_cmd_translator' (328#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_wr_cmd_fsm' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wr_cmd_fsm.v:76]
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_wr_cmd_fsm' (329#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wr_cmd_fsm.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_aw_channel' (330#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_aw_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_w_channel' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v:64]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter SM_FIRST_DATA bound to: 1'b0 
	Parameter SM_SECOND_DATA bound to: 1'b1 
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity mig_7series_v4_0_axi_mc_w_channel does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v:96]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_w_channel' (331#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_b_channel' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_b_channel.v:83]
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 8 - type: integer 
	Parameter P_AWIDTH bound to: 3 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter B_RESP_PERF bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_fifo' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 3 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_EMPTY bound to: 4'b1111 
	Parameter C_EMPTY_PRE bound to: 3'b000 
	Parameter C_FULL bound to: 3'b111 
	Parameter C_FULL_PRE bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_fifo' (332#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_b_channel' (333#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_b_channel.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_ar_channel' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_ar_channel.v:57]
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_cmd_translator__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v:62]
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 29'b11111111111111111111111111000 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_incr_cmd__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:64]
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_incr_cmd__parameterized0' (333#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v:97]
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0' (333#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_cmd_translator__parameterized0' (333#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_cmd_fsm' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_fsm.v:72]
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_cmd_fsm' (334#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_ar_channel' (335#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_ar_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_r_channel' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v:67]
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter P_WIDTH bound to: 5 - type: integer 
	Parameter P_DEPTH bound to: 30 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 129 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v:189]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_fifo__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
	Parameter C_WIDTH bound to: 129 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11111 
	Parameter C_FULL_PRE bound to: 5'b11110 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_fifo__parameterized0' (335#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_fifo__parameterized1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
	Parameter C_WIDTH bound to: 5 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 30 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11101 
	Parameter C_FULL_PRE bound to: 5'b11100 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_fifo__parameterized1' (335#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v:315]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_r_channel' (336#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v:67]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_cmd_arbiter' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_arbiter.v:61]
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 
	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_cmd_arbiter' (337#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_arbiter.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc' (338#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc.v:90]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_0_memc_ui_top_axi does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v:555]
WARNING: [Synth 8-3848] Net app_correct_en_i in module/entity mig_7series_v4_0_memc_ui_top_axi does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v:500]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_memc_ui_top_axi' (339#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v:72]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awvalid in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:748]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awaddr in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:750]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wvalid in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:752]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wdata in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:754]
WARNING: [Synth 8-3848] Net s_axi_ctrl_bready in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:757]
WARNING: [Synth 8-3848] Net s_axi_ctrl_arvalid in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:760]
WARNING: [Synth 8-3848] Net s_axi_ctrl_araddr in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:762]
WARNING: [Synth 8-3848] Net s_axi_ctrl_rready in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:765]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:778]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:775]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity design_1_mig_7series_0_0_mig does not have driver. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:776]
INFO: [Synth 8-256] done synthesizing module 'design_1_mig_7series_0_0_mig' (340#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v:75]
INFO: [Synth 8-256] done synthesizing module 'design_1_mig_7series_0_0' (341#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v:70]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_1_100M_0' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:59' bound to instance 'rst_clk_wiz_1_100M' of component 'design_1_rst_clk_wiz_1_100M_0' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2548]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (341#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (341#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (342#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'design_1_rst_mig_7series_0_100M_0' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/synth/design_1_rst_mig_7series_0_100M_0.vhd:59' bound to instance 'rst_mig_7series_0_100M' of component 'design_1_rst_mig_7series_0_100M_0' [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2561]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_mig_7series_0_100M_0' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/synth/design_1_rst_mig_7series_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/synth/design_1_rst_mig_7series_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized4' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized1' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized1' (342#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized4' (342#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_mig_7series_0_100M_0' (343#1) [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/synth/design_1_rst_mig_7series_0_100M_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'design_1' (344#1) [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/synth/design_1.vhd:1426]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (345#1) [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:46]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_r_channel has unconnected port mc_app_rd_last
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0 has unconnected port axlen[7]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0 has unconnected port axlen[6]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0 has unconnected port axlen[5]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0 has unconnected port axlen[4]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0 has unconnected port axsize[2]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0 has unconnected port axsize[1]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0 has unconnected port axsize[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_incr_cmd__parameterized0 has unconnected port axsize[2]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_incr_cmd__parameterized0 has unconnected port axsize[1]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_incr_cmd__parameterized0 has unconnected port axsize[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_cmd_translator__parameterized0 has unconnected port axburst[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_ar_channel has unconnected port arlock[1]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_ar_channel has unconnected port arlock[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_ar_channel has unconnected port arcache[3]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_ar_channel has unconnected port arcache[2]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_ar_channel has unconnected port arcache[1]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_ar_channel has unconnected port arcache[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_ar_channel has unconnected port arprot[2]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_ar_channel has unconnected port arprot[1]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_ar_channel has unconnected port arprot[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_b_channel has unconnected port b_resp_rdy
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_w_channel has unconnected port cmd_wr_bytes
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_w_channel has unconnected port awvalid
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_w_channel has unconnected port w_ignore_begin
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_w_channel has unconnected port w_ignore_end
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_wrap_cmd has unconnected port axlen[7]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_wrap_cmd has unconnected port axlen[6]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_wrap_cmd has unconnected port axlen[5]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_wrap_cmd has unconnected port axlen[4]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_wrap_cmd has unconnected port axsize[2]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_wrap_cmd has unconnected port axsize[1]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_wrap_cmd has unconnected port axsize[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_incr_cmd has unconnected port axsize[2]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_incr_cmd has unconnected port axsize[1]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_incr_cmd has unconnected port axsize[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_cmd_translator has unconnected port axburst[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_aw_channel has unconnected port awlock[1]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_aw_channel has unconnected port awlock[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_aw_channel has unconnected port awcache[3]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_aw_channel has unconnected port awcache[2]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_aw_channel has unconnected port awcache[1]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_aw_channel has unconnected port awcache[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_aw_channel has unconnected port awprot[2]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_aw_channel has unconnected port awprot[1]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_aw_channel has unconnected port awprot[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_axi_mc_aw_channel has unconnected port cmd_wr_bytes
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized11 has unconnected port ACLK
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized11 has unconnected port ARESET
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized6 has unconnected port ACLK
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized6 has unconnected port ARESET
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized8 has unconnected port ACLK
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized8 has unconnected port ARESET
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized10 has unconnected port ACLK
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized10 has unconnected port ARESET
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axi_register_slice__parameterized2 has unconnected port S_AXI_AWUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axi_register_slice__parameterized2 has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axi_register_slice__parameterized2 has unconnected port S_AXI_ARUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axi_register_slice__parameterized2 has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axi_register_slice__parameterized2 has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized9 has unconnected port ACLK
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized9 has unconnected port ARESET
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized7 has unconnected port ACLK
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized7 has unconnected port ARESET
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axi_register_slice__parameterized1 has unconnected port S_AXI_AWUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axi_register_slice__parameterized1 has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axi_register_slice__parameterized1 has unconnected port S_AXI_ARUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axi_register_slice__parameterized1 has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axi_register_slice__parameterized1 has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized3 has unconnected port ACLK
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized3 has unconnected port ARESET
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized1 has unconnected port ACLK
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized1 has unconnected port ARESET
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized4 has unconnected port ACLK
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized4 has unconnected port ARESET
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axi_register_slice__parameterized0 has unconnected port S_AXI_AWUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axi_register_slice__parameterized0 has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axi_register_slice__parameterized0 has unconnected port S_AXI_ARUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axi_register_slice__parameterized0 has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axi_register_slice__parameterized0 has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized2 has unconnected port ACLK
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized2 has unconnected port ARESET
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axic_register_slice__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axi_register_slice has unconnected port S_AXI_AWUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axi_register_slice has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axi_register_slice has unconnected port S_AXI_ARUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axi_register_slice has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_axi_register_slice has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_r_upsizer has unconnected port cmd_modified
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_r_upsizer has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_a_upsizer__parameterized0 has unconnected port S_AXI_AUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_w_upsizer has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ddr_a_upsizer has unconnected port S_AXI_AUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_0_ui_rd_data has unconnected port ecc_multiple[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:41 ; elapsed = 00:03:54 . Memory (MB): peak = 1153.094 ; gain = 817.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin l2_dp:btn[4] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:806]
WARNING: [Synth 8-3295] tying undriven pin l2_dp:btn[3] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:806]
WARNING: [Synth 8-3295] tying undriven pin l2_dp:btn[2] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:806]
WARNING: [Synth 8-3295] tying undriven pin l2_dp:btn[1] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:806]
WARNING: [Synth 8-3295] tying undriven pin l2_dp:btn[0] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd:806]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:auxout_clk to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:idelayctrl_refclk to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[271] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[270] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[269] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[268] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[267] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[266] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[265] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[264] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[167] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[166] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[165] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[164] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[163] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[162] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[161] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[160] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[159] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[158] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[157] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[156] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[151] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[150] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[149] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[148] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[143] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[142] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[141] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[140] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[119] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[118] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[117] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[116] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[111] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[110] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[109] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[108] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[103] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[102] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[101] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[100] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[95] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[94] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[93] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[92] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[87] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[86] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[85] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[84] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[79] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[78] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[77] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[76] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[71] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[70] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[69] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[68] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[63] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[62] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[61] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[60] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[47] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[46] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[45] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[44] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[39] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[38] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[37] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[36] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[31] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[30] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[29] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[28] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[23] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[22] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[21] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[20] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[15] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[14] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[13] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[12] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[7] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[6] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[5] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[4] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:input_sink to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[33] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[32] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[22] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[20] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[19] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[18] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[17] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[16] to constant 0 [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:49 ; elapsed = 00:04:03 . Memory (MB): peak = 1153.094 ; gain = 817.422
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1152 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'C1' on instance 'design_1_i/lab2_0/U0/lab2_v1_0_S00_AXI_inst/l2_dp/firstLab/video_inst/inst_dvid/ODDR2_red' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_n' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'design_1_i/lab2_0/U0/lab2_v1_0_S00_AXI_inst/l2_dp/firstLab/video_inst/inst_dvid/ODDR2_green' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_n' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'design_1_i/lab2_0/U0/lab2_v1_0_S00_AXI_inst/l2_dp/firstLab/video_inst/inst_dvid/ODDR2_blue' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_n' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'design_1_i/lab2_0/U0/lab2_v1_0_S00_AXI_inst/l2_dp/firstLab/video_inst/inst_dvid/ODDR2_clock' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_n' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc] for cell 'design_1_i/mig_7series_0'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:332]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:339]
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc] for cell 'design_1_i/mig_7series_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/design_1_rst_mig_7series_0_100M_0_board.xdc] for cell 'design_1_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/design_1_rst_mig_7series_0_100M_0_board.xdc] for cell 'design_1_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/design_1_rst_mig_7series_0_100M_0.xdc] for cell 'design_1_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/design_1_rst_mig_7series_0_100M_0.xdc] for cell 'design_1_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'design_1_i/lab2_0/U0/lab2_v1_0_S00_AXI_inst/l2_dp/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst'
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'design_1_i/lab2_0/U0/lab2_v1_0_S00_AXI_inst/l2_dp/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1/clk_wiz_1.xdc] for cell 'design_1_i/lab2_0/U0/lab2_v1_0_S00_AXI_inst/l2_dp/audioWrapper/audiocodec_master_clock/inst'
Finished Parsing XDC File [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1/clk_wiz_1.xdc] for cell 'design_1_i/lab2_0/U0/lab2_v1_0_S00_AXI_inst/l2_dp/audioWrapper/audiocodec_master_clock/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1/clk_wiz_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2013.648 ; gain = 91.441
Parsing XDC File [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/constrs_1/imports/code/Lab2.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/constrs_1/imports/code/Lab2.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/constrs_1/imports/code/Lab2.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SYNC'. [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/constrs_1/imports/code/Lab2.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/constrs_1/imports/code/Lab2.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[4]'. [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/constrs_1/imports/code/Lab2.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/constrs_1/imports/code/Lab2.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/constrs_1/imports/code/Lab2.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/constrs_1/imports/code/Lab2.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/constrs_1/imports/code/Lab2.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/constrs_1/imports/code/Lab2.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/constrs_1/imports/code/Lab2.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/constrs_1/imports/code/Lab2.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/constrs_1/imports/code/Lab2.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/constrs_1/imports/code/Lab2.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset_n'. [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/constrs_1/imports/code/Lab2.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/constrs_1/imports/code/Lab2.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/constrs_1/imports/code/Lab2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/constrs_1/imports/code/Lab2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 672 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 224 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 104 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 175 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 5 instances
  ODDR2 => ODDR: 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 67 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  SRL16 => SRL16E: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.358 . Memory (MB): peak = 2013.648 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:29 ; elapsed = 00:06:38 . Memory (MB): peak = 2013.648 ; gain = 1677.977
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:29 ; elapsed = 00:06:38 . Memory (MB): peak = 2013.648 ; gain = 1677.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ck_n[0]. (constraint file  {c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc}, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ck_p[0]. (constraint file  {c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc}, line 27).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0/U0. (constraint file  {C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.runs/synth_1/dont_touch.xdc}, line 160).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1/U0. (constraint file  {C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.runs/synth_1/dont_touch.xdc}, line 167).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1/inst. (constraint file  {C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.runs/synth_1/dont_touch.xdc}, line 172).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M/U0. (constraint file  {C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.runs/synth_1/dont_touch.xdc}, line 180).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0/U0. (constraint file  {C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.runs/synth_1/dont_touch.xdc}, line 188).
Applied set_property DONT_TOUCH = true for design_1_i/rst_mig_7series_0_100M/U0. (constraint file  {C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.runs/synth_1/dont_touch.xdc}, line 279).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10/U0. (constraint file  {C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.runs/synth_1/dont_touch.xdc}, line 287).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10/U0. (constraint file  {C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.runs/synth_1/dont_touch.xdc}, line 292).
Applied set_property DONT_TOUCH = true for design_1_i/lab2_0/U0/lab2_v1_0_S00_AXI_inst/l2_dp/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst. (constraint file  {C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.runs/synth_1/dont_touch.xdc}, line 303).
Applied set_property DONT_TOUCH = true for design_1_i/lab2_0/U0/lab2_v1_0_S00_AXI_inst/l2_dp/audioWrapper/audiocodec_master_clock/inst. (constraint file  {C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.runs/synth_1/dont_touch.xdc}, line 308).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/lab2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/lab2_0/U0/lab2_v1_0_S00_AXI_inst/l2_dp/audioWrapper/audiocodec_master_clock. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/lab2_0/U0/lab2_v1_0_S00_AXI_inst/l2_dp/firstLab/video_inst/mmcm_adv_inst_display_clocks. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_mig_7series_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:30 ; elapsed = 00:06:39 . Memory (MB): peak = 2013.648 ; gain = 1677.977
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "gen_async_clocks.wr_dest_out_bin_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_async_clocks.rd_dest_out_bin_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "gen_async_clocks.wr_dest_out_bin_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_async_clocks.rd_dest_out_bin_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_async_clocks.wr_dest_out_bin_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_async_clocks.rd_dest_out_bin_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_async_clocks.wr_dest_out_bin_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_async_clocks.rd_dest_out_bin_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_async_clocks.wr_dest_out_bin_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_async_clocks.rd_dest_out_bin_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_async_clocks.wr_dest_out_bin_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_async_clocks.rd_dest_out_bin_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_async_clocks.wr_dest_out_bin_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_async_clocks.rd_dest_out_bin_valid0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_endpoint.r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "w_shelve" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_beat_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_fill_mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "EN_16x_Baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mux_sel_is_zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "roll" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "processQ" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "roll" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roll" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/scopeface.vhdl:68]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/scopeface.vhdl:68]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/scopeface.vhdl:71]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/scopeface.vhdl:71]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/scopeface.vhdl:68]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/scopeface.vhdl:68]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/scopeface.vhdl:71]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/scopeface.vhdl:71]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/scopeface.vhdl:68]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/scopeface.vhdl:68]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/scopeface.vhdl:71]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/scopeface.vhdl:71]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/tdms.vhdl:55]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/tdms.vhdl:55]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWICtl'
INFO: [Synth 8-5546] ROM "busState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "subState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "latchAddr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "subState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "initWord" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "delaycnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "delayEn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "delayEn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "initA" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "initA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "initA" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "msg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "initEn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "initEn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "initEn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "DIV_RATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "LRCLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "of_Sel_SPR_MSR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Sext_Op" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_idle_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_Data_Idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'Icache'
INFO: [Synth 8-5544] ROM "req_cmd_done_occurred" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_idle_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_Data_Idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_data_last_word" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "last_outstanding_write_cmb2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aw_w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fifo_almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fifo_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_w_fifo_almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_w_fifo_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xx_valid_access" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'xadc_supplied_temperature.xadc_den_reg' into 'xadc_supplied_temperature.sample_timer_clr_reg' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:286]
INFO: [Synth 8-802] inferred FSM for state register 'xadc_supplied_temperature.tempmon_state_reg' in module 'mig_7series_v4_0_tempmon'
INFO: [Synth 8-5546] ROM "xadc_supplied_temperature.sample_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "xadc_supplied_temperature.sample_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xadc_supplied_temperature.temperature" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xadc_supplied_temperature.tempmon_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_mux.maint_cmd1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rtp_timer_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rtp_timer_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rtp_timer_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rtp_timer_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rtp_timer_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rtp_timer_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rtp_timer_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rtp_timer_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-4471] merging register 'largest_reg[0][5:0]' into 'smallest_reg[0][5:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[1][5:0]' into 'smallest_reg[1][5:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-802] inferred FSM for state register 'wl_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_wrlvl'
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_inc_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_inc_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_dec_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_dec_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_cnt_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_cnt_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "po_rdval_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_level_done_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dq_cnt_inc" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dqs_count_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dq_cnt_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dual_rnk_dec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dqs_wl_po_stg2_c_incdec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr'
INFO: [Synth 8-5546] ROM "second_fail_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "second_fail_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][5][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][6][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][7][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][8][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][9][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][10][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][11][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][12][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][13][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][14][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][15][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg[0:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg[0:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg[0:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r_reg[0:0]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1615]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg[1:1]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1635]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg[1:1]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1:1]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg[1:1]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1:1]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg[1:1]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg[1:1]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg[1:1]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1620]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2:2]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg[2:2]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2:2]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r_reg[2:2]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2:2]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r_reg[2:2]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2:2]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg[2:2]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1625]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3:3]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r_reg[3:3]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3:3]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise3_r_reg[3:3]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3:3]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg[3:3]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3:3]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2680]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2602]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1186]
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_rdlvl'
INFO: [Synth 8-5546] ROM "pi_rdval_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "samp_cnt_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idelay_tap_limit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tap_limit_cpt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idel_tap_limit_dq_pb_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dlyce_cpt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dq_idel_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dq_idel_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_prech_req_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_sr_req_pulsed_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dlyce_dq_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:1152]
INFO: [Synth 8-5546] ROM "complex_victim_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare_err_latch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prbs_dqs_tap_limit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prbs_prech_req_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prbs_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prbs_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prbs_rdlvl_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_rd_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_err_win_detected" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_pi_incdec_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_flag_pb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phase_locked_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrlvl_odt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg1_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrcal_rd_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_complete_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_tap_inc_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phaselock_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oclkdelay_int_ref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_lmr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tg_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_dllk_zqinit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr2_pre_flag_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_0_ddr_phy_tempmon'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:380]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:406]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:141]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mig_7series_v4_0_axi_mc_r_channel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                             0000 |                             0000
                 ststart |                             0001 |                             0001
                 stwrite |                             0011 |                             0011
                  stsack |                             0010 |                             0110
                  stread |                             0110 |                             0010
             stmnackstop |                             0100 |                             1000
                  ststop |                             0111 |                             0101
            stmnackstart |                             0101 |                             1001
                  stmack |                             1111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWICtl'
WARNING: [Synth 8-327] inferring latch for variable 'toConv_reg' [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/029e/src/lab2_datapath.vhd:239]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
     stream_wait_on_idle |                              001 |                             0001
        read_from_stream |                              010 |                             0010
     victim_wait_on_idle |                              011 |                             0011
       handle_victim_hit |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'sequential' in module 'Icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INIT_IDLE |                             0001 |                              000
       REQUEST_READ_TEMP |                             0010 |                              001
           WAIT_FOR_READ |                             0100 |                              010
                    READ |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xadc_supplied_temperature.tempmon_state_reg' using encoding 'one-hot' in module 'mig_7series_v4_0_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WL_IDLE |                            00000 |                            00000
                 WL_INIT |                            00001 |                            00001
            WL_CORSE_INC |                            00100 |                            10000
   WL_CORSE_INC_WAIT_TMP |                            10100 |                            11011
       WL_CORSE_INC_WAIT |                            10101 |                            10001
        WL_INIT_FINE_INC |                            00010 |                            00010
  WL_INIT_FINE_INC_WAIT1 |                            00101 |                            00011
   WL_INIT_FINE_INC_WAIT |                            00110 |                            00100
        WL_INIT_FINE_DEC |                            01000 |                            00101
  WL_INIT_FINE_DEC_WAIT1 |                            01001 |                            11001
   WL_INIT_FINE_DEC_WAIT |                            01010 |                            00110
      WL_CORSE_INC_WAIT1 |                            10110 |                            10010
      WL_CORSE_INC_WAIT2 |                            10111 |                            10011
      WL_2RANK_FINAL_TAP |                            01101 |                            11000
             WL_FINE_INC |                            01011 |                            00111
        WL_FINE_INC_WAIT |                            01100 |                            10111
                 WL_WAIT |                            00111 |                            01000
           WL_EDGE_CHECK |                            11000 |                            01001
              WL_DQS_CNT |                            11001 |                            01011
             WL_FINE_DEC |                            00011 |                            01110
       WL_FINE_DEC_WAIT1 |                            01110 |                            11010
        WL_FINE_DEC_WAIT |                            01111 |                            01111
            WL_CORSE_DEC |                            10000 |                            10100
       WL_CORSE_DEC_WAIT |                            10010 |                            10101
      WL_CORSE_DEC_WAIT1 |                            10011 |                            10110
        WL_2RANK_DQS_CNT |                            10001 |                            01101
            WL_DQS_CHECK |                            11011 |                            01010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wl_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_wrlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE |                           000000 |                           000000
       CAL1_NEW_DQS_WAIT |                           000010 |                           000001
   CAL1_STORE_FIRST_WAIT |                           000101 |                           000010
         CAL1_PAT_DETECT |                           010001 |                           000011
    CAL1_DQ_IDEL_TAP_INC |                           010100 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT |                           010110 |                           000101
     CAL1_MPR_PAT_DETECT |                           000011 |                           011111
         CAL1_VALID_WAIT |                           010010 |                           011110
        CAL1_DETECT_EDGE |                           010011 |                           001000
          CAL1_CALC_IDEL |                           011001 |                           001011
        CAL1_CENTER_WAIT |                           011101 |                           100010
       CAL1_IDEL_DEC_CPT |                           000100 |                           001100
  CAL1_IDEL_DEC_CPT_WAIT |                           011110 |                           001101
           CAL1_NEXT_DQS |                           011111 |                           001110
    CAL1_NEW_DQS_PREWAIT |                           100000 |                           100000
   CAL1_MPR_NEW_DQS_WAIT |                           000001 |                           011101
          CAL1_REGL_LOAD |                           100010 |                           011011
               CAL1_DONE |                           100001 |                           001111
    CAL1_DQ_IDEL_TAP_DEC |                           010111 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT |                           011000 |                           000111
 CAL1_RD_STOP_FOR_PI_INC |                           011010 |                           100001
       CAL1_IDEL_INC_CPT |                           011011 |                           001001
  CAL1_IDEL_INC_CPT_WAIT |                           011100 |                           001010
          CAL1_RDLVL_ERR |                           010101 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_rdlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               01 |                               11
                     TWO |                               10 |                               01
                  iSTATE |                               11 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mig_7series_v4_0_axi_mc_r_channel'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:35 ; elapsed = 00:07:50 . Memory (MB): peak = 2013.648 ; gain = 1677.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |sc_util_v1_0_2_axi_reg_stall             |          14|      6601|
|2     |sc_exit_v1_0_5_top__GC0                  |           1|       493|
|3     |sc_mmu_v1_0_5_top__GC0                   |           1|      7285|
|4     |sc_si_converter_v1_0_5_wrap_narrow__GC0  |           1|      3546|
|5     |sc_si_converter_v1_0_5_top__GC0          |           1|       217|
|6     |bd_afc3_s00tr_0                          |           1|         2|
|7     |bd_afc3_s01tr_0                          |           1|         2|
|8     |bd_afc3__GC0                             |           1|     12056|
|9     |design_1_clk_wiz_1_0_clk_wiz__GC0        |           1|         5|
|10    |clk_wiz_0_clk_wiz__GC0                   |           1|         6|
|11    |video__GC0                               |           1|      2883|
|12    |clk_wiz_1_clk_wiz__GC0                   |           1|         5|
|13    |Audio_Codec_Wrapper__GC0                 |           1|      2765|
|14    |lab2_datapath__GC0                       |           1|       226|
|15    |lab2_v1_0_S00_AXI__GC0                   |           1|      7432|
|16    |mig_7series_v4_0_ddr_byte_lane__GC0      |           1|       503|
|17    |mig_7series_v4_0_ddr_phy_4lanes__GC0     |           1|      3799|
|18    |mig_7series_v4_0_ddr_mc_phy__GC0         |           1|       106|
|19    |mig_7series_v4_0_ddr_mc_phy_wrapper__GC0 |           1|     27784|
|20    |mig_7series_v4_0_ddr_phy_top__GC0        |           1|     29737|
|21    |mig_7series_v4_0_mc                      |           1|      4899|
|22    |mig_7series_v4_0_memc_ui_top_axi__GC0    |           1|      7912|
|23    |design_1_mig_7series_0_0_mig__GC0        |           1|       355|
|24    |design_1__GC0                            |           1|     14469|
+------+-----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 16    
	   3 Input     11 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 20    
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 28    
	   2 Input      7 Bit       Adders := 11    
	   2 Input      6 Bit       Adders := 176   
	   3 Input      6 Bit       Adders := 26    
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 68    
	   3 Input      5 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 63    
	   3 Input      4 Bit       Adders := 7     
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	  11 Input      4 Bit       Adders := 3     
	   4 Input      4 Bit       Adders := 3     
	  10 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 38    
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 91    
	   4 Input      2 Bit       Adders := 5     
	   8 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 3     
	   5 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 5     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 14    
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 376   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	             2178 Bit    Registers := 46    
	              156 Bit    Registers := 2     
	              144 Bit    Registers := 1     
	              138 Bit    Registers := 2     
	              133 Bit    Registers := 2     
	              128 Bit    Registers := 6     
	              104 Bit    Registers := 2     
	               88 Bit    Registers := 1     
	               80 Bit    Registers := 3     
	               70 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               61 Bit    Registers := 2     
	               60 Bit    Registers := 1     
	               52 Bit    Registers := 4     
	               47 Bit    Registers := 1     
	               39 Bit    Registers := 4     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 77    
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 8     
	               24 Bit    Registers := 2     
	               21 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 19    
	               15 Bit    Registers := 12    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 41    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 21    
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 57    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 240   
	                5 Bit    Registers := 99    
	                4 Bit    Registers := 144   
	                3 Bit    Registers := 97    
	                2 Bit    Registers := 177   
	                1 Bit    Registers := 2959  
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 23    
	   2 Input    138 Bit        Muxes := 2     
	   2 Input    133 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 11    
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 6     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 3     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 87    
	  32 Input     32 Bit        Muxes := 28    
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     30 Bit        Muxes := 12    
	   4 Input     30 Bit        Muxes := 4     
	   2 Input     29 Bit        Muxes := 17    
	   2 Input     22 Bit        Muxes := 12    
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 18    
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 23    
	   4 Input     15 Bit        Muxes := 1     
	   8 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 19    
	   2 Input     11 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 6     
	   4 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 22    
	   2 Input      9 Bit        Muxes := 24    
	   4 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 188   
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 100   
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 155   
	   4 Input      6 Bit        Muxes := 11    
	  27 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 2     
	  16 Input      6 Bit        Muxes := 1     
	  24 Input      6 Bit        Muxes := 5     
	  47 Input      6 Bit        Muxes := 1     
	  23 Input      6 Bit        Muxes := 6     
	   3 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 70    
	   8 Input      5 Bit        Muxes := 3     
	  27 Input      5 Bit        Muxes := 1     
	  58 Input      5 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 163   
	   3 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 6     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 119   
	   5 Input      3 Bit        Muxes := 13    
	   9 Input      3 Bit        Muxes := 16    
	   4 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 2     
	  27 Input      3 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 289   
	   4 Input      2 Bit        Muxes := 13    
	   7 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 13    
	   8 Input      2 Bit        Muxes := 4     
	  27 Input      2 Bit        Muxes := 1     
	  24 Input      2 Bit        Muxes := 2     
	  23 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 134   
	   4 Input      1 Bit        Muxes := 434   
	  10 Input      1 Bit        Muxes := 67    
	   7 Input      1 Bit        Muxes := 75    
	  12 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 1464  
	   3 Input      1 Bit        Muxes := 45    
	   9 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
	  36 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
	  27 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 12    
	  16 Input      1 Bit        Muxes := 21    
	  24 Input      1 Bit        Muxes := 36    
	  23 Input      1 Bit        Muxes := 34    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sc_util_v1_0_2_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module sc_util_v1_0_2_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_5_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_5_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_5_addr_decoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_5_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_5_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_5_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_5_offset_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              104 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_5_offset_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_si_converter_v1_0_5_wrap_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 22    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 67    
	   3 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_5_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_5_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_transaction_regulator_v1_0_6_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_transaction_regulator_v1_0_6_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lpf__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lpf__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_node_v1_0_6_arb_alg_rr 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_6_si_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_6_fi_regulator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_2_pipeline__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_2_pipeline__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_6_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_6_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_6_arb_alg_rr__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_6_si_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_6_fi_regulator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_2_pipeline__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__2 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_2_pipeline__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_6_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_6_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_2_pipeline__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_2_pipeline__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_6_reg_slice3__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_2_counter__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_6_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_6_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_2_pipeline__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_2_pipeline__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_6_reg_slice3__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_2_counter__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_6_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_6_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_6_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_2_pipeline__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_node_v1_0_6_si_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_6_fi_regulator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_2_pipeline__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_2_pipeline__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_6_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_6_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_6_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_2_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_6_reg_slice3__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_6_mi_handler__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_6_top__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_6_reg_slice3__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_6_mi_handler__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_6_top__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_6_mi_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_6_top__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_6_ingress__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_6_mi_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_6_top__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_6_reg_slice3__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_6_ingress__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_6_mi_handler__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_6_top__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized5__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_6_reg_slice3__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_6_mi_handler__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_6_top__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized7__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_6_ingress__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_6_mi_handler__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_6_top__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    138 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	              138 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    138 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	              138 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     52 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     52 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     52 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module counterVert 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module scopeface 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module TDMS_encoder__1 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	  11 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	  10 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
Module TDMS_encoder__2 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	  11 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	  10 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
Module TDMS_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	  11 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	  10 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
Module dvid 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 7     
Module TWICtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module audio_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  36 Input      1 Bit        Muxes := 1     
Module i2s_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Audio_Codec_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module addrCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module flagRegister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lab2_datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module lab2_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module lab2_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 29    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 28    
	  32 Input     32 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 5     
Module mig_7series_v4_0_round_robin_arb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_rank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module mig_7series_v4_0_rank_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 3     
	   8 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_round_robin_arb__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_arb_row_col 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module mig_7series_v4_0_arb_select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_bank_compare 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_bank_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_bank_compare__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_bank_queue__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_bank_compare__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_bank_queue__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_bank_compare__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_bank_queue__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_col_mach 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module mig_7series_v4_0_mc 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_lane 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_lane__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_if_post_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_if_post_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_4lanes 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 12    
	   4 Input     30 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 66    
Module mig_7series_v4_0_ddr_mc_phy 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_0_ddr_of_pre_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_poc_pd__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_poc_pd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_ddr_mc_phy_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 3     
Module mig_7series_v4_0_ddr_phy_wrlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 12    
	  27 Input      6 Bit        Muxes := 4     
	  27 Input      5 Bit        Muxes := 1     
	  58 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	  27 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 15    
	  27 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
	   3 Input      1 Bit        Muxes := 3     
	  27 Input      1 Bit        Muxes := 27    
Module mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_dqs_found_cal_hr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 7     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 9     
	   5 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 21    
Module mig_7series_v4_0_ddr_phy_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               80 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 681   
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 48    
	   2 Input      6 Bit        Muxes := 9     
	  24 Input      6 Bit        Muxes := 5     
	  47 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  24 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	  24 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 122   
	   4 Input      1 Bit        Muxes := 67    
	  24 Input      1 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_0_ddr_phy_prbs_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   4 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 19    
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                6 Bit    Registers := 45    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 350   
+---Muxes : 
	   2 Input     12 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 30    
	  23 Input      6 Bit        Muxes := 6     
	   4 Input      6 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	  23 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 172   
	  23 Input      1 Bit        Muxes := 34    
	   4 Input      1 Bit        Muxes := 132   
	   3 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_0_ddr_prbs_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_0_ddr_phy_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 132   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	   4 Input     15 Bit        Muxes := 1     
	   8 Input     15 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 74    
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 26    
	   3 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 25    
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 21    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_wrcal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 303   
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 64    
Module mig_7series_v4_0_ddr_phy_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
+---Registers : 
	               12 Bit    Registers := 18    
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_calib_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 29    
Module mig_7series_v4_0_ddr_phy_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_0_ui_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_0_ui_wr_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              144 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ui_rd_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_command_fifo 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_w_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module mig_7series_v4_0_ddr_command_fifo__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_r_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               61 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_ddr_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               61 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_ddr_axi_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	              133 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    133 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_axi_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_axi_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_axi_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_axi_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_axi_mc_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_cmd_translator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_axi_mc_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_axi_mc_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_w_channel 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_axi_mc_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_b_channel 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_axi_mc_incr_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_cmd_translator__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_axi_mc_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_axi_mc_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_cmd_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_0_axi_mc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_memc_ui_top_axi 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_iodelay_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module mig_7series_v4_0_infrastructure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module baudrate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_rx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module cntr_incr_decr_addn_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module uartlite_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module JTAG_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	  12 Input      1 Bit        Muxes := 1     
Module MDM_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 138   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 56    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module cache_valid_bit_detect 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module Cache_Interface__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module comparator__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
Module Icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 7     
Module comparator__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
Module comparator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
Module cache_valid_bit_detect__1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module Cache_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 1     
Module DCache_gti 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module mb_sync_bit__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 68    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module axi_crossbar_v2_1_15_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_15_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_15_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_15_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_15_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_14_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_15_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lpf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "initialize_audio/data_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "initialize_audio/initA" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "initialize_audio/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "initialize_audio/delayEn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "initialize_audio/delayEn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "initialize_audio/delaycnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "initialize_audio/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "initialize_audio/initEn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1230]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_row_col0/sent_col_lcl_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_select0/col_mux.col_rmw_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_select0/col_mux.col_size_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[2]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_5_top:/i_0/\gen_endpoint.w_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_5_top:/i_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[2]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[3]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[4]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[30]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_5_top:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_5_top:/i_0/\gen_endpoint.r_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_5_top:/\converter.wrap_narrow_insti_0 /\w_fill_mask_reg[0] )
INFO: [Synth 8-3886] merging instance 'sc_si_converter_v1_0_5_top:/converter.wrap_narrow_insti_0/w_accum_reg[user][0]' (FDRE) to 'sc_si_converter_v1_0_5_top:/converter.wrap_narrow_insti_0/w_accum_reg[user][1]'
INFO: [Synth 8-3886] merging instance 'sc_si_converter_v1_0_5_top:/converter.wrap_narrow_insti_0/w_accum_reg[user][1]' (FDRE) to 'sc_si_converter_v1_0_5_top:/converter.wrap_narrow_insti_0/w_accum_reg[user][2]'
INFO: [Synth 8-3886] merging instance 'sc_si_converter_v1_0_5_top:/converter.wrap_narrow_insti_0/w_accum_reg[user][2]' (FDRE) to 'sc_si_converter_v1_0_5_top:/converter.wrap_narrow_insti_0/w_accum_reg[user][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_5_top:/\converter.wrap_narrow_insti_0 /\w_accum_reg[user][3] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/insti_0/clk_map/psr0/U0/SEQ/core_dec_reg[1]' (FD) to 'design_1_i/axi_smc/insti_0/clk_map/psr0/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_0/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/insti_0/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'design_1_i/axi_smc/insti_0/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/insti_0/clk_map/psr_aclk1/U0/SEQ/core_dec_reg[1]' (FD) to 'design_1_i/axi_smc/insti_0/clk_map/psr_aclk1/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_0/\m00_nodes/m00_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_0/\m00_nodes/m00_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_0/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_0/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_0/\m00_nodes/m00_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_0/\clk_map/psr0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_0/\clk_map/psr0/U0/EXT_LPF/lpf_exr_reg )
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[155]) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[154]) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[153]) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[152]) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[151]) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[150]) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[149]) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[148]) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[147]) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[146]) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[145]) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[144]) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[143]) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[142]) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[141]) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[140]) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[139]) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[138]) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[125]) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[124]) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[123]) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_6_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe_reg[1][1]) is unused and will be removed from module sc_node_v1_0_6_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_6_top.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[155]) is unused and will be removed from module xpm_memory_base__2.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[154]) is unused and will be removed from module xpm_memory_base__2.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[153]) is unused and will be removed from module xpm_memory_base__2.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[152]) is unused and will be removed from module xpm_memory_base__2.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[151]) is unused and will be removed from module xpm_memory_base__2.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[150]) is unused and will be removed from module xpm_memory_base__2.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[149]) is unused and will be removed from module xpm_memory_base__2.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[148]) is unused and will be removed from module xpm_memory_base__2.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[147]) is unused and will be removed from module xpm_memory_base__2.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[146]) is unused and will be removed from module xpm_memory_base__2.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[145]) is unused and will be removed from module xpm_memory_base__2.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[144]) is unused and will be removed from module xpm_memory_base__2.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[143]) is unused and will be removed from module xpm_memory_base__2.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[142]) is unused and will be removed from module xpm_memory_base__2.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[141]) is unused and will be removed from module xpm_memory_base__2.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[140]) is unused and will be removed from module xpm_memory_base__2.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[139]) is unused and will be removed from module xpm_memory_base__2.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[138]) is unused and will be removed from module xpm_memory_base__2.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[125]) is unused and will be removed from module xpm_memory_base__2.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[124]) is unused and will be removed from module xpm_memory_base__2.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[123]) is unused and will be removed from module xpm_memory_base__2.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg) is unused and will be removed from module sc_node_v1_0_6_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[15]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[14]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[13]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[12]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[11]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[10]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[9]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[8]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[7]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[6]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[5]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[4]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[3]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[2]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe_reg[1][1]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[18]) is unused and will be removed from module xpm_memory_base__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[17]) is unused and will be removed from module xpm_memory_base__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[16]) is unused and will be removed from module xpm_memory_base__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[15]) is unused and will be removed from module xpm_memory_base__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[14]) is unused and will be removed from module xpm_memory_base__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[13]) is unused and will be removed from module xpm_memory_base__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[12]) is unused and will be removed from module xpm_memory_base__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[11]) is unused and will be removed from module xpm_memory_base__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[10]) is unused and will be removed from module xpm_memory_base__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[9]) is unused and will be removed from module xpm_memory_base__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[8]) is unused and will be removed from module xpm_memory_base__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[7]) is unused and will be removed from module xpm_memory_base__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[6]) is unused and will be removed from module xpm_memory_base__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[5]) is unused and will be removed from module xpm_memory_base__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[4]) is unused and will be removed from module xpm_memory_base__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[3]) is unused and will be removed from module xpm_memory_base__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[2]) is unused and will be removed from module xpm_memory_base__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[0]) is unused and will be removed from module xpm_memory_base__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[0]) is unused and will be removed from module xpm_memory_base__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[1]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[1]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[1]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_6_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (gen_rd_b.doutb_reg_reg[18]) is unused and will be removed from module xpm_memory_base__parameterized0__2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_blue/encoded_reg[7]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_blue/encoded_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_blue/encoded_reg[6]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_blue/encoded_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_green/encoded_reg[7]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_green/encoded_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_green/encoded_reg[6]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_green/encoded_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_red/encoded_reg[7]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_red/encoded_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_red/encoded_reg[6]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_red/encoded_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_blue/encoded_reg[5]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_blue/encoded_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_blue_reg[7]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_blue_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_blue/encoded_reg[4]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_blue/encoded_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_blue_reg[6]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_blue_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_green/encoded_reg[5]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_green/encoded_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_green_reg[7]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_green_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_green/encoded_reg[4]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_green/encoded_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_green_reg[6]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_green_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_red/encoded_reg[5]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_red/encoded_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_red_reg[7]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_red_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_red/encoded_reg[4]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_red/encoded_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_red_reg[6]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_red_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_blue/encoded_reg[3]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_blue/encoded_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_blue_reg[5]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_blue_reg[4]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_green/encoded_reg[3]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_green/encoded_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_green_reg[5]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_green_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_green_reg[4]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_green_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_red/encoded_reg[3]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_red/encoded_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_red_reg[5]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_red_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_red_reg[4]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_red_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_blue/encoded_reg[1]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_blue/encoded_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_blue_reg[3]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_green/encoded_reg[1]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_green/encoded_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_green_reg[3]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_green_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_red/encoded_reg[1]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/TDMS_encoder_red/encoded_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_red_reg[3]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_red_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_blue_reg[1]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_blue_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_green_reg[1]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_green_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_red_reg[1]' (FD) to 'design_1_i/lab2_0/video_insti_0/inst_dvid/latched_red_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/lab2_0/audioWrapperi_1/\audio_inout/Data_Out_int_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/lab2_0/audioWrapperi_1/\initialize_audio/twi_controller/currAddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/lab2_0/audioWrapperi_1/\initialize_audio/twi_controller/currAddr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/lab2_0/audioWrapperi_1/\initialize_audio/initWord_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/lab2_0/audioWrapperi_1/\audio_inout/DIV_RATE_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/lab2_0/audioWrapperi_1/\audio_inout/DIV_RATE_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/lab2_0/audioWrapperi_1/\audio_inout/Data_Out_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/lab2_0/audioWrapperi_1/\audio_inout/Data_Out_int_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/lab2_0/audioWrapperi_1/\audio_inout/Data_Out_int_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/lab2_0/audioWrapperi_1/\audio_inout/Data_Out_int_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/lab2_0/audioWrapperi_1/\audio_inout/Data_Out_int_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/lab2_0/audioWrapperi_1/\audio_inout/Data_Out_int_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/lab2_0/audioWrapperi_1/\audio_inout/Data_Out_int_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/lab2_0/audioWrapperi_1/\audio_inout/Data_Out_int_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/lab2_0/audioWrapperi_1/\audio_inout/Data_Out_int_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/lab2_0/audioWrapperi_1/\audio_inout/Data_Out_int_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/lab2_0/audioWrapperi_1/\audio_inout/Data_Out_int_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/lab2_0/audioWrapperi_1/\audio_inout/Data_Out_int_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/lab2_0/l2_dpi_2/\flagger/Q_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/lab2_0/lab2_v1_0_S00_AXI_insti_3/aw_en_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/lab2_0/lab2_v1_0_S00_AXI_insti_3/\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/lab2_0/lab2_v1_0_S00_AXI_insti_3/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\col_mach0/offset_pipe_0.offset_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_odt_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\col_mach0/offset_pipe_1.offset_r2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.wr_data_offset_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\A[3]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\fine_delay_mod_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\fine_delay_mod_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_wrlvl /\add_smallest_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/extend_cal_pat_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.phy_tmp_odt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl /\prbs_state_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/oclk_calib_resume_level_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_act_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/complex_rdlvl_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_wrlvl /dual_rnk_dec_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/calib_tap_end_if_reset_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/\gen_ddr3_noparity.parity_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\odd_cwl.phy_cas_n_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\calib_cas_slot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl /fine_dly_error_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\complex_address_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\gen_no_mirror.div_clk_loop[0].phy_address_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\skip_calib_tap_off.calib_tap_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay /po_stg2_f_incdec_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\calib_zero_ctrl_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\calib_sel_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_wrlvl /wrlvl_final_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl /\prbs_state_r1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\rd_mux_sel_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_memc_ui_top_axii_5/u_axi_mc/\axi_mc_r_channel_0/r_ignore_end_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_memc_ui_top_axii_5/u_axi_mc/\USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_memc_ui_top_axii_5/u_ui_top/\ui_cmd0/app_addr_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_memc_ui_top_axii_5/u_ui_top/\ui_cmd0/app_sz_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/mig_7series_0/u_memc_ui_top_axii_5/u_axi_mc/\USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/mdm_1/U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_mul_instr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_bs_instr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:11:18 ; elapsed = 00:11:50 . Memory (MB): peak = 2013.648 ; gain = 1677.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|mig_7series_v4_0_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
|mig_7series_v4_0_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
+------------------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                          | RTL Object                                                                            | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|design_1_i/axi_smc/insti_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 156             | RAM32M x 26    | 
|design_1_i/axi_smc/insti_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 156             | RAM32M x 26    | 
|design_1_i/axi_smc/insti_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 19              | RAM32M x 4     | 
|design_1_i/axi_smc/insti_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 6               | RAM32M x 1     | 
|design_1_i/axi_smc/insti_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 19              | RAM32M x 4     | 
|design_1_i/axi_smc/insti_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 52              | RAM32M x 9     | 
|design_1_i/axi_smc/insti_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/axi_smc/insti_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 70              | RAM32M x 12    | 
|design_1_i/axi_smc/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 138             | RAM32M x 23    | 
|design_1_i/axi_smc/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 138             | RAM32M x 23    | 
|design_1_i/axi_smc/insti_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 24              | RAM32M x 4     | 
|design_1_i/axi_smc/insti_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 70              | RAM32M x 12    | 
|design_1_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 52              | RAM32M x 9     | 
|design_1_i/axi_smc/insti_0/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 138             | RAM32M x 23    | 
|design_1_i/axi_smc/insti_0/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 70              | RAM32M x 12    | 
|design_1_i/mig_7series_0                                                                                                                                                                             | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                             | Implied        | 16 x 80              | RAM32M x 14    | 
|design_1_i/mig_7series_0                                                                                                                                                                             | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14    | 
|design_1_i/mig_7series_0                                                                                                                                                                             | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14    | 
|design_1_i/mig_7series_0                                                                                                                                                                             | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14    | 
|design_1_i/mig_7series_0                                                                                                                                                                             | ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14    | 
|design_1_i/mig_7series_0                                                                                                                                                                             | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14    | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |sc_util_v1_0_2_axi_reg_stall               |           2|       184|
|2     |sc_exit_v1_0_5_top__GC0                    |           1|       230|
|3     |sc_mmu_v1_0_5_top__GC0                     |           1|       290|
|4     |sc_si_converter_v1_0_5_wrap_narrow__GC0    |           1|       979|
|5     |sc_si_converter_v1_0_5_top__GC0            |           1|         7|
|6     |bd_afc3__GC0                               |           1|      6587|
|7     |design_1_clk_wiz_1_0_clk_wiz__GC0          |           1|         5|
|8     |clk_wiz_0_clk_wiz__GC0                     |           1|         6|
|9     |video__GC0                                 |           1|      1111|
|10    |clk_wiz_1_clk_wiz__GC0                     |           1|         5|
|11    |Audio_Codec_Wrapper__GC0                   |           1|      1021|
|12    |lab2_datapath__GC0                         |           1|       125|
|13    |lab2_v1_0_S00_AXI__GC0                     |           1|      2096|
|14    |mig_7series_v4_0_ddr_byte_lane__GC0        |           1|       347|
|15    |mig_7series_v4_0_ddr_phy_4lanes__GC0       |           1|      2366|
|16    |mig_7series_v4_0_ddr_mc_phy__GC0           |           1|        16|
|17    |mig_7series_v4_0_ddr_mc_phy_wrapper__GC0   |           1|       323|
|18    |mig_7series_v4_0_ddr_phy_top__GC0          |           1|     14196|
|19    |mig_7series_v4_0_mc                        |           1|      3364|
|20    |mig_7series_v4_0_memc_ui_top_axi__GC0      |           1|      7712|
|21    |design_1_mig_7series_0_0_mig__GC0          |           1|       292|
|22    |design_1__GC0                              |           1|      8700|
|23    |sc_mmu_v1_0_5_top__GC0__1                  |           1|       440|
|24    |sc_util_v1_0_2_axi_reg_stall__1            |           2|       151|
|25    |sc_util_v1_0_2_axi_reg_stall__2            |           1|       145|
|26    |sc_util_v1_0_2_axi_reg_stall__3            |           1|        46|
|27    |sc_util_v1_0_2_axi_reg_stall__4            |           3|       214|
|28    |sc_util_v1_0_2_axi_reg_stall__5            |           1|        40|
|29    |sc_util_v1_0_2_axi_reg_stall__6            |           3|       202|
|30    |sc_util_v1_0_2_axi_reg_stall__7            |           1|        30|
|31    |sc_util_v1_0_2_axi_reg_stall__8            |           1|        30|
|32    |sc_util_v1_0_2_axi_reg_stall__9            |           1|       145|
|33    |sc_util_v1_0_2_axi_reg_stall__10           |           1|        28|
|34    |sc_util_v1_0_2_axi_reg_stall__12           |           1|       214|
|35    |sc_util_v1_0_2_axi_reg_stall__13           |           1|       208|
|36    |sc_util_v1_0_2_axi_reg_stall__14           |           1|       145|
|37    |sc_util_v1_0_2_axi_reg_stall__15           |           1|        46|
|38    |sc_si_converter_v1_0_5_wrap_narrow__GC0__1 |           1|      2235|
|39    |sc_si_converter_v1_0_5_top__GC0__1         |           1|       107|
|40    |sc_util_v1_0_2_axi_reg_stall__16           |           1|       214|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_0/U0/Reset' to pin 'rst_clk_wiz_1_100M/U0/FDRE_inst/Q'
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 343 of {c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc}. [{c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc}:343]
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/lab2_0/U0/lab2_v1_0_S00_AXI_inst/l2_dp/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1' to pin 'clkout1_buf/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/lab2_0/U0/lab2_v1_0_S00_AXI_inst/l2_dp/audioWrapper/audiocodec_master_clock/inst/clk_in1' to pin 'clkout1_buf/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:11:37 ; elapsed = 00:12:09 . Memory (MB): peak = 2013.648 ; gain = 1677.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-139] cannot merge instances design_1_i/axi_smc/insti_0/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and design_1_i/axi_smc/insti_0/\clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances design_1_i/axi_smc/insti_0/\clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and design_1_i/axi_smc/insti_0/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:52 ; elapsed = 00:12:26 . Memory (MB): peak = 2013.648 ; gain = 1677.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                          | RTL Object                                                                            | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|design_1_i/axi_smc/insti_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 156             | RAM32M x 26    | 
|design_1_i/axi_smc/insti_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 156             | RAM32M x 26    | 
|design_1_i/axi_smc/insti_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 19              | RAM32M x 4     | 
|design_1_i/axi_smc/insti_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 6               | RAM32M x 1     | 
|design_1_i/axi_smc/insti_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 19              | RAM32M x 4     | 
|design_1_i/axi_smc/insti_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 52              | RAM32M x 9     | 
|design_1_i/axi_smc/insti_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/axi_smc/insti_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 70              | RAM32M x 12    | 
|design_1_i/axi_smc/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 138             | RAM32M x 23    | 
|design_1_i/axi_smc/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 138             | RAM32M x 23    | 
|design_1_i/axi_smc/insti_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 24              | RAM32M x 4     | 
|design_1_i/axi_smc/insti_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 70              | RAM32M x 12    | 
|design_1_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 52              | RAM32M x 9     | 
|design_1_i/axi_smc/insti_0/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 138             | RAM32M x 23    | 
|design_1_i/axi_smc/insti_0/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 70              | RAM32M x 12    | 
|design_1_i/mig_7series_0                                                                                                                                                                             | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                             | Implied        | 16 x 80              | RAM32M x 14    | 
|design_1_i/mig_7series_0                                                                                                                                                                             | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14    | 
|design_1_i/mig_7series_0                                                                                                                                                                             | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14    | 
|design_1_i/mig_7series_0                                                                                                                                                                             | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14    | 
|design_1_i/mig_7series_0                                                                                                                                                                             | ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14    | 
|design_1_i/mig_7series_0                                                                                                                                                                             | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14    | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |sc_util_v1_0_2_axi_reg_stall               |           2|       184|
|2     |sc_exit_v1_0_5_top__GC0                    |           1|       230|
|3     |sc_mmu_v1_0_5_top__GC0                     |           1|       290|
|4     |sc_si_converter_v1_0_5_wrap_narrow__GC0    |           1|       979|
|5     |sc_si_converter_v1_0_5_top__GC0            |           1|         7|
|6     |bd_afc3__GC0                               |           1|      6587|
|7     |design_1_clk_wiz_1_0_clk_wiz__GC0          |           1|         5|
|8     |clk_wiz_0_clk_wiz__GC0                     |           1|         6|
|9     |video__GC0                                 |           1|      1111|
|10    |clk_wiz_1_clk_wiz__GC0                     |           1|         5|
|11    |Audio_Codec_Wrapper__GC0                   |           1|      1021|
|12    |lab2_datapath__GC0                         |           1|       125|
|13    |lab2_v1_0_S00_AXI__GC0                     |           1|      2096|
|14    |mig_7series_v4_0_ddr_byte_lane__GC0        |           1|       347|
|15    |mig_7series_v4_0_ddr_phy_4lanes__GC0       |           1|      2366|
|16    |mig_7series_v4_0_ddr_mc_phy__GC0           |           1|        16|
|17    |mig_7series_v4_0_ddr_mc_phy_wrapper__GC0   |           1|       323|
|18    |mig_7series_v4_0_ddr_phy_top__GC0          |           1|     14196|
|19    |mig_7series_v4_0_mc                        |           1|      3364|
|20    |mig_7series_v4_0_memc_ui_top_axi__GC0      |           1|      7712|
|21    |design_1_mig_7series_0_0_mig__GC0          |           1|       292|
|22    |design_1__GC0                              |           1|      8700|
|23    |sc_mmu_v1_0_5_top__GC0__1                  |           1|       440|
|24    |sc_util_v1_0_2_axi_reg_stall__1            |           2|       151|
|25    |sc_util_v1_0_2_axi_reg_stall__2            |           1|       145|
|26    |sc_util_v1_0_2_axi_reg_stall__3            |           1|        46|
|27    |sc_util_v1_0_2_axi_reg_stall__4            |           3|       214|
|28    |sc_util_v1_0_2_axi_reg_stall__5            |           1|        40|
|29    |sc_util_v1_0_2_axi_reg_stall__6            |           3|       202|
|30    |sc_util_v1_0_2_axi_reg_stall__7            |           1|        30|
|31    |sc_util_v1_0_2_axi_reg_stall__8            |           1|        30|
|32    |sc_util_v1_0_2_axi_reg_stall__9            |           1|       145|
|33    |sc_util_v1_0_2_axi_reg_stall__10           |           1|        28|
|34    |sc_util_v1_0_2_axi_reg_stall__12           |           1|       211|
|35    |sc_util_v1_0_2_axi_reg_stall__13           |           1|       205|
|36    |sc_util_v1_0_2_axi_reg_stall__14           |           1|       145|
|37    |sc_util_v1_0_2_axi_reg_stall__15           |           1|        46|
|38    |sc_si_converter_v1_0_5_wrap_narrow__GC0__1 |           1|      2235|
|39    |sc_si_converter_v1_0_5_top__GC0__1         |           1|       107|
|40    |sc_util_v1_0_2_axi_reg_stall__16           |           1|       211|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-139] cannot merge instances design_1_i/axi_smc/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and design_1_i/axi_smc/\inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances design_1_i/axi_smc/\inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and design_1_i/axi_smc/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances design_1_i/axi_smc/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and design_1_i/axi_smc/\inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances design_1_i/axi_smc/\inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and design_1_i/axi_smc/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances design_1_i/axi_smc/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and design_1_i/axi_smc/\inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances design_1_i/axi_smc/\inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and design_1_i/axi_smc/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:12:24 ; elapsed = 00:13:00 . Memory (MB): peak = 2013.648 ; gain = 1677.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state [1]. Fanout reduced from 136 to 46 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 100 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET . Fanout reduced from 682 to 98 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [0]. Fanout reduced from 63 to 32 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state [0]. Fanout reduced from 142 to 48 by creating 2 replicas.
INFO: [Synth 8-5778] max_fanout handling on net ui_clk_sync_rst is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net ui_clk_sync_rst. Fanout reduced from 983 to 51 by creating 19 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net init_calib_complete. Fanout reduced from 489 to 49 by creating 10 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:293]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:279]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:220]
WARNING: [Synth 8-5396] Clock pin DCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:341]
WARNING: [Synth 8-5396] Clock pin REFCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:348]
WARNING: [Synth 8-5396] Clock pin CLKIN1 has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:306]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:219]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:272]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:239]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:12:28 ; elapsed = 00:13:03 . Memory (MB): peak = 2013.648 ; gain = 1677.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:12:28 ; elapsed = 00:13:04 . Memory (MB): peak = 2013.648 ; gain = 1677.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_0' in module 'sc_node_v1_0_6_si_handler__parameterized3' to reference 'sc_node_v1_0_6_fifo__parameterized3_1157' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'sc_node_v1_0_6_fifo__parameterized3_1157' to reference 'sc_util_v1_0_2_xpm_memory_fifo__parameterized3' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:12:35 ; elapsed = 00:13:11 . Memory (MB): peak = 2013.648 ; gain = 1677.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:12:36 ; elapsed = 00:13:11 . Memory (MB): peak = 2013.648 ; gain = 1677.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:12:37 ; elapsed = 00:13:13 . Memory (MB): peak = 2013.648 ; gain = 1677.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:12:37 ; elapsed = 00:13:13 . Memory (MB): peak = 2013.648 ; gain = 1677.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name              | RTL Name                                                                                                                                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_lab2_0_0        | U0/lab2_v1_0_S00_AXI_inst/l2_dp/audioWrapper/audio_inout/Data_In_int_reg[14]                                                                                                                              | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r5_reg                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r5_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7_reg                                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_valid_r_reg                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_reg                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[15]                                                                                 | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_uartlite             | UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[15][0]                                                                                                                                     | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_uartlite             | UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[15][0]                                                                                                                          | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MDM                      | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]                                                                                                                                                                  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                      | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]                                                                                                                                                                  | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                      | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]                                                                                                                                                                   | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|blk_mem_gen_v8_4_0       | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]                                                                    | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg                                 | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[15]                     | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[15]                     | 16     | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[15]                     | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | PC_Buffer_reg[3]                              | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__5     | ibuffer_reg[3]                                | 4      | 43         | 43     | 0       | 0      | 0      | 0      | 
|dsrl__6     | Using_AXI.r_fifo_mem_reg[15]                  | 16     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__7     | Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] | 16     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__8     | Using_AXI.r_fifo_mem_reg[15]                  | 16     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__9     | Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15]   | 16     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__10    | Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15]    | 16     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__11    | memory_reg[7]                                 | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__12    | memory_reg[31]                                | 32     | 129        | 0      | 129     | 0      | 0      | 0      | 
|dsrl__13    | memory_reg[29]                                | 32     | 5          | 0      | 5       | 0      | 0      | 0      | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |AND2B1L                        |    14|
|2     |BSCANE2                        |     1|
|3     |BUFG                           |    15|
|4     |BUFH                           |     1|
|5     |BUFIO                          |     1|
|6     |CARRY4                         |   172|
|7     |IDDR                           |     2|
|8     |IDELAYCTRL                     |     1|
|9     |IDELAYE2                       |    16|
|10    |IN_FIFO                        |     2|
|11    |ISERDESE2                      |    16|
|12    |LUT1                           |   665|
|13    |LUT2                           |  1278|
|14    |LUT3                           |  2357|
|15    |LUT4                           |  3000|
|16    |LUT5                           |  2461|
|17    |LUT6                           |  3905|
|18    |LUT6_2                         |    88|
|19    |MMCME2_ADV                     |     4|
|20    |MULT_AND                       |     1|
|21    |MUXCY                          |   131|
|22    |MUXCY_L                        |   173|
|23    |MUXF7                          |   325|
|24    |ODDR                           |     5|
|25    |ODDR2                          |     4|
|26    |OR2L                           |     2|
|27    |OSERDESE2                      |    23|
|28    |OSERDESE2_1                    |     2|
|29    |OSERDESE2_2                    |    18|
|30    |OUT_FIFO                       |     2|
|31    |OUT_FIFO_1                     |     2|
|32    |PHASER_IN_PHY                  |     2|
|33    |PHASER_OUT_PHY                 |     2|
|34    |PHASER_OUT_PHY_1               |     2|
|35    |PHASER_REF                     |     1|
|36    |PHY_CONTROL                    |     1|
|37    |PLLE2_ADV                      |     1|
|38    |RAM16X1D                       |     1|
|39    |RAM32M                         |   240|
|40    |RAM32X1D                       |    32|
|41    |RAMB18E1                       |     1|
|42    |RAMB36E1                       |     2|
|43    |RAMB36E1_1                     |     8|
|44    |RAMB36E1_2                     |     8|
|45    |SRL16                          |     5|
|46    |SRL16E                         |   213|
|47    |SRLC16E                        |     8|
|48    |SRLC32E                        |   393|
|49    |XADC                           |     1|
|50    |XORCY                          |   152|
|51    |FDCE                           |   245|
|52    |FDC_1                          |     1|
|53    |FDE                            |    32|
|54    |FDPE                           |    80|
|55    |FDR                            |   165|
|56    |FDRE                           | 12179|
|57    |FDRE_1                         |     1|
|58    |FDS                            |     3|
|59    |FDSE                           |   567|
|60    |LD                             |    18|
|61    |IBUF                           |     6|
|62    |IOBUF                          |     2|
|63    |IOBUFDS_DIFF_OUT_INTERMDISABLE |     2|
|64    |IOBUF_INTERMDISABLE            |    16|
|65    |OBUF                           |    29|
|66    |OBUFDS                         |     5|
|67    |OBUFT                          |     2|
+------+-------------------------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                                                            |Module                                                         |Cells |
+------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                                                 |                                                               | 29113|
|2     |  design_1_i                                                                                        |design_1                                                       | 29105|
|3     |    axi_smc                                                                                         |design_1_axi_smc_0                                             |  7473|
|4     |      inst                                                                                          |bd_afc3                                                        |  7473|
|5     |        clk_map                                                                                     |clk_map_imp_5Y9LOC                                             |   140|
|6     |          psr0                                                                                      |bd_afc3_psr0_0                                                 |    41|
|7     |            U0                                                                                      |proc_sys_reset_1235                                            |    41|
|8     |              EXT_LPF                                                                               |lpf_1236                                                       |     9|
|9     |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_1239                                                  |     4|
|10    |              SEQ                                                                                   |sequence_psr_1237                                              |    31|
|11    |                SEQ_COUNTER                                                                         |upcnt_n_1238                                                   |    13|
|12    |          psr_aclk                                                                                  |bd_afc3_psr_aclk_0                                             |    50|
|13    |            U0                                                                                      |proc_sys_reset_1229                                            |    50|
|14    |              EXT_LPF                                                                               |lpf_1230                                                       |    18|
|15    |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_1233                                                  |     5|
|16    |                \ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |cdc_sync_1234                                                  |     5|
|17    |              SEQ                                                                                   |sequence_psr_1231                                              |    31|
|18    |                SEQ_COUNTER                                                                         |upcnt_n_1232                                                   |    13|
|19    |          psr_aclk1                                                                                 |bd_afc3_psr_aclk1_0                                            |    49|
|20    |            U0                                                                                      |proc_sys_reset                                                 |    49|
|21    |              EXT_LPF                                                                               |lpf                                                            |    17|
|22    |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_1227                                                  |     4|
|23    |                \ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |cdc_sync_1228                                                  |     5|
|24    |              SEQ                                                                                   |sequence_psr_1225                                              |    31|
|25    |                SEQ_COUNTER                                                                         |upcnt_n_1226                                                   |    13|
|26    |        m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_1TZX5BB                                  |   652|
|27    |          m00_exit                                                                                  |bd_afc3_m00e_0                                                 |   652|
|28    |            inst                                                                                    |sc_exit_v1_0_5_top                                             |   652|
|29    |              ar_reg                                                                                |sc_util_v1_0_2_axi_reg_stall_1212                              |   154|
|30    |              aw_reg                                                                                |sc_util_v1_0_2_axi_reg_stall_1213                              |   154|
|31    |              b_reg                                                                                 |sc_util_v1_0_2_axi_reg_stall_1214                              |    16|
|32    |              exit_inst                                                                             |sc_exit_v1_0_5_exit                                            |    91|
|33    |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_2_axic_reg_srl_fifo                               |    57|
|34    |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1218                                    |     2|
|35    |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1219                                    |     2|
|36    |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1220                                    |     2|
|37    |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1221                                    |     2|
|38    |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1222                                    |     3|
|39    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1223                                    |     2|
|40    |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1224                                    |     2|
|41    |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized0               |    33|
|42    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1217                                    |     3|
|43    |              r_reg                                                                                 |sc_util_v1_0_2_axi_reg_stall_1215                              |   115|
|44    |              w_reg                                                                                 |sc_util_v1_0_2_axi_reg_stall_1216                              |   119|
|45    |        m00_nodes                                                                                   |m00_nodes_imp_1GOYQYZ                                          |  1510|
|46    |          m00_ar_node                                                                               |bd_afc3_m00arn_0                                               |   267|
|47    |            inst                                                                                    |sc_node_v1_0_6_top                                             |   267|
|48    |              inst_mi_handler                                                                       |sc_node_v1_0_6_mi_handler                                      |   239|
|49    |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_6_fi_regulator_1204                               |     3|
|50    |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_6_fifo__xdcDup__1                                 |   221|
|51    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__1                      |   221|
|52    |                    \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__15                                               |    34|
|53    |                    \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray                                                   |    34|
|54    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_base                                                |    65|
|55    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_1209                    |    14|
|56    |                    \gen_async_clocks.inst_rd_clk_sync_delay                                        |sc_util_v1_0_2_counter_1207                                    |     4|
|57    |                    \gen_async_clocks.inst_wr_clk_sync_delay                                        |sc_util_v1_0_2_counter_1208                                    |     4|
|58    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_1210                    |    13|
|59    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_1211                    |    35|
|60    |                inst_ingress                                                                        |sc_node_v1_0_6_ingress                                         |    13|
|61    |                  inst_incoming_count                                                               |sc_util_v1_0_2_counter__parameterized2_1205                    |    11|
|62    |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline_1206                                   |     2|
|63    |              inst_si_handler                                                                       |sc_node_v1_0_6_si_handler                                      |    23|
|64    |                \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_6_arb_alg_rr_1201                                 |    10|
|65    |                \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter            |sc_util_v1_0_2_counter_1202                                    |     6|
|66    |                \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter            |sc_util_v1_0_2_counter_1203                                    |     6|
|67    |          m00_aw_node                                                                               |bd_afc3_m00awn_0                                               |   283|
|68    |            inst                                                                                    |sc_node_v1_0_6_top__parameterized0                             |   283|
|69    |              inst_mi_handler                                                                       |sc_node_v1_0_6_mi_handler__parameterized0                      |   231|
|70    |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_6_fi_regulator_1193                               |     2|
|71    |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_6_fifo                                            |   214|
|72    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo                                 |   214|
|73    |                    \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__13                                               |    34|
|74    |                    \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__14                                               |    34|
|75    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_base__2                                             |    59|
|76    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_1198                    |    14|
|77    |                    \gen_async_clocks.inst_rd_clk_sync_delay                                        |sc_util_v1_0_2_counter_1196                                    |     4|
|78    |                    \gen_async_clocks.inst_wr_clk_sync_delay                                        |sc_util_v1_0_2_counter_1197                                    |     4|
|79    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_1199                    |    13|
|80    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_1200                    |    32|
|81    |                inst_ingress                                                                        |sc_node_v1_0_6_ingress__parameterized0                         |    13|
|82    |                  inst_incoming_count                                                               |sc_util_v1_0_2_counter__parameterized2_1194                    |    10|
|83    |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline_1195                                   |     3|
|84    |              inst_si_handler                                                                       |sc_node_v1_0_6_si_handler__parameterized0                      |    47|
|85    |                \gen_m_axis_arb_fifo.inst_axis_arb_fifo                                             |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized1_1190          |    32|
|86    |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1192                                    |     3|
|87    |                \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_6_arb_alg_rr                                      |     7|
|88    |                \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter            |sc_util_v1_0_2_counter_1191                                    |     7|
|89    |          m00_b_node                                                                                |bd_afc3_m00bn_0                                                |   324|
|90    |            inst                                                                                    |sc_node_v1_0_6_top__parameterized1                             |   324|
|91    |              inst_mi_handler                                                                       |sc_node_v1_0_6_mi_handler__parameterized1                      |   315|
|92    |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_6_fifo__parameterized0__xdcDup__1                 |   140|
|93    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized0__xdcDup__1      |   140|
|94    |                    \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__11                                               |    34|
|95    |                    \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__12                                               |    34|
|96    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_base__parameterized0                                |     2|
|97    |                    \gen_async_clocks.inst_rd_clk_sync_delay                                        |sc_util_v1_0_2_counter_1185                                    |     4|
|98    |                    \gen_async_clocks.inst_wr_clk_sync_delay                                        |sc_util_v1_0_2_counter_1186                                    |     4|
|99    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_1187                    |    14|
|100   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_1188                    |    13|
|101   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_1189                    |    20|
|102   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_6_fifo__parameterized1                            |   156|
|103   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized1                 |   156|
|104   |                    \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__9                                                |    34|
|105   |                    \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__10                                               |    34|
|106   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_base__parameterized1                                |     6|
|107   |                    \gen_async_clocks.inst_rd_clk_sync_delay                                        |sc_util_v1_0_2_counter_1180                                    |     4|
|108   |                    \gen_async_clocks.inst_wr_clk_sync_delay                                        |sc_util_v1_0_2_counter_1181                                    |     4|
|109   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_1182                    |    14|
|110   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_1183                    |    13|
|111   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_1184                    |    30|
|112   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_6_reg_slice3__parameterized0_1179                 |    17|
|113   |              inst_si_handler                                                                       |sc_node_v1_0_6_si_handler__parameterized1_1177                 |     4|
|114   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_1178                                   |     4|
|115   |          m00_r_node                                                                                |bd_afc3_m00rn_0                                                |   373|
|116   |            inst                                                                                    |sc_node_v1_0_6_top__parameterized2                             |   373|
|117   |              inst_mi_handler                                                                       |sc_node_v1_0_6_mi_handler__parameterized2                      |   364|
|118   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_6_fifo__parameterized0                            |   142|
|119   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized0                 |   142|
|120   |                    \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__7                                                |    34|
|121   |                    \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__8                                                |    34|
|122   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_base__parameterized0__2                             |     3|
|123   |                    \gen_async_clocks.inst_rd_clk_sync_delay                                        |sc_util_v1_0_2_counter_1172                                    |     4|
|124   |                    \gen_async_clocks.inst_wr_clk_sync_delay                                        |sc_util_v1_0_2_counter_1173                                    |     4|
|125   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_1174                    |    14|
|126   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_1175                    |    13|
|127   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_1176                    |    20|
|128   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_6_fifo__parameterized2                            |   194|
|129   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized2                 |   194|
|130   |                    \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__5                                                |    34|
|131   |                    \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__6                                                |    34|
|132   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_base__parameterized2                                |    47|
|133   |                    \gen_async_clocks.inst_rd_clk_sync_delay                                        |sc_util_v1_0_2_counter_1167                                    |     4|
|134   |                    \gen_async_clocks.inst_wr_clk_sync_delay                                        |sc_util_v1_0_2_counter_1168                                    |     4|
|135   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_1169                    |    13|
|136   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_1170                    |    13|
|137   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_1171                    |    30|
|138   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_6_reg_slice3__parameterized0                      |    26|
|139   |              inst_si_handler                                                                       |sc_node_v1_0_6_si_handler__parameterized2_1165                 |     4|
|140   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_1166                                   |     4|
|141   |          m00_w_node                                                                                |bd_afc3_m00wn_0                                                |   263|
|142   |            inst                                                                                    |sc_node_v1_0_6_top__parameterized3                             |   263|
|143   |              inst_mi_handler                                                                       |sc_node_v1_0_6_mi_handler__parameterized3                      |   218|
|144   |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_6_fi_regulator                                    |     3|
|145   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_6_fifo__parameterized4                            |   200|
|146   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized4                 |   200|
|147   |                    \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__3                                                |    34|
|148   |                    \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__4                                                |    34|
|149   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_base__parameterized4                                |    44|
|150   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_1162                    |    14|
|151   |                    \gen_async_clocks.inst_rd_clk_sync_delay                                        |sc_util_v1_0_2_counter                                         |     4|
|152   |                    \gen_async_clocks.inst_wr_clk_sync_delay                                        |sc_util_v1_0_2_counter_1161                                    |     4|
|153   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_1163                    |    13|
|154   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_1164                    |    35|
|155   |                inst_ingress                                                                        |sc_node_v1_0_6_ingress__parameterized3                         |    13|
|156   |                  inst_incoming_count                                                               |sc_util_v1_0_2_counter__parameterized2                         |    11|
|157   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline_1160                                   |     2|
|158   |              inst_si_handler                                                                       |sc_node_v1_0_6_si_handler__parameterized3                      |    40|
|159   |                \gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late          |sc_util_v1_0_2_pipeline_1156                                   |     3|
|160   |                \gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                     |sc_node_v1_0_6_fifo__parameterized3                            |    30|
|161   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized3_1158            |    30|
|162   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_base__parameterized3__1                             |     1|
|163   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized3                         |     6|
|164   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized3_1159                    |     6|
|165   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized4                         |    12|
|166   |                \gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                     |sc_node_v1_0_6_fifo__parameterized3_1157                       |     6|
|167   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized3                 |     6|
|168   |        s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_USCCV8                                  |  2565|
|169   |          s00_mmu                                                                                   |bd_afc3_s00mmu_0                                               |  1120|
|170   |            inst                                                                                    |sc_mmu_v1_0_5_top__1                                           |  1120|
|171   |              ar_reg_stall                                                                          |sc_util_v1_0_2_axi_reg_stall_1148                              |   184|
|172   |              ar_sreg                                                                               |sc_util_v1_0_2_axi_reg_stall_1149                              |   178|
|173   |              aw_reg_stall                                                                          |sc_util_v1_0_2_axi_reg_stall_1150                              |   190|
|174   |              aw_sreg                                                                               |sc_util_v1_0_2_axi_reg_stall_1151                              |   175|
|175   |              b_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall_1152                              |    23|
|176   |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_5_decerr_slave_1153                                |    51|
|177   |              r_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall_1154                              |   152|
|178   |              w_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall_1155                              |   128|
|179   |          s00_si_converter                                                                          |bd_afc3_s00sic_0                                               |  1445|
|180   |            inst                                                                                    |sc_si_converter_v1_0_5_top__1                                  |  1445|
|181   |              \converter.wrap_narrow_inst                                                           |sc_si_converter_v1_0_5_wrap_narrow_1012                        |  1390|
|182   |                ar_reg_slice                                                                        |sc_util_v1_0_2_axi_reg_stall_1020                              |   209|
|183   |                aw_reg_slice                                                                        |sc_util_v1_0_2_axi_reg_stall_1021                              |   192|
|184   |                \gen_thread_loop[0].r_cmd_fifo                                                      |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2_1022          |   100|
|185   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1132                                    |     2|
|186   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1133                                    |     2|
|187   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1134                                    |     2|
|188   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1135                                    |     2|
|189   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1136                                    |     2|
|190   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1137                                    |     2|
|191   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1138                                    |     3|
|192   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1139                                    |     2|
|193   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1140                                    |     2|
|194   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1141                                    |     2|
|195   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1142                                    |     3|
|196   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1143                                    |     3|
|197   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1144                                    |     3|
|198   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1145                                    |     3|
|199   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1146                                    |     2|
|200   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1147                                    |     2|
|201   |                \gen_thread_loop[0].r_payld_fifo                                                    |sc_si_converter_v1_0_5_offset_fifo_1023                        |   287|
|202   |                  cmd_fifo                                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3_1085          |   101|
|203   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1120                                    |     2|
|204   |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_2_srl_rtl_1121                                    |     3|
|205   |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_2_srl_rtl_1122                                    |     4|
|206   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1123                                    |     2|
|207   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1124                                    |     2|
|208   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1125                                    |     2|
|209   |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1126                                    |     2|
|210   |                    \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1127                                    |     2|
|211   |                    \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1128                                    |     2|
|212   |                    \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1129                                    |     2|
|213   |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1130                                    |     3|
|214   |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1131                                    |     3|
|215   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1086                                    |     1|
|216   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1087                                    |     1|
|217   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1088                                    |     1|
|218   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1089                                    |     1|
|219   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1090                                    |     1|
|220   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1091                                    |     1|
|221   |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1092                                    |     1|
|222   |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1093                                    |     1|
|223   |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1094                                    |     1|
|224   |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1095                                    |     1|
|225   |                  \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1096                                    |     1|
|226   |                  \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1097                                    |     1|
|227   |                  \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1098                                    |     1|
|228   |                  \gen_srls[23].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1099                                    |     1|
|229   |                  \gen_srls[24].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1100                                    |     1|
|230   |                  \gen_srls[25].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1101                                    |     1|
|231   |                  \gen_srls[26].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1102                                    |     1|
|232   |                  \gen_srls[27].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1103                                    |     1|
|233   |                  \gen_srls[28].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1104                                    |     1|
|234   |                  \gen_srls[29].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1105                                    |     1|
|235   |                  \gen_srls[30].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1106                                    |     1|
|236   |                  \gen_srls[31].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1107                                    |     1|
|237   |                  \gen_srls[32].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1108                                    |     1|
|238   |                  \gen_srls[33].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1109                                    |     1|
|239   |                  \gen_srls[34].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1110                                    |     1|
|240   |                  \gen_srls[35].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1111                                    |     1|
|241   |                  \gen_srls[37].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1112                                    |     1|
|242   |                  \gen_srls[38].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1113                                    |     8|
|243   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1114                                    |     1|
|244   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1115                                    |     1|
|245   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1116                                    |     1|
|246   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1117                                    |     1|
|247   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1118                                    |     1|
|248   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1119                                    |     1|
|249   |                w_cmd_fifo                                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized1_1024          |   105|
|250   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1075                                    |     2|
|251   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1076                                    |     2|
|252   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1077                                    |     2|
|253   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1078                                    |     2|
|254   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1079                                    |     2|
|255   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1080                                    |     2|
|256   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1081                                    |     2|
|257   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1082                                    |     2|
|258   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1083                                    |     2|
|259   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1084                                    |     2|
|260   |                w_payld_fifo                                                                        |sc_si_converter_v1_0_5_offset_fifo__parameterized0_1025        |   272|
|261   |                  cmd_fifo                                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3_1026          |   110|
|262   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1063                                    |     2|
|263   |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_2_srl_rtl_1064                                    |     4|
|264   |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_2_srl_rtl_1065                                    |     8|
|265   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1066                                    |     2|
|266   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1067                                    |     2|
|267   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1068                                    |     2|
|268   |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1069                                    |     3|
|269   |                    \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1070                                    |     3|
|270   |                    \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1071                                    |     3|
|271   |                    \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1072                                    |     3|
|272   |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1073                                    |     3|
|273   |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1074                                    |     3|
|274   |                  \gen_srls[100].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1027                                    |     1|
|275   |                  \gen_srls[101].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1028                                    |     1|
|276   |                  \gen_srls[102].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1029                                    |     1|
|277   |                  \gen_srls[103].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_1030                                    |     8|
|278   |                  \gen_srls[68].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1031                                    |     1|
|279   |                  \gen_srls[69].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1032                                    |     1|
|280   |                  \gen_srls[70].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1033                                    |     1|
|281   |                  \gen_srls[71].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1034                                    |     1|
|282   |                  \gen_srls[72].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1035                                    |     1|
|283   |                  \gen_srls[73].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1036                                    |     1|
|284   |                  \gen_srls[74].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1037                                    |     1|
|285   |                  \gen_srls[75].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1038                                    |     1|
|286   |                  \gen_srls[76].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1039                                    |     1|
|287   |                  \gen_srls[77].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1040                                    |     1|
|288   |                  \gen_srls[78].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1041                                    |     1|
|289   |                  \gen_srls[79].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1042                                    |     1|
|290   |                  \gen_srls[80].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1043                                    |     1|
|291   |                  \gen_srls[81].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1044                                    |     1|
|292   |                  \gen_srls[82].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1045                                    |     1|
|293   |                  \gen_srls[83].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1046                                    |     1|
|294   |                  \gen_srls[84].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1047                                    |     1|
|295   |                  \gen_srls[85].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1048                                    |     1|
|296   |                  \gen_srls[86].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1049                                    |     1|
|297   |                  \gen_srls[87].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1050                                    |     1|
|298   |                  \gen_srls[88].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1051                                    |     1|
|299   |                  \gen_srls[89].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1052                                    |     1|
|300   |                  \gen_srls[90].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1053                                    |     1|
|301   |                  \gen_srls[91].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1054                                    |     1|
|302   |                  \gen_srls[92].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1055                                    |     1|
|303   |                  \gen_srls[93].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1056                                    |     1|
|304   |                  \gen_srls[94].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1057                                    |     1|
|305   |                  \gen_srls[95].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1058                                    |     1|
|306   |                  \gen_srls[96].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1059                                    |     1|
|307   |                  \gen_srls[97].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1060                                    |     1|
|308   |                  \gen_srls[98].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1061                                    |     1|
|309   |                  \gen_srls[99].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_1062                                    |     1|
|310   |              splitter_inst                                                                         |sc_si_converter_v1_0_5_splitter_1013                           |    53|
|311   |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized4_1014          |    52|
|312   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1015                                    |     2|
|313   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1016                                    |     2|
|314   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1017                                    |     2|
|315   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1018                                    |     2|
|316   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_1019                                    |     3|
|317   |        s00_nodes                                                                                   |s00_nodes_imp_Y7M43I                                           |   682|
|318   |          s00_ar_node                                                                               |bd_afc3_sarn_0                                                 |   141|
|319   |            inst                                                                                    |sc_node_v1_0_6_top__parameterized4                             |   141|
|320   |              inst_mi_handler                                                                       |sc_node_v1_0_6_mi_handler__parameterized4_998                  |   136|
|321   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_6_fifo__parameterized5_1001                       |    50|
|322   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized5_1008            |    50|
|323   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_1009                    |    13|
|324   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_1010                    |    13|
|325   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_1011                    |    20|
|326   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_6_fifo__parameterized6_1002                       |    73|
|327   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized6_1004            |    73|
|328   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_base__parameterized6__1                             |    11|
|329   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_1005                    |    13|
|330   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_1006                    |    13|
|331   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_1007                    |    30|
|332   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_6_reg_slice3__parameterized1_1003                 |    10|
|333   |              inst_si_handler                                                                       |sc_node_v1_0_6_si_handler__parameterized4_999                  |     4|
|334   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_1000                                   |     4|
|335   |          s00_aw_node                                                                               |bd_afc3_sawn_0                                                 |   140|
|336   |            inst                                                                                    |sc_node_v1_0_6_top__parameterized5                             |   140|
|337   |              inst_mi_handler                                                                       |sc_node_v1_0_6_mi_handler__parameterized5                      |   135|
|338   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_6_fifo__parameterized5_987                        |    50|
|339   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized5_994             |    50|
|340   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_995                     |    13|
|341   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_996                     |    13|
|342   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_997                     |    20|
|343   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_6_fifo__parameterized6_988                        |    72|
|344   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized6_990             |    72|
|345   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_base__parameterized6                                |    10|
|346   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_991                     |    13|
|347   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_992                     |    13|
|348   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_993                     |    30|
|349   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_6_reg_slice3__parameterized1_989                  |    10|
|350   |              inst_si_handler                                                                       |sc_node_v1_0_6_si_handler__parameterized5                      |     4|
|351   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_986                                    |     4|
|352   |          s00_b_node                                                                                |bd_afc3_sbn_0                                                  |   122|
|353   |            inst                                                                                    |sc_node_v1_0_6_top__parameterized6                             |   122|
|354   |              inst_mi_handler                                                                       |sc_node_v1_0_6_mi_handler__parameterized6                      |   117|
|355   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_6_fifo__parameterized7_977                        |    56|
|356   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized7_982             |    56|
|357   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_983                     |    13|
|358   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_984                     |    13|
|359   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_985                     |    24|
|360   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_6_fifo__parameterized8                            |    56|
|361   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized8                 |    56|
|362   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_base__parameterized8                                |     1|
|363   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_979                     |    14|
|364   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_980                     |    13|
|365   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_981                     |    22|
|366   |                inst_ingress                                                                        |sc_node_v1_0_6_ingress__parameterized6                         |     2|
|367   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline_978                                    |     2|
|368   |              inst_si_handler                                                                       |sc_node_v1_0_6_si_handler__parameterized1                      |     4|
|369   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_976                                    |     4|
|370   |          s00_r_node                                                                                |bd_afc3_srn_0                                                  |   128|
|371   |            inst                                                                                    |sc_node_v1_0_6_top__parameterized7                             |   128|
|372   |              inst_mi_handler                                                                       |sc_node_v1_0_6_mi_handler__parameterized7_961                  |   123|
|373   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_6_fifo__parameterized7_964                        |    56|
|374   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized7_972             |    56|
|375   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_973                     |    13|
|376   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_974                     |    13|
|377   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_975                     |    24|
|378   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_6_fifo__parameterized9_965                        |    62|
|379   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized9_968             |    62|
|380   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_base__parameterized9                                |     7|
|381   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_969                     |    14|
|382   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_970                     |    13|
|383   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_971                     |    22|
|384   |                inst_ingress                                                                        |sc_node_v1_0_6_ingress__parameterized7_966                     |     2|
|385   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline_967                                    |     2|
|386   |              inst_si_handler                                                                       |sc_node_v1_0_6_si_handler__parameterized2_962                  |     4|
|387   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_963                                    |     4|
|388   |          s00_w_node                                                                                |bd_afc3_swn_0                                                  |   151|
|389   |            inst                                                                                    |sc_node_v1_0_6_top__parameterized8                             |   151|
|390   |              inst_mi_handler                                                                       |sc_node_v1_0_6_mi_handler__parameterized8                      |   145|
|391   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_6_fifo__parameterized5_952                        |    56|
|392   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized5_957             |    56|
|393   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_base__parameterized5__2                             |     1|
|394   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_958                     |    14|
|395   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_959                     |    13|
|396   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_960                     |    22|
|397   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_6_fifo__parameterized10                           |    75|
|398   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized10                |    75|
|399   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_base__parameterized10                               |     7|
|400   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_954                     |    14|
|401   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_955                     |    13|
|402   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_956                     |    32|
|403   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_6_reg_slice3__parameterized1_953                  |    11|
|404   |              inst_si_handler                                                                       |sc_node_v1_0_6_si_handler__parameterized6                      |     5|
|405   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_951                                    |     5|
|406   |        s01_entry_pipeline                                                                          |s01_entry_pipeline_imp_1W4H5O0                                 |  1250|
|407   |          s01_mmu                                                                                   |bd_afc3_s01mmu_0                                               |   562|
|408   |            inst                                                                                    |sc_mmu_v1_0_5_top                                              |   562|
|409   |              ar_reg_stall                                                                          |sc_util_v1_0_2_axi_reg_stall_948                               |   181|
|410   |              ar_sreg                                                                               |sc_util_v1_0_2_axi_reg_stall_949                               |   184|
|411   |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_5_decerr_slave                                     |    34|
|412   |              r_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall_950                               |   149|
|413   |          s01_si_converter                                                                          |bd_afc3_s01sic_0                                               |   688|
|414   |            inst                                                                                    |sc_si_converter_v1_0_5_top                                     |   688|
|415   |              \converter.wrap_narrow_inst                                                           |sc_si_converter_v1_0_5_wrap_narrow                             |   681|
|416   |                ar_reg_slice                                                                        |sc_util_v1_0_2_axi_reg_stall                                   |   208|
|417   |                \gen_thread_loop[0].r_cmd_fifo                                                      |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2               |   104|
|418   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_932                                     |     2|
|419   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_933                                     |     2|
|420   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_934                                     |     2|
|421   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_935                                     |     2|
|422   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_936                                     |     2|
|423   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_937                                     |     2|
|424   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_938                                     |     3|
|425   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_939                                     |     2|
|426   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_940                                     |     2|
|427   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_941                                     |     2|
|428   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_942                                     |     3|
|429   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_943                                     |     3|
|430   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_944                                     |     3|
|431   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_945                                     |     3|
|432   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_946                                     |     2|
|433   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_947                                     |     2|
|434   |                \gen_thread_loop[0].r_payld_fifo                                                    |sc_si_converter_v1_0_5_offset_fifo                             |   286|
|435   |                  cmd_fifo                                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3_886           |   100|
|436   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_920                                     |     2|
|437   |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_2_srl_rtl_921                                     |     3|
|438   |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_2_srl_rtl_922                                     |     4|
|439   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_923                                     |     2|
|440   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_924                                     |     2|
|441   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_925                                     |     2|
|442   |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_926                                     |     2|
|443   |                    \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_927                                     |     2|
|444   |                    \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_928                                     |     2|
|445   |                    \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_929                                     |     2|
|446   |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_930                                     |     3|
|447   |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_931                                     |     3|
|448   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl                                         |     1|
|449   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_887                                     |     1|
|450   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_888                                     |     1|
|451   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_889                                     |     1|
|452   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_890                                     |     1|
|453   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_891                                     |     1|
|454   |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_892                                     |     1|
|455   |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_893                                     |     1|
|456   |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_894                                     |     1|
|457   |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_895                                     |     1|
|458   |                  \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_896                                     |     1|
|459   |                  \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_897                                     |     1|
|460   |                  \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_898                                     |     1|
|461   |                  \gen_srls[23].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_899                                     |     1|
|462   |                  \gen_srls[24].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_900                                     |     1|
|463   |                  \gen_srls[25].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_901                                     |     1|
|464   |                  \gen_srls[26].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_902                                     |     1|
|465   |                  \gen_srls[27].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_903                                     |     1|
|466   |                  \gen_srls[28].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_904                                     |     1|
|467   |                  \gen_srls[29].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_905                                     |     1|
|468   |                  \gen_srls[30].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_906                                     |     1|
|469   |                  \gen_srls[31].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_907                                     |     1|
|470   |                  \gen_srls[32].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_908                                     |     1|
|471   |                  \gen_srls[33].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_909                                     |     1|
|472   |                  \gen_srls[34].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_910                                     |     1|
|473   |                  \gen_srls[35].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_911                                     |     1|
|474   |                  \gen_srls[37].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_912                                     |     1|
|475   |                  \gen_srls[38].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_913                                     |     8|
|476   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_914                                     |     1|
|477   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_915                                     |     1|
|478   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_916                                     |     1|
|479   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_917                                     |     1|
|480   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_918                                     |     1|
|481   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_919                                     |     1|
|482   |                w_cmd_fifo                                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized1               |     5|
|483   |                w_payld_fifo                                                                        |sc_si_converter_v1_0_5_offset_fifo__parameterized0             |     5|
|484   |                  cmd_fifo                                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3               |     5|
|485   |              splitter_inst                                                                         |sc_si_converter_v1_0_5_splitter                                |     5|
|486   |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized4               |     5|
|487   |        s01_nodes                                                                                   |s01_nodes_imp_1RW0SI0                                          |   269|
|488   |          s01_ar_node                                                                               |bd_afc3_sarn_1                                                 |   141|
|489   |            inst                                                                                    |sc_node_v1_0_6_top__parameterized4__1                          |   141|
|490   |              inst_mi_handler                                                                       |sc_node_v1_0_6_mi_handler__parameterized4                      |   136|
|491   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_6_fifo__parameterized5                            |    50|
|492   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized5                 |    50|
|493   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_883                     |    13|
|494   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_884                     |    13|
|495   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_885                     |    20|
|496   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_6_fifo__parameterized6                            |    73|
|497   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized6                 |    73|
|498   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_base__parameterized6__2                             |    11|
|499   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_880                     |    13|
|500   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_881                     |    13|
|501   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_882                     |    30|
|502   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_6_reg_slice3__parameterized1                      |    10|
|503   |              inst_si_handler                                                                       |sc_node_v1_0_6_si_handler__parameterized4                      |     4|
|504   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_879                                    |     4|
|505   |          s01_r_node                                                                                |bd_afc3_srn_1                                                  |   128|
|506   |            inst                                                                                    |sc_node_v1_0_6_top__parameterized7__1                          |   128|
|507   |              inst_mi_handler                                                                       |sc_node_v1_0_6_mi_handler__parameterized7                      |   123|
|508   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_6_fifo__parameterized7                            |    56|
|509   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized7                 |    56|
|510   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0_876                     |    13|
|511   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_877                     |    13|
|512   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1_878                     |    24|
|513   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_6_fifo__parameterized9                            |    62|
|514   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized9                 |    62|
|515   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_base__parameterized9__1                             |     7|
|516   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter__parameterized0                         |    14|
|517   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter__parameterized0_875                     |    13|
|518   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized1                         |    22|
|519   |                inst_ingress                                                                        |sc_node_v1_0_6_ingress__parameterized7                         |     2|
|520   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline_874                                    |     2|
|521   |              inst_si_handler                                                                       |sc_node_v1_0_6_si_handler__parameterized2                      |     4|
|522   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline                                        |     4|
|523   |        switchboards                                                                                |switchboards_imp_4N4PBE                                        |   405|
|524   |          ar_switchboard                                                                            |bd_afc3_arsw_0                                                 |   130|
|525   |            inst                                                                                    |sc_switchboard_v1_0_4_top                                      |   130|
|526   |              \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_2_mux                                             |    65|
|527   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized8_873                    |    65|
|528   |          aw_switchboard                                                                            |bd_afc3_awsw_0                                                 |    60|
|529   |            inst                                                                                    |sc_switchboard_v1_0_4_top__1                                   |    60|
|530   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized8                        |    59|
|531   |          b_switchboard                                                                             |bd_afc3_bsw_0                                                  |    12|
|532   |            inst                                                                                    |sc_switchboard_v1_0_4_top__parameterized0                      |    12|
|533   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized10                       |    10|
|534   |          r_switchboard                                                                             |bd_afc3_rsw_0                                                  |   162|
|535   |            inst                                                                                    |sc_switchboard_v1_0_4_top__parameterized1                      |   162|
|536   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized12_871                   |    80|
|537   |              \gen_mi[1].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized12_872                   |    80|
|538   |          w_switchboard                                                                             |bd_afc3_wsw_0                                                  |    41|
|539   |            inst                                                                                    |sc_switchboard_v1_0_4_top__parameterized2                      |    41|
|540   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized12                       |    40|
|541   |    clk_wiz_1                                                                                       |design_1_clk_wiz_1_0                                           |     6|
|542   |      inst                                                                                          |design_1_clk_wiz_1_0_clk_wiz                                   |     6|
|543   |    lab2_0                                                                                          |design_1_lab2_0_0                                              |  2477|
|544   |      U0                                                                                            |lab2_v1_0                                                      |  2475|
|545   |        lab2_v1_0_S00_AXI_inst                                                                      |lab2_v1_0_S00_AXI                                              |  2475|
|546   |          l2_dp                                                                                     |lab2_datapath                                                  |  1039|
|547   |            adCount                                                                                 |addrCounter                                                    |    34|
|548   |            audioWrapper                                                                            |Audio_Codec_Wrapper                                            |   529|
|549   |              audiocodec_master_clock                                                               |clk_wiz_1                                                      |     6|
|550   |                inst                                                                                |clk_wiz_1_clk_wiz                                              |     6|
|551   |              audio_inout                                                                           |i2s_ctl                                                        |   202|
|552   |              initialize_audio                                                                      |audio_init                                                     |   309|
|553   |                twi_controller                                                                      |TWICtl                                                         |   138|
|554   |            blockMem                                                                                |unimacro_BRAM_SDP_MACRO                                        |    24|
|555   |            firstLab                                                                                |lab1                                                           |   428|
|556   |              video_inst                                                                            |video                                                          |   428|
|557   |                mmcm_adv_inst_display_clocks                                                        |clk_wiz_0                                                      |     7|
|558   |                  inst                                                                              |clk_wiz_0_clk_wiz                                              |     7|
|559   |                Inst_vga                                                                            |vga                                                            |   284|
|560   |                  cntH                                                                              |counter                                                        |   140|
|561   |                  cntV                                                                              |counterVert                                                    |   110|
|562   |                  scpFace                                                                           |scopeface                                                      |    34|
|563   |                inst_dvid                                                                           |dvid                                                           |   133|
|564   |                  TDMS_encoder_blue                                                                 |TDMS_encoder                                                   |    13|
|565   |                  TDMS_encoder_green                                                                |TDMS_encoder_869                                               |    14|
|566   |                  TDMS_encoder_red                                                                  |TDMS_encoder_870                                               |    21|
|567   |            flagger                                                                                 |flagRegister                                                   |     6|
|568   |          l2_fsm                                                                                    |lab2_fsm                                                       |     5|
|569   |    mig_7series_0                                                                                   |design_1_mig_7series_0_0                                       | 13802|
|570   |      u_design_1_mig_7series_0_0_mig                                                                |design_1_mig_7series_0_0_mig                                   | 13800|
|571   |        \temp_mon_enabled.u_tempmon                                                                 |mig_7series_v4_0_tempmon                                       |   172|
|572   |        u_ddr3_clk_ibuf                                                                             |mig_7series_v4_0_clk_ibuf                                      |     0|
|573   |        u_ddr3_infrastructure                                                                       |mig_7series_v4_0_infrastructure                                |    96|
|574   |        u_iodelay_ctrl                                                                              |mig_7series_v4_0_iodelay_ctrl                                  |    18|
|575   |        u_memc_ui_top_axi                                                                           |mig_7series_v4_0_memc_ui_top_axi                               | 13514|
|576   |          mem_intfc0                                                                                |mig_7series_v4_0_mem_intfc                                     |  9008|
|577   |            ddr_phy_top0                                                                            |mig_7series_v4_0_ddr_phy_top                                   |  7734|
|578   |              u_ddr_calib_top                                                                       |mig_7series_v4_0_ddr_calib_top                                 |  6487|
|579   |                \ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                        |mig_7series_v4_0_ddr_phy_prbs_rdlvl                            |  1068|
|580   |                \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                  |mig_7series_v4_0_ddr_phy_rdlvl                                 |  1628|
|581   |                ddr_phy_tempmon_0                                                                   |mig_7series_v4_0_ddr_phy_tempmon                               |   681|
|582   |                \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                      |mig_7series_v4_0_ddr_phy_dqs_found_cal_hr                      |   288|
|583   |                \mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                          |mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay                     |    44|
|584   |                \mb_wrlvl_inst.u_ddr_phy_wrlvl                                                      |mig_7series_v4_0_ddr_phy_wrlvl                                 |   470|
|585   |                u_ddr_phy_init                                                                      |mig_7series_v4_0_ddr_phy_init                                  |  1532|
|586   |                u_ddr_phy_wrcal                                                                     |mig_7series_v4_0_ddr_phy_wrcal                                 |   495|
|587   |                u_ddr_prbs_gen                                                                      |mig_7series_v4_0_ddr_prbs_gen                                  |   223|
|588   |              u_ddr_mc_phy_wrapper                                                                  |mig_7series_v4_0_ddr_mc_phy_wrapper                            |  1247|
|589   |                \gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_0_poc_pd                                        |     1|
|590   |                \gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_0_poc_pd_863                                    |     1|
|591   |                \genblk24.phy_ctl_pre_fifo_0                                                        |mig_7series_v4_0_ddr_of_pre_fifo                               |     7|
|592   |                \genblk24.phy_ctl_pre_fifo_1                                                        |mig_7series_v4_0_ddr_of_pre_fifo__parameterized0               |     7|
|593   |                \genblk24.phy_ctl_pre_fifo_2                                                        |mig_7series_v4_0_ddr_of_pre_fifo__parameterized0_864           |     7|
|594   |                u_ddr_mc_phy                                                                        |mig_7series_v4_0_ddr_mc_phy                                    |  1156|
|595   |                  \ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                |mig_7series_v4_0_ddr_phy_4lanes                                |  1137|
|596   |                    \ddr_byte_lane_A.ddr_byte_lane_A                                                |mig_7series_v4_0_ddr_byte_lane                                 |   119|
|597   |                      ddr_byte_group_io                                                             |mig_7series_v4_0_ddr_byte_group_io                             |    11|
|598   |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_0_ddr_of_pre_fifo__parameterized1_868           |   102|
|599   |                    \ddr_byte_lane_B.ddr_byte_lane_B                                                |mig_7series_v4_0_ddr_byte_lane__parameterized0                 |   118|
|600   |                      ddr_byte_group_io                                                             |mig_7series_v4_0_ddr_byte_group_io__parameterized0             |    12|
|601   |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_0_ddr_of_pre_fifo__parameterized1_867           |    95|
|602   |                    \ddr_byte_lane_C.ddr_byte_lane_C                                                |mig_7series_v4_0_ddr_byte_lane__parameterized1                 |   374|
|603   |                      ddr_byte_group_io                                                             |mig_7series_v4_0_ddr_byte_group_io__parameterized1             |    28|
|604   |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_0_ddr_if_post_fifo_865                          |   181|
|605   |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_0_ddr_of_pre_fifo__parameterized1_866           |    83|
|606   |                    \ddr_byte_lane_D.ddr_byte_lane_D                                                |mig_7series_v4_0_ddr_byte_lane__parameterized2                 |   494|
|607   |                      ddr_byte_group_io                                                             |mig_7series_v4_0_ddr_byte_group_io__parameterized2             |    32|
|608   |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_0_ddr_if_post_fifo                              |   305|
|609   |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_0_ddr_of_pre_fifo__parameterized1               |    82|
|610   |            mc0                                                                                     |mig_7series_v4_0_mc                                            |  1274|
|611   |              bank_mach0                                                                            |mig_7series_v4_0_bank_mach                                     |   869|
|612   |                arb_mux0                                                                            |mig_7series_v4_0_arb_mux                                       |   220|
|613   |                  arb_row_col0                                                                      |mig_7series_v4_0_arb_row_col                                   |   217|
|614   |                    col_arb0                                                                        |mig_7series_v4_0_round_robin_arb__parameterized1               |    85|
|615   |                    \pre_4_1_1T_arb.pre_arb0                                                        |mig_7series_v4_0_round_robin_arb__parameterized1_861           |    54|
|616   |                    row_arb0                                                                        |mig_7series_v4_0_round_robin_arb__parameterized1_862           |    62|
|617   |                  arb_select0                                                                       |mig_7series_v4_0_arb_select                                    |     3|
|618   |                \bank_cntrl[0].bank0                                                                |mig_7series_v4_0_bank_cntrl                                    |   154|
|619   |                  bank_compare0                                                                     |mig_7series_v4_0_bank_compare_860                              |    53|
|620   |                  bank_queue0                                                                       |mig_7series_v4_0_bank_queue                                    |    58|
|621   |                  bank_state0                                                                       |mig_7series_v4_0_bank_state                                    |    43|
|622   |                \bank_cntrl[1].bank0                                                                |mig_7series_v4_0_bank_cntrl__parameterized0                    |   147|
|623   |                  bank_compare0                                                                     |mig_7series_v4_0_bank_compare_859                              |    49|
|624   |                  bank_queue0                                                                       |mig_7series_v4_0_bank_queue__parameterized0                    |    55|
|625   |                  bank_state0                                                                       |mig_7series_v4_0_bank_state__parameterized0                    |    43|
|626   |                \bank_cntrl[2].bank0                                                                |mig_7series_v4_0_bank_cntrl__parameterized1                    |   158|
|627   |                  bank_compare0                                                                     |mig_7series_v4_0_bank_compare_858                              |    49|
|628   |                  bank_queue0                                                                       |mig_7series_v4_0_bank_queue__parameterized1                    |    59|
|629   |                  bank_state0                                                                       |mig_7series_v4_0_bank_state__parameterized1                    |    50|
|630   |                \bank_cntrl[3].bank0                                                                |mig_7series_v4_0_bank_cntrl__parameterized2                    |   145|
|631   |                  bank_compare0                                                                     |mig_7series_v4_0_bank_compare                                  |    48|
|632   |                  bank_queue0                                                                       |mig_7series_v4_0_bank_queue__parameterized2                    |    54|
|633   |                  bank_state0                                                                       |mig_7series_v4_0_bank_state__parameterized2                    |    43|
|634   |                bank_common0                                                                        |mig_7series_v4_0_bank_common                                   |    45|
|635   |              col_mach0                                                                             |mig_7series_v4_0_col_mach                                      |    43|
|636   |              rank_mach0                                                                            |mig_7series_v4_0_rank_mach                                     |   107|
|637   |                \rank_cntrl[0].rank_cntrl0                                                          |mig_7series_v4_0_rank_cntrl                                    |    21|
|638   |                rank_common0                                                                        |mig_7series_v4_0_rank_common                                   |    86|
|639   |                  \maintenance_request.maint_arb0                                                   |mig_7series_v4_0_round_robin_arb                               |     5|
|640   |          u_axi_mc                                                                                  |mig_7series_v4_0_axi_mc                                        |  3632|
|641   |            \USE_UPSIZER.upsizer_d2                                                                 |mig_7series_v4_0_ddr_axi_upsizer                               |  2278|
|642   |              \USE_READ.read_addr_inst                                                              |mig_7series_v4_0_ddr_a_upsizer__parameterized0                 |   246|
|643   |                \USE_BURSTS.cmd_queue                                                               |mig_7series_v4_0_ddr_command_fifo_845                          |   150|
|644   |                  \USE_FPGA_VALID_WRITE.new_write_inst                                              |mig_7series_v4_0_ddr_carry_latch_or_851                        |     7|
|645   |                  \USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                         |mig_7series_v4_0_ddr_carry_and_852                             |     2|
|646   |                  \USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                         |mig_7series_v4_0_ddr_carry_and_853                             |     1|
|647   |                  \USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                     |mig_7series_v4_0_ddr_carry_and_854                             |     1|
|648   |                  \USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                     |mig_7series_v4_0_ddr_carry_and_855                             |     1|
|649   |                  \USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                     |mig_7series_v4_0_ddr_carry_and_856                             |     1|
|650   |                  \USE_FPGA_VALID_WRITE.valid_write_inst                                            |mig_7series_v4_0_ddr_carry_and_857                             |     4|
|651   |                \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                              |mig_7series_v4_0_ddr_carry_latch_and_846                       |     1|
|652   |                \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                              |mig_7series_v4_0_ddr_carry_latch_and_847                       |     1|
|653   |                \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                              |mig_7series_v4_0_ddr_carry_latch_and_848                       |     1|
|654   |                \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                              |mig_7series_v4_0_ddr_carry_latch_and_849                       |     1|
|655   |                \USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                  |mig_7series_v4_0_ddr_carry_and_850                             |     1|
|656   |              \USE_READ.read_data_inst                                                              |mig_7series_v4_0_ddr_r_upsizer                                 |   293|
|657   |                \USE_FPGA_CTRL.cmd_ready_inst                                                       |mig_7series_v4_0_ddr_carry_latch_and_822                       |     2|
|658   |                \USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                                  |mig_7series_v4_0_ddr_carry_and_823                             |     2|
|659   |                \USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                               |mig_7series_v4_0_ddr_carry_or_824                              |     2|
|660   |                \USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                        |mig_7series_v4_0_ddr_comparator_sel_825                        |     4|
|661   |                  \LUT_LEVEL[0].compare_inst                                                        |mig_7series_v4_0_ddr_carry_and_841                             |     1|
|662   |                  \LUT_LEVEL[1].compare_inst                                                        |mig_7series_v4_0_ddr_carry_and_842                             |     1|
|663   |                  \LUT_LEVEL[2].compare_inst                                                        |mig_7series_v4_0_ddr_carry_and_843                             |     1|
|664   |                  \LUT_LEVEL[3].compare_inst                                                        |mig_7series_v4_0_ddr_carry_and_844                             |     1|
|665   |                \USE_FPGA_LAST_WORD.last_beat_inst                                                  |mig_7series_v4_0_ddr_comparator_sel_static__parameterized0_826 |    10|
|666   |                  \LUT_LEVEL[0].compare_inst                                                        |mig_7series_v4_0_ddr_carry_and_837                             |     2|
|667   |                  \LUT_LEVEL[1].compare_inst                                                        |mig_7series_v4_0_ddr_carry_and_838                             |     2|
|668   |                  \LUT_LEVEL[2].compare_inst                                                        |mig_7series_v4_0_ddr_carry_and_839                             |     2|
|669   |                  \LUT_LEVEL[3].compare_inst                                                        |mig_7series_v4_0_ddr_carry_and_840                             |     4|
|670   |                \USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                        |mig_7series_v4_0_ddr_comparator_sel_static_827                 |     4|
|671   |                  \LUT_LEVEL[0].compare_inst                                                        |mig_7series_v4_0_ddr_carry_and_835                             |     2|
|672   |                  \LUT_LEVEL[1].compare_inst                                                        |mig_7series_v4_0_ddr_carry_and_836                             |     2|
|673   |                \USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                               |mig_7series_v4_0_ddr_carry_and_828                             |     1|
|674   |                \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                               |mig_7series_v4_0_ddr_carry_and_829                             |     1|
|675   |                \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                           |mig_7series_v4_0_ddr_carry_and_830                             |     1|
|676   |                \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst                         |mig_7series_v4_0_ddr_carry_and_831                             |     2|
|677   |                \USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                                    |mig_7series_v4_0_ddr_carry_or_832                              |     2|
|678   |                \USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                |mig_7series_v4_0_ddr_carry_and_833                             |     1|
|679   |                \USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                              |mig_7series_v4_0_ddr_carry_and_834                             |     1|
|680   |              \USE_WRITE.write_addr_inst                                                            |mig_7series_v4_0_ddr_a_upsizer                                 |   299|
|681   |                \USE_BURSTS.cmd_queue                                                               |mig_7series_v4_0_ddr_command_fifo                              |   203|
|682   |                  \USE_FPGA_VALID_WRITE.new_write_inst                                              |mig_7series_v4_0_ddr_carry_latch_or                            |     7|
|683   |                  \USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                         |mig_7series_v4_0_ddr_carry_and_816                             |     2|
|684   |                  \USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                         |mig_7series_v4_0_ddr_carry_and_817                             |     1|
|685   |                  \USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                     |mig_7series_v4_0_ddr_carry_and_818                             |     1|
|686   |                  \USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                     |mig_7series_v4_0_ddr_carry_and_819                             |     1|
|687   |                  \USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                     |mig_7series_v4_0_ddr_carry_and_820                             |     1|
|688   |                  \USE_FPGA_VALID_WRITE.valid_write_inst                                            |mig_7series_v4_0_ddr_carry_and_821                             |     4|
|689   |                \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                              |mig_7series_v4_0_ddr_carry_latch_and_811                       |     1|
|690   |                \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                              |mig_7series_v4_0_ddr_carry_latch_and_812                       |     1|
|691   |                \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                              |mig_7series_v4_0_ddr_carry_latch_and_813                       |     1|
|692   |                \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                              |mig_7series_v4_0_ddr_carry_latch_and_814                       |     1|
|693   |                \USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                  |mig_7series_v4_0_ddr_carry_and_815                             |     1|
|694   |              \USE_WRITE.write_data_inst                                                            |mig_7series_v4_0_ddr_w_upsizer                                 |   717|
|695   |                \USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                        |mig_7series_v4_0_ddr_comparator_sel                            |     4|
|696   |                  \LUT_LEVEL[0].compare_inst                                                        |mig_7series_v4_0_ddr_carry_and_807                             |     1|
|697   |                  \LUT_LEVEL[1].compare_inst                                                        |mig_7series_v4_0_ddr_carry_and_808                             |     1|
|698   |                  \LUT_LEVEL[2].compare_inst                                                        |mig_7series_v4_0_ddr_carry_and_809                             |     1|
|699   |                  \LUT_LEVEL[3].compare_inst                                                        |mig_7series_v4_0_ddr_carry_and_810                             |     1|
|700   |                \USE_FPGA_LAST_WORD.last_beat_inst                                                  |mig_7series_v4_0_ddr_comparator_sel_static__parameterized0     |     8|
|701   |                  \LUT_LEVEL[0].compare_inst                                                        |mig_7series_v4_0_ddr_carry_and_803                             |     2|
|702   |                  \LUT_LEVEL[1].compare_inst                                                        |mig_7series_v4_0_ddr_carry_and_804                             |     2|
|703   |                  \LUT_LEVEL[2].compare_inst                                                        |mig_7series_v4_0_ddr_carry_and_805                             |     2|
|704   |                  \LUT_LEVEL[3].compare_inst                                                        |mig_7series_v4_0_ddr_carry_and_806                             |     2|
|705   |                \USE_FPGA_LAST_WORD.last_word_inst                                                  |mig_7series_v4_0_ddr_carry_and                                 |     1|
|706   |                \USE_FPGA_USE_WRAP.last_word_inst2                                                  |mig_7series_v4_0_ddr_carry_and_789                             |     1|
|707   |                \USE_FPGA_USE_WRAP.last_word_inst3                                                  |mig_7series_v4_0_ddr_carry_and_790                             |     1|
|708   |                \USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                               |mig_7series_v4_0_ddr_carry_latch_and                           |    18|
|709   |                \USE_FPGA_WORD_COMPLETED.last_word_inst_2                                           |mig_7series_v4_0_ddr_carry_and_791                             |     1|
|710   |                \USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                        |mig_7series_v4_0_ddr_comparator_sel_static                     |     4|
|711   |                  \LUT_LEVEL[0].compare_inst                                                        |mig_7series_v4_0_ddr_carry_and_801                             |     2|
|712   |                  \LUT_LEVEL[1].compare_inst                                                        |mig_7series_v4_0_ddr_carry_and_802                             |     2|
|713   |                \USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                           |mig_7series_v4_0_ddr_carry_or                                  |     1|
|714   |                \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                               |mig_7series_v4_0_ddr_carry_and_792                             |     2|
|715   |                \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                          |mig_7series_v4_0_ddr_carry_and_793                             |   147|
|716   |                \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                           |mig_7series_v4_0_ddr_carry_and_794                             |     1|
|717   |                \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                          |mig_7series_v4_0_ddr_carry_and_795                             |     2|
|718   |                \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst                         |mig_7series_v4_0_ddr_carry_and_796                             |     1|
|719   |                \USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                               |mig_7series_v4_0_ddr_carry_and_797                             |     1|
|720   |                \USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                |mig_7series_v4_0_ddr_carry_and_798                             |     1|
|721   |                \USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                               |mig_7series_v4_0_ddr_carry_and_799                             |     1|
|722   |                \USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                              |mig_7series_v4_0_ddr_carry_and_800                             |     1|
|723   |              mi_register_slice_inst                                                                |mig_7series_v4_0_ddr_axi_register_slice__parameterized0        |   448|
|724   |                r_pipe                                                                              |mig_7series_v4_0_ddr_axic_register_slice__parameterized5       |   446|
|725   |              si_register_slice_inst                                                                |mig_7series_v4_0_ddr_axi_register_slice                        |   275|
|726   |                ar_pipe                                                                             |mig_7series_v4_0_ddr_axic_register_slice                       |   131|
|727   |                aw_pipe                                                                             |mig_7series_v4_0_ddr_axic_register_slice_788                   |   143|
|728   |            axi_mc_ar_channel_0                                                                     |mig_7series_v4_0_axi_mc_ar_channel                             |   234|
|729   |              ar_cmd_fsm_0                                                                          |mig_7series_v4_0_axi_mc_cmd_fsm                                |   118|
|730   |              axi_mc_cmd_translator_0                                                               |mig_7series_v4_0_axi_mc_cmd_translator__parameterized0         |    69|
|731   |                axi_mc_incr_cmd_0                                                                   |mig_7series_v4_0_axi_mc_incr_cmd__parameterized0               |    52|
|732   |                axi_mc_wrap_cmd_0                                                                   |mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0               |    17|
|733   |            axi_mc_aw_channel_0                                                                     |mig_7series_v4_0_axi_mc_aw_channel                             |   233|
|734   |              aw_cmd_fsm_0                                                                          |mig_7series_v4_0_axi_mc_wr_cmd_fsm                             |   120|
|735   |              axi_mc_cmd_translator_0                                                               |mig_7series_v4_0_axi_mc_cmd_translator                         |    68|
|736   |                axi_mc_incr_cmd_0                                                                   |mig_7series_v4_0_axi_mc_incr_cmd                               |    52|
|737   |                axi_mc_wrap_cmd_0                                                                   |mig_7series_v4_0_axi_mc_wrap_cmd                               |    16|
|738   |            axi_mc_b_channel_0                                                                      |mig_7series_v4_0_axi_mc_b_channel                              |    20|
|739   |              bid_fifo_0                                                                            |mig_7series_v4_0_axi_mc_fifo                                   |    17|
|740   |            axi_mc_cmd_arbiter_0                                                                    |mig_7series_v4_0_axi_mc_cmd_arbiter                            |    93|
|741   |            axi_mc_r_channel_0                                                                      |mig_7series_v4_0_axi_mc_r_channel                              |   180|
|742   |              rd_data_fifo_0                                                                        |mig_7series_v4_0_axi_mc_fifo__parameterized0                   |   148|
|743   |              transaction_fifo_0                                                                    |mig_7series_v4_0_axi_mc_fifo__parameterized1                   |    21|
|744   |            axi_mc_w_channel_0                                                                      |mig_7series_v4_0_axi_mc_w_channel                              |   585|
|745   |          u_ui_top                                                                                  |mig_7series_v4_0_ui_top                                        |   872|
|746   |            ui_cmd0                                                                                 |mig_7series_v4_0_ui_cmd                                        |   100|
|747   |            ui_rd_data0                                                                             |mig_7series_v4_0_ui_rd_data                                    |   224|
|748   |            ui_wr_data0                                                                             |mig_7series_v4_0_ui_wr_data                                    |   548|
|749   |    axi_uartlite_0                                                                                  |design_1_axi_uartlite_0_0                                      |   227|
|750   |      U0                                                                                            |axi_uartlite                                                   |   227|
|751   |        AXI_LITE_IPIF_I                                                                             |axi_lite_ipif                                                  |    65|
|752   |          I_SLAVE_ATTACHMENT                                                                        |slave_attachment                                               |    65|
|753   |            I_DECODER                                                                               |address_decoder                                                |    37|
|754   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |pselect_f                                                      |     1|
|755   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |pselect_f__parameterized1                                      |     1|
|756   |        UARTLITE_CORE_I                                                                             |uartlite_core                                                  |   162|
|757   |          BAUD_RATE_I                                                                               |baudrate                                                       |    26|
|758   |          UARTLITE_RX_I                                                                             |uartlite_rx                                                    |    76|
|759   |            DELAY_16_I                                                                              |dynshreg_i_f                                                   |    17|
|760   |            INPUT_DOUBLE_REGS3                                                                      |cdc_sync__parameterized0                                       |     5|
|761   |            SRL_FIFO_I                                                                              |srl_fifo_f_784                                                 |    27|
|762   |              I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f_785                                             |    27|
|763   |                CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f_786                                      |    16|
|764   |                DYNSHREG_F_I                                                                        |dynshreg_f_787                                                 |     9|
|765   |          UARTLITE_TX_I                                                                             |uartlite_tx                                                    |    51|
|766   |            MID_START_BIT_SRL16_I                                                                   |dynshreg_i_f__parameterized0                                   |     3|
|767   |            SRL_FIFO_I                                                                              |srl_fifo_f                                                     |    32|
|768   |              I_SRL_FIFO_RBU_F                                                                      |srl_fifo_rbu_f                                                 |    32|
|769   |                CNTR_INCR_DECR_ADDN_F_I                                                             |cntr_incr_decr_addn_f                                          |    18|
|770   |                DYNSHREG_F_I                                                                        |dynshreg_f                                                     |    13|
|771   |    mdm_1                                                                                           |design_1_mdm_1_0                                               |   231|
|772   |      U0                                                                                            |MDM                                                            |   231|
|773   |        MDM_Core_I1                                                                                 |MDM_Core                                                       |   220|
|774   |          JTAG_CONTROL_I                                                                            |JTAG_CONTROL                                                   |   171|
|775   |            \Use_BSCAN.FDC_I                                                                        |MB_FDC_1                                                       |    48|
|776   |            \Use_BSCAN.SYNC_FDRE                                                                    |MB_FDRE_1                                                      |     2|
|777   |            \Use_Config_SRL16E.SRL16E_1                                                             |mdm_v3_2_11_MB_SRL16E                                          |     4|
|778   |            \Use_Config_SRL16E.SRL16E_2                                                             |mdm_v3_2_11_MB_SRL16E__parameterized0                          |     1|
|779   |            \Use_ID_SRL16E.SRL16E_ID_1                                                              |mdm_v3_2_11_MB_SRL16E__parameterized1                          |     3|
|780   |            \Use_ID_SRL16E.SRL16E_ID_2                                                              |mdm_v3_2_11_MB_SRL16E__parameterized2                          |     1|
|781   |        \No_Dbg_Reg_Access.BUFG_DRCK                                                                |MB_BUFG                                                        |     1|
|782   |        \Use_E2.BSCAN_I                                                                             |MB_BSCANE2                                                     |     9|
|783   |    microblaze_0                                                                                    |design_1_microblaze_0_0                                        |  4411|
|784   |      U0                                                                                            |MicroBlaze                                                     |  4411|
|785   |        MicroBlaze_Core_I                                                                           |MicroBlaze_Core                                                |  3889|
|786   |          \Performance.Core                                                                         |MicroBlaze_GTi                                                 |  3879|
|787   |            Data_Flow_I                                                                             |Data_Flow_gti                                                  |   797|
|788   |              ALU_I                                                                                 |ALU                                                            |   118|
|789   |                \Use_Carry_Decoding.CarryIn_MUXCY                                                   |microblaze_v10_0_4_MB_MUXCY_690                                |     1|
|790   |                \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                  |ALU_Bit__parameterized2                                        |     6|
|791   |                  \Last_Bit.I_ALU_LUT_2                                                             |MB_LUT4                                                        |     1|
|792   |                  \Last_Bit.I_ALU_LUT_V5                                                            |microblaze_v10_0_4_MB_LUT6__parameterized5                     |     1|
|793   |                  \Last_Bit.MULT_AND_I                                                              |MB_MULT_AND                                                    |     1|
|794   |                  \Last_Bit.MUXCY_XOR_I                                                             |microblaze_v10_0_4_MB_MUXCY_XORCY_782                          |     2|
|795   |                  \Last_Bit.Pre_MUXCY_I                                                             |microblaze_v10_0_4_MB_MUXCY_783                                |     1|
|796   |                \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                 |ALU_Bit                                                        |     3|
|797   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_780                                                  |     1|
|798   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_781                          |     2|
|799   |                \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                 |ALU_Bit_691                                                    |     3|
|800   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_778                                                  |     1|
|801   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_779                          |     2|
|802   |                \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                 |ALU_Bit_692                                                    |     3|
|803   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_776                                                  |     1|
|804   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_777                          |     2|
|805   |                \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                 |ALU_Bit_693                                                    |     3|
|806   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_774                                                  |     1|
|807   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_775                          |     2|
|808   |                \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                 |ALU_Bit_694                                                    |     3|
|809   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_772                                                  |     1|
|810   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_773                          |     2|
|811   |                \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                 |ALU_Bit_695                                                    |     3|
|812   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_770                                                  |     1|
|813   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_771                          |     2|
|814   |                \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                 |ALU_Bit_696                                                    |     3|
|815   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_768                                                  |     1|
|816   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_769                          |     2|
|817   |                \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                 |ALU_Bit_697                                                    |     3|
|818   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_766                                                  |     1|
|819   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_767                          |     2|
|820   |                \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                 |ALU_Bit_698                                                    |     3|
|821   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_764                                                  |     1|
|822   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_765                          |     2|
|823   |                \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                 |ALU_Bit_699                                                    |     3|
|824   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_762                                                  |     1|
|825   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_763                          |     2|
|826   |                \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                  |ALU_Bit_700                                                    |     5|
|827   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_760                                                  |     1|
|828   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_761                          |     4|
|829   |                \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                 |ALU_Bit_701                                                    |     3|
|830   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_758                                                  |     1|
|831   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_759                          |     2|
|832   |                \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                 |ALU_Bit_702                                                    |     3|
|833   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_756                                                  |     1|
|834   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_757                          |     2|
|835   |                \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                 |ALU_Bit_703                                                    |     3|
|836   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_754                                                  |     1|
|837   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_755                          |     2|
|838   |                \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                 |ALU_Bit_704                                                    |     3|
|839   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_752                                                  |     1|
|840   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_753                          |     2|
|841   |                \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                 |ALU_Bit_705                                                    |     5|
|842   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_750                                                  |     1|
|843   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_751                          |     4|
|844   |                \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                 |ALU_Bit_706                                                    |     5|
|845   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_748                                                  |     1|
|846   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_749                          |     4|
|847   |                \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                 |ALU_Bit_707                                                    |     5|
|848   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_746                                                  |     1|
|849   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_747                          |     4|
|850   |                \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                 |ALU_Bit_708                                                    |     6|
|851   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_744                                                  |     1|
|852   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_745                          |     5|
|853   |                \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                 |ALU_Bit_709                                                    |     5|
|854   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_742                                                  |     1|
|855   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_743                          |     4|
|856   |                \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                 |ALU_Bit_710                                                    |     5|
|857   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_740                                                  |     1|
|858   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_741                          |     4|
|859   |                \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                  |ALU_Bit_711                                                    |     3|
|860   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_738                                                  |     1|
|861   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_739                          |     2|
|862   |                \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                 |ALU_Bit_712                                                    |     5|
|863   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_736                                                  |     1|
|864   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_737                          |     4|
|865   |                \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                 |ALU_Bit_713                                                    |     3|
|866   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_734                                                  |     1|
|867   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_735                          |     2|
|868   |                \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                  |ALU_Bit_714                                                    |     3|
|869   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_732                                                  |     1|
|870   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_733                          |     2|
|871   |                \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                  |ALU_Bit_715                                                    |     3|
|872   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_730                                                  |     1|
|873   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_731                          |     2|
|874   |                \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                  |ALU_Bit_716                                                    |     3|
|875   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_728                                                  |     1|
|876   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_729                          |     2|
|877   |                \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                  |ALU_Bit_717                                                    |     3|
|878   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_726                                                  |     1|
|879   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_727                          |     2|
|880   |                \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                  |ALU_Bit_718                                                    |     3|
|881   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_724                                                  |     1|
|882   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_725                          |     2|
|883   |                \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                  |ALU_Bit_719                                                    |     3|
|884   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_722                                                  |     1|
|885   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_723                          |     2|
|886   |                \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                  |ALU_Bit_720                                                    |     3|
|887   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2                                                      |     1|
|888   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v10_0_4_MB_MUXCY_XORCY_721                          |     2|
|889   |              Byte_Doublet_Handle_gti_I                                                             |Byte_Doublet_Handle_gti                                        |    81|
|890   |              Data_Flow_Logic_I                                                                     |Data_Flow_Logic                                                |    80|
|891   |                \Gen_Bits[0].MEM_EX_Result_Inst                                                     |microblaze_v10_0_4_MB_FDRE_658                                 |     1|
|892   |                \Gen_Bits[10].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_659                                 |     1|
|893   |                \Gen_Bits[11].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_660                                 |     1|
|894   |                \Gen_Bits[12].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_661                                 |     1|
|895   |                \Gen_Bits[13].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_662                                 |     1|
|896   |                \Gen_Bits[14].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_663                                 |     1|
|897   |                \Gen_Bits[15].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_664                                 |     1|
|898   |                \Gen_Bits[16].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_665                                 |     1|
|899   |                \Gen_Bits[17].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_666                                 |     1|
|900   |                \Gen_Bits[18].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_667                                 |     1|
|901   |                \Gen_Bits[19].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_668                                 |     1|
|902   |                \Gen_Bits[1].MEM_EX_Result_Inst                                                     |microblaze_v10_0_4_MB_FDRE_669                                 |     1|
|903   |                \Gen_Bits[20].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_670                                 |     1|
|904   |                \Gen_Bits[21].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_671                                 |     1|
|905   |                \Gen_Bits[22].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_672                                 |     1|
|906   |                \Gen_Bits[23].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_673                                 |     1|
|907   |                \Gen_Bits[24].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_674                                 |     1|
|908   |                \Gen_Bits[25].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_675                                 |     1|
|909   |                \Gen_Bits[26].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_676                                 |     1|
|910   |                \Gen_Bits[27].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_677                                 |     1|
|911   |                \Gen_Bits[28].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_678                                 |     1|
|912   |                \Gen_Bits[29].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_679                                 |     1|
|913   |                \Gen_Bits[2].MEM_EX_Result_Inst                                                     |microblaze_v10_0_4_MB_FDRE_680                                 |     1|
|914   |                \Gen_Bits[30].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_681                                 |     1|
|915   |                \Gen_Bits[31].MEM_EX_Result_Inst                                                    |microblaze_v10_0_4_MB_FDRE_682                                 |     1|
|916   |                \Gen_Bits[3].MEM_EX_Result_Inst                                                     |microblaze_v10_0_4_MB_FDRE_683                                 |     1|
|917   |                \Gen_Bits[4].MEM_EX_Result_Inst                                                     |microblaze_v10_0_4_MB_FDRE_684                                 |     1|
|918   |                \Gen_Bits[5].MEM_EX_Result_Inst                                                     |microblaze_v10_0_4_MB_FDRE_685                                 |     1|
|919   |                \Gen_Bits[6].MEM_EX_Result_Inst                                                     |microblaze_v10_0_4_MB_FDRE_686                                 |     1|
|920   |                \Gen_Bits[7].MEM_EX_Result_Inst                                                     |microblaze_v10_0_4_MB_FDRE_687                                 |     1|
|921   |                \Gen_Bits[8].MEM_EX_Result_Inst                                                     |microblaze_v10_0_4_MB_FDRE_688                                 |     1|
|922   |                \Gen_Bits[9].MEM_EX_Result_Inst                                                     |microblaze_v10_0_4_MB_FDRE_689                                 |     1|
|923   |              Operand_Select_I                                                                      |Operand_Select_gti                                             |   313|
|924   |                \Gen_Bit[0].MUXF7_I1                                                                |microblaze_v10_0_4_MB_MUXF7_626                                |     1|
|925   |                \Gen_Bit[10].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_627                                |     4|
|926   |                \Gen_Bit[11].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_628                                |     4|
|927   |                \Gen_Bit[12].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_629                                |     4|
|928   |                \Gen_Bit[13].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_630                                |     4|
|929   |                \Gen_Bit[14].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_631                                |     4|
|930   |                \Gen_Bit[15].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_632                                |     5|
|931   |                \Gen_Bit[16].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_633                                |     4|
|932   |                \Gen_Bit[17].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_634                                |     5|
|933   |                \Gen_Bit[18].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_635                                |     4|
|934   |                \Gen_Bit[19].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_636                                |     5|
|935   |                \Gen_Bit[1].MUXF7_I1                                                                |microblaze_v10_0_4_MB_MUXF7_637                                |     4|
|936   |                \Gen_Bit[20].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_638                                |     4|
|937   |                \Gen_Bit[21].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_639                                |     4|
|938   |                \Gen_Bit[22].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_640                                |     4|
|939   |                \Gen_Bit[23].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_641                                |     4|
|940   |                \Gen_Bit[24].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_642                                |     2|
|941   |                \Gen_Bit[25].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_643                                |     2|
|942   |                \Gen_Bit[26].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_644                                |     2|
|943   |                \Gen_Bit[27].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_645                                |     2|
|944   |                \Gen_Bit[28].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_646                                |     2|
|945   |                \Gen_Bit[29].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_647                                |     2|
|946   |                \Gen_Bit[2].MUXF7_I1                                                                |microblaze_v10_0_4_MB_MUXF7_648                                |     4|
|947   |                \Gen_Bit[30].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_649                                |     2|
|948   |                \Gen_Bit[31].MUXF7_I1                                                               |microblaze_v10_0_4_MB_MUXF7_650                                |     2|
|949   |                \Gen_Bit[3].MUXF7_I1                                                                |microblaze_v10_0_4_MB_MUXF7_651                                |     5|
|950   |                \Gen_Bit[4].MUXF7_I1                                                                |microblaze_v10_0_4_MB_MUXF7_652                                |     4|
|951   |                \Gen_Bit[5].MUXF7_I1                                                                |microblaze_v10_0_4_MB_MUXF7_653                                |     4|
|952   |                \Gen_Bit[6].MUXF7_I1                                                                |microblaze_v10_0_4_MB_MUXF7_654                                |     4|
|953   |                \Gen_Bit[7].MUXF7_I1                                                                |microblaze_v10_0_4_MB_MUXF7_655                                |     5|
|954   |                \Gen_Bit[8].MUXF7_I1                                                                |microblaze_v10_0_4_MB_MUXF7_656                                |     4|
|955   |                \Gen_Bit[9].MUXF7_I1                                                                |microblaze_v10_0_4_MB_MUXF7_657                                |     4|
|956   |              Register_File_I                                                                       |Register_File_gti                                              |    16|
|957   |                \Using_LUT6.All_RAM32M[0].ram32m_i                                                  |MB_RAM32M                                                      |     1|
|958   |                \Using_LUT6.All_RAM32M[10].ram32m_i                                                 |MB_RAM32M_611                                                  |     1|
|959   |                \Using_LUT6.All_RAM32M[11].ram32m_i                                                 |MB_RAM32M_612                                                  |     1|
|960   |                \Using_LUT6.All_RAM32M[12].ram32m_i                                                 |MB_RAM32M_613                                                  |     1|
|961   |                \Using_LUT6.All_RAM32M[13].ram32m_i                                                 |MB_RAM32M_614                                                  |     1|
|962   |                \Using_LUT6.All_RAM32M[14].ram32m_i                                                 |MB_RAM32M_615                                                  |     1|
|963   |                \Using_LUT6.All_RAM32M[15].ram32m_i                                                 |MB_RAM32M_616                                                  |     1|
|964   |                \Using_LUT6.All_RAM32M[1].ram32m_i                                                  |MB_RAM32M_617                                                  |     1|
|965   |                \Using_LUT6.All_RAM32M[2].ram32m_i                                                  |MB_RAM32M_618                                                  |     1|
|966   |                \Using_LUT6.All_RAM32M[3].ram32m_i                                                  |MB_RAM32M_619                                                  |     1|
|967   |                \Using_LUT6.All_RAM32M[4].ram32m_i                                                  |MB_RAM32M_620                                                  |     1|
|968   |                \Using_LUT6.All_RAM32M[5].ram32m_i                                                  |MB_RAM32M_621                                                  |     1|
|969   |                \Using_LUT6.All_RAM32M[6].ram32m_i                                                  |MB_RAM32M_622                                                  |     1|
|970   |                \Using_LUT6.All_RAM32M[7].ram32m_i                                                  |MB_RAM32M_623                                                  |     1|
|971   |                \Using_LUT6.All_RAM32M[8].ram32m_i                                                  |MB_RAM32M_624                                                  |     1|
|972   |                \Using_LUT6.All_RAM32M[9].ram32m_i                                                  |MB_RAM32M_625                                                  |     1|
|973   |              Shift_Logic_Module_I                                                                  |Shift_Logic_Module_gti                                         |     0|
|974   |              \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                  |microblaze_v10_0_4_MB_MUXCY_495                                |     1|
|975   |              \Using_DAXI_ALU_Carry.Post_MUXCY_I                                                    |microblaze_v10_0_4_MB_MUXCY_496                                |     1|
|976   |              \Using_DAXI_ALU_Carry.direct_lut_INST                                                 |MB_LUT6_2__parameterized1                                      |     1|
|977   |              Zero_Detect_I                                                                         |Zero_Detect_gti                                                |    12|
|978   |                Part_Of_Zero_Carry_Start                                                            |microblaze_v10_0_4_MB_MUXCY_604                                |     1|
|979   |                \Zero_Detecting[0].I_Part_Of_Zero_Detect                                            |microblaze_v10_0_4_MB_MUXCY_605                                |     1|
|980   |                \Zero_Detecting[1].I_Part_Of_Zero_Detect                                            |microblaze_v10_0_4_MB_MUXCY_606                                |     1|
|981   |                \Zero_Detecting[2].I_Part_Of_Zero_Detect                                            |microblaze_v10_0_4_MB_MUXCY_607                                |     1|
|982   |                \Zero_Detecting[3].I_Part_Of_Zero_Detect                                            |microblaze_v10_0_4_MB_MUXCY_608                                |     1|
|983   |                \Zero_Detecting[4].I_Part_Of_Zero_Detect                                            |microblaze_v10_0_4_MB_MUXCY_609                                |     1|
|984   |                \Zero_Detecting[5].I_Part_Of_Zero_Detect                                            |microblaze_v10_0_4_MB_MUXCY_610                                |     1|
|985   |              exception_registers_I1                                                                |exception_registers_gti                                        |   144|
|986   |                CarryIn_MUXCY                                                                       |microblaze_v10_0_4_MB_MUXCY_509                                |     1|
|987   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5                                      |     1|
|988   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                        |microblaze_v10_0_4_MB_MUXCY_XORCY_510                          |     1|
|989   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                          |MB_FDE                                                         |     1|
|990   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_511                                  |     1|
|991   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_512                          |     2|
|992   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                         |MB_FDE_513                                                     |     1|
|993   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_514                                  |     1|
|994   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_515                          |     2|
|995   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                         |MB_FDE_516                                                     |     1|
|996   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_517                                  |     1|
|997   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_518                          |     2|
|998   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                         |MB_FDE_519                                                     |     1|
|999   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_520                                  |     1|
|1000  |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_521                          |     2|
|1001  |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                         |MB_FDE_522                                                     |     1|
|1002  |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_523                                  |     1|
|1003  |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_524                          |     2|
|1004  |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                         |MB_FDE_525                                                     |     1|
|1005  |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_526                                  |     1|
|1006  |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_527                          |     2|
|1007  |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                         |MB_FDE_528                                                     |     1|
|1008  |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_529                                  |     1|
|1009  |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_530                          |     2|
|1010  |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                         |MB_FDE_531                                                     |     1|
|1011  |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_532                                  |     1|
|1012  |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_533                          |     2|
|1013  |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                         |MB_FDE_534                                                     |     1|
|1014  |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_535                                  |     1|
|1015  |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_536                          |     2|
|1016  |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                         |MB_FDE_537                                                     |     1|
|1017  |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_538                                  |     1|
|1018  |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_539                          |     2|
|1019  |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                         |MB_FDE_540                                                     |     1|
|1020  |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_541                                  |     1|
|1021  |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                        |microblaze_v10_0_4_MB_MUXCY_XORCY_542                          |     2|
|1022  |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                          |MB_FDE_543                                                     |     1|
|1023  |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_544                                  |     1|
|1024  |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_545                          |     2|
|1025  |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                         |MB_FDE_546                                                     |     1|
|1026  |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_547                                  |     1|
|1027  |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_548                          |     2|
|1028  |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                         |MB_FDE_549                                                     |     1|
|1029  |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_550                                  |     1|
|1030  |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_551                          |     2|
|1031  |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                         |MB_FDE_552                                                     |     1|
|1032  |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_553                                  |     1|
|1033  |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_554                          |     2|
|1034  |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                         |MB_FDE_555                                                     |     1|
|1035  |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_556                                  |     1|
|1036  |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_557                          |     4|
|1037  |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                         |MB_FDE_558                                                     |     1|
|1038  |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_559                                  |     1|
|1039  |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_560                          |     4|
|1040  |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                         |MB_FDE_561                                                     |     1|
|1041  |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_562                                  |     1|
|1042  |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_563                          |     4|
|1043  |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                         |MB_FDE_564                                                     |     1|
|1044  |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_565                                  |     1|
|1045  |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_566                          |     4|
|1046  |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                         |MB_FDE_567                                                     |     1|
|1047  |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_568                                  |     1|
|1048  |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_569                          |     4|
|1049  |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                         |MB_FDE_570                                                     |     1|
|1050  |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_571                                  |     1|
|1051  |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_572                          |     4|
|1052  |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                         |MB_FDE_573                                                     |     1|
|1053  |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_574                                  |     1|
|1054  |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                        |microblaze_v10_0_4_MB_MUXCY_XORCY_575                          |     2|
|1055  |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                          |MB_FDE_576                                                     |     1|
|1056  |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_577                                  |     1|
|1057  |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_578                          |     4|
|1058  |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                         |MB_FDE_579                                                     |     1|
|1059  |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_580                                  |     1|
|1060  |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                       |microblaze_v10_0_4_MB_MUXCY_XORCY_581                          |     4|
|1061  |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                         |MB_FDE_582                                                     |     1|
|1062  |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_583                                  |     1|
|1063  |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                        |microblaze_v10_0_4_MB_MUXCY_XORCY_584                          |     2|
|1064  |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                          |MB_FDE_585                                                     |     1|
|1065  |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_586                                  |     1|
|1066  |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                        |microblaze_v10_0_4_MB_MUXCY_XORCY_587                          |     2|
|1067  |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                          |MB_FDE_588                                                     |     1|
|1068  |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_589                                  |     1|
|1069  |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                        |microblaze_v10_0_4_MB_MUXCY_XORCY_590                          |     2|
|1070  |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                          |MB_FDE_591                                                     |     1|
|1071  |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_592                                  |     1|
|1072  |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                        |microblaze_v10_0_4_MB_MUXCY_XORCY_593                          |     2|
|1073  |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                          |MB_FDE_594                                                     |     1|
|1074  |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_595                                  |     1|
|1075  |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                        |microblaze_v10_0_4_MB_MUXCY_XORCY_596                          |     2|
|1076  |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                          |MB_FDE_597                                                     |     1|
|1077  |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_598                                  |     1|
|1078  |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                        |microblaze_v10_0_4_MB_MUXCY_XORCY_599                          |     2|
|1079  |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                          |MB_FDE_600                                                     |     1|
|1080  |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_601                                  |     1|
|1081  |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                        |microblaze_v10_0_4_MB_MUXCY_XORCY_602                          |     2|
|1082  |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                          |MB_FDE_603                                                     |     1|
|1083  |              msr_reg_i                                                                             |msr_reg_gti                                                    |    30|
|1084  |                \MEM_MSR_Bits[24].Using_FDR.MSR_I                                                   |MB_FDR_497                                                     |     4|
|1085  |                \MEM_MSR_Bits[26].Using_FDR.MSR_I                                                   |MB_FDR_498                                                     |     4|
|1086  |                \MEM_MSR_Bits[28].Using_FDR.MSR_I                                                   |MB_FDR_499                                                     |     3|
|1087  |                \MEM_MSR_Bits[29].Using_FDR.MSR_I                                                   |MB_FDR_500                                                     |     4|
|1088  |                \MEM_MSR_Bits[30].Using_FDR.MSR_I                                                   |MB_FDR_501                                                     |     3|
|1089  |                \OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                              |MB_FDR_502                                                     |     1|
|1090  |                \OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                              |MB_FDR_503                                                     |     1|
|1091  |                \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                              |MB_FDR_504                                                     |     1|
|1092  |                \OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                              |MB_FDR_505                                                     |     1|
|1093  |                \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                              |MB_FDR_506                                                     |     1|
|1094  |                \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                              |MB_FDR_507                                                     |     1|
|1095  |                \OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                              |MB_FDR_508                                                     |     1|
|1096  |            Decode_I                                                                                |Decode_gti                                                     |  1485|
|1097  |              PC_Module_I                                                                           |PC_Module_gti                                                  |   347|
|1098  |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                          |MB_FDR_402                                                     |     3|
|1099  |                \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                           |microblaze_v10_0_4_MB_MUXF7_403                                |     2|
|1100  |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                         |MB_FDR_404                                                     |     3|
|1101  |                \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_405                                |     2|
|1102  |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                         |MB_FDR_406                                                     |     3|
|1103  |                \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_407                                |     2|
|1104  |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                         |MB_FDR_408                                                     |     3|
|1105  |                \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_409                                |     2|
|1106  |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                         |MB_FDR_410                                                     |     3|
|1107  |                \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_411                                |     2|
|1108  |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                         |MB_FDR_412                                                     |     3|
|1109  |                \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_413                                |     2|
|1110  |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                         |MB_FDR_414                                                     |     3|
|1111  |                \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_415                                |     2|
|1112  |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                         |MB_FDR_416                                                     |     3|
|1113  |                \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_417                                |     2|
|1114  |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                         |MB_FDR_418                                                     |     3|
|1115  |                \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_419                                |     2|
|1116  |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                         |MB_FDR_420                                                     |     3|
|1117  |                \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_421                                |     2|
|1118  |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                         |MB_FDR_422                                                     |     3|
|1119  |                \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_423                                |     2|
|1120  |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                          |MB_FDR_424                                                     |     3|
|1121  |                \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                           |microblaze_v10_0_4_MB_MUXF7_425                                |     2|
|1122  |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                         |MB_FDR_426                                                     |     3|
|1123  |                \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_427                                |     2|
|1124  |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                         |MB_FDR_428                                                     |     3|
|1125  |                \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_429                                |     2|
|1126  |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                         |MB_FDR_430                                                     |     3|
|1127  |                \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_431                                |     2|
|1128  |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                         |MB_FDR_432                                                     |     3|
|1129  |                \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_433                                |     2|
|1130  |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                         |MB_FDR_434                                                     |     3|
|1131  |                \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_435                                |     2|
|1132  |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                         |MB_FDR_436                                                     |     3|
|1133  |                \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_437                                |     2|
|1134  |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                         |MB_FDR_438                                                     |     3|
|1135  |                \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_439                                |     2|
|1136  |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                         |MB_FDR_440                                                     |     3|
|1137  |                \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_441                                |     2|
|1138  |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                         |MB_FDR_442                                                     |     3|
|1139  |                \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_443                                |     2|
|1140  |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                         |MB_FDR_444                                                     |     3|
|1141  |                \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_445                                |     2|
|1142  |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                          |MB_FDR_446                                                     |     3|
|1143  |                \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                           |microblaze_v10_0_4_MB_MUXF7_447                                |     2|
|1144  |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                         |MB_FDR_448                                                     |     3|
|1145  |                \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_449                                |     2|
|1146  |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                         |MB_FDR_450                                                     |     3|
|1147  |                \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                          |microblaze_v10_0_4_MB_MUXF7_451                                |     2|
|1148  |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                          |MB_FDR_452                                                     |     3|
|1149  |                \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                           |microblaze_v10_0_4_MB_MUXF7_453                                |     2|
|1150  |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                          |MB_FDR_454                                                     |     3|
|1151  |                \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                           |microblaze_v10_0_4_MB_MUXF7_455                                |     2|
|1152  |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                          |MB_FDR_456                                                     |     3|
|1153  |                \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                           |microblaze_v10_0_4_MB_MUXF7_457                                |     2|
|1154  |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                          |MB_FDR_458                                                     |     3|
|1155  |                \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                           |microblaze_v10_0_4_MB_MUXF7_459                                |     2|
|1156  |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                          |MB_FDR_460                                                     |     3|
|1157  |                \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                           |microblaze_v10_0_4_MB_MUXF7_461                                |     2|
|1158  |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                          |MB_FDR_462                                                     |     3|
|1159  |                \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                           |microblaze_v10_0_4_MB_MUXF7_463                                |     2|
|1160  |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                          |MB_FDR_464                                                     |     3|
|1161  |                \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                           |microblaze_v10_0_4_MB_MUXF7_465                                |     2|
|1162  |                \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                  |microblaze_v10_0_4_MB_MUXCY_XORCY                              |     1|
|1163  |                \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                 |microblaze_v10_0_4_MB_MUXCY_XORCY_466                          |     2|
|1164  |                \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                 |microblaze_v10_0_4_MB_MUXCY_XORCY_467                          |     2|
|1165  |                \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                 |microblaze_v10_0_4_MB_MUXCY_XORCY_468                          |     2|
|1166  |                \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                 |microblaze_v10_0_4_MB_MUXCY_XORCY_469                          |     2|
|1167  |                \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                 |microblaze_v10_0_4_MB_MUXCY_XORCY_470                          |     2|
|1168  |                \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                 |microblaze_v10_0_4_MB_MUXCY_XORCY_471                          |     2|
|1169  |                \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                 |microblaze_v10_0_4_MB_MUXCY_XORCY_472                          |     2|
|1170  |                \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                 |microblaze_v10_0_4_MB_MUXCY_XORCY_473                          |     2|
|1171  |                \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                 |microblaze_v10_0_4_MB_MUXCY_XORCY_474                          |     2|
|1172  |                \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                 |microblaze_v10_0_4_MB_MUXCY_XORCY_475                          |     2|
|1173  |                \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                  |microblaze_v10_0_4_MB_MUXCY_XORCY_476                          |     2|
|1174  |                \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                 |microblaze_v10_0_4_MB_MUXCY_XORCY_477                          |     2|
|1175  |                \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                 |microblaze_v10_0_4_MB_MUXCY_XORCY_478                          |     2|
|1176  |                \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                 |microblaze_v10_0_4_MB_MUXCY_XORCY_479                          |     2|
|1177  |                \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                 |microblaze_v10_0_4_MB_MUXCY_XORCY_480                          |     2|
|1178  |                \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                 |microblaze_v10_0_4_MB_MUXCY_XORCY_481                          |     2|
|1179  |                \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                 |microblaze_v10_0_4_MB_MUXCY_XORCY_482                          |     2|
|1180  |                \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                 |microblaze_v10_0_4_MB_MUXCY_XORCY_483                          |     2|
|1181  |                \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                 |microblaze_v10_0_4_MB_MUXCY_XORCY_484                          |     2|
|1182  |                \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                 |microblaze_v10_0_4_MB_MUXCY_XORCY_485                          |     2|
|1183  |                \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                 |microblaze_v10_0_4_MB_MUXCY_XORCY_486                          |     2|
|1184  |                \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                  |microblaze_v10_0_4_MB_MUXCY_XORCY_487                          |     2|
|1185  |                \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                  |microblaze_v10_0_4_MB_MUXCY_XORCY_488                          |     2|
|1186  |                \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                  |microblaze_v10_0_4_MB_MUXCY_XORCY_489                          |     2|
|1187  |                \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                  |microblaze_v10_0_4_MB_MUXCY_XORCY_490                          |     2|
|1188  |                \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                  |microblaze_v10_0_4_MB_MUXCY_XORCY_491                          |     2|
|1189  |                \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                  |microblaze_v10_0_4_MB_MUXCY_XORCY_492                          |     2|
|1190  |                \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                  |microblaze_v10_0_4_MB_MUXCY_XORCY_493                          |     2|
|1191  |                \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                  |microblaze_v10_0_4_MB_MUXCY_XORCY_494                          |     2|
|1192  |              PreFetch_Buffer_I1                                                                    |PreFetch_Buffer_gti                                            |   556|
|1193  |                \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                 |MB_FDR_308                                                     |     3|
|1194  |                \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                             |microblaze_v10_0_4_MB_LUT6                                     |     1|
|1195  |                \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                 |MB_FDR_309                                                     |     3|
|1196  |                \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                             |microblaze_v10_0_4_MB_LUT6_310                                 |     1|
|1197  |                \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                 |MB_FDR_311                                                     |     1|
|1198  |                \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                             |microblaze_v10_0_4_MB_LUT6_312                                 |     1|
|1199  |                \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                 |MB_FDR_313                                                     |     4|
|1200  |                \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                             |microblaze_v10_0_4_MB_LUT6_314                                 |     1|
|1201  |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                    |microblaze_v10_0_4_MB_LUT6__parameterized0                     |     1|
|1202  |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                |microblaze_v10_0_4_MB_MUXF7                                    |     2|
|1203  |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                          |MB_FDR_315                                                     |    15|
|1204  |                \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                        |microblaze_v10_0_4_MB_MUXF7_316                                |     1|
|1205  |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                         |MB_FDR_317                                                     |     6|
|1206  |                \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_318                                |     1|
|1207  |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                         |MB_FDR_319                                                     |     3|
|1208  |                \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_320                                |     1|
|1209  |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                         |MB_FDR_321                                                     |     4|
|1210  |                \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_322                                |     1|
|1211  |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                         |MB_FDR_323                                                     |     2|
|1212  |                \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_324                                |     1|
|1213  |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                         |MB_FDR_325                                                     |     3|
|1214  |                \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_326                                |     1|
|1215  |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                         |MB_FDR_327                                                     |     2|
|1216  |                \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_328                                |     1|
|1217  |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                         |MB_FDR_329                                                     |    18|
|1218  |                \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_330                                |     1|
|1219  |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                         |MB_FDR_331                                                     |     4|
|1220  |                \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_332                                |     1|
|1221  |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                         |MB_FDR_333                                                     |     2|
|1222  |                \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_334                                |     1|
|1223  |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                         |MB_FDR_335                                                     |     2|
|1224  |                \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_336                                |     1|
|1225  |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                          |MB_FDR_337                                                     |    16|
|1226  |                \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                        |microblaze_v10_0_4_MB_MUXF7_338                                |     1|
|1227  |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                         |MB_FDR_339                                                     |     2|
|1228  |                \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_340                                |     1|
|1229  |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                         |MB_FDR_341                                                     |     3|
|1230  |                \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_342                                |     1|
|1231  |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                         |MB_FDR_343                                                     |     3|
|1232  |                \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_344                                |     1|
|1233  |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                         |MB_FDR_345                                                     |     2|
|1234  |                \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_346                                |     1|
|1235  |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                         |MB_FDR_347                                                     |     2|
|1236  |                \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_348                                |     1|
|1237  |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                         |MB_FDR_349                                                     |     2|
|1238  |                \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_350                                |     1|
|1239  |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                         |MB_FDR_351                                                     |     3|
|1240  |                \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_352                                |     1|
|1241  |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                         |MB_FDR_353                                                     |     3|
|1242  |                \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_354                                |     1|
|1243  |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                         |MB_FDR_355                                                     |     3|
|1244  |                \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_356                                |     1|
|1245  |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                         |MB_FDR_357                                                     |     3|
|1246  |                \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_358                                |     1|
|1247  |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                          |MB_FDR_359                                                     |     9|
|1248  |                \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                        |microblaze_v10_0_4_MB_MUXF7_360                                |     1|
|1249  |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                         |MB_FDR_361                                                     |     5|
|1250  |                \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_362                                |     1|
|1251  |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                         |MB_FDR_363                                                     |     2|
|1252  |                \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_364                                |     1|
|1253  |                \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                         |MB_FDR_365                                                     |   101|
|1254  |                \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_366                                |     1|
|1255  |                \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                         |MB_FDR_367                                                     |     2|
|1256  |                \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_368                                |     1|
|1257  |                \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                         |MB_FDR_369                                                     |     5|
|1258  |                \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_370                                |     1|
|1259  |                \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                         |MB_FDR_371                                                     |    73|
|1260  |                \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_372                                |     1|
|1261  |                \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                         |MB_FDR_373                                                     |     2|
|1262  |                \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_374                                |     1|
|1263  |                \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                         |MB_FDR_375                                                     |     3|
|1264  |                \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_376                                |     1|
|1265  |                \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                         |MB_FDR_377                                                     |    39|
|1266  |                \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_378                                |     1|
|1267  |                \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                         |MB_FDR_379                                                     |     2|
|1268  |                \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_380                                |     1|
|1269  |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                          |MB_FDR_381                                                     |     8|
|1270  |                \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                        |microblaze_v10_0_4_MB_MUXF7_382                                |     1|
|1271  |                \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                         |MB_FDR_383                                                     |    37|
|1272  |                \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_384                                |     1|
|1273  |                \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                         |MB_FDR_385                                                     |     3|
|1274  |                \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_386                                |     1|
|1275  |                \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                         |MB_FDR_387                                                     |     3|
|1276  |                \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                       |microblaze_v10_0_4_MB_MUXF7_388                                |     1|
|1277  |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                          |MB_FDR_389                                                     |    14|
|1278  |                \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                        |microblaze_v10_0_4_MB_MUXF7_390                                |     1|
|1279  |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                          |MB_FDR_391                                                     |    16|
|1280  |                \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                        |microblaze_v10_0_4_MB_MUXF7_392                                |     1|
|1281  |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                          |MB_FDR_393                                                     |     3|
|1282  |                \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                        |microblaze_v10_0_4_MB_MUXF7_394                                |     1|
|1283  |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                          |MB_FDR_395                                                     |     5|
|1284  |                \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                        |microblaze_v10_0_4_MB_MUXF7_396                                |     1|
|1285  |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                          |MB_FDR_397                                                     |     3|
|1286  |                \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                        |microblaze_v10_0_4_MB_MUXF7_398                                |     1|
|1287  |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                          |MB_FDR_399                                                     |     3|
|1288  |                \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                        |microblaze_v10_0_4_MB_MUXF7_400                                |     1|
|1289  |                Last_Sel_DFF                                                                        |MB_FDS                                                         |     1|
|1290  |                Mux_Select_Empty_LUT6                                                               |microblaze_v10_0_4_MB_LUT6__parameterized1                     |     1|
|1291  |                Mux_Select_OF_Valid_LUT6                                                            |microblaze_v10_0_4_MB_LUT6__parameterized2                     |     1|
|1292  |                OF_Valid_DFF                                                                        |MB_FDR_401                                                     |     7|
|1293  |              \Use_MuxCy[10].OF_Piperun_Stage                                                       |microblaze_v10_0_4_carry_and_239                               |     1|
|1294  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_307                                |     1|
|1295  |              \Use_MuxCy[11].OF_Piperun_Stage                                                       |microblaze_v10_0_4_carry_and_240                               |     6|
|1296  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_306                                |     6|
|1297  |              \Use_MuxCy[1].OF_Piperun_Stage                                                        |microblaze_v10_0_4_carry_and_241                               |     3|
|1298  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_305                                |     3|
|1299  |              \Use_MuxCy[2].OF_Piperun_Stage                                                        |microblaze_v10_0_4_carry_and_242                               |     2|
|1300  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_304                                |     2|
|1301  |              \Use_MuxCy[3].OF_Piperun_Stage                                                        |microblaze_v10_0_4_carry_and_243                               |    10|
|1302  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_303                                |    10|
|1303  |              \Use_MuxCy[4].OF_Piperun_Stage                                                        |microblaze_v10_0_4_carry_and_244                               |     1|
|1304  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_302                                |     1|
|1305  |              \Use_MuxCy[5].OF_Piperun_Stage                                                        |microblaze_v10_0_4_carry_and_245                               |     1|
|1306  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_301                                |     1|
|1307  |              \Use_MuxCy[6].OF_Piperun_Stage                                                        |microblaze_v10_0_4_carry_and_246                               |     1|
|1308  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_300                                |     1|
|1309  |              \Use_MuxCy[7].OF_Piperun_Stage                                                        |microblaze_v10_0_4_carry_and_247                               |     1|
|1310  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_299                                |     1|
|1311  |              \Use_MuxCy[8].OF_Piperun_Stage                                                        |microblaze_v10_0_4_carry_and_248                               |     1|
|1312  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_298                                |     1|
|1313  |              \Use_MuxCy[9].OF_Piperun_Stage                                                        |microblaze_v10_0_4_carry_and_249                               |     1|
|1314  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_297                                |     1|
|1315  |              \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                           |microblaze_v10_0_4_MB_FDRE_250                                 |     2|
|1316  |              \Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                           |microblaze_v10_0_4_MB_FDRE_251                                 |     3|
|1317  |              \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                           |microblaze_v10_0_4_MB_FDRE_252                                 |     2|
|1318  |              \Using_FPGA_2.ex_byte_access_i_Inst                                                   |microblaze_v10_0_4_MB_FDRE_253                                 |     9|
|1319  |              \Using_FPGA_2.ex_doublet_access_i_Inst                                                |microblaze_v10_0_4_MB_FDRE_254                                 |     3|
|1320  |              \Using_FPGA_2.ex_is_load_instr_Inst                                                   |microblaze_v10_0_4_MB_FDRE_255                                 |     5|
|1321  |              \Using_FPGA_2.ex_is_lwx_instr_Inst                                                    |microblaze_v10_0_4_MB_FDRE_256                                 |     1|
|1322  |              \Using_FPGA_2.ex_is_swx_instr_Inst                                                    |microblaze_v10_0_4_MB_FDRE_257                                 |     3|
|1323  |              \Using_FPGA_2.ex_load_store_instr_Inst                                                |microblaze_v10_0_4_MB_FDRE_258                                 |     8|
|1324  |              \Using_FPGA_2.ex_reverse_mem_access_inst                                              |microblaze_v10_0_4_MB_FDRE_259                                 |     5|
|1325  |              \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                             |microblaze_v10_0_4_MB_FDRE_260                                 |     6|
|1326  |              \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                              |MB_FDR_261                                                     |     2|
|1327  |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                     |microblaze_v10_0_4_MB_LUT6__parameterized3                     |     2|
|1328  |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                     |microblaze_v10_0_4_MB_LUT6__parameterized4                     |     1|
|1329  |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                     |microblaze_v10_0_4_MB_LUT6__parameterized3_262                 |     1|
|1330  |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                     |microblaze_v10_0_4_MB_LUT6__parameterized4_263                 |     1|
|1331  |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                     |microblaze_v10_0_4_MB_LUT6__parameterized3_264                 |     1|
|1332  |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                     |microblaze_v10_0_4_MB_LUT6__parameterized4_265                 |     2|
|1333  |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                    |microblaze_v10_0_4_MB_LUT6__parameterized3_266                 |     2|
|1334  |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                    |microblaze_v10_0_4_MB_LUT6__parameterized4_267                 |     1|
|1335  |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                    |microblaze_v10_0_4_MB_LUT6__parameterized3_268                 |     1|
|1336  |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                    |microblaze_v10_0_4_MB_LUT6__parameterized4_269                 |     1|
|1337  |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                    |microblaze_v10_0_4_MB_LUT6__parameterized3_270                 |     2|
|1338  |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                    |microblaze_v10_0_4_MB_LUT6__parameterized4_271                 |     1|
|1339  |              \Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                             |MB_AND2B1L_272                                                 |     1|
|1340  |              \Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                                  |microblaze_v10_0_4_carry_and_273                               |     1|
|1341  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_296                                |     1|
|1342  |              \Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                                   |microblaze_v10_0_4_carry_or_274                                |     1|
|1343  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_295                                |     1|
|1344  |              \Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                                 |microblaze_v10_0_4_carry_and_275                               |     1|
|1345  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_294                                |     1|
|1346  |              \Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                                       |microblaze_v10_0_4_carry_or_276                                |     3|
|1347  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_293                                |     3|
|1348  |              \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                     |microblaze_v10_0_4_carry_and_277                               |     1|
|1349  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_292                                |     1|
|1350  |              if_pc_incr_carry_and_0                                                                |microblaze_v10_0_4_carry_and_278                               |     2|
|1351  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_291                                |     2|
|1352  |              if_pc_incr_carry_and_3                                                                |microblaze_v10_0_4_carry_and_279                               |     1|
|1353  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_290                                |     1|
|1354  |              jump_logic_I1                                                                         |jump_logic                                                     |    95|
|1355  |                MUXCY_JUMP_CARRY                                                                    |microblaze_v10_0_4_MB_MUXCY_284                                |     3|
|1356  |                MUXCY_JUMP_CARRY2                                                                   |microblaze_v10_0_4_MB_MUXCY_285                                |     3|
|1357  |                MUXCY_JUMP_CARRY3                                                                   |microblaze_v10_0_4_MB_MUXCY_286                                |     2|
|1358  |                MUXCY_JUMP_CARRY4                                                                   |microblaze_v10_0_4_MB_MUXCY_287                                |     2|
|1359  |                MUXCY_JUMP_CARRY5                                                                   |microblaze_v10_0_4_MB_MUXCY_288                                |     1|
|1360  |                MUXCY_JUMP_CARRY6                                                                   |microblaze_v10_0_4_MB_MUXCY_289                                |    75|
|1361  |              mem_PipeRun_carry_and                                                                 |microblaze_v10_0_4_carry_and_280                               |     4|
|1362  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_283                                |     4|
|1363  |              mem_wait_on_ready_N_carry_or                                                          |microblaze_v10_0_4_carry_or_281                                |     2|
|1364  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_282                                |     2|
|1365  |            \Use_DBUS.DAXI_Interface_I1                                                             |DAXI_interface                                                 |   106|
|1366  |            \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                               |MB_AND2B1L                                                     |     1|
|1367  |            \Use_Debug_Logic.Master_Core.Debug_Perf                                                 |Debug                                                          |   483|
|1368  |              \Serial_Dbg_Intf.SRL16E_1                                                             |microblaze_v10_0_4_MB_SRL16E                                   |     1|
|1369  |              \Serial_Dbg_Intf.SRL16E_2                                                             |microblaze_v10_0_4_MB_SRL16E__parameterized0                   |     1|
|1370  |              \Serial_Dbg_Intf.SRL16E_3                                                             |microblaze_v10_0_4_MB_SRL16E__parameterized4                   |     1|
|1371  |              \Serial_Dbg_Intf.SRL16E_4                                                             |microblaze_v10_0_4_MB_SRL16E__parameterized5                   |     3|
|1372  |              \Serial_Dbg_Intf.SRL16E_7                                                             |microblaze_v10_0_4_MB_SRL16E__parameterized0_198               |     1|
|1373  |              \Serial_Dbg_Intf.SRL16E_8                                                             |microblaze_v10_0_4_MB_SRL16E__parameterized0_199               |     1|
|1374  |              \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                |microblaze_v10_0_4_MB_SRL16E__parameterized1                   |     1|
|1375  |              \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                |microblaze_v10_0_4_MB_SRL16E__parameterized2                   |     4|
|1376  |              \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                                |microblaze_v10_0_4_MB_SRL16E__parameterized0_200               |     1|
|1377  |              \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                |microblaze_v10_0_4_MB_SRL16E__parameterized3                   |     1|
|1378  |              \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                |microblaze_v10_0_4_MB_SRL16E__parameterized1_201               |     1|
|1379  |              \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                |microblaze_v10_0_4_MB_SRL16E__parameterized2_202               |     2|
|1380  |              \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                                |microblaze_v10_0_4_MB_SRL16E__parameterized0_203               |     1|
|1381  |              \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                |microblaze_v10_0_4_MB_SRL16E__parameterized3_204               |     1|
|1382  |              \Serial_Dbg_Intf.sync_dbg_brk_hit                                                     |mb_sync_bit__parameterized4                                    |     1|
|1383  |              \Serial_Dbg_Intf.sync_dbg_hit                                                         |mb_sync_vec                                                    |     1|
|1384  |                \sync_bits[0].sync_bit                                                              |mb_sync_bit__parameterized4_238                                |     1|
|1385  |              \Serial_Dbg_Intf.sync_dbg_wakeup                                                      |mb_sync_bit__parameterized1_205                                |     3|
|1386  |              \Serial_Dbg_Intf.sync_pause                                                           |mb_sync_bit__parameterized4_206                                |     2|
|1387  |              \Serial_Dbg_Intf.sync_running_clock                                                   |mb_sync_bit__parameterized4_207                                |     1|
|1388  |              \Serial_Dbg_Intf.sync_sample                                                          |mb_sync_vec__parameterized1                                    |    30|
|1389  |                \sync_bits[0].sync_bit                                                              |mb_sync_bit_228                                                |     3|
|1390  |                \sync_bits[1].sync_bit                                                              |mb_sync_bit_229                                                |     3|
|1391  |                \sync_bits[2].sync_bit                                                              |mb_sync_bit_230                                                |     4|
|1392  |                \sync_bits[3].sync_bit                                                              |mb_sync_bit_231                                                |     3|
|1393  |                \sync_bits[4].sync_bit                                                              |mb_sync_bit_232                                                |     3|
|1394  |                \sync_bits[5].sync_bit                                                              |mb_sync_bit_233                                                |     2|
|1395  |                \sync_bits[6].sync_bit                                                              |mb_sync_bit_234                                                |     3|
|1396  |                \sync_bits[7].sync_bit                                                              |mb_sync_bit_235                                                |     4|
|1397  |                \sync_bits[8].sync_bit                                                              |mb_sync_bit_236                                                |     3|
|1398  |                \sync_bits[9].sync_bit                                                              |mb_sync_bit_237                                                |     2|
|1399  |              \Serial_Dbg_Intf.sync_sleep                                                           |mb_sync_bit__parameterized4_208                                |     1|
|1400  |              \Serial_Dbg_Intf.sync_stop_CPU                                                        |mb_sync_bit__parameterized4_209                                |     1|
|1401  |              \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                 |address_hit                                                    |    23|
|1402  |                \Compare[0].MUXCY_I                                                                 |microblaze_v10_0_4_MB_MUXCY_212                                |     1|
|1403  |                \Compare[0].SRLC16E_I                                                               |MB_SRLC16E                                                     |     3|
|1404  |                \Compare[1].MUXCY_I                                                                 |microblaze_v10_0_4_MB_MUXCY_213                                |     1|
|1405  |                \Compare[1].SRLC16E_I                                                               |MB_SRLC16E_214                                                 |     1|
|1406  |                \Compare[2].MUXCY_I                                                                 |microblaze_v10_0_4_MB_MUXCY_215                                |     1|
|1407  |                \Compare[2].SRLC16E_I                                                               |MB_SRLC16E_216                                                 |     1|
|1408  |                \Compare[3].MUXCY_I                                                                 |microblaze_v10_0_4_MB_MUXCY_217                                |     1|
|1409  |                \Compare[3].SRLC16E_I                                                               |MB_SRLC16E_218                                                 |     1|
|1410  |                \Compare[4].MUXCY_I                                                                 |microblaze_v10_0_4_MB_MUXCY_219                                |     1|
|1411  |                \Compare[4].SRLC16E_I                                                               |MB_SRLC16E_220                                                 |     1|
|1412  |                \Compare[5].MUXCY_I                                                                 |microblaze_v10_0_4_MB_MUXCY_221                                |     1|
|1413  |                \Compare[5].SRLC16E_I                                                               |MB_SRLC16E_222                                                 |     1|
|1414  |                \Compare[6].MUXCY_I                                                                 |microblaze_v10_0_4_MB_MUXCY_223                                |     1|
|1415  |                \Compare[6].SRLC16E_I                                                               |MB_SRLC16E_224                                                 |     1|
|1416  |                \Compare[7].MUXCY_I                                                                 |microblaze_v10_0_4_MB_MUXCY_225                                |     1|
|1417  |                \Compare[7].SRLC16E_I                                                               |MB_SRLC16E_226                                                 |     1|
|1418  |                \The_First_BreakPoints.MUXCY_Post                                                   |microblaze_v10_0_4_MB_MUXCY_227                                |     5|
|1419  |              sync_trig_ack_in_0                                                                    |mb_sync_bit__parameterized1_210                                |     2|
|1420  |              sync_trig_out_0                                                                       |mb_sync_bit__parameterized1_211                                |     3|
|1421  |            \Using_DCache.Using_WriteThrough.DCache_I1                                              |DCache_gti                                                     |   529|
|1422  |              DATA_RAM_Module                                                                       |RAM_Module__parameterized1                                     |     4|
|1423  |                \Not_Using_XPM.Using_B36_S9.The_BRAMs[0].RAMB36_I1                                  |MB_RAMB36__parameterized1_194                                  |     1|
|1424  |                \Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1                                  |MB_RAMB36__parameterized1_195                                  |     1|
|1425  |                \Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1                                  |MB_RAMB36__parameterized1_196                                  |     1|
|1426  |                \Not_Using_XPM.Using_B36_S9.The_BRAMs[3].RAMB36_I1                                  |MB_RAMB36__parameterized1_197                                  |     1|
|1427  |              \Gen_WE[0].SUM_I                                                                      |MB_LUT4__parameterized1                                        |     1|
|1428  |              \Gen_WE[1].SUM_I                                                                      |MB_LUT4__parameterized1_26                                     |     1|
|1429  |              \Gen_WE[2].SUM_I                                                                      |MB_LUT4__parameterized1_27                                     |     1|
|1430  |              \Gen_WE[3].SUM_I                                                                      |MB_LUT4__parameterized1_28                                     |     1|
|1431  |              TAG_RAM_Module                                                                        |RAM_Module                                                     |     8|
|1432  |                \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                 |MB_RAMB36_193                                                  |     8|
|1433  |              \Use_XX_Accesses3.xx_access_read_miss                                                 |microblaze_v10_0_4_carry_or_29                                 |     7|
|1434  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_192                                |     7|
|1435  |              \Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or                                 |microblaze_v10_0_4_carry_or_30                                 |     2|
|1436  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_191                                |     2|
|1437  |              \Using_Latch_AS_Logic_1.AND2B1L_I1                                                    |MB_AND2B1L_31                                                  |     2|
|1438  |              \Using_Latch_AS_Logic_3.AND2B1L_I1                                                    |MB_AND2B1L_32                                                  |     2|
|1439  |              \Using_New_CacheInterface_for_AXI.Cache_Interface_I1                                  |Cache_Interface                                                |   285|
|1440  |                \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                  |MB_FDSE                                                        |     5|
|1441  |                \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                   |microblaze_v10_0_4_MB_LUT6__parameterized9                     |     1|
|1442  |                \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                  |MB_FDSE_185                                                    |     4|
|1443  |                \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                   |microblaze_v10_0_4_MB_LUT6__parameterized9_186                 |     1|
|1444  |                \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                  |MB_FDSE_187                                                    |     2|
|1445  |                \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                   |microblaze_v10_0_4_MB_LUT6__parameterized9_188                 |     1|
|1446  |                \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                  |MB_FDSE_189                                                    |     3|
|1447  |                \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                   |microblaze_v10_0_4_MB_LUT6__parameterized9_190                 |     2|
|1448  |                \Using_AXI.Use_AXI_Write.exist_bit_FDRE                                             |microblaze_v10_0_4_MB_FDRE                                     |    17|
|1449  |                \Using_AXI.Use_AXI_Write.exist_bit_LUT                                              |microblaze_v10_0_4_MB_LUT6__parameterized10                    |     1|
|1450  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem                            |MB_RAM16X1D                                                    |     1|
|1451  |                Retarget                                                                            |MB_RAM32X1D_184                                                |     1|
|1452  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem                           |MB_RAM16X1D_33                                                 |     1|
|1453  |                Retarget                                                                            |MB_RAM32X1D_183                                                |     1|
|1454  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem                           |MB_RAM16X1D_34                                                 |     1|
|1455  |                Retarget                                                                            |MB_RAM32X1D_182                                                |     1|
|1456  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem                           |MB_RAM16X1D_35                                                 |     1|
|1457  |                Retarget                                                                            |MB_RAM32X1D_181                                                |     1|
|1458  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem                           |MB_RAM16X1D_36                                                 |     1|
|1459  |                Retarget                                                                            |MB_RAM32X1D_180                                                |     1|
|1460  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[14].Copy_Mem                           |MB_RAM16X1D_37                                                 |     1|
|1461  |                Retarget                                                                            |MB_RAM32X1D_179                                                |     1|
|1462  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[15].Copy_Mem                           |MB_RAM16X1D_38                                                 |     1|
|1463  |                Retarget                                                                            |MB_RAM32X1D_178                                                |     1|
|1464  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem                           |MB_RAM16X1D_39                                                 |     1|
|1465  |                Retarget                                                                            |MB_RAM32X1D_177                                                |     1|
|1466  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem                           |MB_RAM16X1D_40                                                 |     1|
|1467  |                Retarget                                                                            |MB_RAM32X1D_176                                                |     1|
|1468  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem                           |MB_RAM16X1D_41                                                 |     1|
|1469  |                Retarget                                                                            |MB_RAM32X1D_175                                                |     1|
|1470  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[19].Copy_Mem                           |MB_RAM16X1D_42                                                 |     1|
|1471  |                Retarget                                                                            |MB_RAM32X1D_174                                                |     1|
|1472  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[1].Copy_Mem                            |MB_RAM16X1D_43                                                 |     1|
|1473  |                Retarget                                                                            |MB_RAM32X1D_173                                                |     1|
|1474  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem                           |MB_RAM16X1D_44                                                 |     1|
|1475  |                Retarget                                                                            |MB_RAM32X1D_172                                                |     1|
|1476  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem                           |MB_RAM16X1D_45                                                 |     1|
|1477  |                Retarget                                                                            |MB_RAM32X1D_171                                                |     1|
|1478  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem                           |MB_RAM16X1D_46                                                 |     1|
|1479  |                Retarget                                                                            |MB_RAM32X1D_170                                                |     1|
|1480  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem                           |MB_RAM16X1D_47                                                 |     1|
|1481  |                Retarget                                                                            |MB_RAM32X1D_169                                                |     1|
|1482  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem                           |MB_RAM16X1D_48                                                 |     1|
|1483  |                Retarget                                                                            |MB_RAM32X1D_168                                                |     1|
|1484  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem                           |MB_RAM16X1D_49                                                 |     1|
|1485  |                Retarget                                                                            |MB_RAM32X1D_167                                                |     1|
|1486  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem                           |MB_RAM16X1D_50                                                 |     1|
|1487  |                Retarget                                                                            |MB_RAM32X1D_166                                                |     1|
|1488  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem                           |MB_RAM16X1D_51                                                 |     1|
|1489  |                Retarget                                                                            |MB_RAM32X1D_165                                                |     1|
|1490  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem                           |MB_RAM16X1D_52                                                 |     1|
|1491  |                Retarget                                                                            |MB_RAM32X1D_164                                                |     1|
|1492  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[29].Copy_Mem                           |MB_RAM16X1D_53                                                 |     1|
|1493  |                Retarget                                                                            |MB_RAM32X1D_163                                                |     1|
|1494  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem                            |MB_RAM16X1D_54                                                 |     1|
|1495  |                Retarget                                                                            |MB_RAM32X1D_162                                                |     1|
|1496  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem                           |MB_RAM16X1D_55                                                 |     1|
|1497  |                Retarget                                                                            |MB_RAM32X1D_161                                                |     1|
|1498  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem                           |MB_RAM16X1D_56                                                 |     1|
|1499  |                Retarget                                                                            |MB_RAM32X1D_160                                                |     1|
|1500  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[3].Copy_Mem                            |MB_RAM16X1D_57                                                 |     1|
|1501  |                Retarget                                                                            |MB_RAM32X1D_159                                                |     1|
|1502  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem                            |MB_RAM16X1D_58                                                 |     1|
|1503  |                Retarget                                                                            |MB_RAM32X1D_158                                                |     1|
|1504  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[5].Copy_Mem                            |MB_RAM16X1D_59                                                 |     1|
|1505  |                Retarget                                                                            |MB_RAM32X1D_157                                                |     1|
|1506  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem                            |MB_RAM16X1D_60                                                 |     1|
|1507  |                Retarget                                                                            |MB_RAM32X1D_156                                                |     1|
|1508  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[7].Copy_Mem                            |MB_RAM16X1D_61                                                 |     1|
|1509  |                Retarget                                                                            |MB_RAM32X1D_155                                                |     1|
|1510  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[8].Copy_Mem                            |MB_RAM16X1D_62                                                 |     1|
|1511  |                Retarget                                                                            |MB_RAM32X1D_154                                                |     1|
|1512  |              \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[9].Copy_Mem                            |MB_RAM16X1D_63                                                 |     1|
|1513  |                Retarget                                                                            |MB_RAM32X1D                                                    |     1|
|1514  |              \WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF                                       |MB_FDR                                                         |     1|
|1515  |              \WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5                                     |MB_LUT5                                                        |     1|
|1516  |              \WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF                                      |MB_FDR_64                                                      |     1|
|1517  |              \WB_DCache_Valid_Read_data_Mux[10].Mux_Select_LUT5                                    |MB_LUT5_65                                                     |     1|
|1518  |              \WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF                                      |MB_FDR_66                                                      |     1|
|1519  |              \WB_DCache_Valid_Read_data_Mux[11].Mux_Select_LUT5                                    |MB_LUT5_67                                                     |     1|
|1520  |              \WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF                                      |MB_FDR_68                                                      |     1|
|1521  |              \WB_DCache_Valid_Read_data_Mux[12].Mux_Select_LUT5                                    |MB_LUT5_69                                                     |     1|
|1522  |              \WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF                                      |MB_FDR_70                                                      |     1|
|1523  |              \WB_DCache_Valid_Read_data_Mux[13].Mux_Select_LUT5                                    |MB_LUT5_71                                                     |     1|
|1524  |              \WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF                                      |MB_FDR_72                                                      |     1|
|1525  |              \WB_DCache_Valid_Read_data_Mux[14].Mux_Select_LUT5                                    |MB_LUT5_73                                                     |     1|
|1526  |              \WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF                                      |MB_FDR_74                                                      |     1|
|1527  |              \WB_DCache_Valid_Read_data_Mux[15].Mux_Select_LUT5                                    |MB_LUT5_75                                                     |     1|
|1528  |              \WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF                                      |MB_FDR_76                                                      |     1|
|1529  |              \WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5                                    |MB_LUT5_77                                                     |     1|
|1530  |              \WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF                                      |MB_FDR_78                                                      |     1|
|1531  |              \WB_DCache_Valid_Read_data_Mux[17].Mux_Select_LUT5                                    |MB_LUT5_79                                                     |     1|
|1532  |              \WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF                                      |MB_FDR_80                                                      |     1|
|1533  |              \WB_DCache_Valid_Read_data_Mux[18].Mux_Select_LUT5                                    |MB_LUT5_81                                                     |     1|
|1534  |              \WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF                                      |MB_FDR_82                                                      |     1|
|1535  |              \WB_DCache_Valid_Read_data_Mux[19].Mux_Select_LUT5                                    |MB_LUT5_83                                                     |     1|
|1536  |              \WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF                                       |MB_FDR_84                                                      |     1|
|1537  |              \WB_DCache_Valid_Read_data_Mux[1].Mux_Select_LUT5                                     |MB_LUT5_85                                                     |     1|
|1538  |              \WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF                                      |MB_FDR_86                                                      |     1|
|1539  |              \WB_DCache_Valid_Read_data_Mux[20].Mux_Select_LUT5                                    |MB_LUT5_87                                                     |     1|
|1540  |              \WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF                                      |MB_FDR_88                                                      |     1|
|1541  |              \WB_DCache_Valid_Read_data_Mux[21].Mux_Select_LUT5                                    |MB_LUT5_89                                                     |     1|
|1542  |              \WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF                                      |MB_FDR_90                                                      |     1|
|1543  |              \WB_DCache_Valid_Read_data_Mux[22].Mux_Select_LUT5                                    |MB_LUT5_91                                                     |     1|
|1544  |              \WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF                                      |MB_FDR_92                                                      |     1|
|1545  |              \WB_DCache_Valid_Read_data_Mux[23].Mux_Select_LUT5                                    |MB_LUT5_93                                                     |     1|
|1546  |              \WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF                                      |MB_FDR_94                                                      |     1|
|1547  |              \WB_DCache_Valid_Read_data_Mux[24].Mux_Select_LUT5                                    |MB_LUT5_95                                                     |     1|
|1548  |              \WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF                                      |MB_FDR_96                                                      |     1|
|1549  |              \WB_DCache_Valid_Read_data_Mux[25].Mux_Select_LUT5                                    |MB_LUT5_97                                                     |     1|
|1550  |              \WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF                                      |MB_FDR_98                                                      |     1|
|1551  |              \WB_DCache_Valid_Read_data_Mux[26].Mux_Select_LUT5                                    |MB_LUT5_99                                                     |     1|
|1552  |              \WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF                                      |MB_FDR_100                                                     |     1|
|1553  |              \WB_DCache_Valid_Read_data_Mux[27].Mux_Select_LUT5                                    |MB_LUT5_101                                                    |     1|
|1554  |              \WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF                                      |MB_FDR_102                                                     |     1|
|1555  |              \WB_DCache_Valid_Read_data_Mux[28].Mux_Select_LUT5                                    |MB_LUT5_103                                                    |     1|
|1556  |              \WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF                                      |MB_FDR_104                                                     |     1|
|1557  |              \WB_DCache_Valid_Read_data_Mux[29].Mux_Select_LUT5                                    |MB_LUT5_105                                                    |     1|
|1558  |              \WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF                                       |MB_FDR_106                                                     |     1|
|1559  |              \WB_DCache_Valid_Read_data_Mux[2].Mux_Select_LUT5                                     |MB_LUT5_107                                                    |     1|
|1560  |              \WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF                                      |MB_FDR_108                                                     |     1|
|1561  |              \WB_DCache_Valid_Read_data_Mux[30].Mux_Select_LUT5                                    |MB_LUT5_109                                                    |     1|
|1562  |              \WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF                                      |MB_FDR_110                                                     |     1|
|1563  |              \WB_DCache_Valid_Read_data_Mux[31].Mux_Select_LUT5                                    |MB_LUT5_111                                                    |     1|
|1564  |              \WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF                                       |MB_FDR_112                                                     |     1|
|1565  |              \WB_DCache_Valid_Read_data_Mux[3].Mux_Select_LUT5                                     |MB_LUT5_113                                                    |     1|
|1566  |              \WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF                                       |MB_FDR_114                                                     |     1|
|1567  |              \WB_DCache_Valid_Read_data_Mux[4].Mux_Select_LUT5                                     |MB_LUT5_115                                                    |     1|
|1568  |              \WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF                                       |MB_FDR_116                                                     |     1|
|1569  |              \WB_DCache_Valid_Read_data_Mux[5].Mux_Select_LUT5                                     |MB_LUT5_117                                                    |     1|
|1570  |              \WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF                                       |MB_FDR_118                                                     |     1|
|1571  |              \WB_DCache_Valid_Read_data_Mux[6].Mux_Select_LUT5                                     |MB_LUT5_119                                                    |     1|
|1572  |              \WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF                                       |MB_FDR_120                                                     |     1|
|1573  |              \WB_DCache_Valid_Read_data_Mux[7].Mux_Select_LUT5                                     |MB_LUT5_121                                                    |     1|
|1574  |              \WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF                                       |MB_FDR_122                                                     |     1|
|1575  |              \WB_DCache_Valid_Read_data_Mux[8].Mux_Select_LUT5                                     |MB_LUT5_123                                                    |     1|
|1576  |              \WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF                                       |MB_FDR_124                                                     |     1|
|1577  |              \WB_DCache_Valid_Read_data_Mux[9].Mux_Select_LUT5                                     |MB_LUT5_125                                                    |     1|
|1578  |              cache_valid_bit_detect_I1                                                             |cache_valid_bit_detect_126                                     |     2|
|1579  |                \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                        |microblaze_v10_0_4_carry_and_152                               |     2|
|1580  |                  MUXCY_I                                                                           |microblaze_v10_0_4_MB_MUXCY_153                                |     2|
|1581  |              dcache_data_strobe_sel_carry_or_0                                                     |microblaze_v10_0_4_carry_or_127                                |     1|
|1582  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_151                                |     1|
|1583  |              dcache_data_strobe_sel_carry_or_1                                                     |microblaze_v10_0_4_carry_or_128                                |     1|
|1584  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_150                                |     1|
|1585  |              dcache_data_strobe_sel_carry_or_2                                                     |microblaze_v10_0_4_carry_or_129                                |     2|
|1586  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_149                                |     2|
|1587  |              mem_read_cache_hit_carry_or                                                           |microblaze_v10_0_4_carry_or_130                                |     3|
|1588  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_148                                |     3|
|1589  |              mem_read_cache_hit_direct_carry_and                                                   |microblaze_v10_0_4_carry_and_131                               |     2|
|1590  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_147                                |     2|
|1591  |              mem_read_cache_miss_sel_carry_and                                                     |microblaze_v10_0_4_carry_and_132                               |     2|
|1592  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_146                                |     2|
|1593  |              mem_tag_hit_comparator                                                                |comparator                                                     |     6|
|1594  |                \Comp_Carry_Chain[0].MUXCY_I                                                        |microblaze_v10_0_4_MB_MUXCY_140                                |     1|
|1595  |                \Comp_Carry_Chain[1].MUXCY_I                                                        |microblaze_v10_0_4_MB_MUXCY_141                                |     1|
|1596  |                \Comp_Carry_Chain[2].MUXCY_I                                                        |microblaze_v10_0_4_MB_MUXCY_142                                |     1|
|1597  |                \Comp_Carry_Chain[3].MUXCY_I                                                        |microblaze_v10_0_4_MB_MUXCY_143                                |     1|
|1598  |                \Comp_Carry_Chain[4].MUXCY_I                                                        |microblaze_v10_0_4_MB_MUXCY_144                                |     1|
|1599  |                \Comp_Carry_Chain[5].MUXCY_I                                                        |microblaze_v10_0_4_MB_MUXCY_145                                |     1|
|1600  |              mem_tag_miss_comparator                                                               |comparator_133                                                 |     7|
|1601  |                \Comp_Carry_Chain[0].MUXCY_I                                                        |microblaze_v10_0_4_MB_MUXCY_134                                |     1|
|1602  |                \Comp_Carry_Chain[1].MUXCY_I                                                        |microblaze_v10_0_4_MB_MUXCY_135                                |     1|
|1603  |                \Comp_Carry_Chain[2].MUXCY_I                                                        |microblaze_v10_0_4_MB_MUXCY_136                                |     1|
|1604  |                \Comp_Carry_Chain[3].MUXCY_I                                                        |microblaze_v10_0_4_MB_MUXCY_137                                |     1|
|1605  |                \Comp_Carry_Chain[4].MUXCY_I                                                        |microblaze_v10_0_4_MB_MUXCY_138                                |     1|
|1606  |                \Comp_Carry_Chain[5].MUXCY_I                                                        |microblaze_v10_0_4_MB_MUXCY_139                                |     2|
|1607  |            \Using_Debug.Using_ICache.combined_carry_and_I2                                         |microblaze_v10_0_4_carry_and                                   |     1|
|1608  |              MUXCY_I                                                                               |microblaze_v10_0_4_MB_MUXCY_25                                 |     1|
|1609  |            \Using_Debug.Using_ICache.combined_carry_or_I                                           |microblaze_v10_0_4_carry_or                                    |     2|
|1610  |              MUXCY_I                                                                               |microblaze_v10_0_4_MB_MUXCY_24                                 |     2|
|1611  |            \Using_Debug.Using_ICache.debug_combinded_carry_or_I                                    |microblaze_v10_0_4_carry_or_7                                  |     1|
|1612  |              MUXCY_I                                                                               |microblaze_v10_0_4_MB_MUXCY_23                                 |     1|
|1613  |            \Using_ICache.ICache_I1                                                                 |Icache                                                         |   369|
|1614  |              Cache_Interface_I1                                                                    |Cache_Interface__parameterized1                                |   112|
|1615  |              Data_RAM_Module                                                                       |RAM_Module__parameterized5                                     |    68|
|1616  |                \Not_Using_XPM.Using_B36_S9.The_BRAMs[0].RAMB36_I1                                  |MB_RAMB36__parameterized1                                      |    17|
|1617  |                \Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1                                  |MB_RAMB36__parameterized1_20                                   |    17|
|1618  |                \Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1                                  |MB_RAMB36__parameterized1_21                                   |    17|
|1619  |                \Not_Using_XPM.Using_B36_S9.The_BRAMs[3].RAMB36_I1                                  |MB_RAMB36__parameterized1_22                                   |    17|
|1620  |              Tag_RAM_Module                                                                        |RAM_Module__parameterized3                                     |     4|
|1621  |                \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                 |MB_RAMB36                                                      |     4|
|1622  |              \Using_FPGA_FSL_1.tag_hit_comparator                                                  |comparator__parameterized2                                     |    14|
|1623  |                \Comp_Carry_Chain[0].MUXCY_I                                                        |microblaze_v10_0_4_MB_MUXCY_13                                 |     1|
|1624  |                \Comp_Carry_Chain[1].MUXCY_I                                                        |microblaze_v10_0_4_MB_MUXCY_14                                 |     1|
|1625  |                \Comp_Carry_Chain[2].MUXCY_I                                                        |microblaze_v10_0_4_MB_MUXCY_15                                 |     1|
|1626  |                \Comp_Carry_Chain[3].MUXCY_I                                                        |microblaze_v10_0_4_MB_MUXCY_16                                 |     1|
|1627  |                \Comp_Carry_Chain[4].MUXCY_I                                                        |microblaze_v10_0_4_MB_MUXCY_17                                 |     1|
|1628  |                \Comp_Carry_Chain[5].MUXCY_I                                                        |microblaze_v10_0_4_MB_MUXCY_18                                 |     4|
|1629  |                \Using_Extra_Carry.MUXCY_EXTRA_I                                                    |microblaze_v10_0_4_MB_MUXCY_19                                 |     1|
|1630  |              \Using_XX_Access_Part2.carry_or_I1                                                    |microblaze_v10_0_4_carry_or_9                                  |     3|
|1631  |                MUXCY_I                                                                             |microblaze_v10_0_4_MB_MUXCY_12                                 |     3|
|1632  |              cache_valid_bit_detect_I1                                                             |cache_valid_bit_detect                                         |     1|
|1633  |                \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                        |microblaze_v10_0_4_carry_and_10                                |     1|
|1634  |                  MUXCY_I                                                                           |microblaze_v10_0_4_MB_MUXCY_11                                 |     1|
|1635  |            mem_databus_ready_sel_carry_or                                                          |microblaze_v10_0_4_carry_or_8                                  |     1|
|1636  |              MUXCY_I                                                                               |microblaze_v10_0_4_MB_MUXCY                                    |     1|
|1637  |          Reset_DFF                                                                                 |mb_sync_bit                                                    |     2|
|1638  |          \Using_Async_Interrupt.Interrupt_DFF                                                      |mb_sync_bit__parameterized1                                    |     1|
|1639  |          \Using_Async_Wakeup_0.Wakeup_DFF                                                          |mb_sync_bit_5                                                  |     3|
|1640  |          \Using_Async_Wakeup_1.Wakeup_DFF                                                          |mb_sync_bit_6                                                  |     2|
|1641  |    microblaze_0_axi_periph                                                                         |design_1_microblaze_0_axi_periph_0                             |   298|
|1642  |      xbar                                                                                          |design_1_xbar_0                                                |   298|
|1643  |        inst                                                                                        |axi_crossbar_v2_1_15_axi_crossbar                              |   298|
|1644  |          \gen_sasd.crossbar_sasd_0                                                                 |axi_crossbar_v2_1_15_crossbar_sasd                             |   298|
|1645  |            addr_arbiter_inst                                                                       |axi_crossbar_v2_1_15_addr_arbiter_sasd                         |   119|
|1646  |            \gen_decerr.decerr_slave_inst                                                           |axi_crossbar_v2_1_15_decerr_slave                              |    14|
|1647  |            reg_slice_r                                                                             |axi_register_slice_v2_1_14_axic_register_slice                 |   146|
|1648  |            splitter_ar                                                                             |axi_crossbar_v2_1_15_splitter__parameterized0                  |     4|
|1649  |            splitter_aw                                                                             |axi_crossbar_v2_1_15_splitter                                  |     7|
|1650  |    rst_clk_wiz_1_100M                                                                              |design_1_rst_clk_wiz_1_100M_0                                  |    66|
|1651  |      U0                                                                                            |proc_sys_reset__parameterized2                                 |    66|
|1652  |        EXT_LPF                                                                                     |lpf__parameterized0                                            |    23|
|1653  |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync_3                                                     |     6|
|1654  |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |cdc_sync_4                                                     |     6|
|1655  |        SEQ                                                                                         |sequence_psr_1                                                 |    38|
|1656  |          SEQ_COUNTER                                                                               |upcnt_n_2                                                      |    13|
|1657  |    rst_mig_7series_0_100M                                                                          |design_1_rst_mig_7series_0_100M_0                              |    66|
|1658  |      U0                                                                                            |proc_sys_reset__parameterized4                                 |    66|
|1659  |        EXT_LPF                                                                                     |lpf__parameterized1                                            |    23|
|1660  |          \ACTIVE_HIGH_EXT.ACT_HI_EXT                                                               |cdc_sync                                                       |     6|
|1661  |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync_0                                                     |     6|
|1662  |        SEQ                                                                                         |sequence_psr                                                   |    38|
|1663  |          SEQ_COUNTER                                                                               |upcnt_n                                                        |    13|
|1664  |    microblaze_0_local_memory                                                                       |microblaze_0_local_memory_imp_1K0VQXK                          |    48|
|1665  |      dlmb_bram_if_cntlr                                                                            |design_1_dlmb_bram_if_cntlr_0                                  |     8|
|1666  |        U0                                                                                          |lmb_bram_if_cntlr                                              |     8|
|1667  |      dlmb_v10                                                                                      |design_1_dlmb_v10_0                                            |     1|
|1668  |        U0                                                                                          |lmb_v10                                                        |     1|
|1669  |      ilmb_bram_if_cntlr                                                                            |design_1_ilmb_bram_if_cntlr_0                                  |     8|
|1670  |        U0                                                                                          |lmb_bram_if_cntlr__parameterized1                              |     8|
|1671  |      ilmb_v10                                                                                      |design_1_ilmb_v10_0                                            |     1|
|1672  |        U0                                                                                          |lmb_v10__1                                                     |     1|
|1673  |      lmb_bram                                                                                      |design_1_lmb_bram_0                                            |    30|
|1674  |        U0                                                                                          |blk_mem_gen_v8_4_0                                             |    30|
|1675  |          inst_blk_mem_gen                                                                          |blk_mem_gen_v8_4_0_synth                                       |    30|
|1676  |            \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                  |blk_mem_gen_top                                                |    30|
|1677  |              \valid.cstr                                                                           |blk_mem_gen_generic_cstr                                       |    30|
|1678  |                \ramloop[0].ram.r                                                                   |blk_mem_gen_prim_width                                         |     3|
|1679  |                  \prim_noinit.ram                                                                  |blk_mem_gen_prim_wrapper                                       |     1|
|1680  |                \ramloop[1].ram.r                                                                   |blk_mem_gen_prim_width__parameterized0                         |     1|
|1681  |                  \prim_noinit.ram                                                                  |blk_mem_gen_prim_wrapper__parameterized0                       |     1|
|1682  |                \ramloop[2].ram.r                                                                   |blk_mem_gen_prim_width__parameterized1                         |     1|
|1683  |                  \prim_noinit.ram                                                                  |blk_mem_gen_prim_wrapper__parameterized1                       |     1|
|1684  |                \ramloop[3].ram.r                                                                   |blk_mem_gen_prim_width__parameterized2                         |     1|
|1685  |                  \prim_noinit.ram                                                                  |blk_mem_gen_prim_wrapper__parameterized2                       |     1|
|1686  |                \ramloop[4].ram.r                                                                   |blk_mem_gen_prim_width__parameterized3                         |     1|
|1687  |                  \prim_noinit.ram                                                                  |blk_mem_gen_prim_wrapper__parameterized3                       |     1|
|1688  |                \ramloop[5].ram.r                                                                   |blk_mem_gen_prim_width__parameterized4                         |     1|
|1689  |                  \prim_noinit.ram                                                                  |blk_mem_gen_prim_wrapper__parameterized4                       |     1|
|1690  |                \ramloop[6].ram.r                                                                   |blk_mem_gen_prim_width__parameterized5                         |     1|
|1691  |                  \prim_noinit.ram                                                                  |blk_mem_gen_prim_wrapper__parameterized5                       |     1|
|1692  |                \ramloop[7].ram.r                                                                   |blk_mem_gen_prim_width__parameterized6                         |    21|
|1693  |                  \prim_noinit.ram                                                                  |blk_mem_gen_prim_wrapper__parameterized6                       |     5|
+------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:12:38 ; elapsed = 00:13:13 . Memory (MB): peak = 2013.648 ; gain = 1677.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6241 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:23 ; elapsed = 00:10:56 . Memory (MB): peak = 2013.648 ; gain = 817.422
Synthesis Optimization Complete : Time (s): cpu = 00:12:38 ; elapsed = 00:13:15 . Memory (MB): peak = 2013.648 ; gain = 1677.977
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1639 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'C1' on instance 'design_1_i/lab2_0/U0/lab2_v1_0_S00_AXI_inst/l2_dp/firstLab/video_inst/inst_dvid/ODDR2_red' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_out3' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'design_1_i/lab2_0/U0/lab2_v1_0_S00_AXI_inst/l2_dp/firstLab/video_inst/inst_dvid/ODDR2_green' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_out3' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'design_1_i/lab2_0/U0/lab2_v1_0_S00_AXI_inst/l2_dp/firstLab/video_inst/inst_dvid/ODDR2_blue' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_out3' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'design_1_i/lab2_0/U0/lab2_v1_0_S00_AXI_inst/l2_dp/firstLab/video_inst/inst_dvid/ODDR2_clock' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_out3' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/lab2_0/U0/lab2_v1_0_S00_AXI_inst/l2_dp/audioWrapper/audiocodec_master_clock/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/lab2_0/U0/lab2_v1_0_S00_AXI_inst/l2_dp/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 2 inverter(s) to 16 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 704 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 88 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 165 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LD => LDCE: 18 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 88 instances
  MULT_AND => LUT2: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 5 instances
  ODDR2 => ODDR: 4 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 240 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  SRL16 => SRL16E: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
1582 Infos, 655 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:13:04 ; elapsed = 00:13:43 . Memory (MB): peak = 2013.648 ; gain = 1684.930
INFO: [Common 17-1381] The checkpoint 'C:/Users/C19Mark.Demore/Documents/Demore_ECE383/Labs/Lab 3/code/lab3/lab3.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2013.648 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.439 . Memory (MB): peak = 2013.648 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 19 11:20:41 2018...
