@W: MT529 :"c:\users\tyler_hyposvu\onedrive - uw-madison\research\iarpa\qmod_gds\waves.sv":31:4:31:9|Found inferred clock waves|clk which controls 14 sequential elements including bit_cnt[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
