INFO: [VRFC 10-163] Analyzing VHDL file "/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX/UART_TX_RX.srcs/sources_1/new/uart_rx.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
ERROR: [VRFC 10-2989] 't_sm_main' is not declared [/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX/UART_TX_RX.srcs/sources_1/new/uart_rx.vhdl:35]
ERROR: [VRFC 10-9458] unit 'uart_rx' is ignored due to previous errors [/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX/UART_TX_RX.srcs/sources_1/new/uart_rx.vhdl:18]
INFO: [VRFC 10-8704] VHDL file '/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX/UART_TX_RX.srcs/sources_1/new/uart_rx.vhdl' is ignored due to errors
