

================================================================
== Vitis HLS Report for 'concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s'
================================================================
* Date:           Mon Feb 23 22:02:33 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|      0 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln120 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 2 'specpipeline' 'specpipeline_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data2_1_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data2_1_val" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 3 'read' 'data2_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data2_0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data2_0_val" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 4 'read' 'data2_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data1_7_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data1_7_val" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 5 'read' 'data1_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data1_6_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data1_6_val" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 6 'read' 'data1_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data1_5_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data1_5_val" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 7 'read' 'data1_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data1_4_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data1_4_val" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 8 'read' 'data1_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data1_3_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data1_3_val" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 9 'read' 'data1_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data1_2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data1_2_val" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 10 'read' 'data1_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data1_1_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data1_1_val" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 11 'read' 'data1_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data1_0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data1_0_val" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 12 'read' 'data1_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data1_0_val_read, i2 0" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 13 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i10 %shl_ln" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 14 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln120_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data1_1_val_read, i2 0" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 15 'bitconcatenate' 'shl_ln120_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i10 %shl_ln120_1" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 16 'zext' 'zext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln120_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data1_2_val_read, i2 0" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 17 'bitconcatenate' 'shl_ln120_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln120_2 = zext i10 %shl_ln120_2" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 18 'zext' 'zext_ln120_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln120_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data1_3_val_read, i2 0" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 19 'bitconcatenate' 'shl_ln120_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln120_3 = zext i10 %shl_ln120_3" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 20 'zext' 'zext_ln120_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln120_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data1_4_val_read, i2 0" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 21 'bitconcatenate' 'shl_ln120_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln120_4 = zext i10 %shl_ln120_4" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 22 'zext' 'zext_ln120_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln120_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data1_5_val_read, i2 0" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 23 'bitconcatenate' 'shl_ln120_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln120_5 = zext i10 %shl_ln120_5" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 24 'zext' 'zext_ln120_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln120_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data1_6_val_read, i2 0" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 25 'bitconcatenate' 'shl_ln120_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln120_6 = zext i10 %shl_ln120_6" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 26 'zext' 'zext_ln120_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln120_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data1_7_val_read, i2 0" [firmware/nnet_utils/nnet_merge.h:120]   --->   Operation 27 'bitconcatenate' 'shl_ln120_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i10 %shl_ln120_7" [firmware/nnet_utils/nnet_merge.h:123]   --->   Operation 28 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data2_0_val_read, i2 0" [firmware/nnet_utils/nnet_merge.h:123]   --->   Operation 29 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i10 %shl_ln2" [firmware/nnet_utils/nnet_merge.h:123]   --->   Operation 30 'zext' 'zext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln123_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data2_1_val_read, i2 0" [firmware/nnet_utils/nnet_merge.h:123]   --->   Operation 31 'bitconcatenate' 'shl_ln123_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i10 %shl_ln123_1" [firmware/nnet_utils/nnet_merge.h:125]   --->   Operation 32 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mrv = insertvalue i160 <undef>, i16 %zext_ln120" [firmware/nnet_utils/nnet_merge.h:125]   --->   Operation 33 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i160 %mrv, i16 %zext_ln120_1" [firmware/nnet_utils/nnet_merge.h:125]   --->   Operation 34 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i160 %mrv_1, i16 %zext_ln120_2" [firmware/nnet_utils/nnet_merge.h:125]   --->   Operation 35 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i160 %mrv_2, i16 %zext_ln120_3" [firmware/nnet_utils/nnet_merge.h:125]   --->   Operation 36 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i160 %mrv_3, i16 %zext_ln120_4" [firmware/nnet_utils/nnet_merge.h:125]   --->   Operation 37 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i160 %mrv_4, i16 %zext_ln120_5" [firmware/nnet_utils/nnet_merge.h:125]   --->   Operation 38 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i160 %mrv_5, i16 %zext_ln120_6" [firmware/nnet_utils/nnet_merge.h:125]   --->   Operation 39 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i160 %mrv_6, i16 %zext_ln123" [firmware/nnet_utils/nnet_merge.h:125]   --->   Operation 40 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i160 %mrv_7, i16 %zext_ln123_1" [firmware/nnet_utils/nnet_merge.h:125]   --->   Operation 41 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i160 %mrv_8, i16 %zext_ln125" [firmware/nnet_utils/nnet_merge.h:125]   --->   Operation 42 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln125 = ret i160 %mrv_9" [firmware/nnet_utils/nnet_merge.h:125]   --->   Operation 43 'ret' 'ret_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data1_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data1_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data1_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data1_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data1_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data1_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data1_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data1_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data2_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data2_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln120 (specpipeline  ) [ 00]
data2_1_val_read   (read          ) [ 00]
data2_0_val_read   (read          ) [ 00]
data1_7_val_read   (read          ) [ 00]
data1_6_val_read   (read          ) [ 00]
data1_5_val_read   (read          ) [ 00]
data1_4_val_read   (read          ) [ 00]
data1_3_val_read   (read          ) [ 00]
data1_2_val_read   (read          ) [ 00]
data1_1_val_read   (read          ) [ 00]
data1_0_val_read   (read          ) [ 00]
shl_ln             (bitconcatenate) [ 00]
zext_ln120         (zext          ) [ 00]
shl_ln120_1        (bitconcatenate) [ 00]
zext_ln120_1       (zext          ) [ 00]
shl_ln120_2        (bitconcatenate) [ 00]
zext_ln120_2       (zext          ) [ 00]
shl_ln120_3        (bitconcatenate) [ 00]
zext_ln120_3       (zext          ) [ 00]
shl_ln120_4        (bitconcatenate) [ 00]
zext_ln120_4       (zext          ) [ 00]
shl_ln120_5        (bitconcatenate) [ 00]
zext_ln120_5       (zext          ) [ 00]
shl_ln120_6        (bitconcatenate) [ 00]
zext_ln120_6       (zext          ) [ 00]
shl_ln120_7        (bitconcatenate) [ 00]
zext_ln123         (zext          ) [ 00]
shl_ln2            (bitconcatenate) [ 00]
zext_ln123_1       (zext          ) [ 00]
shl_ln123_1        (bitconcatenate) [ 00]
zext_ln125         (zext          ) [ 00]
mrv                (insertvalue   ) [ 00]
mrv_1              (insertvalue   ) [ 00]
mrv_2              (insertvalue   ) [ 00]
mrv_3              (insertvalue   ) [ 00]
mrv_4              (insertvalue   ) [ 00]
mrv_5              (insertvalue   ) [ 00]
mrv_6              (insertvalue   ) [ 00]
mrv_7              (insertvalue   ) [ 00]
mrv_8              (insertvalue   ) [ 00]
mrv_9              (insertvalue   ) [ 00]
ret_ln125          (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data1_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data1_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data1_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data1_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data1_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data1_5_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_5_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data1_6_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_6_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data1_7_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_7_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data2_0_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_0_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data2_1_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2_1_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="data2_1_val_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data2_1_val_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="data2_0_val_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="0"/>
<pin id="45" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data2_0_val_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="data1_7_val_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data1_7_val_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="data1_6_val_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data1_6_val_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="data1_5_val_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data1_5_val_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="data1_4_val_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data1_4_val_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="data1_3_val_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data1_3_val_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data1_2_val_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data1_2_val_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="data1_1_val_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data1_1_val_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="data1_0_val_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data1_0_val_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="shl_ln_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln120_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="shl_ln120_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln120_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln120_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="shl_ln120_2_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln120_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln120_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="shl_ln120_3_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln120_3/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln120_3_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_3/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="shl_ln120_4_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln120_4/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln120_4_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_4/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="shl_ln120_5_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln120_5/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln120_5_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_5/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="shl_ln120_6_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln120_6/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln120_6_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_6/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="shl_ln120_7_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln120_7/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln123_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="shl_ln2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln123_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="shl_ln123_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln123_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln125_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="mrv_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="160" slack="0"/>
<pin id="218" dir="0" index="1" bw="10" slack="0"/>
<pin id="219" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="mrv_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="160" slack="0"/>
<pin id="224" dir="0" index="1" bw="10" slack="0"/>
<pin id="225" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mrv_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="160" slack="0"/>
<pin id="230" dir="0" index="1" bw="10" slack="0"/>
<pin id="231" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="mrv_3_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="160" slack="0"/>
<pin id="236" dir="0" index="1" bw="10" slack="0"/>
<pin id="237" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="mrv_4_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="160" slack="0"/>
<pin id="242" dir="0" index="1" bw="10" slack="0"/>
<pin id="243" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="mrv_5_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="160" slack="0"/>
<pin id="248" dir="0" index="1" bw="10" slack="0"/>
<pin id="249" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="mrv_6_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="160" slack="0"/>
<pin id="254" dir="0" index="1" bw="10" slack="0"/>
<pin id="255" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="mrv_7_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="160" slack="0"/>
<pin id="260" dir="0" index="1" bw="10" slack="0"/>
<pin id="261" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="mrv_8_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="160" slack="0"/>
<pin id="266" dir="0" index="1" bw="10" slack="0"/>
<pin id="267" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="mrv_9_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="160" slack="0"/>
<pin id="272" dir="0" index="1" bw="10" slack="0"/>
<pin id="273" dir="1" index="2" bw="160" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="28" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="18" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="28" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="16" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="28" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="14" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="28" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="90" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="107"><net_src comp="96" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="84" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="119"><net_src comp="108" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="78" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="120" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="72" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="66" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="60" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="54" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="48" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="42" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="36" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="104" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="116" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="128" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="140" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="152" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="164" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="176" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="188" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="200" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="212" pin="1"/><net_sink comp="270" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: concatenate1d<ap_ufixed,ap_ufixed,ap_fixed<16,6,5,3,0>,config15> : data1_0_val | {1 }
	Port: concatenate1d<ap_ufixed,ap_ufixed,ap_fixed<16,6,5,3,0>,config15> : data1_1_val | {1 }
	Port: concatenate1d<ap_ufixed,ap_ufixed,ap_fixed<16,6,5,3,0>,config15> : data1_2_val | {1 }
	Port: concatenate1d<ap_ufixed,ap_ufixed,ap_fixed<16,6,5,3,0>,config15> : data1_3_val | {1 }
	Port: concatenate1d<ap_ufixed,ap_ufixed,ap_fixed<16,6,5,3,0>,config15> : data1_4_val | {1 }
	Port: concatenate1d<ap_ufixed,ap_ufixed,ap_fixed<16,6,5,3,0>,config15> : data1_5_val | {1 }
	Port: concatenate1d<ap_ufixed,ap_ufixed,ap_fixed<16,6,5,3,0>,config15> : data1_6_val | {1 }
	Port: concatenate1d<ap_ufixed,ap_ufixed,ap_fixed<16,6,5,3,0>,config15> : data1_7_val | {1 }
	Port: concatenate1d<ap_ufixed,ap_ufixed,ap_fixed<16,6,5,3,0>,config15> : data2_0_val | {1 }
	Port: concatenate1d<ap_ufixed,ap_ufixed,ap_fixed<16,6,5,3,0>,config15> : data2_1_val | {1 }
  - Chain level:
	State 1
		zext_ln120 : 1
		zext_ln120_1 : 1
		zext_ln120_2 : 1
		zext_ln120_3 : 1
		zext_ln120_4 : 1
		zext_ln120_5 : 1
		zext_ln120_6 : 1
		zext_ln123 : 1
		zext_ln123_1 : 1
		zext_ln125 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		mrv_4 : 6
		mrv_5 : 7
		mrv_6 : 8
		mrv_7 : 9
		mrv_8 : 10
		mrv_9 : 11
		ret_ln125 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|
| Operation|       Functional Unit       |
|----------|-----------------------------|
|          | data2_1_val_read_read_fu_36 |
|          | data2_0_val_read_read_fu_42 |
|          | data1_7_val_read_read_fu_48 |
|          | data1_6_val_read_read_fu_54 |
|   read   | data1_5_val_read_read_fu_60 |
|          | data1_4_val_read_read_fu_66 |
|          | data1_3_val_read_read_fu_72 |
|          | data1_2_val_read_read_fu_78 |
|          | data1_1_val_read_read_fu_84 |
|          | data1_0_val_read_read_fu_90 |
|----------|-----------------------------|
|          |         shl_ln_fu_96        |
|          |      shl_ln120_1_fu_108     |
|          |      shl_ln120_2_fu_120     |
|          |      shl_ln120_3_fu_132     |
|bitconcatenate|      shl_ln120_4_fu_144     |
|          |      shl_ln120_5_fu_156     |
|          |      shl_ln120_6_fu_168     |
|          |      shl_ln120_7_fu_180     |
|          |        shl_ln2_fu_192       |
|          |      shl_ln123_1_fu_204     |
|----------|-----------------------------|
|          |      zext_ln120_fu_104      |
|          |     zext_ln120_1_fu_116     |
|          |     zext_ln120_2_fu_128     |
|          |     zext_ln120_3_fu_140     |
|   zext   |     zext_ln120_4_fu_152     |
|          |     zext_ln120_5_fu_164     |
|          |     zext_ln120_6_fu_176     |
|          |      zext_ln123_fu_188      |
|          |     zext_ln123_1_fu_200     |
|          |      zext_ln125_fu_212      |
|----------|-----------------------------|
|          |          mrv_fu_216         |
|          |         mrv_1_fu_222        |
|          |         mrv_2_fu_228        |
|          |         mrv_3_fu_234        |
|insertvalue|         mrv_4_fu_240        |
|          |         mrv_5_fu_246        |
|          |         mrv_6_fu_252        |
|          |         mrv_7_fu_258        |
|          |         mrv_8_fu_264        |
|          |         mrv_9_fu_270        |
|----------|-----------------------------|
|   Total  |                             |
|----------|-----------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
