-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Gemv_Test_Mul_Adder_Tree_128_Loop_mul_proc_9 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    mul_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    mul_loc_empty_n : IN STD_LOGIC;
    mul_loc_read : OUT STD_LOGIC;
    mul_loc_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    mul_loc_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    dispacher_1_dout : IN STD_LOGIC_VECTOR (2047 downto 0);
    dispacher_1_empty_n : IN STD_LOGIC;
    dispacher_1_read : OUT STD_LOGIC;
    dispacher_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    dispacher_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    weight_streams_1_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    weight_streams_1_empty_n : IN STD_LOGIC;
    weight_streams_1_read : OUT STD_LOGIC;
    weight_streams_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    weight_streams_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    pass_128_i_din : OUT STD_LOGIC_VECTOR (2047 downto 0);
    pass_128_i_full_n : IN STD_LOGIC;
    pass_128_i_write : OUT STD_LOGIC;
    pass_128_i_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    pass_128_i_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    mul_loc_c6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    mul_loc_c6_full_n : IN STD_LOGIC;
    mul_loc_c6_write : OUT STD_LOGIC;
    mul_loc_c6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    mul_loc_c6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
end;


architecture behav of Gemv_Test_Mul_Adder_Tree_128_Loop_mul_proc_9 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal mul_loc_blk_n : STD_LOGIC;
    signal mul_loc_c6_blk_n : STD_LOGIC;
    signal select_ln59_fu_125_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln59_reg_133 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_start : STD_LOGIC;
    signal grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_done : STD_LOGIC;
    signal grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_idle : STD_LOGIC;
    signal grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_ready : STD_LOGIC;
    signal grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_dispacher_1_read : STD_LOGIC;
    signal grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_weight_streams_1_read : STD_LOGIC;
    signal grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_pass_128_i_din : STD_LOGIC_VECTOR (2047 downto 0);
    signal grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_pass_128_i_write : STD_LOGIC;
    signal grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal mul_loc_read_local : STD_LOGIC;
    signal mul_loc_c6_write_local : STD_LOGIC;
    signal sub_ln59_fu_93_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_99_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_265_fu_85_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln59_5_fu_109_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_9_fu_115_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Gemv_Test_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dispacher_1_dout : IN STD_LOGIC_VECTOR (2047 downto 0);
        dispacher_1_empty_n : IN STD_LOGIC;
        dispacher_1_read : OUT STD_LOGIC;
        dispacher_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dispacher_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        weight_streams_1_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        weight_streams_1_empty_n : IN STD_LOGIC;
        weight_streams_1_read : OUT STD_LOGIC;
        weight_streams_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        weight_streams_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        pass_128_i_din : OUT STD_LOGIC_VECTOR (2047 downto 0);
        pass_128_i_full_n : IN STD_LOGIC;
        pass_128_i_write : OUT STD_LOGIC;
        pass_128_i_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        pass_128_i_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        select_ln59 : IN STD_LOGIC_VECTOR (22 downto 0) );
    end component;



begin
    grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68 : component Gemv_Test_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_start,
        ap_done => grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_done,
        ap_idle => grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_idle,
        ap_ready => grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_ready,
        dispacher_1_dout => dispacher_1_dout,
        dispacher_1_empty_n => dispacher_1_empty_n,
        dispacher_1_read => grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_dispacher_1_read,
        dispacher_1_num_data_valid => ap_const_lv3_0,
        dispacher_1_fifo_cap => ap_const_lv3_0,
        weight_streams_1_dout => weight_streams_1_dout,
        weight_streams_1_empty_n => weight_streams_1_empty_n,
        weight_streams_1_read => grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_weight_streams_1_read,
        weight_streams_1_num_data_valid => ap_const_lv3_0,
        weight_streams_1_fifo_cap => ap_const_lv3_0,
        pass_128_i_din => grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_pass_128_i_din,
        pass_128_i_full_n => pass_128_i_full_n,
        pass_128_i_write => grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_pass_128_i_write,
        pass_128_i_num_data_valid => pass_128_i_num_data_valid,
        pass_128_i_fifo_cap => pass_128_i_fifo_cap,
        select_ln59 => select_ln59_reg_133);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_ready = ap_const_logic_1)) then 
                    grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                select_ln59_reg_133 <= select_ln59_fu_125_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1, grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_done, ap_CS_fsm_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_done)
    begin
        if ((grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, mul_loc_empty_n, mul_loc_c6_full_n)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (mul_loc_c6_full_n = ap_const_logic_0) or (mul_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_done, ap_CS_fsm_state3)
    begin
        if (((grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    dispacher_1_read <= grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_dispacher_1_read;
    grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_start <= grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_start_reg;

    internal_ap_ready_assign_proc : process(grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_done, ap_CS_fsm_state3)
    begin
        if (((grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    mul_loc_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, mul_loc_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mul_loc_blk_n <= mul_loc_empty_n;
        else 
            mul_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mul_loc_c6_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, mul_loc_c6_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mul_loc_c6_blk_n <= mul_loc_c6_full_n;
        else 
            mul_loc_c6_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    mul_loc_c6_din <= mul_loc_dout;
    mul_loc_c6_write <= mul_loc_c6_write_local;

    mul_loc_c6_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mul_loc_c6_write_local <= ap_const_logic_1;
        else 
            mul_loc_c6_write_local <= ap_const_logic_0;
        end if; 
    end process;

    mul_loc_read <= mul_loc_read_local;

    mul_loc_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mul_loc_read_local <= ap_const_logic_1;
        else 
            mul_loc_read_local <= ap_const_logic_0;
        end if; 
    end process;

    pass_128_i_din <= grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_pass_128_i_din;
    pass_128_i_write <= grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_pass_128_i_write;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    select_ln59_fu_125_p3 <= 
        sub_ln59_5_fu_109_p2 when (tmp_265_fu_85_p3(0) = '1') else 
        tmp_9_fu_115_p4;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln59_5_fu_109_p2 <= std_logic_vector(unsigned(ap_const_lv23_0) - unsigned(tmp_fu_99_p4));
    sub_ln59_fu_93_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(mul_loc_dout));
    tmp_265_fu_85_p3 <= mul_loc_dout(31 downto 31);
    tmp_9_fu_115_p4 <= mul_loc_dout(31 downto 9);
    tmp_fu_99_p4 <= sub_ln59_fu_93_p2(31 downto 9);
    weight_streams_1_read <= grp_Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul_fu_68_weight_streams_1_read;
end behav;
