#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-546-g5cfb7d68)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56392919ce20 .scope module, "testbench" "testbench" 2 4;
 .timescale 0 0;
v0x563929239af0_0 .var/i "file", 31 0;
v0x563929243eb0_0 .var/i "i", 31 0;
v0x563929243f90_0 .var "sig_../or.aig_n1", 0 0;
v0x563929244080_0 .var "sig_../or.aig_n2", 0 0;
v0x563929244190_0 .net "sig_../or.aig_n3_inv", 0 0, L_0x5639291fb4f0;  1 drivers
v0x563929245b80_0 .var "xorshift128_t", 31 0;
v0x563929245c60_0 .var "xorshift128_w", 31 0;
v0x563929245d40_0 .var "xorshift128_x", 31 0;
v0x563929245e20_0 .var "xorshift128_y", 31 0;
v0x563929247cb0_0 .var "xorshift128_z", 31 0;
S_0x563929276090 .scope task, "../or.aig_print_header" "../or.aig_print_header" 2 67, 2 67 0, S_0x56392919ce20;
 .timescale 0 0;
TD_testbench...\/or.aig_print_header ;
    %vpi_call 2 69 "$fdisplay", v0x563929239af0_0, "#OUT#" {0 0 0};
    %vpi_call 2 70 "$fdisplay", v0x563929239af0_0, "#OUT#   A   sig_../or.aig_n1 " {0 0 0};
    %vpi_call 2 71 "$fdisplay", v0x563929239af0_0, "#OUT#   B   sig_../or.aig_n2 " {0 0 0};
    %vpi_call 2 72 "$fdisplay", v0x563929239af0_0, "#OUT#   C   sig_../or.aig_n3_inv " {0 0 0};
    %vpi_call 2 73 "$fdisplay", v0x563929239af0_0, "#OUT#" {0 0 0};
    %vpi_call 2 74 "$fdisplay", v0x563929239af0_0, "#OUT# AB # C" {0 0 0};
    %end;
S_0x563929276220 .scope task, "../or.aig_print_status" "../or.aig_print_status" 2 61, 2 61 0, S_0x56392919ce20;
 .timescale 0 0;
TD_testbench...\/or.aig_print_status ;
    %load/vec4 v0x563929243f90_0;
    %load/vec4 v0x563929244080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563929244190_0;
    %vpi_call 2 63 "$fdisplay", v0x563929239af0_0, "#OUT# %b %b %b %t %d", S<1,vec4,u2>, 1'bx, S<0,vec4,u1>, $time, v0x563929243eb0_0 {2 0 0};
    %end;
S_0x563929286f40 .scope task, "../or.aig_reset" "../or.aig_reset" 2 34, 2 34 0, S_0x56392919ce20;
 .timescale 0 0;
TD_testbench...\/or.aig_reset ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563929243f90_0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563929244080_0, 4;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563929243f90_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563929244080_0, 4;
    %delay 100, 0;
    %delay 0, 0;
    %end;
S_0x563929287120 .scope task, "../or.aig_test" "../or.aig_test" 2 78, 2 78 0, S_0x56392919ce20;
 .timescale 0 0;
TD_testbench...\/or.aig_test ;
    %vpi_call 2 80 "$fdisplay", v0x563929239af0_0, "#OUT#\012#OUT# ==== ../or.aig  ====" {0 0 0};
    %fork TD_testbench...\/or.aig_reset, S_0x563929286f40;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563929243eb0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x563929243eb0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x563929243eb0_0;
    %pushi/vec4 20, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %fork TD_testbench...\/or.aig_print_header, S_0x563929276090;
    %join;
T_3.2 ;
    %delay 100, 0;
    %fork TD_testbench...\/or.aig_update_data, S_0x563929288ff0;
    %join;
    %delay 100, 0;
    %fork TD_testbench...\/or.aig_update_clock, S_0x563929288dc0;
    %join;
    %delay 100, 0;
    %fork TD_testbench...\/or.aig_print_status, S_0x563929276220;
    %join;
    %load/vec4 v0x563929243eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563929243eb0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
S_0x563929288dc0 .scope task, "../or.aig_update_clock" "../or.aig_update_clock" 2 56, 2 56 0, S_0x56392919ce20;
 .timescale 0 0;
TD_testbench...\/or.aig_update_clock ;
    %end;
S_0x563929288ff0 .scope task, "../or.aig_update_data" "../or.aig_update_data" 2 46, 2 46 0, S_0x56392919ce20;
 .timescale 0 0;
TD_testbench...\/or.aig_update_data ;
    %fork TD_testbench.xorshift128, S_0x563929239910;
    %join;
    %load/vec4 v0x563929245d40_0;
    %load/vec4 v0x563929245e20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563929247cb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563929245c60_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x563929243f90_0, 2;
    %fork TD_testbench.xorshift128, S_0x563929239910;
    %join;
    %load/vec4 v0x563929245d40_0;
    %load/vec4 v0x563929245e20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563929247cb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563929245c60_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x563929244080_0, 4;
    %delay 100, 0;
    %end;
S_0x563929274ac0 .scope module, "uut_../or.aig" "../or.aig" 2 28, 3 3 0, S_0x56392919ce20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "n1";
    .port_info 1 /INPUT 1 "n2";
    .port_info 2 /OUTPUT 1 "n3_inv";
v0x563929225c00_0 .net "n1", 0 0, v0x563929243f90_0;  1 drivers
v0x563929225cd0_0 .net "n1_inv", 0 0, L_0x5639291fb3e0;  1 drivers
v0x563929225dc0_0 .net "n2", 0 0, v0x563929244080_0;  1 drivers
v0x563929225e90_0 .net "n2_inv", 0 0, L_0x5639291fb600;  1 drivers
v0x563929225f80_0 .net "n3", 0 0, L_0x56392924c9e0;  1 drivers
v0x563929239870_0 .net "n3_inv", 0 0, L_0x5639291fb4f0;  alias, 1 drivers
S_0x563929274cf0 .scope module, "_0_" "$and" 3 16, 4 124 0, S_0x563929274ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x563929294240 .param/l "A_SIGNED" 0 4 126, C4<00000000000000000000000000000000>;
P_0x563929294280 .param/l "A_WIDTH" 0 4 128, C4<00000000000000000000000000000001>;
P_0x5639292942c0 .param/l "B_SIGNED" 0 4 127, C4<00000000000000000000000000000000>;
P_0x563929294300 .param/l "B_WIDTH" 0 4 129, C4<00000000000000000000000000000001>;
P_0x563929294340 .param/l "Y_WIDTH" 0 4 130, C4<00000000000000000000000000000001>;
v0x5639292958d0_0 .net "A", 0 0, L_0x5639291fb600;  alias, 1 drivers
v0x56392923e300_0 .net "B", 0 0, L_0x5639291fb3e0;  alias, 1 drivers
v0x5639291e0180_0 .net "Y", 0 0, L_0x56392924c9e0;  alias, 1 drivers
S_0x5639292956f0 .scope generate, "BLOCK2" "BLOCK2" 4 137, 4 137 0, S_0x563929274cf0;
 .timescale 0 0;
L_0x56392924c9e0 .functor AND 1, L_0x5639291fb600, L_0x5639291fb3e0, C4<1>, C4<1>;
S_0x5639291e02f0 .scope module, "_1_" "$not" 3 25, 4 42 0, S_0x563929274ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x56392919c650 .param/l "A_SIGNED" 0 4 44, C4<00000000000000000000000000000000>;
P_0x56392919c690 .param/l "A_WIDTH" 0 4 45, C4<00000000000000000000000000000001>;
P_0x56392919c6d0 .param/l "Y_WIDTH" 0 4 46, C4<00000000000000000000000000000001>;
v0x5639291b9650_0 .net "A", 0 0, v0x563929243f90_0;  alias, 1 drivers
v0x5639291b9750_0 .net "Y", 0 0, L_0x5639291fb3e0;  alias, 1 drivers
S_0x5639291b9450 .scope generate, "BLOCK2" "BLOCK2" 4 52, 4 52 0, S_0x5639291e02f0;
 .timescale 0 0;
L_0x5639291fb3e0 .functor NOT 1, v0x563929243f90_0, C4<0>, C4<0>, C4<0>;
S_0x56392923bd00 .scope module, "_2_" "$not" 3 33, 4 42 0, S_0x563929274ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x56392919c580 .param/l "A_SIGNED" 0 4 44, C4<00000000000000000000000000000000>;
P_0x56392919c5c0 .param/l "A_WIDTH" 0 4 45, C4<00000000000000000000000000000001>;
P_0x56392919c600 .param/l "Y_WIDTH" 0 4 46, C4<00000000000000000000000000000001>;
v0x56392923ca50_0 .net "A", 0 0, v0x563929244080_0;  alias, 1 drivers
v0x56392923cb50_0 .net "Y", 0 0, L_0x5639291fb600;  alias, 1 drivers
S_0x56392923c8c0 .scope generate, "BLOCK2" "BLOCK2" 4 52, 4 52 0, S_0x56392923bd00;
 .timescale 0 0;
L_0x5639291fb600 .functor NOT 1, v0x563929244080_0, C4<0>, C4<0>, C4<0>;
S_0x563929235e50 .scope module, "_3_" "$not" 3 41, 4 42 0, S_0x563929274ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
P_0x563929236030 .param/l "A_SIGNED" 0 4 44, C4<00000000000000000000000000000000>;
P_0x563929236070 .param/l "A_WIDTH" 0 4 45, C4<00000000000000000000000000000001>;
P_0x5639292360b0 .param/l "Y_WIDTH" 0 4 46, C4<00000000000000000000000000000001>;
v0x563929237470_0 .net "A", 0 0, L_0x56392924c9e0;  alias, 1 drivers
v0x563929237580_0 .net "Y", 0 0, L_0x5639291fb4f0;  alias, 1 drivers
S_0x563929237270 .scope generate, "BLOCK2" "BLOCK2" 4 52, 4 52 0, S_0x563929235e50;
 .timescale 0 0;
L_0x5639291fb4f0 .functor NOT 1, L_0x56392924c9e0, C4<0>, C4<0>, C4<0>;
S_0x563929239910 .scope task, "xorshift128" "xorshift128" 2 15, 2 15 0, S_0x56392919ce20;
 .timescale 0 0;
TD_testbench.xorshift128 ;
    %load/vec4 v0x563929245d40_0;
    %load/vec4 v0x563929245d40_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %xor;
    %store/vec4 v0x563929245b80_0, 0, 32;
    %load/vec4 v0x563929245e20_0;
    %store/vec4 v0x563929245d40_0, 0, 32;
    %load/vec4 v0x563929247cb0_0;
    %store/vec4 v0x563929245e20_0, 0, 32;
    %load/vec4 v0x563929245c60_0;
    %store/vec4 v0x563929247cb0_0, 0, 32;
    %load/vec4 v0x563929245c60_0;
    %load/vec4 v0x563929245c60_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %load/vec4 v0x563929245b80_0;
    %xor;
    %load/vec4 v0x563929245b80_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %store/vec4 v0x563929245c60_0, 0, 32;
    %end;
    .scope S_0x56392919ce20;
T_7 ;
    %pushi/vec4 123456789, 0, 32;
    %store/vec4 v0x563929245d40_0, 0, 32;
    %pushi/vec4 362436069, 0, 32;
    %store/vec4 v0x563929245e20_0, 0, 32;
    %pushi/vec4 521288629, 0, 32;
    %store/vec4 v0x563929247cb0_0, 0, 32;
    %pushi/vec4 1554578920, 0, 32;
    %store/vec4 v0x563929245c60_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x56392919ce20;
T_8 ;
    %vpi_func 2 94 "$fopen" 32, "or_out_syn0" {0 0 0};
    %store/vec4 v0x563929239af0_0, 0, 32;
    %fork TD_testbench...\/or.aig_test, S_0x563929287120;
    %join;
    %vpi_call 2 96 "$fclose", v0x563929239af0_0 {0 0 0};
    %vpi_call 2 97 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "or_tb.v";
    "or_syn0.v";
    "/home/rock/ws/version/github/aman_goel/yosys/tests/tools/../../techlibs/common/simlib.v";
