module counter(
    input 		          		CLOCK_50,
	input 		     [1:0]		KEY,
    input 		     [9:0]		SW,
	output		     [9:0]		LEDR
);

parameter clock_div = 5_000_000;
parameter clock_div_width = 32;

reg [9:0] count;
reg [clock_div_width-1:0] div_counter;
reg slow_clk;

// create 5 Hz clock
always @(negedge KEY[0], posedge CLOCK_50)
    if (KEY[0] == 0)
        begin
            div_counter <= 0;
            slow_clk <= 0;
        end
    else if (CLOCK_50 == 1)
        begin
            if (div_counter == clock_div)
                begin
                    div_counter <= 0;
                    slow_clk <= ~slow_clk;
                end
            else
                div_counter <= div_counter + 1;
        end

// create counter
always @(negedge KEY[0], negedge KEY[1], posedge slow_clk)
    if (KEY[0] == 0)
        count <= 0;
    else if (KEY[1] == 0)
        count[9:0] <= SW[9:0];
    else
        count <= count + 1;

assign LEDR[9:0] = count[9:0];

endmodule