// Seed: 2118723702
module module_0 (
    output tri id_0,
    output tri0 id_1,
    input wand id_2,
    input wor id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    output tri0 id_7,
    input tri id_8,
    input wor id_9,
    input uwire id_10,
    input tri0 id_11,
    input tri id_12,
    output tri id_13,
    output tri0 id_14,
    input uwire id_15
);
  assign id_7 = 1;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input uwire id_2,
    output tri id_3,
    input supply0 id_4,
    input tri1 id_5,
    input supply0 id_6,
    output uwire id_7,
    output supply0 id_8
);
  assign id_7 = id_6;
  module_0(
      id_3, id_8, id_1, id_0, id_5, id_5, id_6, id_8, id_0, id_2, id_4, id_0, id_5, id_7, id_3, id_0
  );
  assign id_8 = 1'b0;
endmodule
