{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## CoreIR\n",
    "\n",
    "This notebook uses the `\"coreir\"` mantle backend on the icestick.\n",
    "\n",
    "We begin by building a normal `Magma` circuit using `Mantle` \n",
    "and the `Loam` `IceStick` board. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import magma as m"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "import lattice ice40\n"
     ]
    }
   ],
   "source": [
    "from mantle import Counter\n",
    "from loam.boards.icestick import IceStick\n",
    "\n",
    "icestick = IceStick()\n",
    "icestick.Clock.on()\n",
    "icestick.D5.on()\n",
    "\n",
    "N = 22\n",
    "main = icestick.main()\n",
    "\n",
    "counter = Counter(N)\n",
    "m.wire(counter.O[N-1], main.D5)\n",
    "\n",
    "m.EndCircuit()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To compile to `coreir`, we simply set the `output` parameter to the `m.compile` command to `\"coreir\"`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "m.compile(\"build/blink_coreir\", main, output=\"coreir\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can inspect the generated `.json` file."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{\"top\":\"global.main\",\r\n",
      "\"namespaces\":{\r\n",
      "  \"global\":{\r\n",
      "    \"modules\":{\r\n",
      "      \"Add22_cout\":{\r\n",
      "        \"type\":[\"Record\",[\r\n",
      "          [\"I0\",[\"Array\",22,\"BitIn\"]],\r\n",
      "          [\"I1\",[\"Array\",22,\"BitIn\"]],\r\n",
      "          [\"O\",[\"Array\",22,\"Bit\"]],\r\n",
      "          [\"COUT\",\"Bit\"]\r\n",
      "        ]],\r\n",
      "        \"instances\":{\r\n",
      "          \"bit_const_GND\":{\r\n",
      "            \"modref\":\"corebit.const\",\r\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\r\n",
      "          },\r\n",
      "          \"inst0\":{\r\n",
      "            \"genref\":\"coreir.add\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",23]}\r\n",
      "          }\r\n",
      "        },\r\n",
      "        \"connections\":[\r\n",
      "          [\"bit_const_GND.out\",\"inst0.in0.22\"],\r\n",
      "          [\"bit_const_GND.out\",\"inst0.in1.22\"],\r\n",
      "          [\"self.COUT\",\"inst0.out.22\"],\r\n",
      "          [\"inst0.in0.0\",\"self.I0.0\"],\r\n",
      "          [\"inst0.in0.1\",\"self.I0.1\"],\r\n",
      "          [\"inst0.in0.10\",\"self.I0.10\"],\r\n",
      "          [\"inst0.in0.11\",\"self.I0.11\"],\r\n",
      "          [\"inst0.in0.12\",\"self.I0.12\"],\r\n",
      "          [\"inst0.in0.13\",\"self.I0.13\"],\r\n",
      "          [\"inst0.in0.14\",\"self.I0.14\"],\r\n",
      "          [\"inst0.in0.15\",\"self.I0.15\"],\r\n",
      "          [\"inst0.in0.16\",\"self.I0.16\"],\r\n",
      "          [\"inst0.in0.17\",\"self.I0.17\"],\r\n",
      "          [\"inst0.in0.18\",\"self.I0.18\"],\r\n",
      "          [\"inst0.in0.19\",\"self.I0.19\"],\r\n",
      "          [\"inst0.in0.2\",\"self.I0.2\"],\r\n",
      "          [\"inst0.in0.20\",\"self.I0.20\"],\r\n",
      "          [\"inst0.in0.21\",\"self.I0.21\"],\r\n",
      "          [\"inst0.in0.3\",\"self.I0.3\"],\r\n",
      "          [\"inst0.in0.4\",\"self.I0.4\"],\r\n",
      "          [\"inst0.in0.5\",\"self.I0.5\"],\r\n",
      "          [\"inst0.in0.6\",\"self.I0.6\"],\r\n",
      "          [\"inst0.in0.7\",\"self.I0.7\"],\r\n",
      "          [\"inst0.in0.8\",\"self.I0.8\"],\r\n",
      "          [\"inst0.in0.9\",\"self.I0.9\"],\r\n",
      "          [\"inst0.in1.0\",\"self.I1.0\"],\r\n",
      "          [\"inst0.in1.1\",\"self.I1.1\"],\r\n",
      "          [\"inst0.in1.10\",\"self.I1.10\"],\r\n",
      "          [\"inst0.in1.11\",\"self.I1.11\"],\r\n",
      "          [\"inst0.in1.12\",\"self.I1.12\"],\r\n",
      "          [\"inst0.in1.13\",\"self.I1.13\"],\r\n",
      "          [\"inst0.in1.14\",\"self.I1.14\"],\r\n",
      "          [\"inst0.in1.15\",\"self.I1.15\"],\r\n",
      "          [\"inst0.in1.16\",\"self.I1.16\"],\r\n",
      "          [\"inst0.in1.17\",\"self.I1.17\"],\r\n",
      "          [\"inst0.in1.18\",\"self.I1.18\"],\r\n",
      "          [\"inst0.in1.19\",\"self.I1.19\"],\r\n",
      "          [\"inst0.in1.2\",\"self.I1.2\"],\r\n",
      "          [\"inst0.in1.20\",\"self.I1.20\"],\r\n",
      "          [\"inst0.in1.21\",\"self.I1.21\"],\r\n",
      "          [\"inst0.in1.3\",\"self.I1.3\"],\r\n",
      "          [\"inst0.in1.4\",\"self.I1.4\"],\r\n",
      "          [\"inst0.in1.5\",\"self.I1.5\"],\r\n",
      "          [\"inst0.in1.6\",\"self.I1.6\"],\r\n",
      "          [\"inst0.in1.7\",\"self.I1.7\"],\r\n",
      "          [\"inst0.in1.8\",\"self.I1.8\"],\r\n",
      "          [\"inst0.in1.9\",\"self.I1.9\"],\r\n",
      "          [\"inst0.out.0\",\"self.O.0\"],\r\n",
      "          [\"inst0.out.1\",\"self.O.1\"],\r\n",
      "          [\"inst0.out.10\",\"self.O.10\"],\r\n",
      "          [\"inst0.out.11\",\"self.O.11\"],\r\n",
      "          [\"inst0.out.12\",\"self.O.12\"],\r\n",
      "          [\"inst0.out.13\",\"self.O.13\"],\r\n",
      "          [\"inst0.out.14\",\"self.O.14\"],\r\n",
      "          [\"inst0.out.15\",\"self.O.15\"],\r\n",
      "          [\"inst0.out.16\",\"self.O.16\"],\r\n",
      "          [\"inst0.out.17\",\"self.O.17\"],\r\n",
      "          [\"inst0.out.18\",\"self.O.18\"],\r\n",
      "          [\"inst0.out.19\",\"self.O.19\"],\r\n",
      "          [\"inst0.out.2\",\"self.O.2\"],\r\n",
      "          [\"inst0.out.20\",\"self.O.20\"],\r\n",
      "          [\"inst0.out.21\",\"self.O.21\"],\r\n",
      "          [\"inst0.out.3\",\"self.O.3\"],\r\n",
      "          [\"inst0.out.4\",\"self.O.4\"],\r\n",
      "          [\"inst0.out.5\",\"self.O.5\"],\r\n",
      "          [\"inst0.out.6\",\"self.O.6\"],\r\n",
      "          [\"inst0.out.7\",\"self.O.7\"],\r\n",
      "          [\"inst0.out.8\",\"self.O.8\"],\r\n",
      "          [\"inst0.out.9\",\"self.O.9\"]\r\n",
      "        ]\r\n",
      "      },\r\n",
      "      \"Counter22\":{\r\n",
      "        \"type\":[\"Record\",[\r\n",
      "          [\"O\",[\"Array\",22,\"Bit\"]],\r\n",
      "          [\"COUT\",\"Bit\"],\r\n",
      "          [\"CLK\",[\"Named\",\"coreir.clkIn\"]]\r\n",
      "        ]],\r\n",
      "        \"instances\":{\r\n",
      "          \"bit_const_GND\":{\r\n",
      "            \"modref\":\"corebit.const\",\r\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\r\n",
      "          },\r\n",
      "          \"bit_const_VCC\":{\r\n",
      "            \"modref\":\"corebit.const\",\r\n",
      "            \"modargs\":{\"value\":[\"Bool\",true]}\r\n",
      "          },\r\n",
      "          \"inst0\":{\r\n",
      "            \"modref\":\"global.Add22_cout\"\r\n",
      "          },\r\n",
      "          \"inst1\":{\r\n",
      "            \"modref\":\"global.Register22\"\r\n",
      "          }\r\n",
      "        },\r\n",
      "        \"connections\":[\r\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.1\"],\r\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.10\"],\r\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.11\"],\r\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.12\"],\r\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.13\"],\r\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.14\"],\r\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.15\"],\r\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.16\"],\r\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.17\"],\r\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.18\"],\r\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.19\"],\r\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.2\"],\r\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.20\"],\r\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.21\"],\r\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.3\"],\r\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.4\"],\r\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.5\"],\r\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.6\"],\r\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.7\"],\r\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.8\"],\r\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.9\"],\r\n",
      "          [\"bit_const_VCC.out\",\"inst0.I1.0\"],\r\n",
      "          [\"inst0.COUT\",\"self.COUT\"],\r\n",
      "          [\"inst0.I0\",\"inst1.O\"],\r\n",
      "          [\"inst0.O\",\"inst1.I\"],\r\n",
      "          [\"inst1.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst1.O\",\"self.O\"]\r\n",
      "        ]\r\n",
      "      },\r\n",
      "      \"DFF_init0_has_ceFalse_has_resetFalse\":{\r\n",
      "        \"type\":[\"Record\",[\r\n",
      "          [\"I\",\"BitIn\"],\r\n",
      "          [\"O\",\"Bit\"],\r\n",
      "          [\"CLK\",[\"Named\",\"coreir.clkIn\"]]\r\n",
      "        ]],\r\n",
      "        \"instances\":{\r\n",
      "          \"inst0\":{\r\n",
      "            \"genref\":\"mantle.reg\",\r\n",
      "            \"genargs\":{\"has_clr\":[\"Bool\",false], \"has_en\":[\"Bool\",false], \"has_rst\":[\"Bool\",false], \"width\":[\"Int\",1]},\r\n",
      "            \"modargs\":{\"init\":[[\"BitVector\",1],\"1'h0\"]}\r\n",
      "          }\r\n",
      "        },\r\n",
      "        \"connections\":[\r\n",
      "          [\"inst0.clk\",\"self.CLK\"],\r\n",
      "          [\"self.I\",\"inst0.in.0\"],\r\n",
      "          [\"self.O\",\"inst0.out.0\"]\r\n",
      "        ]\r\n",
      "      },\r\n",
      "      \"Register22\":{\r\n",
      "        \"type\":[\"Record\",[\r\n",
      "          [\"I\",[\"Array\",22,\"BitIn\"]],\r\n",
      "          [\"O\",[\"Array\",22,\"Bit\"]],\r\n",
      "          [\"CLK\",[\"Named\",\"coreir.clkIn\"]]\r\n",
      "        ]],\r\n",
      "        \"instances\":{\r\n",
      "          \"inst0\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          },\r\n",
      "          \"inst1\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          },\r\n",
      "          \"inst10\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          },\r\n",
      "          \"inst11\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          },\r\n",
      "          \"inst12\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          },\r\n",
      "          \"inst13\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          },\r\n",
      "          \"inst14\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          },\r\n",
      "          \"inst15\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          },\r\n",
      "          \"inst16\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          },\r\n",
      "          \"inst17\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          },\r\n",
      "          \"inst18\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          },\r\n",
      "          \"inst19\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          },\r\n",
      "          \"inst2\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          },\r\n",
      "          \"inst20\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          },\r\n",
      "          \"inst21\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          },\r\n",
      "          \"inst3\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          },\r\n",
      "          \"inst4\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          },\r\n",
      "          \"inst5\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          },\r\n",
      "          \"inst6\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          },\r\n",
      "          \"inst7\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          },\r\n",
      "          \"inst8\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          },\r\n",
      "          \"inst9\":{\r\n",
      "            \"modref\":\"global.DFF_init0_has_ceFalse_has_resetFalse\"\r\n",
      "          }\r\n",
      "        },\r\n",
      "        \"connections\":[\r\n",
      "          [\"inst0.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst0.I\",\"self.I.0\"],\r\n",
      "          [\"inst0.O\",\"self.O.0\"],\r\n",
      "          [\"inst1.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst1.I\",\"self.I.1\"],\r\n",
      "          [\"inst1.O\",\"self.O.1\"],\r\n",
      "          [\"inst10.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst10.I\",\"self.I.10\"],\r\n",
      "          [\"inst10.O\",\"self.O.10\"],\r\n",
      "          [\"inst11.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst11.I\",\"self.I.11\"],\r\n",
      "          [\"inst11.O\",\"self.O.11\"],\r\n",
      "          [\"inst12.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst12.I\",\"self.I.12\"],\r\n",
      "          [\"inst12.O\",\"self.O.12\"],\r\n",
      "          [\"inst13.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst13.I\",\"self.I.13\"],\r\n",
      "          [\"inst13.O\",\"self.O.13\"],\r\n",
      "          [\"inst14.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst14.I\",\"self.I.14\"],\r\n",
      "          [\"inst14.O\",\"self.O.14\"],\r\n",
      "          [\"inst15.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst15.I\",\"self.I.15\"],\r\n",
      "          [\"inst15.O\",\"self.O.15\"],\r\n",
      "          [\"inst16.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst16.I\",\"self.I.16\"],\r\n",
      "          [\"inst16.O\",\"self.O.16\"],\r\n",
      "          [\"inst17.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst17.I\",\"self.I.17\"],\r\n",
      "          [\"inst17.O\",\"self.O.17\"],\r\n",
      "          [\"inst18.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst18.I\",\"self.I.18\"],\r\n",
      "          [\"inst18.O\",\"self.O.18\"],\r\n",
      "          [\"inst19.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst19.I\",\"self.I.19\"],\r\n",
      "          [\"inst19.O\",\"self.O.19\"],\r\n",
      "          [\"inst2.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst2.I\",\"self.I.2\"],\r\n",
      "          [\"inst2.O\",\"self.O.2\"],\r\n",
      "          [\"inst20.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst20.I\",\"self.I.20\"],\r\n",
      "          [\"inst20.O\",\"self.O.20\"],\r\n",
      "          [\"inst21.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst21.I\",\"self.I.21\"],\r\n",
      "          [\"inst21.O\",\"self.O.21\"],\r\n",
      "          [\"inst3.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst3.I\",\"self.I.3\"],\r\n",
      "          [\"inst3.O\",\"self.O.3\"],\r\n",
      "          [\"inst4.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst4.I\",\"self.I.4\"],\r\n",
      "          [\"inst4.O\",\"self.O.4\"],\r\n",
      "          [\"inst5.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst5.I\",\"self.I.5\"],\r\n",
      "          [\"inst5.O\",\"self.O.5\"],\r\n",
      "          [\"inst6.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst6.I\",\"self.I.6\"],\r\n",
      "          [\"inst6.O\",\"self.O.6\"],\r\n",
      "          [\"inst7.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst7.I\",\"self.I.7\"],\r\n",
      "          [\"inst7.O\",\"self.O.7\"],\r\n",
      "          [\"inst8.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst8.I\",\"self.I.8\"],\r\n",
      "          [\"inst8.O\",\"self.O.8\"],\r\n",
      "          [\"inst9.CLK\",\"self.CLK\"],\r\n",
      "          [\"inst9.I\",\"self.I.9\"],\r\n",
      "          [\"inst9.O\",\"self.O.9\"]\r\n",
      "        ]\r\n",
      "      },\r\n",
      "      \"main\":{\r\n",
      "        \"type\":[\"Record\",[\r\n",
      "          [\"D5\",\"Bit\"],\r\n",
      "          [\"CLKIN\",[\"Named\",\"coreir.clkIn\"]]\r\n",
      "        ]],\r\n",
      "        \"instances\":{\r\n",
      "          \"inst0\":{\r\n",
      "            \"modref\":\"global.Counter22\"\r\n",
      "          }\r\n",
      "        },\r\n",
      "        \"connections\":[\r\n",
      "          [\"inst0.CLK\",\"self.CLKIN\"],\r\n",
      "          [\"self.D5\",\"inst0.O.21\"]\r\n",
      "        ]\r\n",
      "      }\r\n",
      "    }\r\n",
      "  }\r\n",
      "}\r\n",
      "}"
     ]
    }
   ],
   "source": [
    "%cat build/blink_coreir.json"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can use the `coreir` command line tool to generate verilog."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "VJSON for reg: {\"definition\":\"reg [width-1:0] outReg;\\nwire real_rst;\\nassign real_rst = arst_posedge ? arst : ~arst;\\nwire real_clk;\\nassign real_clk = clk_posedge ? clk : ~clk;\\nalways @(posedge real_clk, posedge real_rst) begin\\n  if (real_rst) outReg <= init;\\n  else outReg <= in;\\nend\\nassign out = outReg;\",\"interface\":[\"input clk\",\"input arst\",\"input [width-1:0] in\",\"output [width-1:0] out\"],\"parameters\":[\"init\",\"arst_posedge\",\"clk_posedge\"],\"prefix\":\"coreir_\"}\n",
      "metadata for reg: {\"verilog\":{\"definition\":\"reg [width-1:0] outReg;\\nwire real_rst;\\nassign real_rst = arst_posedge ? arst : ~arst;\\nwire real_clk;\\nassign real_clk = clk_posedge ? clk : ~clk;\\nalways @(posedge real_clk, posedge real_rst) begin\\n  if (real_rst) outReg <= init;\\n  else outReg <= in;\\nend\\nassign out = outReg;\",\"interface\":[\"input clk\",\"input arst\",\"input [width-1:0] in\",\"output [width-1:0] out\"],\"parameters\":[\"init\",\"arst_posedge\",\"clk_posedge\"],\"prefix\":\"coreir_\"}}\n",
      "Running Runningvpasses\n",
      "In Run Generators\n",
      "Done running generators\n",
      "Creating verilog for corebit.mux\n",
      "Creating verilog for corebit.const\n",
      "Creating verilog for corebit.ibuf\n",
      "Creating verilog for corebit.concat\n",
      "Creating verilog for corebit.and\n",
      "Creating verilog for corebit.pullresistor\n",
      "Creating verilog for corebit.reg\n",
      "Creating verilog for corebit.not\n",
      "Creating verilog for corebit.or\n",
      "Creating verilog for corebit.reg_arst\n",
      "Creating verilog for corebit.term\n",
      "Creating verilog for corebit.tribuf\n",
      "Creating verilog for corebit.wire\n",
      "Creating verilog for coreir.add\n",
      "Creating verilog for global.Add22_cout\n",
      "Creating verilog for corebit.xor\n",
      "Creating verilog for coreir.reg\n",
      "Creating verilog for mantle.reg\n",
      "Creating verilog for global.DFF_init0_has_ceFalse_has_resetFalse\n",
      "Creating verilog for global.Register22\n",
      "Creating verilog for global.Counter22\n",
      "Creating verilog for global.main\n",
      "Running vpasses\n",
      "\n",
      "Modified?: Yes\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "coreir -i build/blink_coreir.json -o build/blink_coreir.v"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "And now we can inspect the generated verilog from coreir, notice that includes the `verilog` implementations of all the coreir primitives."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "//Module: pullresistor defined externally\r\n",
      "\r\n",
      "\r\n",
      "module corebit_mux (\r\n",
      "  input in0,\r\n",
      "  input in1,\r\n",
      "  input sel,\r\n",
      "  output out\r\n",
      ");\r\n",
      "  assign out = sel ? in1 : in0;\r\n",
      "\r\n",
      "endmodule //corebit_mux\r\n",
      "\r\n",
      "module corebit_const #(parameter value=1) (\r\n",
      "  output out\r\n",
      ");\r\n",
      "  assign out = value;\r\n",
      "\r\n",
      "endmodule //corebit_const\r\n",
      "\r\n",
      "module corebit_ibuf (\r\n",
      "  inout in,\r\n",
      "  output out\r\n",
      ");\r\n",
      "  assign out = in;\r\n",
      "\r\n",
      "endmodule //corebit_ibuf\r\n",
      "\r\n",
      "module corebit_concat (\r\n",
      "  input in0,\r\n",
      "  input in1,\r\n",
      "  output [1:0] out\r\n",
      ");\r\n",
      "  assign out = {in0, in1};\r\n",
      "\r\n",
      "endmodule //corebit_concat\r\n",
      "\r\n",
      "module corebit_and (\r\n",
      "  input in0,\r\n",
      "  input in1,\r\n",
      "  output out\r\n",
      ");\r\n",
      "  assign out = in0 & in1;\r\n",
      "\r\n",
      "endmodule //corebit_and\r\n",
      "\r\n",
      "module corebit_reg #(parameter clk_posedge=1, parameter init=1) (\r\n",
      "  input clk,\r\n",
      "  input in,\r\n",
      "  output out\r\n",
      ");\r\n",
      "reg outReg = init;\r\n",
      "always @(posedge clk) begin\r\n",
      "  outReg <= in;\r\n",
      "end\r\n",
      "assign out = outReg;\r\n",
      "\r\n",
      "endmodule //corebit_reg\r\n",
      "\r\n",
      "module corebit_not (\r\n",
      "  input in,\r\n",
      "  output out\r\n",
      ");\r\n",
      "  assign out = ~in;\r\n",
      "\r\n",
      "endmodule //corebit_not\r\n",
      "\r\n",
      "module corebit_or (\r\n",
      "  input in0,\r\n",
      "  input in1,\r\n",
      "  output out\r\n",
      ");\r\n",
      "  assign out = in0 | in1;\r\n",
      "\r\n",
      "endmodule //corebit_or\r\n",
      "\r\n",
      "module corebit_reg_arst #(parameter arst_posedge=1, parameter clk_posedge=1, parameter init=1) (\r\n",
      "  input clk,\r\n",
      "  input in,\r\n",
      "  input arst,\r\n",
      "  output out\r\n",
      ");\r\n",
      "reg outReg;\r\n",
      "wire real_rst;\r\n",
      "assign real_rst = arst_posedge ? arst : ~arst;\r\n",
      "wire real_clk;\r\n",
      "assign real_clk = clk_posedge ? clk : ~clk;\r\n",
      "always @(posedge real_clk, posedge real_rst) begin\r\n",
      "  if (real_rst) outReg <= init;\r\n",
      "  else outReg <= in;\r\n",
      "end\r\n",
      "assign out = outReg;\r\n",
      "\r\n",
      "endmodule //corebit_reg_arst\r\n",
      "\r\n",
      "module corebit_term (\r\n",
      "  input in\r\n",
      ");\r\n",
      "\r\n",
      "\r\n",
      "endmodule //corebit_term\r\n",
      "\r\n",
      "module corebit_tribuf (\r\n",
      "  input in,\r\n",
      "  input en,\r\n",
      "  inout out\r\n",
      ");\r\n",
      "  assign out = en ? in : 1'bz;\r\n",
      "\r\n",
      "endmodule //corebit_tribuf\r\n",
      "\r\n",
      "module corebit_wire (\r\n",
      "  input in,\r\n",
      "  output out\r\n",
      ");\r\n",
      "  assign out = in;\r\n",
      "\r\n",
      "endmodule //corebit_wire\r\n",
      "\r\n",
      "module coreir_add #(parameter width=1) (\r\n",
      "  input [width-1:0] in0,\r\n",
      "  input [width-1:0] in1,\r\n",
      "  output [width-1:0] out\r\n",
      ");\r\n",
      "  assign out = in0 + in1;\r\n",
      "\r\n",
      "endmodule //coreir_add\r\n",
      "\r\n",
      "module Add22_cout (\r\n",
      "  output  COUT,\r\n",
      "  input [21:0] I0,\r\n",
      "  input [21:0] I1,\r\n",
      "  output [21:0] O\r\n",
      ");\r\n",
      "  //Wire declarations for instance 'bit_const_GND' (Module corebit_const)\r\n",
      "  wire  bit_const_GND__out;\r\n",
      "  corebit_const #(.value(0)) bit_const_GND(\r\n",
      "    .out(bit_const_GND__out)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst0' (Module coreir_add)\r\n",
      "  wire [22:0] inst0__in0;\r\n",
      "  wire [22:0] inst0__in1;\r\n",
      "  wire [22:0] inst0__out;\r\n",
      "  coreir_add #(.width(23)) inst0(\r\n",
      "    .in0(inst0__in0),\r\n",
      "    .in1(inst0__in1),\r\n",
      "    .out(inst0__out)\r\n",
      "  );\r\n",
      "\r\n",
      "  //All the connections\r\n",
      "  assign inst0__in0[22] = bit_const_GND__out;\r\n",
      "  assign inst0__in1[22] = bit_const_GND__out;\r\n",
      "  assign COUT = inst0__out[22];\r\n",
      "  assign inst0__in0[0] = I0[0];\r\n",
      "  assign inst0__in0[1] = I0[1];\r\n",
      "  assign inst0__in0[10] = I0[10];\r\n",
      "  assign inst0__in0[11] = I0[11];\r\n",
      "  assign inst0__in0[12] = I0[12];\r\n",
      "  assign inst0__in0[13] = I0[13];\r\n",
      "  assign inst0__in0[14] = I0[14];\r\n",
      "  assign inst0__in0[15] = I0[15];\r\n",
      "  assign inst0__in0[16] = I0[16];\r\n",
      "  assign inst0__in0[17] = I0[17];\r\n",
      "  assign inst0__in0[18] = I0[18];\r\n",
      "  assign inst0__in0[19] = I0[19];\r\n",
      "  assign inst0__in0[2] = I0[2];\r\n",
      "  assign inst0__in0[20] = I0[20];\r\n",
      "  assign inst0__in0[21] = I0[21];\r\n",
      "  assign inst0__in0[3] = I0[3];\r\n",
      "  assign inst0__in0[4] = I0[4];\r\n",
      "  assign inst0__in0[5] = I0[5];\r\n",
      "  assign inst0__in0[6] = I0[6];\r\n",
      "  assign inst0__in0[7] = I0[7];\r\n",
      "  assign inst0__in0[8] = I0[8];\r\n",
      "  assign inst0__in0[9] = I0[9];\r\n",
      "  assign inst0__in1[0] = I1[0];\r\n",
      "  assign inst0__in1[1] = I1[1];\r\n",
      "  assign inst0__in1[10] = I1[10];\r\n",
      "  assign inst0__in1[11] = I1[11];\r\n",
      "  assign inst0__in1[12] = I1[12];\r\n",
      "  assign inst0__in1[13] = I1[13];\r\n",
      "  assign inst0__in1[14] = I1[14];\r\n",
      "  assign inst0__in1[15] = I1[15];\r\n",
      "  assign inst0__in1[16] = I1[16];\r\n",
      "  assign inst0__in1[17] = I1[17];\r\n",
      "  assign inst0__in1[18] = I1[18];\r\n",
      "  assign inst0__in1[19] = I1[19];\r\n",
      "  assign inst0__in1[2] = I1[2];\r\n",
      "  assign inst0__in1[20] = I1[20];\r\n",
      "  assign inst0__in1[21] = I1[21];\r\n",
      "  assign inst0__in1[3] = I1[3];\r\n",
      "  assign inst0__in1[4] = I1[4];\r\n",
      "  assign inst0__in1[5] = I1[5];\r\n",
      "  assign inst0__in1[6] = I1[6];\r\n",
      "  assign inst0__in1[7] = I1[7];\r\n",
      "  assign inst0__in1[8] = I1[8];\r\n",
      "  assign inst0__in1[9] = I1[9];\r\n",
      "  assign O[0] = inst0__out[0];\r\n",
      "  assign O[1] = inst0__out[1];\r\n",
      "  assign O[10] = inst0__out[10];\r\n",
      "  assign O[11] = inst0__out[11];\r\n",
      "  assign O[12] = inst0__out[12];\r\n",
      "  assign O[13] = inst0__out[13];\r\n",
      "  assign O[14] = inst0__out[14];\r\n",
      "  assign O[15] = inst0__out[15];\r\n",
      "  assign O[16] = inst0__out[16];\r\n",
      "  assign O[17] = inst0__out[17];\r\n",
      "  assign O[18] = inst0__out[18];\r\n",
      "  assign O[19] = inst0__out[19];\r\n",
      "  assign O[2] = inst0__out[2];\r\n",
      "  assign O[20] = inst0__out[20];\r\n",
      "  assign O[21] = inst0__out[21];\r\n",
      "  assign O[3] = inst0__out[3];\r\n",
      "  assign O[4] = inst0__out[4];\r\n",
      "  assign O[5] = inst0__out[5];\r\n",
      "  assign O[6] = inst0__out[6];\r\n",
      "  assign O[7] = inst0__out[7];\r\n",
      "  assign O[8] = inst0__out[8];\r\n",
      "  assign O[9] = inst0__out[9];\r\n",
      "\r\n",
      "endmodule //Add22_cout\r\n",
      "\r\n",
      "module corebit_xor (\r\n",
      "  input in0,\r\n",
      "  input in1,\r\n",
      "  output out\r\n",
      ");\r\n",
      "  assign out = in0 ^ in1;\r\n",
      "\r\n",
      "endmodule //corebit_xor\r\n",
      "\r\n",
      "module coreir_reg #(parameter clk_posedge=1, parameter init=1, parameter width=1) (\r\n",
      "  input clk,\r\n",
      "  input [width-1:0] in,\r\n",
      "  output [width-1:0] out\r\n",
      ");\r\n",
      "reg [width-1:0] outReg=init;\r\n",
      "wire real_clk;\r\n",
      "assign real_clk = clk_posedge ? clk : ~clk;\r\n",
      "always @(posedge real_clk) begin\r\n",
      "  outReg <= in;\r\n",
      "end\r\n",
      "assign out = outReg;\r\n",
      "\r\n",
      "endmodule //coreir_reg\r\n",
      "\r\n",
      "module reg_U1 #(parameter init=1) (\r\n",
      "  input  clk,\r\n",
      "  input [0:0] in,\r\n",
      "  output [0:0] out\r\n",
      ");\r\n",
      "  //Wire declarations for instance 'reg0' (Module coreir_reg)\r\n",
      "  wire  reg0__clk;\r\n",
      "  wire [0:0] reg0__in;\r\n",
      "  wire [0:0] reg0__out;\r\n",
      "  coreir_reg #(.clk_posedge(1),.init(init),.width(1)) reg0(\r\n",
      "    .clk(reg0__clk),\r\n",
      "    .in(reg0__in),\r\n",
      "    .out(reg0__out)\r\n",
      "  );\r\n",
      "\r\n",
      "  //All the connections\r\n",
      "  assign reg0__clk = clk;\r\n",
      "  assign reg0__in[0:0] = in[0:0];\r\n",
      "  assign out[0:0] = reg0__out[0:0];\r\n",
      "\r\n",
      "endmodule //reg_U1\r\n",
      "\r\n",
      "module DFF_init0_has_ceFalse_has_resetFalse (\r\n",
      "  input  CLK,\r\n",
      "  input  I,\r\n",
      "  output  O\r\n",
      ");\r\n",
      "  //Wire declarations for instance 'inst0' (Module reg_U1)\r\n",
      "  wire  inst0__clk;\r\n",
      "  wire [0:0] inst0__in;\r\n",
      "  wire [0:0] inst0__out;\r\n",
      "  reg_U1 #(.init(1'b0)) inst0(\r\n",
      "    .clk(inst0__clk),\r\n",
      "    .in(inst0__in),\r\n",
      "    .out(inst0__out)\r\n",
      "  );\r\n",
      "\r\n",
      "  //All the connections\r\n",
      "  assign inst0__clk = CLK;\r\n",
      "  assign inst0__in[0] = I;\r\n",
      "  assign O = inst0__out[0];\r\n",
      "\r\n",
      "endmodule //DFF_init0_has_ceFalse_has_resetFalse\r\n",
      "\r\n",
      "module Register22 (\r\n",
      "  input  CLK,\r\n",
      "  input [21:0] I,\r\n",
      "  output [21:0] O\r\n",
      ");\r\n",
      "  //Wire declarations for instance 'inst0' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst0__CLK;\r\n",
      "  wire  inst0__I;\r\n",
      "  wire  inst0__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst0(\r\n",
      "    .CLK(inst0__CLK),\r\n",
      "    .I(inst0__I),\r\n",
      "    .O(inst0__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst1' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst1__CLK;\r\n",
      "  wire  inst1__I;\r\n",
      "  wire  inst1__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst1(\r\n",
      "    .CLK(inst1__CLK),\r\n",
      "    .I(inst1__I),\r\n",
      "    .O(inst1__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst10' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst10__CLK;\r\n",
      "  wire  inst10__I;\r\n",
      "  wire  inst10__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst10(\r\n",
      "    .CLK(inst10__CLK),\r\n",
      "    .I(inst10__I),\r\n",
      "    .O(inst10__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst11' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst11__CLK;\r\n",
      "  wire  inst11__I;\r\n",
      "  wire  inst11__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst11(\r\n",
      "    .CLK(inst11__CLK),\r\n",
      "    .I(inst11__I),\r\n",
      "    .O(inst11__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst12' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst12__CLK;\r\n",
      "  wire  inst12__I;\r\n",
      "  wire  inst12__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst12(\r\n",
      "    .CLK(inst12__CLK),\r\n",
      "    .I(inst12__I),\r\n",
      "    .O(inst12__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst13' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst13__CLK;\r\n",
      "  wire  inst13__I;\r\n",
      "  wire  inst13__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst13(\r\n",
      "    .CLK(inst13__CLK),\r\n",
      "    .I(inst13__I),\r\n",
      "    .O(inst13__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst14' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst14__CLK;\r\n",
      "  wire  inst14__I;\r\n",
      "  wire  inst14__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst14(\r\n",
      "    .CLK(inst14__CLK),\r\n",
      "    .I(inst14__I),\r\n",
      "    .O(inst14__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst15' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst15__CLK;\r\n",
      "  wire  inst15__I;\r\n",
      "  wire  inst15__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst15(\r\n",
      "    .CLK(inst15__CLK),\r\n",
      "    .I(inst15__I),\r\n",
      "    .O(inst15__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst16' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst16__CLK;\r\n",
      "  wire  inst16__I;\r\n",
      "  wire  inst16__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst16(\r\n",
      "    .CLK(inst16__CLK),\r\n",
      "    .I(inst16__I),\r\n",
      "    .O(inst16__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst17' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst17__CLK;\r\n",
      "  wire  inst17__I;\r\n",
      "  wire  inst17__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst17(\r\n",
      "    .CLK(inst17__CLK),\r\n",
      "    .I(inst17__I),\r\n",
      "    .O(inst17__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst18' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst18__CLK;\r\n",
      "  wire  inst18__I;\r\n",
      "  wire  inst18__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst18(\r\n",
      "    .CLK(inst18__CLK),\r\n",
      "    .I(inst18__I),\r\n",
      "    .O(inst18__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst19' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst19__CLK;\r\n",
      "  wire  inst19__I;\r\n",
      "  wire  inst19__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst19(\r\n",
      "    .CLK(inst19__CLK),\r\n",
      "    .I(inst19__I),\r\n",
      "    .O(inst19__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst2' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst2__CLK;\r\n",
      "  wire  inst2__I;\r\n",
      "  wire  inst2__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst2(\r\n",
      "    .CLK(inst2__CLK),\r\n",
      "    .I(inst2__I),\r\n",
      "    .O(inst2__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst20' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst20__CLK;\r\n",
      "  wire  inst20__I;\r\n",
      "  wire  inst20__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst20(\r\n",
      "    .CLK(inst20__CLK),\r\n",
      "    .I(inst20__I),\r\n",
      "    .O(inst20__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst21' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst21__CLK;\r\n",
      "  wire  inst21__I;\r\n",
      "  wire  inst21__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst21(\r\n",
      "    .CLK(inst21__CLK),\r\n",
      "    .I(inst21__I),\r\n",
      "    .O(inst21__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst3' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst3__CLK;\r\n",
      "  wire  inst3__I;\r\n",
      "  wire  inst3__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst3(\r\n",
      "    .CLK(inst3__CLK),\r\n",
      "    .I(inst3__I),\r\n",
      "    .O(inst3__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst4' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst4__CLK;\r\n",
      "  wire  inst4__I;\r\n",
      "  wire  inst4__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst4(\r\n",
      "    .CLK(inst4__CLK),\r\n",
      "    .I(inst4__I),\r\n",
      "    .O(inst4__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst5' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst5__CLK;\r\n",
      "  wire  inst5__I;\r\n",
      "  wire  inst5__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst5(\r\n",
      "    .CLK(inst5__CLK),\r\n",
      "    .I(inst5__I),\r\n",
      "    .O(inst5__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst6' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst6__CLK;\r\n",
      "  wire  inst6__I;\r\n",
      "  wire  inst6__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst6(\r\n",
      "    .CLK(inst6__CLK),\r\n",
      "    .I(inst6__I),\r\n",
      "    .O(inst6__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst7' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst7__CLK;\r\n",
      "  wire  inst7__I;\r\n",
      "  wire  inst7__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst7(\r\n",
      "    .CLK(inst7__CLK),\r\n",
      "    .I(inst7__I),\r\n",
      "    .O(inst7__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst8' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst8__CLK;\r\n",
      "  wire  inst8__I;\r\n",
      "  wire  inst8__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst8(\r\n",
      "    .CLK(inst8__CLK),\r\n",
      "    .I(inst8__I),\r\n",
      "    .O(inst8__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst9' (Module DFF_init0_has_ceFalse_has_resetFalse)\r\n",
      "  wire  inst9__CLK;\r\n",
      "  wire  inst9__I;\r\n",
      "  wire  inst9__O;\r\n",
      "  DFF_init0_has_ceFalse_has_resetFalse inst9(\r\n",
      "    .CLK(inst9__CLK),\r\n",
      "    .I(inst9__I),\r\n",
      "    .O(inst9__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //All the connections\r\n",
      "  assign inst0__CLK = CLK;\r\n",
      "  assign inst0__I = I[0];\r\n",
      "  assign O[0] = inst0__O;\r\n",
      "  assign inst1__CLK = CLK;\r\n",
      "  assign inst1__I = I[1];\r\n",
      "  assign O[1] = inst1__O;\r\n",
      "  assign inst10__CLK = CLK;\r\n",
      "  assign inst10__I = I[10];\r\n",
      "  assign O[10] = inst10__O;\r\n",
      "  assign inst11__CLK = CLK;\r\n",
      "  assign inst11__I = I[11];\r\n",
      "  assign O[11] = inst11__O;\r\n",
      "  assign inst12__CLK = CLK;\r\n",
      "  assign inst12__I = I[12];\r\n",
      "  assign O[12] = inst12__O;\r\n",
      "  assign inst13__CLK = CLK;\r\n",
      "  assign inst13__I = I[13];\r\n",
      "  assign O[13] = inst13__O;\r\n",
      "  assign inst14__CLK = CLK;\r\n",
      "  assign inst14__I = I[14];\r\n",
      "  assign O[14] = inst14__O;\r\n",
      "  assign inst15__CLK = CLK;\r\n",
      "  assign inst15__I = I[15];\r\n",
      "  assign O[15] = inst15__O;\r\n",
      "  assign inst16__CLK = CLK;\r\n",
      "  assign inst16__I = I[16];\r\n",
      "  assign O[16] = inst16__O;\r\n",
      "  assign inst17__CLK = CLK;\r\n",
      "  assign inst17__I = I[17];\r\n",
      "  assign O[17] = inst17__O;\r\n",
      "  assign inst18__CLK = CLK;\r\n",
      "  assign inst18__I = I[18];\r\n",
      "  assign O[18] = inst18__O;\r\n",
      "  assign inst19__CLK = CLK;\r\n",
      "  assign inst19__I = I[19];\r\n",
      "  assign O[19] = inst19__O;\r\n",
      "  assign inst2__CLK = CLK;\r\n",
      "  assign inst2__I = I[2];\r\n",
      "  assign O[2] = inst2__O;\r\n",
      "  assign inst20__CLK = CLK;\r\n",
      "  assign inst20__I = I[20];\r\n",
      "  assign O[20] = inst20__O;\r\n",
      "  assign inst21__CLK = CLK;\r\n",
      "  assign inst21__I = I[21];\r\n",
      "  assign O[21] = inst21__O;\r\n",
      "  assign inst3__CLK = CLK;\r\n",
      "  assign inst3__I = I[3];\r\n",
      "  assign O[3] = inst3__O;\r\n",
      "  assign inst4__CLK = CLK;\r\n",
      "  assign inst4__I = I[4];\r\n",
      "  assign O[4] = inst4__O;\r\n",
      "  assign inst5__CLK = CLK;\r\n",
      "  assign inst5__I = I[5];\r\n",
      "  assign O[5] = inst5__O;\r\n",
      "  assign inst6__CLK = CLK;\r\n",
      "  assign inst6__I = I[6];\r\n",
      "  assign O[6] = inst6__O;\r\n",
      "  assign inst7__CLK = CLK;\r\n",
      "  assign inst7__I = I[7];\r\n",
      "  assign O[7] = inst7__O;\r\n",
      "  assign inst8__CLK = CLK;\r\n",
      "  assign inst8__I = I[8];\r\n",
      "  assign O[8] = inst8__O;\r\n",
      "  assign inst9__CLK = CLK;\r\n",
      "  assign inst9__I = I[9];\r\n",
      "  assign O[9] = inst9__O;\r\n",
      "\r\n",
      "endmodule //Register22\r\n",
      "\r\n",
      "module Counter22 (\r\n",
      "  input  CLK,\r\n",
      "  output  COUT,\r\n",
      "  output [21:0] O\r\n",
      ");\r\n",
      "  //Wire declarations for instance 'bit_const_GND' (Module corebit_const)\r\n",
      "  wire  bit_const_GND__out;\r\n",
      "  corebit_const #(.value(0)) bit_const_GND(\r\n",
      "    .out(bit_const_GND__out)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'bit_const_VCC' (Module corebit_const)\r\n",
      "  wire  bit_const_VCC__out;\r\n",
      "  corebit_const #(.value(1)) bit_const_VCC(\r\n",
      "    .out(bit_const_VCC__out)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst0' (Module Add22_cout)\r\n",
      "  wire  inst0__COUT;\r\n",
      "  wire [21:0] inst0__I0;\r\n",
      "  wire [21:0] inst0__I1;\r\n",
      "  wire [21:0] inst0__O;\r\n",
      "  Add22_cout inst0(\r\n",
      "    .COUT(inst0__COUT),\r\n",
      "    .I0(inst0__I0),\r\n",
      "    .I1(inst0__I1),\r\n",
      "    .O(inst0__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst1' (Module Register22)\r\n",
      "  wire  inst1__CLK;\r\n",
      "  wire [21:0] inst1__I;\r\n",
      "  wire [21:0] inst1__O;\r\n",
      "  Register22 inst1(\r\n",
      "    .CLK(inst1__CLK),\r\n",
      "    .I(inst1__I),\r\n",
      "    .O(inst1__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //All the connections\r\n",
      "  assign inst0__I1[1] = bit_const_GND__out;\r\n",
      "  assign inst0__I1[10] = bit_const_GND__out;\r\n",
      "  assign inst0__I1[11] = bit_const_GND__out;\r\n",
      "  assign inst0__I1[12] = bit_const_GND__out;\r\n",
      "  assign inst0__I1[13] = bit_const_GND__out;\r\n",
      "  assign inst0__I1[14] = bit_const_GND__out;\r\n",
      "  assign inst0__I1[15] = bit_const_GND__out;\r\n",
      "  assign inst0__I1[16] = bit_const_GND__out;\r\n",
      "  assign inst0__I1[17] = bit_const_GND__out;\r\n",
      "  assign inst0__I1[18] = bit_const_GND__out;\r\n",
      "  assign inst0__I1[19] = bit_const_GND__out;\r\n",
      "  assign inst0__I1[2] = bit_const_GND__out;\r\n",
      "  assign inst0__I1[20] = bit_const_GND__out;\r\n",
      "  assign inst0__I1[21] = bit_const_GND__out;\r\n",
      "  assign inst0__I1[3] = bit_const_GND__out;\r\n",
      "  assign inst0__I1[4] = bit_const_GND__out;\r\n",
      "  assign inst0__I1[5] = bit_const_GND__out;\r\n",
      "  assign inst0__I1[6] = bit_const_GND__out;\r\n",
      "  assign inst0__I1[7] = bit_const_GND__out;\r\n",
      "  assign inst0__I1[8] = bit_const_GND__out;\r\n",
      "  assign inst0__I1[9] = bit_const_GND__out;\r\n",
      "  assign inst0__I1[0] = bit_const_VCC__out;\r\n",
      "  assign COUT = inst0__COUT;\r\n",
      "  assign inst0__I0[21:0] = inst1__O[21:0];\r\n",
      "  assign inst1__I[21:0] = inst0__O[21:0];\r\n",
      "  assign inst1__CLK = CLK;\r\n",
      "  assign O[21:0] = inst1__O[21:0];\r\n",
      "\r\n",
      "endmodule //Counter22\r\n",
      "\r\n",
      "module main (\r\n",
      "  input  CLKIN,\r\n",
      "  output  D5\r\n",
      ");\r\n",
      "  //Wire declarations for instance 'inst0' (Module Counter22)\r\n",
      "  wire  inst0__CLK;\r\n",
      "  wire  inst0__COUT;\r\n",
      "  wire [21:0] inst0__O;\r\n",
      "  Counter22 inst0(\r\n",
      "    .CLK(inst0__CLK),\r\n",
      "    .COUT(inst0__COUT),\r\n",
      "    .O(inst0__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //All the connections\r\n",
      "  assign inst0__CLK = CLKIN;\r\n",
      "  assign D5 = inst0__O[21];\r\n",
      "\r\n",
      "endmodule //main\r\n"
     ]
    }
   ],
   "source": [
    "%cat build/blink_coreir.v"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/Users/hanrahan/git/magmathon/notebooks/advanced/build\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Warning: Yosys has only limited support for tri-state logic at the moment. (blink_coreir.v:108)\n",
      "init..\n",
      "cdone: high\n",
      "reset..\n",
      "cdone: low\n",
      "flash ID: 0x20 0xBA 0x16 0x10 0x00 0x00 0x23 0x51 0x73 0x10 0x25 0x00 0x92 0x00 0x23 0x07 0x06 0x15 0x3F 0x0B\n",
      "file size: 32220\n",
      "erase 64kB sector at 0x000000..\n",
      "programming..\n",
      "reading..\n",
      "VERIFY OK\n",
      "cdone: high\n",
      "Bye.\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "cd build\n",
    "yosys -q -p 'synth_ice40 -top main -blif blink_coreir.blif' blink_coreir.v\n",
    "arachne-pnr -q -d 1k -o blink_coreir.txt -p blink_coreir.pcf blink_coreir.blif \n",
    "icepack blink_coreir.txt blink_coreir.bin\n",
    "iceprog blink_coreir.bin"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
