/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:        allregs_u.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_FAS_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308f00,
        0,
        0,
        4,
        soc_U0_FAS_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_FAS_DUMMYr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308f64,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_FAS_DUMMYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_FAS_GENERICr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308f08,
        0,
        0,
        1,
        soc_U0_FAS_GENERICr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_FAS_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308f04,
        0,
        0,
        4,
        soc_U0_FAS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_ACCU_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b00c,
        0,
        0,
        4,
        soc_U0_LED_ACCU_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_ACCU_CTRL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b00c,
        0,
        0,
        4,
        soc_U0_LED_ACCU_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_ACCU_CTRL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b00c,
        0,
        0,
        4,
        soc_U0_LED_ACCU_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_ACCU_CTRL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b00c,
        0,
        0,
        4,
        soc_U0_LED_ACCU_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_ACCU_CTRL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b00c,
        0,
        0,
        4,
        soc_U0_LED_ACCU_CTRL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_ACCU_CTRL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b00c,
        0,
        0,
        4,
        soc_U0_LED_ACCU_CTRL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_ACCU_CTRL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b00c,
        0,
        0,
        4,
        soc_U0_LED_ACCU_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_ACCU_CTRL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b00c,
        0,
        0,
        4,
        soc_U0_LED_ACCU_CTRL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_ACCU_CTRL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b00c,
        0,
        0,
        4,
        soc_U0_LED_ACCU_CTRL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_ACCU_CTRL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b00c,
        0,
        0,
        4,
        soc_U0_LED_ACCU_CTRL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_ACCU_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b030,
        0,
        0,
        1,
        soc_U0_LED_ACCU_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_ACCU_STATUS_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b030,
        0,
        0,
        1,
        soc_U0_LED_ACCU_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_ACCU_STATUS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b030,
        0,
        0,
        1,
        soc_U0_LED_ACCU_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_ACCU_STATUS_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b030,
        0,
        0,
        1,
        soc_U0_LED_ACCU_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_ACCU_STATUS_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b030,
        0,
        0,
        1,
        soc_U0_LED_ACCU_STATUS_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_ACCU_STATUS_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b030,
        0,
        0,
        1,
        soc_U0_LED_ACCU_STATUS_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_ACCU_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b030,
        0,
        0,
        1,
        soc_U0_LED_ACCU_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_ACCU_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b030,
        0,
        0,
        1,
        soc_U0_LED_ACCU_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_ACCU_STATUS_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b030,
        0,
        0,
        1,
        soc_U0_LED_ACCU_STATUS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_ACCU_STATUS_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b030,
        0,
        0,
        1,
        soc_U0_LED_ACCU_STATUS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_CLK_DIV_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b014,
        0,
        0,
        1,
        soc_U0_LED_CLK_DIV_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_CLK_DIV_CTRL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b014,
        0,
        0,
        1,
        soc_CMIC_LEDUP0_CLK_DIV_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_CLK_DIV_CTRL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b014,
        0,
        0,
        1,
        soc_CMIC_LEDUP0_CLK_DIV_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_CLK_DIV_CTRL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b014,
        0,
        0,
        1,
        soc_CMIC_LEDUP0_CLK_DIV_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_CLK_DIV_CTRL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b014,
        0,
        0,
        1,
        soc_U0_LED_CLK_DIV_CTRL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_CLK_DIV_CTRL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b014,
        0,
        0,
        1,
        soc_U0_LED_CLK_DIV_CTRL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_CLK_DIV_CTRL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b014,
        0,
        0,
        1,
        soc_U0_LED_CLK_DIV_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_CLK_DIV_CTRL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b014,
        0,
        0,
        1,
        soc_U0_LED_CLK_DIV_CTRL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_CLK_DIV_CTRL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b014,
        0,
        0,
        1,
        soc_U0_LED_CLK_DIV_CTRL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_CLK_DIV_CTRL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b014,
        0,
        0,
        1,
        soc_U0_LED_CLK_DIV_CTRL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_INTR_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b038,
        0,
        0,
        6,
        soc_U0_LED_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_INTR_ENABLE_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b038,
        0,
        0,
        6,
        soc_U0_LED_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_INTR_ENABLE_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b038,
        0,
        0,
        6,
        soc_U0_LED_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_INTR_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b038,
        0,
        0,
        6,
        soc_U0_LED_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_INTR_ENABLE_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b038,
        0,
        0,
        6,
        soc_U0_LED_INTR_ENABLE_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_INTR_ENABLE_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b038,
        0,
        0,
        6,
        soc_U0_LED_INTR_ENABLE_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_INTR_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b038,
        0,
        0,
        6,
        soc_U0_LED_INTR_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_INTR_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b038,
        0,
        0,
        6,
        soc_U0_LED_INTR_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_INTR_ENABLE_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b038,
        0,
        0,
        6,
        soc_U0_LED_INTR_ENABLE_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_INTR_ENABLE_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b038,
        0,
        0,
        6,
        soc_U0_LED_INTR_ENABLE_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_REFRESH_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b010,
        0,
        0,
        1,
        soc_U0_LED_REFRESH_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x01851960, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_REFRESH_CTRL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b010,
        0,
        0,
        1,
        soc_U0_LED_REFRESH_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x01851960, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_REFRESH_CTRL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b010,
        0,
        0,
        1,
        soc_U0_LED_REFRESH_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x01851960, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_REFRESH_CTRL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b010,
        0,
        0,
        1,
        soc_U0_LED_REFRESH_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x01851960, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_REFRESH_CTRL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b010,
        0,
        0,
        1,
        soc_U0_LED_REFRESH_CTRL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x01851960, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_REFRESH_CTRL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b010,
        0,
        0,
        1,
        soc_U0_LED_REFRESH_CTRL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x01851960, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_REFRESH_CTRL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b010,
        0,
        0,
        1,
        soc_U0_LED_REFRESH_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x01851960, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_REFRESH_CTRL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b010,
        0,
        0,
        1,
        soc_U0_LED_REFRESH_CTRL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x01851960, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_REFRESH_CTRL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b010,
        0,
        0,
        1,
        soc_U0_LED_REFRESH_CTRL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x01851960, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_REFRESH_CTRL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b010,
        0,
        0,
        1,
        soc_U0_LED_REFRESH_CTRL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x01851960, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b018,
        0,
        0,
        1,
        soc_U0_LED_SEND_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b01c,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x04066000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b020,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x04066198, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b024,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x04066330, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b028,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x040664c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b02c,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x04066660, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_0_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b01c,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_0_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_0_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b01c,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_0_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b01c,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_0_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_0_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b01c,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_0_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_0_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b01c,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_0_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x04066000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b01c,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b01c,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x04066000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_0_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b01c,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_0_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_0_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b01c,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_0_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_1_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b020,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_1_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066198, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_1_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b020,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_1_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066198, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_1_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b020,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_1_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066198, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_1_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b020,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_1_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066198, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_1_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b020,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_1_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x04066198, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_1_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b020,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066198, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_1_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b020,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x04066198, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_1_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b020,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_1_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066198, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_1_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b020,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_1_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066198, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_2_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b024,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_2_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066330, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_2_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b024,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_2_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066330, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_2_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b024,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_2_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066330, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_2_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b024,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_2_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066330, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_2_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b024,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_2_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x04066330, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_2_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b024,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066330, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_2_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b024,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x04066330, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_2_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b024,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_2_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066330, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_2_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b024,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_2_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066330, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_3_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b028,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_3_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x040664c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_3_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b028,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_3_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x040664c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_3_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b028,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_3_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x040664c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_3_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b028,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_3_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x040664c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_3_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b028,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_3_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x040664c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_3_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b028,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x040664c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_3_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b028,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x040664c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_3_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b028,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_3_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x040664c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_3_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b028,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_3_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x040664c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_4_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b02c,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_4_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066660, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_4_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b02c,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_4_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066660, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_4_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b02c,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_4_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066660, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_4_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b02c,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_4_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066660, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_4_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b02c,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_4_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x04066660, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_4_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b02c,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_4_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066660, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_4_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b02c,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x04066660, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_4_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b02c,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_4_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066660, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_4_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b02c,
        0,
        0,
        3,
        soc_U0_LED_SEND_CTRL_4_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x04066660, 0x00000000)
        SOC_RESET_MASK_DEC(0x07fffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b018,
        0,
        0,
        1,
        soc_U0_LED_SEND_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b018,
        0,
        0,
        1,
        soc_U0_LED_SEND_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b018,
        0,
        0,
        1,
        soc_U0_LED_SEND_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b018,
        0,
        0,
        1,
        soc_U0_LED_SEND_CTRL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b018,
        0,
        0,
        1,
        soc_U0_LED_SEND_CTRL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b018,
        0,
        0,
        1,
        soc_U0_LED_SEND_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b018,
        0,
        0,
        1,
        soc_U0_LED_SEND_CTRL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b018,
        0,
        0,
        1,
        soc_U0_LED_SEND_CTRL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SEND_CTRL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b018,
        0,
        0,
        1,
        soc_U0_LED_SEND_CTRL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SEND_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b034,
        0,
        0,
        1,
        soc_U0_LED_SEND_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SEND_STATUS_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b034,
        0,
        0,
        1,
        soc_U0_LED_SEND_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SEND_STATUS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b034,
        0,
        0,
        1,
        soc_U0_LED_SEND_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SEND_STATUS_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b034,
        0,
        0,
        1,
        soc_U0_LED_SEND_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SEND_STATUS_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b034,
        0,
        0,
        1,
        soc_U0_LED_SEND_STATUS_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SEND_STATUS_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b034,
        0,
        0,
        1,
        soc_U0_LED_SEND_STATUS_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SEND_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b034,
        0,
        0,
        1,
        soc_U0_LED_SEND_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SEND_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b034,
        0,
        0,
        1,
        soc_U0_LED_SEND_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SEND_STATUS_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b034,
        0,
        0,
        1,
        soc_U0_LED_SEND_STATUS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SEND_STATUS_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b034,
        0,
        0,
        1,
        soc_U0_LED_SEND_STATUS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SRAM_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b000,
        0,
        0,
        1,
        soc_U0_LED_SRAM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SRAM_CTRL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b000,
        0,
        0,
        1,
        soc_U0_LED_SRAM_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SRAM_CTRL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b000,
        0,
        0,
        1,
        soc_U0_LED_SRAM_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SRAM_CTRL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b000,
        0,
        0,
        1,
        soc_U0_LED_SRAM_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SRAM_CTRL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b000,
        0,
        0,
        1,
        soc_U0_LED_SRAM_CTRL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SRAM_CTRL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b000,
        0,
        0,
        1,
        soc_U0_LED_SRAM_CTRL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SRAM_CTRL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b000,
        0,
        0,
        1,
        soc_U0_LED_SRAM_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SRAM_CTRL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b000,
        0,
        0,
        1,
        soc_U0_LED_SRAM_CTRL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SRAM_CTRL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b000,
        0,
        0,
        1,
        soc_U0_LED_SRAM_CTRL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SRAM_CTRL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b000,
        0,
        0,
        1,
        soc_U0_LED_SRAM_CTRL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SRAM_ECC_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b004,
        0,
        0,
        3,
        soc_U0_LED_SRAM_ECC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SRAM_ECC_CTRL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b004,
        0,
        0,
        3,
        soc_U0_LED_SRAM_ECC_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SRAM_ECC_CTRL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b004,
        0,
        0,
        3,
        soc_U0_LED_SRAM_ECC_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SRAM_ECC_CTRL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b004,
        0,
        0,
        3,
        soc_U0_LED_SRAM_ECC_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SRAM_ECC_CTRL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b004,
        0,
        0,
        3,
        soc_U0_LED_SRAM_ECC_CTRL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SRAM_ECC_CTRL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b004,
        0,
        0,
        3,
        soc_U0_LED_SRAM_ECC_CTRL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SRAM_ECC_CTRL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b004,
        0,
        0,
        3,
        soc_U0_LED_SRAM_ECC_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SRAM_ECC_CTRL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b004,
        0,
        0,
        3,
        soc_U0_LED_SRAM_ECC_CTRL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SRAM_ECC_CTRL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b004,
        0,
        0,
        3,
        soc_U0_LED_SRAM_ECC_CTRL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SRAM_ECC_CTRL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b004,
        0,
        0,
        3,
        soc_U0_LED_SRAM_ECC_CTRL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SRAM_ECC_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b008,
        0,
        0,
        8,
        soc_U0_LED_SRAM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SRAM_ECC_STATUS_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b008,
        0,
        0,
        8,
        soc_U0_LED_SRAM_ECC_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SRAM_ECC_STATUS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b008,
        0,
        0,
        8,
        soc_U0_LED_SRAM_ECC_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SRAM_ECC_STATUS_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b008,
        0,
        0,
        8,
        soc_U0_LED_SRAM_ECC_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SRAM_ECC_STATUS_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b008,
        0,
        0,
        8,
        soc_U0_LED_SRAM_ECC_STATUS_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SRAM_ECC_STATUS_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b008,
        0,
        0,
        8,
        soc_U0_LED_SRAM_ECC_STATUS_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SRAM_ECC_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b008,
        0,
        0,
        8,
        soc_U0_LED_SRAM_ECC_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SRAM_ECC_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b008,
        0,
        0,
        8,
        soc_U0_LED_SRAM_ECC_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SRAM_ECC_STATUS_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b008,
        0,
        0,
        8,
        soc_U0_LED_SRAM_ECC_STATUS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SRAM_ECC_STATUS_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b008,
        0,
        0,
        8,
        soc_U0_LED_SRAM_ECC_STATUS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_1023_992r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b8,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_1023_992r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_1023_992_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b8,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_1023_992_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b0b8,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_1023_992_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b8,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_1023_992_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b8,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_1023_992_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_1023_992_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b8,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_1023_992_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_1023_992_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b8,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_1023_992_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_1023_992_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b8,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_1023_992_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_1023_992_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b8,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_1023_992_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_1023_992_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b8,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_1023_992_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_127_96r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b048,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_127_96_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b048,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_127_96_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b048,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_127_96_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b048,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_127_96_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b048,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_127_96_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_127_96_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b048,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_127_96_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_127_96_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b048,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_127_96_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_127_96_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b048,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_127_96_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_127_96_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b048,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_127_96_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_127_96_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b048,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_127_96_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_159_128r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b04c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_159_128r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_159_128_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b04c,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_159_128_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b04c,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_159_128_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b04c,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_159_128_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b04c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_159_128_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_159_128_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b04c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_159_128_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_159_128_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b04c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_159_128_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_159_128_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b04c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_159_128_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_159_128_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b04c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_159_128_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_159_128_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b04c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_159_128_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_191_160r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b050,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_191_160r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_191_160_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b050,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_191_160_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b050,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_191_160_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b050,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_191_160_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b050,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_191_160_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_191_160_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b050,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_191_160_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_191_160_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b050,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_191_160_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_191_160_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b050,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_191_160_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_191_160_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b050,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_191_160_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_191_160_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b050,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_191_160_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_223_192r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b054,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_223_192r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_223_192_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b054,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_223_192_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b054,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_223_192_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b054,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_223_192_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b054,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_223_192_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_223_192_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b054,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_223_192_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_223_192_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b054,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_223_192_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_223_192_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b054,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_223_192_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_223_192_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b054,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_223_192_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_223_192_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b054,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_223_192_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_255_224r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b058,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_255_224r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_255_224_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b058,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_255_224_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b058,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_255_224_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b058,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_255_224_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b058,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_255_224_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_255_224_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b058,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_255_224_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_255_224_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b058,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_255_224_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_255_224_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b058,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_255_224_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_255_224_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b058,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_255_224_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_255_224_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b058,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_255_224_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_287_256r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b05c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_287_256r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_287_256_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b05c,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_287_256_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b05c,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_287_256_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b05c,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_287_256_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b05c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_287_256_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_287_256_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b05c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_287_256_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_287_256_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b05c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_287_256_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_287_256_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b05c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_287_256_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_287_256_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b05c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_287_256_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_287_256_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b05c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_287_256_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_319_288r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b060,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_319_288r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_319_288_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b060,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_319_288_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b060,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_319_288_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b060,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_319_288_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b060,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_319_288_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_319_288_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b060,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_319_288_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_319_288_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b060,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_319_288_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_319_288_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b060,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_319_288_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_319_288_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b060,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_319_288_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_319_288_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b060,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_319_288_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_31_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b03c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_31_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_31_0_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b03c,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_31_0_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b03c,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_31_0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b03c,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_31_0_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b03c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_31_0_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_31_0_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b03c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_31_0_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_31_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b03c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_31_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_31_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b03c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_31_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_31_0_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b03c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_31_0_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_31_0_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b03c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_31_0_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_351_320r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b064,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_351_320r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_351_320_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b064,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_351_320_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b064,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_351_320_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b064,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_351_320_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b064,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_351_320_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_351_320_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b064,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_351_320_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_351_320_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b064,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_351_320_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_351_320_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b064,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_351_320_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_351_320_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b064,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_351_320_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_351_320_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b064,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_351_320_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_383_352r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b068,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_383_352r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_383_352_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b068,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_383_352_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b068,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_383_352_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b068,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_383_352_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b068,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_383_352_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_383_352_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b068,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_383_352_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_383_352_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b068,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_383_352_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_383_352_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b068,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_383_352_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_383_352_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b068,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_383_352_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_383_352_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b068,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_383_352_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_415_384r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b06c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_415_384r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_415_384_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b06c,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_415_384_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b06c,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_415_384_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b06c,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_415_384_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b06c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_415_384_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_415_384_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b06c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_415_384_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_415_384_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b06c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_415_384_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_415_384_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b06c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_415_384_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_415_384_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b06c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_415_384_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_415_384_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b06c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_415_384_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_447_416r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b070,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_447_416r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_447_416_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b070,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_447_416_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b070,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_447_416_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b070,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_447_416_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b070,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_447_416_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_447_416_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b070,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_447_416_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_447_416_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b070,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_447_416_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_447_416_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b070,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_447_416_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_447_416_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b070,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_447_416_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_447_416_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b070,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_447_416_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_479_448r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b074,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_479_448r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_479_448_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b074,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_479_448_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b074,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_479_448_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b074,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_479_448_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b074,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_479_448_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_479_448_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b074,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_479_448_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_479_448_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b074,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_479_448_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_479_448_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b074,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_479_448_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_479_448_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b074,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_479_448_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_479_448_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b074,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_479_448_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_511_480r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b078,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_511_480r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_511_480_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b078,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_511_480_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b078,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_511_480_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b078,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_511_480_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b078,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_511_480_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_511_480_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b078,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_511_480_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_511_480_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b078,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_511_480_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_511_480_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b078,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_511_480_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_511_480_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b078,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_511_480_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_511_480_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b078,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_511_480_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_543_512r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b07c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_543_512r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_543_512_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b07c,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_543_512_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b07c,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_543_512_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b07c,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_543_512_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b07c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_543_512_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_543_512_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b07c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_543_512_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_543_512_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b07c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_543_512_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_543_512_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b07c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_543_512_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_543_512_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b07c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_543_512_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_543_512_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b07c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_543_512_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_575_544r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b080,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_575_544r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_575_544_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b080,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_575_544_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b080,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_575_544_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b080,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_575_544_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b080,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_575_544_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_575_544_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b080,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_575_544_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_575_544_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b080,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_575_544_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_575_544_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b080,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_575_544_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_575_544_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b080,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_575_544_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_575_544_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b080,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_575_544_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_607_576r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b084,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_607_576r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_607_576_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b084,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_607_576_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b084,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_607_576_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b084,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_607_576_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b084,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_607_576_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_607_576_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b084,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_607_576_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_607_576_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b084,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_607_576_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_607_576_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b084,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_607_576_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_607_576_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b084,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_607_576_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_607_576_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b084,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_607_576_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_639_608r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b088,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_639_608r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_639_608_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b088,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_639_608_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b088,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_639_608_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b088,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_639_608_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b088,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_639_608_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_639_608_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b088,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_639_608_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_639_608_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b088,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_639_608_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_639_608_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b088,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_639_608_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_639_608_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b088,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_639_608_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_639_608_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b088,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_639_608_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_63_32r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b040,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_63_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_63_32_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b040,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_63_32_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b040,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_63_32_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b040,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_63_32_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b040,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_63_32_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_63_32_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b040,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_63_32_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_63_32_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b040,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_63_32_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_63_32_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b040,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_63_32_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_63_32_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b040,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_63_32_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_63_32_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b040,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_63_32_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_671_640r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b08c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_671_640r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_671_640_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b08c,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_671_640_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b08c,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_671_640_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b08c,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_671_640_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b08c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_671_640_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_671_640_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b08c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_671_640_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_671_640_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b08c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_671_640_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_671_640_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b08c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_671_640_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_671_640_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b08c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_671_640_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_671_640_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b08c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_671_640_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_703_672r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b090,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_703_672r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_703_672_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b090,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_703_672_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b090,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_703_672_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b090,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_703_672_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b090,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_703_672_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_703_672_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b090,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_703_672_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_703_672_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b090,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_703_672_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_703_672_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b090,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_703_672_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_703_672_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b090,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_703_672_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_703_672_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b090,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_703_672_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_735_704r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b094,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_735_704r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_735_704_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b094,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_735_704_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b094,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_735_704_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b094,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_735_704_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b094,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_735_704_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_735_704_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b094,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_735_704_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_735_704_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b094,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_735_704_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_735_704_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b094,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_735_704_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_735_704_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b094,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_735_704_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_735_704_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b094,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_735_704_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_767_736r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b098,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_767_736r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_767_736_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b098,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_767_736_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b098,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_767_736_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b098,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_767_736_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b098,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_767_736_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_767_736_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b098,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_767_736_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_767_736_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b098,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_767_736_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_767_736_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b098,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_767_736_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_767_736_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b098,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_767_736_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_767_736_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b098,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_767_736_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_799_768r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b09c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_799_768r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_799_768_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b09c,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_799_768_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b09c,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_799_768_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b09c,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_799_768_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b09c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_799_768_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_799_768_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b09c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_799_768_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_799_768_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b09c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_799_768_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_799_768_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b09c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_799_768_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_799_768_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b09c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_799_768_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_799_768_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b09c,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_799_768_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_831_800r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a0,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_831_800r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_831_800_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a0,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_831_800_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b0a0,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_831_800_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a0,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_831_800_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a0,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_831_800_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_831_800_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a0,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_831_800_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_831_800_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a0,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_831_800_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_831_800_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a0,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_831_800_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_831_800_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a0,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_831_800_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_831_800_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a0,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_831_800_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_863_832r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a4,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_863_832r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_863_832_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a4,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_863_832_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b0a4,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_863_832_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a4,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_863_832_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a4,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_863_832_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_863_832_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a4,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_863_832_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_863_832_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a4,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_863_832_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_863_832_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a4,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_863_832_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_863_832_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a4,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_863_832_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_863_832_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a4,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_863_832_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_895_864r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a8,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_895_864r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_895_864_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a8,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_895_864_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b0a8,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_895_864_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a8,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_895_864_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a8,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_895_864_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_895_864_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a8,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_895_864_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_895_864_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a8,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_895_864_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_895_864_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a8,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_895_864_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_895_864_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a8,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_895_864_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_895_864_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0a8,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_895_864_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_927_896r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0ac,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_927_896r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_927_896_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0ac,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_927_896_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b0ac,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_927_896_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0ac,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_927_896_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0ac,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_927_896_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_927_896_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0ac,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_927_896_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_927_896_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0ac,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_927_896_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_927_896_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0ac,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_927_896_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_927_896_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0ac,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_927_896_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_927_896_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0ac,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_927_896_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_959_928r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b0,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_959_928r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_959_928_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b0,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_959_928_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b0b0,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_959_928_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b0,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_959_928_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b0,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_959_928_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_959_928_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b0,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_959_928_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_959_928_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b0,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_959_928_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_959_928_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b0,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_959_928_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_959_928_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b0,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_959_928_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_959_928_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b0,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_959_928_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_95_64r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b044,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_95_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_95_64_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b044,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_95_64_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b044,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_95_64_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b044,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_95_64_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b044,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_95_64_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_95_64_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b044,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_95_64_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_95_64_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b044,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_95_64_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_95_64_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b044,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_95_64_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_95_64_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b044,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_95_64_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_95_64_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b044,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_95_64_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_991_960r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b4,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_991_960r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_991_960_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b4,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_991_960_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000b0b4,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_991_960_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b4,
        0,
        0,
        1,
        soc_PAXB_0_PCIE_SYS_EP_INT_CSR0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_991_960_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b4,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_991_960_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_991_960_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b4,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_991_960_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_991_960_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b4,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_991_960_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_991_960_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b4,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_991_960_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_991_960_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b4,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_991_960_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_LED_SW_CNFG_LINK_991_960_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130b0b4,
        0,
        0,
        1,
        soc_U0_LED_SW_CNFG_LINK_991_960_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SSQ_1KB_FLOP_BASED_SRAMr */
        soc_block_list[61],
        soc_iprocreg,
        256,
        0,
        0x1380000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_U0_M0SSQ_1KB_FLOP_BASED_SRAMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1380404,
        0,
        0,
        1,
        soc_U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSB_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10060004,
        0,
        0,
        1,
        soc_U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSB_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1380408,
        0,
        0,
        1,
        soc_U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSB_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10060008,
        0,
        0,
        1,
        soc_NS_GDPLL_M7_ERROR_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x138040c,
        0,
        0,
        1,
        soc_U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSB_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1006000c,
        0,
        0,
        1,
        soc_U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSB_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1380410,
        0,
        0,
        1,
        soc_U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSB_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10060010,
        0,
        0,
        1,
        soc_NS_GDPLL_M7_ERROR_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1380414,
        0,
        0,
        1,
        soc_U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSB_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10060014,
        0,
        0,
        1,
        soc_U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSB_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1380418,
        0,
        0,
        1,
        soc_U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSB_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10060018,
        0,
        0,
        1,
        soc_NS_GDPLL_M7_ERROR_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x138041c,
        0,
        0,
        1,
        soc_U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSB_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1006001c,
        0,
        0,
        1,
        soc_U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSB_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1380420,
        0,
        0,
        1,
        soc_U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSB_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10060020,
        0,
        0,
        1,
        soc_NS_GDPLL_M7_ERROR_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_4_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10060024,
        0,
        0,
        1,
        soc_U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSB_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_4_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10060028,
        0,
        0,
        1,
        soc_NS_GDPLL_M7_ERROR_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_5_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1006002c,
        0,
        0,
        1,
        soc_U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSB_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_5_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10060030,
        0,
        0,
        1,
        soc_NS_GDPLL_M7_ERROR_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_6_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10060034,
        0,
        0,
        1,
        soc_U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSB_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_6_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10060038,
        0,
        0,
        1,
        soc_NS_GDPLL_M7_ERROR_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_7_LSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1006003c,
        0,
        0,
        1,
        soc_U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSB_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ADDR_REMAP_WINDOW_7_MSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10060040,
        0,
        0,
        1,
        soc_NS_GDPLL_M7_ERROR_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SSQ_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360000,
        0,
        0,
        5,
        soc_U0_M0SSQ_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000f80, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f8fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SSQ_CTRL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360000,
        0,
        0,
        5,
        soc_U0_M0SSQ_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000f80, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f8f80, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SSQ_CTRL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10060000,
        0,
        0,
        4,
        soc_U0_M0SSQ_CTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000f80, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f8f80, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SSQ_CTRL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360000,
        0,
        0,
        5,
        soc_U0_M0SSQ_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000f80, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f8f80, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SSQ_CTRL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360000,
        0,
        0,
        5,
        soc_U0_M0SSQ_CTRL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000f80, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f8fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SSQ_CTRL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360000,
        0,
        0,
        5,
        soc_U0_M0SSQ_CTRL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000f80, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f8fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SSQ_CTRL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360000,
        0,
        0,
        5,
        soc_U0_M0SSQ_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000f80, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f8fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SSQ_CTRL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360000,
        0,
        0,
        5,
        soc_U0_M0SSQ_CTRL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000f80, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f8fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SSQ_CTRL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360000,
        0,
        0,
        5,
        soc_U0_M0SSQ_CTRL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000f80, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f8fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SSQ_CTRL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1380400,
        0,
        0,
        4,
        soc_U0_M0SSQ_CTRL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000f80, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f8f80, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SSQ_DBGr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1380f68,
        0,
        0,
        4,
        soc_U0_M0SSQ_DBGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SSQ_DBG_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1380f64,
        0,
        0,
        1,
        soc_U0_M0SSQ_DBG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ECC_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360004,
        0,
        0,
        3,
        soc_U0_M0SSQ_ECC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ECC_CTRL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360004,
        0,
        0,
        3,
        soc_U0_M0SSQ_ECC_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SSQ_ECC_CTRL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360004,
        0,
        0,
        3,
        soc_U0_M0SSQ_ECC_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ECC_CTRL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360004,
        0,
        0,
        3,
        soc_U0_M0SSQ_ECC_CTRL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SSQ_ECC_CTRL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360004,
        0,
        0,
        3,
        soc_U0_M0SSQ_ECC_CTRL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ECC_CTRL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360004,
        0,
        0,
        3,
        soc_U0_M0SSQ_ECC_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SSQ_ECC_CTRL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360004,
        0,
        0,
        3,
        soc_U0_M0SSQ_ECC_CTRL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ECC_CTRL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360004,
        0,
        0,
        3,
        soc_U0_M0SSQ_ECC_CTRL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ECC_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360008,
        0,
        0,
        4,
        soc_U0_M0SSQ_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ECC_STATUS_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360008,
        0,
        0,
        4,
        soc_U0_M0SSQ_ECC_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SSQ_ECC_STATUS_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360008,
        0,
        0,
        4,
        soc_U0_M0SSQ_ECC_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ECC_STATUS_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360008,
        0,
        0,
        4,
        soc_U0_M0SSQ_ECC_STATUS_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SSQ_ECC_STATUS_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360008,
        0,
        0,
        4,
        soc_U0_M0SSQ_ECC_STATUS_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ECC_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360008,
        0,
        0,
        4,
        soc_U0_M0SSQ_ECC_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SSQ_ECC_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360008,
        0,
        0,
        4,
        soc_U0_M0SSQ_ECC_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SSQ_ECC_STATUS_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1360008,
        0,
        0,
        4,
        soc_U0_M0SSQ_ECC_STATUS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SSQ_FAS_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1380f00,
        0,
        0,
        2,
        soc_U0_M0SSQ_FAS_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00030000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SSQ_FAS_GENERICr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1380f08,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SSQ_FAS_GENERICr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SSQ_FAS_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1380f04,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_U0_M0SSQ_FAS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SSQ_INTR_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x136000c,
        0,
        0,
        2,
        soc_U0_M0SSQ_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SSQ_INTR_ENABLE_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x136000c,
        0,
        0,
        2,
        soc_U0_M0SSQ_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SSQ_INTR_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x136000c,
        0,
        0,
        2,
        soc_U0_M0SSQ_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SSQ_INTR_ENABLE_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x136000c,
        0,
        0,
        2,
        soc_U0_M0SSQ_INTR_ENABLE_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SSQ_INTR_ENABLE_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x136000c,
        0,
        0,
        2,
        soc_U0_M0SSQ_INTR_ENABLE_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SSQ_INTR_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x136000c,
        0,
        0,
        2,
        soc_U0_M0SSQ_INTR_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SSQ_INTR_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x136000c,
        0,
        0,
        2,
        soc_U0_M0SSQ_INTR_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SSQ_INTR_ENABLE_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x136000c,
        0,
        0,
        2,
        soc_U0_M0SSQ_INTR_ENABLE_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308000,
        0,
        0,
        3,
        soc_U0_M0SS_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_CONTROL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308000,
        0,
        0,
        3,
        soc_U0_M0SS_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_CONTROL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008000,
        0,
        0,
        3,
        soc_U0_M0SS_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_CONTROL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308000,
        0,
        0,
        3,
        soc_U0_M0SS_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_CONTROL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308000,
        0,
        0,
        3,
        soc_U0_M0SS_CONTROL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_CONTROL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308000,
        0,
        0,
        3,
        soc_U0_M0SS_CONTROL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308000,
        0,
        0,
        3,
        soc_U0_M0SS_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308000,
        0,
        0,
        3,
        soc_U0_M0SS_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_CONTROL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308000,
        0,
        0,
        3,
        soc_U0_M0SS_CONTROL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_CONTROL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308000,
        0,
        0,
        3,
        soc_U0_M0SS_CONTROL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_DEBUG_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130800c,
        0,
        0,
        2,
        soc_U0_M0SS_DEBUG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_DEBUG_CONTROL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130800c,
        0,
        0,
        2,
        soc_U0_M0SS_DEBUG_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_DEBUG_CONTROL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000800c,
        0,
        0,
        2,
        soc_U0_M0SS_DEBUG_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_DEBUG_CONTROL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130800c,
        0,
        0,
        2,
        soc_U0_M0SS_DEBUG_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_DEBUG_CONTROL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130800c,
        0,
        0,
        2,
        soc_U0_M0SS_DEBUG_CONTROL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_DEBUG_CONTROL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130800c,
        0,
        0,
        2,
        soc_U0_M0SS_DEBUG_CONTROL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_DEBUG_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130800c,
        0,
        0,
        2,
        soc_U0_M0SS_DEBUG_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_DEBUG_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130800c,
        0,
        0,
        2,
        soc_U0_M0SS_DEBUG_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_DEBUG_CONTROL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130800c,
        0,
        0,
        2,
        soc_U0_M0SS_DEBUG_CONTROL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_DEBUG_CONTROL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130800c,
        0,
        0,
        2,
        soc_U0_M0SS_DEBUG_CONTROL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_ECC_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308018,
        0,
        0,
        3,
        soc_U0_M0SS_ECC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_ECC_CTRL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308018,
        0,
        0,
        3,
        soc_U0_M0SSQ_ECC_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_ECC_CTRL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008018,
        0,
        0,
        3,
        soc_U0_M0SSQ_ECC_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_ECC_CTRL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308018,
        0,
        0,
        3,
        soc_U0_M0SSQ_ECC_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_ECC_CTRL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308018,
        0,
        0,
        3,
        soc_U0_M0SS_ECC_CTRL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_ECC_CTRL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308018,
        0,
        0,
        3,
        soc_U0_M0SS_ECC_CTRL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_ECC_CTRL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308018,
        0,
        0,
        3,
        soc_U0_M0SS_ECC_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_ECC_CTRL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308018,
        0,
        0,
        3,
        soc_U0_M0SS_ECC_CTRL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_ECC_CTRL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308018,
        0,
        0,
        3,
        soc_U0_M0SS_ECC_CTRL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_ECC_CTRL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308018,
        0,
        0,
        3,
        soc_U0_M0SS_ECC_CTRL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_ECC_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130801c,
        0,
        0,
        4,
        soc_U0_M0SS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_ECC_STATUS_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130801c,
        0,
        0,
        4,
        soc_U0_M0SS_ECC_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_ECC_STATUS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000801c,
        0,
        0,
        4,
        soc_U0_M0SS_ECC_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_ECC_STATUS_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130801c,
        0,
        0,
        4,
        soc_U0_M0SS_ECC_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_ECC_STATUS_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130801c,
        0,
        0,
        4,
        soc_U0_M0SS_ECC_STATUS_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_ECC_STATUS_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130801c,
        0,
        0,
        4,
        soc_U0_M0SS_ECC_STATUS_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_ECC_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130801c,
        0,
        0,
        4,
        soc_U0_M0SS_ECC_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_ECC_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130801c,
        0,
        0,
        4,
        soc_U0_M0SS_ECC_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_ECC_STATUS_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130801c,
        0,
        0,
        4,
        soc_U0_M0SS_ECC_STATUS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_ECC_STATUS_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130801c,
        0,
        0,
        4,
        soc_U0_M0SS_ECC_STATUS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_ECOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308008,
        0,
        0,
        1,
        soc_U0_M0SS_ECOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_ECO_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308008,
        0,
        0,
        1,
        soc_U0_M0SS_ECO_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_ECO_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008008,
        0,
        0,
        1,
        soc_U0_M0SS_ECO_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_ECO_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308008,
        0,
        0,
        1,
        soc_U0_M0SS_ECO_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_ECO_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308008,
        0,
        0,
        1,
        soc_U0_M0SS_ECO_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_ECO_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308008,
        0,
        0,
        1,
        soc_U0_M0SS_ECO_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_ECO_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308008,
        0,
        0,
        1,
        soc_U0_M0SS_ECO_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_ECO_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308008,
        0,
        0,
        1,
        soc_U0_M0SS_ECO_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_ECO_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308008,
        0,
        0,
        1,
        soc_U0_M0SS_ECO_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_ECO_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308008,
        0,
        0,
        1,
        soc_U0_M0SS_ECO_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_127_96r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_127_96_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_127_96_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_127_96_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_127_96_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_127_96_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_127_96_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_127_96_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_127_96_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_127_96_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_127_96_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_127_96_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_127_96_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_127_96_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_127_96_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_127_96_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_159_128r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_159_128r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_159_128_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_159_128_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_159_128_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_159_128_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_159_128_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_159_128_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_159_128_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_159_128_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_159_128_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_159_128_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_159_128_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_159_128_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_159_128_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_159_128_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_159_128_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_191_160r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_191_160r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_191_160_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_191_160_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_191_160_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_191_160_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_191_160_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_191_160_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_191_160_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_191_160_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_191_160_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_191_160_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_191_160_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_191_160_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_191_160_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_191_160_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_191_160_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_223_192r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_223_192r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_223_192_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_223_192_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_223_192_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_223_192_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_223_192_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_223_192_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_223_192_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_223_192_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_223_192_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_223_192_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_223_192_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_223_192_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_223_192_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_223_192_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_223_192_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_255_224r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_255_224r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_255_224_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_255_224_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_255_224_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_255_224_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_255_224_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_255_224_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_255_224_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_255_224_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_255_224_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_255_224_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_255_224_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_255_224_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_255_224_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_255_224_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_255_224_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_31_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_31_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_31_0_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_31_0_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_31_0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_31_0_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_31_0_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_31_0_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_31_0_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_31_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_31_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_31_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_31_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_31_0_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_31_0_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_31_0_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_31_0_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_63_32r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_63_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_63_32_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_63_32_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_63_32_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_63_32_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_63_32_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_63_32_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_63_32_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_63_32_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_63_32_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_63_32_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_63_32_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_63_32_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_63_32_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_63_32_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_63_32_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_95_64r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_95_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_95_64_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_95_64_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_95_64_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_95_64_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_95_64_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_95_64_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_95_64_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_95_64_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_95_64_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_95_64_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_95_64_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_95_64_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_95_64_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_95_64_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_INTR_95_64_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308004,
        0,
        0,
        3,
        soc_U0_M0SS_INTR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_CONTROL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308004,
        0,
        0,
        3,
        soc_U0_M0SS_INTR_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_CONTROL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008004,
        0,
        0,
        3,
        soc_U0_M0SS_INTR_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_CONTROL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308004,
        0,
        0,
        3,
        soc_U0_M0SS_INTR_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_CONTROL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308004,
        0,
        0,
        3,
        soc_U0_M0SS_INTR_CONTROL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_CONTROL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308004,
        0,
        0,
        3,
        soc_U0_M0SS_INTR_CONTROL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308004,
        0,
        0,
        3,
        soc_U0_M0SS_INTR_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308004,
        0,
        0,
        3,
        soc_U0_M0SS_INTR_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_CONTROL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308004,
        0,
        0,
        3,
        soc_U0_M0SS_INTR_CONTROL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_CONTROL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308004,
        0,
        0,
        3,
        soc_U0_M0SS_INTR_CONTROL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308020,
        0,
        0,
        2,
        soc_U0_M0SS_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_ENABLE_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308020,
        0,
        0,
        2,
        soc_U0_M0SSQ_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_ENABLE_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008020,
        0,
        0,
        2,
        soc_U0_M0SSQ_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308020,
        0,
        0,
        2,
        soc_U0_M0SSQ_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_ENABLE_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308020,
        0,
        0,
        2,
        soc_U0_M0SS_INTR_ENABLE_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_ENABLE_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308020,
        0,
        0,
        2,
        soc_U0_M0SS_INTR_ENABLE_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308020,
        0,
        0,
        2,
        soc_U0_M0SS_INTR_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308020,
        0,
        0,
        2,
        soc_U0_M0SS_INTR_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_ENABLE_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308020,
        0,
        0,
        2,
        soc_U0_M0SS_INTR_ENABLE_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_ENABLE_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308020,
        0,
        0,
        2,
        soc_U0_M0SS_INTR_ENABLE_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_127_96r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308050,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_127_96_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308050,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_127_96_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008050,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308050,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_127_96_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308050,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_127_96_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308050,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_127_96_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308050,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_127_96_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308050,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_127_96_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308050,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_127_96_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308050,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_159_128r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308054,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_159_128r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_159_128_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308054,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_159_128_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008054,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_159_128_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308054,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_159_128_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308054,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_159_128_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_159_128_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308054,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_159_128_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_159_128_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308054,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_159_128_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_159_128_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308054,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_159_128_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_159_128_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308054,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_159_128_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_159_128_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308054,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_159_128_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_191_160r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308058,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_191_160r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_191_160_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308058,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_191_160_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008058,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_191_160_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308058,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_191_160_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308058,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_191_160_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_191_160_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308058,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_191_160_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_191_160_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308058,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_191_160_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_191_160_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308058,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_191_160_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_191_160_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308058,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_191_160_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_191_160_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308058,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_191_160_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_223_192r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130805c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_223_192r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_223_192_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130805c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_223_192_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000805c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_223_192_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130805c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_223_192_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130805c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_223_192_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_223_192_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130805c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_223_192_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_223_192_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130805c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_223_192_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_223_192_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130805c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_223_192_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_223_192_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130805c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_223_192_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_223_192_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130805c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_223_192_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_255_224r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308060,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_255_224r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_255_224_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308060,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_255_224_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008060,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_255_224_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308060,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_255_224_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308060,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_255_224_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_255_224_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308060,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_255_224_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_255_224_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308060,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_255_224_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_255_224_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308060,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_255_224_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_255_224_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308060,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_255_224_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_255_224_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308060,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_255_224_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_31_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308044,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_31_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_31_0_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308044,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_31_0_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008044,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_31_0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308044,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_31_0_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308044,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_31_0_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_31_0_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308044,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_31_0_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_31_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308044,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_31_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_31_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308044,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_31_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_31_0_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308044,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_31_0_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_31_0_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308044,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_31_0_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_63_32r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308048,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_63_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_63_32_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308048,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_63_32_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008048,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_63_32_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308048,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_63_32_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308048,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_63_32_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_63_32_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308048,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_63_32_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_63_32_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308048,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_63_32_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_63_32_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308048,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_63_32_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_63_32_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308048,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_63_32_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_63_32_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308048,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_63_32_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_95_64r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130804c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_95_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_95_64_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130804c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_95_64_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000804c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_95_64_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130804c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_95_64_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130804c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_95_64_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_95_64_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130804c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_95_64_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_95_64_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130804c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_95_64_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_95_64_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130804c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_95_64_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_95_64_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130804c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_95_64_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_INTR_MASK_95_64_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130804c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_95_64_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_127_96r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_127_96_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_127_96_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_127_96_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_127_96_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_127_96_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_127_96_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_127_96_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_127_96_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_127_96_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_127_96_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_127_96_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_127_96_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_127_96_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_127_96_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_127_96_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_159_128r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_159_128r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_159_128_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_159_128_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_159_128_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_159_128_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_159_128_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_159_128_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_159_128_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_159_128_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_159_128_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_159_128_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_159_128_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_159_128_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_159_128_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_159_128_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_159_128_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_191_160r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_191_160r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_191_160_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_191_160_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_191_160_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_191_160_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_191_160_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_191_160_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_191_160_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_191_160_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_191_160_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_191_160_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_191_160_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_191_160_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_191_160_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_191_160_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_191_160_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_223_192r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_223_192r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_223_192_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_223_192_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_223_192_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_223_192_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_223_192_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_223_192_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_223_192_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_223_192_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_223_192_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_223_192_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_223_192_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_223_192_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_223_192_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_223_192_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_223_192_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_255_224r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_255_224r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_255_224_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_255_224_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_255_224_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_255_224_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_255_224_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_255_224_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_255_224_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_255_224_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_255_224_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_255_224_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_255_224_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_255_224_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_255_224_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_255_224_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_255_224_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_31_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_31_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_31_0_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_31_0_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_31_0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_31_0_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_31_0_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_31_0_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_31_0_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_31_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_31_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_31_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_31_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_31_0_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_31_0_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_31_0_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_31_0_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_63_32r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_63_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_63_32_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_63_32_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_63_32_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_63_32_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_63_32_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_63_32_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_63_32_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_63_32_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_63_32_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_63_32_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_63_32_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_63_32_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_63_32_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_63_32_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_63_32_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_95_64r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_95_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_95_64_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_95_64_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_95_64_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_95_64_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_95_64_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_95_64_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_95_64_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_95_64_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_95_64_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_95_64_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_95_64_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_95_64_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_95_64_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_RAW_INTR_95_64_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_M0SS_RAW_INTR_95_64_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308010,
        0,
        0,
        10,
        soc_U0_M0SS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_STATUS_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308010,
        0,
        0,
        10,
        soc_U0_M0SS_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_STATUS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008010,
        0,
        0,
        10,
        soc_U0_M0SS_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff001f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_STATUS_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308010,
        0,
        0,
        10,
        soc_U0_M0SS_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff001f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_STATUS_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308010,
        0,
        0,
        10,
        soc_U0_M0SS_STATUS_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_STATUS_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308010,
        0,
        0,
        10,
        soc_U0_M0SS_STATUS_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308010,
        0,
        0,
        10,
        soc_U0_M0SS_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308010,
        0,
        0,
        10,
        soc_U0_M0SS_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_STATUS_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308010,
        0,
        0,
        10,
        soc_U0_M0SS_STATUS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_STATUS_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308010,
        0,
        0,
        11,
        soc_U0_M0SS_STATUS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U0_M0SS_TCM_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308014,
        0,
        0,
        1,
        soc_U0_M0SS_TCM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U0_M0SS_TCM_CTRL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308014,
        0,
        0,
        1,
        soc_U0_M0SS_TCM_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_M0SS_TCM_CTRL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008014,
        0,
        0,
        1,
        soc_U0_M0SS_TCM_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U0_M0SS_TCM_CTRL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308014,
        0,
        0,
        1,
        soc_U0_M0SS_TCM_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U0_M0SS_TCM_CTRL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308014,
        0,
        0,
        1,
        soc_U0_M0SS_TCM_CTRL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U0_M0SS_TCM_CTRL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308014,
        0,
        0,
        1,
        soc_U0_M0SS_TCM_CTRL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U0_M0SS_TCM_CTRL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308014,
        0,
        0,
        1,
        soc_U0_M0SS_TCM_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U0_M0SS_TCM_CTRL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308014,
        0,
        0,
        1,
        soc_U0_M0SS_TCM_CTRL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U0_M0SS_TCM_CTRL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308014,
        0,
        0,
        1,
        soc_U0_M0SS_TCM_CTRL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_M0SS_TCM_CTRL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308014,
        0,
        0,
        1,
        soc_U0_M0SS_TCM_CTRL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_SW_PROG_INTR_CLRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308094,
        0,
        0,
        1,
        soc_U0_SW_PROG_INTR_CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_U0_SW_PROG_INTR_CLR_BCM56275_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008094,
        0,
        0,
        1,
        soc_PAXB_0_SW_PROG_INTR_CLR_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_SW_PROG_INTR_CLR_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008090,
        0,
        0,
        1,
        soc_PAXB_0_SW_PROG_INTR_CLR_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_SW_PROG_INTR_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308084,
        0,
        0,
        1,
        soc_U0_SW_PROG_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_SW_PROG_INTR_ENABLE_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008084,
        0,
        0,
        1,
        soc_MIIM_DMA_CH0_DST_HOST_ADDRESS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_SW_PROG_INTR_RAW_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308088,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_SW_PROG_INTR_RAW_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_SW_PROG_INTR_SETr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1308090,
        0,
        0,
        1,
        soc_U0_SW_PROG_INTR_SETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_SW_PROG_INTR_SET_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000808c,
        0,
        0,
        1,
        soc_PAXB_0_SW_PROG_INTR_CLR_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U0_SW_PROG_INTR_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x130808c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U0_SW_PROG_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_U0_SW_PROG_INTR_STATUS_BCM56275_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1000808c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_MIIM_DMA_CH0_CURR_DST_HOST_ADDRESS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U0_SW_PROG_INTR_STATUS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10008088,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_MIIM_DMA_CH0_CURR_DST_HOST_ADDRESS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_FAS_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318f00,
        0,
        0,
        4,
        soc_U1_FAS_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_FAS_DUMMYr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318f64,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_FAS_DUMMYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_FAS_GENERICr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318f08,
        0,
        0,
        1,
        soc_U1_FAS_GENERICr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_FAS_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318f04,
        0,
        0,
        4,
        soc_U1_FAS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318000,
        0,
        0,
        3,
        soc_U1_M0SS_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_CONTROL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318000,
        0,
        0,
        3,
        soc_U0_M0SS_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_CONTROL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018000,
        0,
        0,
        3,
        soc_U0_M0SS_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_CONTROL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318000,
        0,
        0,
        3,
        soc_U0_M0SS_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_CONTROL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318000,
        0,
        0,
        3,
        soc_U1_M0SS_CONTROL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_CONTROL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318000,
        0,
        0,
        3,
        soc_U1_M0SS_CONTROL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318000,
        0,
        0,
        3,
        soc_U1_M0SS_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318000,
        0,
        0,
        3,
        soc_U1_M0SS_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_CONTROL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318000,
        0,
        0,
        3,
        soc_U1_M0SS_CONTROL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_CONTROL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318000,
        0,
        0,
        3,
        soc_U1_M0SS_CONTROL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_DEBUG_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131800c,
        0,
        0,
        2,
        soc_U1_M0SS_DEBUG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_DEBUG_CONTROL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131800c,
        0,
        0,
        2,
        soc_U0_M0SS_DEBUG_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_DEBUG_CONTROL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1001800c,
        0,
        0,
        2,
        soc_U0_M0SS_DEBUG_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_DEBUG_CONTROL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131800c,
        0,
        0,
        2,
        soc_U0_M0SS_DEBUG_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_DEBUG_CONTROL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131800c,
        0,
        0,
        2,
        soc_U1_M0SS_DEBUG_CONTROL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_DEBUG_CONTROL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131800c,
        0,
        0,
        2,
        soc_U1_M0SS_DEBUG_CONTROL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_DEBUG_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131800c,
        0,
        0,
        2,
        soc_U1_M0SS_DEBUG_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_DEBUG_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131800c,
        0,
        0,
        2,
        soc_U1_M0SS_DEBUG_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_DEBUG_CONTROL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131800c,
        0,
        0,
        2,
        soc_U1_M0SS_DEBUG_CONTROL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_DEBUG_CONTROL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131800c,
        0,
        0,
        2,
        soc_U1_M0SS_DEBUG_CONTROL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_ECC_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318018,
        0,
        0,
        3,
        soc_U1_M0SS_ECC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_ECC_CTRL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318018,
        0,
        0,
        3,
        soc_U0_M0SSQ_ECC_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_ECC_CTRL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018018,
        0,
        0,
        3,
        soc_U0_M0SSQ_ECC_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_ECC_CTRL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318018,
        0,
        0,
        3,
        soc_U0_M0SSQ_ECC_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_ECC_CTRL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318018,
        0,
        0,
        3,
        soc_U1_M0SS_ECC_CTRL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_ECC_CTRL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318018,
        0,
        0,
        3,
        soc_U1_M0SS_ECC_CTRL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_ECC_CTRL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318018,
        0,
        0,
        3,
        soc_U1_M0SS_ECC_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_ECC_CTRL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318018,
        0,
        0,
        3,
        soc_U1_M0SS_ECC_CTRL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_ECC_CTRL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318018,
        0,
        0,
        3,
        soc_U1_M0SS_ECC_CTRL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_ECC_CTRL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318018,
        0,
        0,
        3,
        soc_U1_M0SS_ECC_CTRL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_ECC_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131801c,
        0,
        0,
        4,
        soc_U1_M0SS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_ECC_STATUS_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131801c,
        0,
        0,
        4,
        soc_U0_M0SS_ECC_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_ECC_STATUS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1001801c,
        0,
        0,
        4,
        soc_U0_M0SS_ECC_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_ECC_STATUS_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131801c,
        0,
        0,
        4,
        soc_U0_M0SS_ECC_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_ECC_STATUS_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131801c,
        0,
        0,
        4,
        soc_U1_M0SS_ECC_STATUS_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_ECC_STATUS_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131801c,
        0,
        0,
        4,
        soc_U1_M0SS_ECC_STATUS_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_ECC_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131801c,
        0,
        0,
        4,
        soc_U1_M0SS_ECC_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_ECC_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131801c,
        0,
        0,
        4,
        soc_U1_M0SS_ECC_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_ECC_STATUS_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131801c,
        0,
        0,
        4,
        soc_U1_M0SS_ECC_STATUS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_ECC_STATUS_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131801c,
        0,
        0,
        4,
        soc_U1_M0SS_ECC_STATUS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_ECOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318008,
        0,
        0,
        1,
        soc_U1_M0SS_ECOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_ECO_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318008,
        0,
        0,
        1,
        soc_U0_M0SS_ECO_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_ECO_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018008,
        0,
        0,
        1,
        soc_U0_M0SS_ECO_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_ECO_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318008,
        0,
        0,
        1,
        soc_U0_M0SS_ECO_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_ECO_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318008,
        0,
        0,
        1,
        soc_U1_M0SS_ECO_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_ECO_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318008,
        0,
        0,
        1,
        soc_U1_M0SS_ECO_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_ECO_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318008,
        0,
        0,
        1,
        soc_U1_M0SS_ECO_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_ECO_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318008,
        0,
        0,
        1,
        soc_U1_M0SS_ECO_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_ECO_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318008,
        0,
        0,
        1,
        soc_U1_M0SS_ECO_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_ECO_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318008,
        0,
        0,
        1,
        soc_U1_M0SS_ECO_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_127_96r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_127_96_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_127_96_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_127_96_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_127_96_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_127_96_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_127_96_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_127_96_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_127_96_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_127_96_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_127_96_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_127_96_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_127_96_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_127_96_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_127_96_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_127_96_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_159_128r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_159_128r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_159_128_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_159_128_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_159_128_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_159_128_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_159_128_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_159_128_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_159_128_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_159_128_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_159_128_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_159_128_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_159_128_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_159_128_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_159_128_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_159_128_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_159_128_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_191_160r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_191_160r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_191_160_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_191_160_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_191_160_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_191_160_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_191_160_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_191_160_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_191_160_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_191_160_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_191_160_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_191_160_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_191_160_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_191_160_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_191_160_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_191_160_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_191_160_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_223_192r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_223_192r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_223_192_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_223_192_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1001807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_223_192_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_223_192_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_223_192_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_223_192_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_223_192_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_223_192_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_223_192_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_223_192_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_223_192_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_223_192_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_223_192_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_223_192_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_223_192_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_255_224r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_255_224r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_255_224_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_255_224_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_255_224_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_255_224_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_255_224_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_255_224_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_255_224_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_255_224_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_255_224_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_255_224_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_255_224_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_255_224_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_255_224_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_255_224_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_255_224_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_31_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_31_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_31_0_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_31_0_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_31_0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_31_0_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_31_0_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_31_0_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_31_0_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_31_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_31_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_31_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_31_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_31_0_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_31_0_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_31_0_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_31_0_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_63_32r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_63_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_63_32_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_63_32_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_63_32_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_63_32_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_63_32_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_63_32_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_63_32_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_63_32_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_63_32_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_63_32_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_63_32_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_63_32_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_63_32_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_63_32_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_63_32_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_95_64r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_95_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_95_64_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_95_64_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1001806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_95_64_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_95_64_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_95_64_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_95_64_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_95_64_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_95_64_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_95_64_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_95_64_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_95_64_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_95_64_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_95_64_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_95_64_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_INTR_95_64_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318004,
        0,
        0,
        3,
        soc_U1_M0SS_INTR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_CONTROL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318004,
        0,
        0,
        3,
        soc_U0_M0SS_INTR_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_CONTROL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018004,
        0,
        0,
        3,
        soc_U0_M0SS_INTR_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_CONTROL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318004,
        0,
        0,
        3,
        soc_U0_M0SS_INTR_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_CONTROL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318004,
        0,
        0,
        3,
        soc_U1_M0SS_INTR_CONTROL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_CONTROL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318004,
        0,
        0,
        3,
        soc_U1_M0SS_INTR_CONTROL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318004,
        0,
        0,
        3,
        soc_U1_M0SS_INTR_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318004,
        0,
        0,
        3,
        soc_U1_M0SS_INTR_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_CONTROL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318004,
        0,
        0,
        3,
        soc_U1_M0SS_INTR_CONTROL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_CONTROL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318004,
        0,
        0,
        3,
        soc_U1_M0SS_INTR_CONTROL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318020,
        0,
        0,
        2,
        soc_U1_M0SS_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_ENABLE_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318020,
        0,
        0,
        2,
        soc_U0_M0SSQ_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_ENABLE_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018020,
        0,
        0,
        2,
        soc_U0_M0SSQ_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318020,
        0,
        0,
        2,
        soc_U0_M0SSQ_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_ENABLE_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318020,
        0,
        0,
        2,
        soc_U1_M0SS_INTR_ENABLE_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_ENABLE_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318020,
        0,
        0,
        2,
        soc_U1_M0SS_INTR_ENABLE_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318020,
        0,
        0,
        2,
        soc_U1_M0SS_INTR_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318020,
        0,
        0,
        2,
        soc_U1_M0SS_INTR_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_ENABLE_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318020,
        0,
        0,
        2,
        soc_U1_M0SS_INTR_ENABLE_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_ENABLE_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318020,
        0,
        0,
        2,
        soc_U1_M0SS_INTR_ENABLE_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_127_96r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318050,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_127_96_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318050,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_127_96_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018050,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_127_96_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318050,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_127_96_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318050,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_127_96_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_127_96_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318050,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_127_96_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_127_96_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318050,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_127_96_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_127_96_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318050,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_127_96_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_127_96_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318050,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_127_96_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_127_96_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318050,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_127_96_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_159_128r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318054,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_159_128r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_159_128_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318054,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_159_128_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018054,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_159_128_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318054,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_159_128_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318054,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_159_128_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_159_128_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318054,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_159_128_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_159_128_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318054,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_159_128_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_159_128_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318054,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_159_128_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_159_128_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318054,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_159_128_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_159_128_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318054,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_159_128_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_191_160r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318058,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_191_160r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_191_160_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318058,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_191_160_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018058,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_191_160_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318058,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_191_160_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318058,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_191_160_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_191_160_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318058,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_191_160_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_191_160_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318058,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_191_160_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_191_160_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318058,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_191_160_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_191_160_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318058,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_191_160_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_191_160_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318058,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_191_160_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_223_192r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131805c,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_223_192r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_223_192_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131805c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_223_192_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1001805c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_223_192_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131805c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_223_192_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131805c,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_223_192_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_223_192_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131805c,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_223_192_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_223_192_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131805c,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_223_192_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_223_192_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131805c,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_223_192_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_223_192_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131805c,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_223_192_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_223_192_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131805c,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_223_192_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_255_224r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318060,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_255_224r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_255_224_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318060,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_255_224_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018060,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_255_224_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318060,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_255_224_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318060,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_255_224_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_255_224_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318060,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_255_224_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_255_224_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318060,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_255_224_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_255_224_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318060,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_255_224_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_255_224_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318060,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_255_224_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_255_224_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318060,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_255_224_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_31_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318044,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_31_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_31_0_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318044,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_31_0_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018044,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_31_0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318044,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_31_0_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318044,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_31_0_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_31_0_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318044,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_31_0_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_31_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318044,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_31_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_31_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318044,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_31_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_31_0_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318044,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_31_0_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_31_0_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318044,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_31_0_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_63_32r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318048,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_63_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_63_32_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318048,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_63_32_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018048,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_63_32_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318048,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_63_32_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318048,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_63_32_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_63_32_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318048,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_63_32_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_63_32_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318048,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_63_32_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_63_32_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318048,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_63_32_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_63_32_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318048,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_63_32_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_63_32_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318048,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_63_32_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_95_64r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131804c,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_95_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_95_64_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131804c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_95_64_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1001804c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_95_64_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131804c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_95_64_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131804c,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_95_64_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_95_64_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131804c,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_95_64_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_95_64_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131804c,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_95_64_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_95_64_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131804c,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_95_64_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_95_64_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131804c,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_95_64_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_INTR_MASK_95_64_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131804c,
        0,
        0,
        1,
        soc_U1_M0SS_INTR_MASK_95_64_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_127_96r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_127_96_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_127_96_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_127_96_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_127_96_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_127_96_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_127_96_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_127_96_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_127_96_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_127_96_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_127_96_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_127_96_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_127_96_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_127_96_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_127_96_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_127_96_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_159_128r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_159_128r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_159_128_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_159_128_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_159_128_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_159_128_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_159_128_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_159_128_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_159_128_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_159_128_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_159_128_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_159_128_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_159_128_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_159_128_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_159_128_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_159_128_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_159_128_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_191_160r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_191_160r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_191_160_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_191_160_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_191_160_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_191_160_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_191_160_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_191_160_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_191_160_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_191_160_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_191_160_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_191_160_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_191_160_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_191_160_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_191_160_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_191_160_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_191_160_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_223_192r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_223_192r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_223_192_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_223_192_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1001803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_223_192_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_223_192_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_223_192_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_223_192_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_223_192_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_223_192_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_223_192_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_223_192_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_223_192_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_223_192_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_223_192_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_223_192_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_223_192_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_255_224r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_255_224r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_255_224_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_255_224_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_255_224_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_255_224_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_255_224_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_255_224_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_255_224_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_255_224_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_255_224_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_255_224_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_255_224_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_255_224_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_255_224_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_255_224_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_255_224_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_31_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_31_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_31_0_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_31_0_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_31_0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_31_0_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_31_0_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_31_0_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_31_0_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_31_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_31_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_31_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_31_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_31_0_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_31_0_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_31_0_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_31_0_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_63_32r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_63_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_63_32_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_63_32_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_63_32_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_63_32_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_63_32_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_63_32_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_63_32_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_63_32_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_63_32_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_63_32_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_63_32_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_63_32_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_63_32_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_63_32_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_63_32_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_95_64r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_95_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_95_64_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_95_64_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1001802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_95_64_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_95_64_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_95_64_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_95_64_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_95_64_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_95_64_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_95_64_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_95_64_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_95_64_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_95_64_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_95_64_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_RAW_INTR_95_64_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_M0SS_RAW_INTR_95_64_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318010,
        0,
        0,
        10,
        soc_U1_M0SS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_STATUS_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318010,
        0,
        0,
        10,
        soc_U0_M0SS_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_STATUS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018010,
        0,
        0,
        10,
        soc_U0_M0SS_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff001f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_STATUS_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318010,
        0,
        0,
        10,
        soc_U0_M0SS_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff001f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_STATUS_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318010,
        0,
        0,
        10,
        soc_U1_M0SS_STATUS_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_STATUS_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318010,
        0,
        0,
        10,
        soc_U1_M0SS_STATUS_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318010,
        0,
        0,
        10,
        soc_U1_M0SS_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318010,
        0,
        0,
        10,
        soc_U1_M0SS_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_STATUS_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318010,
        0,
        0,
        10,
        soc_U1_M0SS_STATUS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_STATUS_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318010,
        0,
        0,
        11,
        soc_U1_M0SS_STATUS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U1_M0SS_TCM_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318014,
        0,
        0,
        1,
        soc_U1_M0SS_TCM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U1_M0SS_TCM_CTRL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318014,
        0,
        0,
        1,
        soc_U0_M0SS_TCM_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_M0SS_TCM_CTRL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018014,
        0,
        0,
        1,
        soc_U0_M0SS_TCM_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U1_M0SS_TCM_CTRL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318014,
        0,
        0,
        1,
        soc_U0_M0SS_TCM_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U1_M0SS_TCM_CTRL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318014,
        0,
        0,
        1,
        soc_U1_M0SS_TCM_CTRL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U1_M0SS_TCM_CTRL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318014,
        0,
        0,
        1,
        soc_U1_M0SS_TCM_CTRL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U1_M0SS_TCM_CTRL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318014,
        0,
        0,
        1,
        soc_U1_M0SS_TCM_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U1_M0SS_TCM_CTRL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318014,
        0,
        0,
        1,
        soc_U1_M0SS_TCM_CTRL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U1_M0SS_TCM_CTRL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318014,
        0,
        0,
        1,
        soc_U1_M0SS_TCM_CTRL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_M0SS_TCM_CTRL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318014,
        0,
        0,
        1,
        soc_U1_M0SS_TCM_CTRL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_SW_PROG_INTR_CLRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318094,
        0,
        0,
        1,
        soc_U1_SW_PROG_INTR_CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_U1_SW_PROG_INTR_CLR_BCM56275_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018094,
        0,
        0,
        1,
        soc_PAXB_0_SW_PROG_INTR_CLR_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_SW_PROG_INTR_CLR_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018090,
        0,
        0,
        1,
        soc_PAXB_0_SW_PROG_INTR_CLR_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_SW_PROG_INTR_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318084,
        0,
        0,
        1,
        soc_U1_SW_PROG_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_SW_PROG_INTR_ENABLE_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018084,
        0,
        0,
        1,
        soc_MIIM_DMA_CH0_DST_HOST_ADDRESS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_SW_PROG_INTR_RAW_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318088,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_SW_PROG_INTR_RAW_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_SW_PROG_INTR_SETr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1318090,
        0,
        0,
        1,
        soc_U1_SW_PROG_INTR_SETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_SW_PROG_INTR_SET_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1001808c,
        0,
        0,
        1,
        soc_PAXB_0_SW_PROG_INTR_CLR_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U1_SW_PROG_INTR_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x131808c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U1_SW_PROG_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_U1_SW_PROG_INTR_STATUS_BCM56275_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1001808c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_MIIM_DMA_CH0_CURR_DST_HOST_ADDRESS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U1_SW_PROG_INTR_STATUS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10018088,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_MIIM_DMA_CH0_CURR_DST_HOST_ADDRESS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_FAS_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328f00,
        0,
        0,
        4,
        soc_U2_FAS_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_FAS_DUMMYr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328f64,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_FAS_DUMMYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_FAS_GENERICr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328f08,
        0,
        0,
        1,
        soc_U2_FAS_GENERICr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_FAS_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328f04,
        0,
        0,
        4,
        soc_U2_FAS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328000,
        0,
        0,
        3,
        soc_U2_M0SS_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_CONTROL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328000,
        0,
        0,
        3,
        soc_U0_M0SS_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_CONTROL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028000,
        0,
        0,
        3,
        soc_U0_M0SS_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_CONTROL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328000,
        0,
        0,
        3,
        soc_U0_M0SS_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_CONTROL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328000,
        0,
        0,
        3,
        soc_U2_M0SS_CONTROL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_CONTROL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328000,
        0,
        0,
        3,
        soc_U2_M0SS_CONTROL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328000,
        0,
        0,
        3,
        soc_U2_M0SS_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328000,
        0,
        0,
        3,
        soc_U2_M0SS_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_CONTROL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328000,
        0,
        0,
        3,
        soc_U2_M0SS_CONTROL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_CONTROL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328000,
        0,
        0,
        3,
        soc_U2_M0SS_CONTROL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_DEBUG_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132800c,
        0,
        0,
        2,
        soc_U2_M0SS_DEBUG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_DEBUG_CONTROL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132800c,
        0,
        0,
        2,
        soc_U0_M0SS_DEBUG_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_DEBUG_CONTROL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1002800c,
        0,
        0,
        2,
        soc_U0_M0SS_DEBUG_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_DEBUG_CONTROL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132800c,
        0,
        0,
        2,
        soc_U0_M0SS_DEBUG_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_DEBUG_CONTROL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132800c,
        0,
        0,
        2,
        soc_U2_M0SS_DEBUG_CONTROL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_DEBUG_CONTROL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132800c,
        0,
        0,
        2,
        soc_U2_M0SS_DEBUG_CONTROL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_DEBUG_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132800c,
        0,
        0,
        2,
        soc_U2_M0SS_DEBUG_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_DEBUG_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132800c,
        0,
        0,
        2,
        soc_U2_M0SS_DEBUG_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_DEBUG_CONTROL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132800c,
        0,
        0,
        2,
        soc_U2_M0SS_DEBUG_CONTROL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_DEBUG_CONTROL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132800c,
        0,
        0,
        2,
        soc_U2_M0SS_DEBUG_CONTROL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_ECC_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328018,
        0,
        0,
        3,
        soc_U2_M0SS_ECC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_ECC_CTRL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328018,
        0,
        0,
        3,
        soc_U0_M0SSQ_ECC_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_ECC_CTRL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028018,
        0,
        0,
        3,
        soc_U0_M0SSQ_ECC_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_ECC_CTRL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328018,
        0,
        0,
        3,
        soc_U0_M0SSQ_ECC_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_ECC_CTRL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328018,
        0,
        0,
        3,
        soc_U2_M0SS_ECC_CTRL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_ECC_CTRL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328018,
        0,
        0,
        3,
        soc_U2_M0SS_ECC_CTRL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_ECC_CTRL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328018,
        0,
        0,
        3,
        soc_U2_M0SS_ECC_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_ECC_CTRL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328018,
        0,
        0,
        3,
        soc_U2_M0SS_ECC_CTRL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_ECC_CTRL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328018,
        0,
        0,
        3,
        soc_U2_M0SS_ECC_CTRL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_ECC_CTRL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328018,
        0,
        0,
        3,
        soc_U2_M0SS_ECC_CTRL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_ECC_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132801c,
        0,
        0,
        4,
        soc_U2_M0SS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_ECC_STATUS_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132801c,
        0,
        0,
        4,
        soc_U0_M0SS_ECC_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_ECC_STATUS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1002801c,
        0,
        0,
        4,
        soc_U0_M0SS_ECC_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_ECC_STATUS_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132801c,
        0,
        0,
        4,
        soc_U0_M0SS_ECC_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_ECC_STATUS_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132801c,
        0,
        0,
        4,
        soc_U2_M0SS_ECC_STATUS_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_ECC_STATUS_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132801c,
        0,
        0,
        4,
        soc_U2_M0SS_ECC_STATUS_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_ECC_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132801c,
        0,
        0,
        4,
        soc_U2_M0SS_ECC_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_ECC_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132801c,
        0,
        0,
        4,
        soc_U2_M0SS_ECC_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_ECC_STATUS_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132801c,
        0,
        0,
        4,
        soc_U2_M0SS_ECC_STATUS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_ECC_STATUS_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132801c,
        0,
        0,
        4,
        soc_U2_M0SS_ECC_STATUS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_ECOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328008,
        0,
        0,
        1,
        soc_U2_M0SS_ECOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_ECO_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328008,
        0,
        0,
        1,
        soc_U0_M0SS_ECO_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_ECO_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028008,
        0,
        0,
        1,
        soc_U0_M0SS_ECO_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_ECO_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328008,
        0,
        0,
        1,
        soc_U0_M0SS_ECO_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_ECO_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328008,
        0,
        0,
        1,
        soc_U2_M0SS_ECO_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_ECO_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328008,
        0,
        0,
        1,
        soc_U2_M0SS_ECO_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_ECO_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328008,
        0,
        0,
        1,
        soc_U2_M0SS_ECO_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_ECO_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328008,
        0,
        0,
        1,
        soc_U2_M0SS_ECO_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_ECO_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328008,
        0,
        0,
        1,
        soc_U2_M0SS_ECO_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_ECO_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328008,
        0,
        0,
        1,
        soc_U2_M0SS_ECO_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_127_96r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_127_96_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_127_96_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_127_96_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_127_96_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_127_96_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_127_96_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_127_96_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_127_96_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_127_96_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_127_96_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_127_96_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_127_96_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_127_96_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_127_96_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_127_96_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_159_128r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_159_128r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_159_128_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_159_128_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_159_128_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_159_128_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_159_128_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_159_128_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_159_128_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_159_128_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_159_128_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_159_128_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_159_128_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_159_128_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_159_128_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_159_128_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_159_128_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_191_160r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_191_160r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_191_160_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_191_160_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_191_160_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_191_160_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_191_160_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_191_160_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_191_160_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_191_160_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_191_160_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_191_160_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_191_160_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_191_160_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_191_160_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_191_160_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_191_160_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_223_192r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_223_192r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_223_192_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_223_192_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1002807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_223_192_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_223_192_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_223_192_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_223_192_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_223_192_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_223_192_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_223_192_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_223_192_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_223_192_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_223_192_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_223_192_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_223_192_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_223_192_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_255_224r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_255_224r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_255_224_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_255_224_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_255_224_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_255_224_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_255_224_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_255_224_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_255_224_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_255_224_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_255_224_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_255_224_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_255_224_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_255_224_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_255_224_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_255_224_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_255_224_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_31_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_31_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_31_0_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_31_0_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_31_0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_31_0_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_31_0_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_31_0_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_31_0_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_31_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_31_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_31_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_31_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_31_0_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_31_0_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_31_0_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_31_0_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_63_32r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_63_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_63_32_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_63_32_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_63_32_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_63_32_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_63_32_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_63_32_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_63_32_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_63_32_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_63_32_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_63_32_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_63_32_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_63_32_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_63_32_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_63_32_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_63_32_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_95_64r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_95_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_95_64_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_95_64_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1002806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_95_64_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_95_64_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_95_64_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_95_64_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_95_64_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_95_64_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_95_64_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_95_64_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_95_64_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_95_64_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_95_64_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_95_64_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_INTR_95_64_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328004,
        0,
        0,
        3,
        soc_U2_M0SS_INTR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_CONTROL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328004,
        0,
        0,
        3,
        soc_U0_M0SS_INTR_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_CONTROL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028004,
        0,
        0,
        3,
        soc_U0_M0SS_INTR_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_CONTROL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328004,
        0,
        0,
        3,
        soc_U0_M0SS_INTR_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_CONTROL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328004,
        0,
        0,
        3,
        soc_U2_M0SS_INTR_CONTROL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_CONTROL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328004,
        0,
        0,
        3,
        soc_U2_M0SS_INTR_CONTROL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328004,
        0,
        0,
        3,
        soc_U2_M0SS_INTR_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328004,
        0,
        0,
        3,
        soc_U2_M0SS_INTR_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_CONTROL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328004,
        0,
        0,
        3,
        soc_U2_M0SS_INTR_CONTROL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_CONTROL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328004,
        0,
        0,
        3,
        soc_U2_M0SS_INTR_CONTROL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328020,
        0,
        0,
        2,
        soc_U2_M0SS_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_ENABLE_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328020,
        0,
        0,
        2,
        soc_U0_M0SSQ_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_ENABLE_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028020,
        0,
        0,
        2,
        soc_U0_M0SSQ_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328020,
        0,
        0,
        2,
        soc_U0_M0SSQ_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_ENABLE_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328020,
        0,
        0,
        2,
        soc_U2_M0SS_INTR_ENABLE_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_ENABLE_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328020,
        0,
        0,
        2,
        soc_U2_M0SS_INTR_ENABLE_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328020,
        0,
        0,
        2,
        soc_U2_M0SS_INTR_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328020,
        0,
        0,
        2,
        soc_U2_M0SS_INTR_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_ENABLE_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328020,
        0,
        0,
        2,
        soc_U2_M0SS_INTR_ENABLE_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_ENABLE_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328020,
        0,
        0,
        2,
        soc_U2_M0SS_INTR_ENABLE_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_127_96r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328050,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_127_96_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328050,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_127_96_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028050,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_127_96_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328050,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_127_96_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328050,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_127_96_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_127_96_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328050,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_127_96_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_127_96_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328050,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_127_96_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_127_96_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328050,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_127_96_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_127_96_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328050,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_127_96_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_127_96_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328050,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_127_96_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_159_128r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328054,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_159_128r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_159_128_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328054,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_159_128_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028054,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_159_128_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328054,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_159_128_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328054,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_159_128_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_159_128_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328054,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_159_128_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_159_128_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328054,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_159_128_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_159_128_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328054,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_159_128_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_159_128_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328054,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_159_128_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_159_128_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328054,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_159_128_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_191_160r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328058,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_191_160r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_191_160_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328058,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_191_160_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028058,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_191_160_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328058,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_191_160_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328058,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_191_160_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_191_160_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328058,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_191_160_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_191_160_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328058,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_191_160_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_191_160_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328058,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_191_160_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_191_160_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328058,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_191_160_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_191_160_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328058,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_191_160_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_223_192r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132805c,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_223_192r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_223_192_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132805c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_223_192_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1002805c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_223_192_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132805c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_223_192_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132805c,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_223_192_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_223_192_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132805c,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_223_192_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_223_192_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132805c,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_223_192_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_223_192_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132805c,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_223_192_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_223_192_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132805c,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_223_192_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_223_192_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132805c,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_223_192_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_255_224r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328060,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_255_224r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_255_224_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328060,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_255_224_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028060,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_255_224_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328060,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_255_224_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328060,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_255_224_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_255_224_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328060,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_255_224_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_255_224_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328060,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_255_224_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_255_224_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328060,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_255_224_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_255_224_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328060,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_255_224_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_255_224_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328060,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_255_224_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_31_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328044,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_31_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_31_0_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328044,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_31_0_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028044,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_31_0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328044,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_31_0_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328044,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_31_0_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_31_0_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328044,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_31_0_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_31_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328044,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_31_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_31_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328044,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_31_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_31_0_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328044,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_31_0_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_31_0_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328044,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_31_0_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_63_32r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328048,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_63_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_63_32_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328048,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_63_32_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028048,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_63_32_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328048,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_63_32_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328048,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_63_32_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_63_32_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328048,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_63_32_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_63_32_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328048,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_63_32_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_63_32_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328048,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_63_32_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_63_32_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328048,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_63_32_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_63_32_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328048,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_63_32_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_95_64r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132804c,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_95_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_95_64_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132804c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_95_64_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1002804c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_95_64_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132804c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_95_64_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132804c,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_95_64_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_95_64_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132804c,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_95_64_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_95_64_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132804c,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_95_64_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_95_64_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132804c,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_95_64_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_95_64_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132804c,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_95_64_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_INTR_MASK_95_64_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132804c,
        0,
        0,
        1,
        soc_U2_M0SS_INTR_MASK_95_64_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_127_96r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_127_96_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_127_96_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_127_96_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_127_96_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_127_96_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_127_96_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_127_96_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_127_96_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_127_96_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_127_96_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_127_96_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_127_96_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_127_96_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_127_96_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_127_96_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_159_128r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_159_128r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_159_128_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_159_128_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_159_128_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_159_128_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_159_128_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_159_128_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_159_128_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_159_128_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_159_128_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_159_128_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_159_128_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_159_128_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_159_128_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_159_128_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_159_128_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_191_160r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_191_160r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_191_160_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_191_160_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_191_160_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_191_160_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_191_160_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_191_160_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_191_160_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_191_160_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_191_160_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_191_160_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_191_160_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_191_160_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_191_160_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_191_160_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_191_160_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_223_192r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_223_192r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_223_192_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_223_192_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1002803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_223_192_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_223_192_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_223_192_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_223_192_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_223_192_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_223_192_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_223_192_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_223_192_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_223_192_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_223_192_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_223_192_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_223_192_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_223_192_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_255_224r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_255_224r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_255_224_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_255_224_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_255_224_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_255_224_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_255_224_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_255_224_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_255_224_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_255_224_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_255_224_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_255_224_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_255_224_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_255_224_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_255_224_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_255_224_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_255_224_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_31_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_31_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_31_0_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_31_0_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_31_0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_31_0_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_31_0_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_31_0_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_31_0_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_31_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_31_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_31_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_31_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_31_0_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_31_0_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_31_0_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_31_0_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_63_32r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_63_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_63_32_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_63_32_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_63_32_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_63_32_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_63_32_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_63_32_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_63_32_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_63_32_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_63_32_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_63_32_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_63_32_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_63_32_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_63_32_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_63_32_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_63_32_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_95_64r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_95_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_95_64_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_95_64_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1002802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_95_64_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_95_64_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_95_64_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_95_64_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_95_64_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_95_64_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_95_64_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_95_64_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_95_64_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_95_64_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_95_64_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_RAW_INTR_95_64_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_M0SS_RAW_INTR_95_64_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328010,
        0,
        0,
        10,
        soc_U2_M0SS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_STATUS_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328010,
        0,
        0,
        10,
        soc_U0_M0SS_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_STATUS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028010,
        0,
        0,
        10,
        soc_U0_M0SS_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff001f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_STATUS_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328010,
        0,
        0,
        10,
        soc_U0_M0SS_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff001f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_STATUS_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328010,
        0,
        0,
        10,
        soc_U2_M0SS_STATUS_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_STATUS_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328010,
        0,
        0,
        10,
        soc_U2_M0SS_STATUS_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328010,
        0,
        0,
        10,
        soc_U2_M0SS_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328010,
        0,
        0,
        10,
        soc_U2_M0SS_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_STATUS_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328010,
        0,
        0,
        10,
        soc_U2_M0SS_STATUS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_STATUS_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328010,
        0,
        0,
        11,
        soc_U2_M0SS_STATUS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U2_M0SS_TCM_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328014,
        0,
        0,
        1,
        soc_U2_M0SS_TCM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U2_M0SS_TCM_CTRL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328014,
        0,
        0,
        1,
        soc_U0_M0SS_TCM_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_M0SS_TCM_CTRL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028014,
        0,
        0,
        1,
        soc_U0_M0SS_TCM_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U2_M0SS_TCM_CTRL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328014,
        0,
        0,
        1,
        soc_U0_M0SS_TCM_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U2_M0SS_TCM_CTRL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328014,
        0,
        0,
        1,
        soc_U2_M0SS_TCM_CTRL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U2_M0SS_TCM_CTRL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328014,
        0,
        0,
        1,
        soc_U2_M0SS_TCM_CTRL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U2_M0SS_TCM_CTRL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328014,
        0,
        0,
        1,
        soc_U2_M0SS_TCM_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U2_M0SS_TCM_CTRL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328014,
        0,
        0,
        1,
        soc_U2_M0SS_TCM_CTRL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U2_M0SS_TCM_CTRL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328014,
        0,
        0,
        1,
        soc_U2_M0SS_TCM_CTRL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_M0SS_TCM_CTRL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328014,
        0,
        0,
        1,
        soc_U2_M0SS_TCM_CTRL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_SW_PROG_INTR_CLRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328094,
        0,
        0,
        1,
        soc_U2_SW_PROG_INTR_CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_U2_SW_PROG_INTR_CLR_BCM56275_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028094,
        0,
        0,
        1,
        soc_PAXB_0_SW_PROG_INTR_CLR_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_SW_PROG_INTR_CLR_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028090,
        0,
        0,
        1,
        soc_PAXB_0_SW_PROG_INTR_CLR_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_SW_PROG_INTR_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328084,
        0,
        0,
        1,
        soc_U2_SW_PROG_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_SW_PROG_INTR_ENABLE_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028084,
        0,
        0,
        1,
        soc_MIIM_DMA_CH0_DST_HOST_ADDRESS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_SW_PROG_INTR_RAW_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328088,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_SW_PROG_INTR_RAW_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_SW_PROG_INTR_SETr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1328090,
        0,
        0,
        1,
        soc_U2_SW_PROG_INTR_SETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_SW_PROG_INTR_SET_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1002808c,
        0,
        0,
        1,
        soc_PAXB_0_SW_PROG_INTR_CLR_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U2_SW_PROG_INTR_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x132808c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U2_SW_PROG_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_U2_SW_PROG_INTR_STATUS_BCM56275_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1002808c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_MIIM_DMA_CH0_CURR_DST_HOST_ADDRESS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U2_SW_PROG_INTR_STATUS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10028088,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_MIIM_DMA_CH0_CURR_DST_HOST_ADDRESS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_FAS_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338f00,
        0,
        0,
        4,
        soc_U3_FAS_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_FAS_DUMMYr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338f64,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_FAS_DUMMYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_FAS_GENERICr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338f08,
        0,
        0,
        1,
        soc_U3_FAS_GENERICr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_FAS_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338f04,
        0,
        0,
        4,
        soc_U3_FAS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338000,
        0,
        0,
        3,
        soc_U3_M0SS_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_CONTROL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338000,
        0,
        0,
        3,
        soc_U0_M0SS_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_CONTROL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038000,
        0,
        0,
        3,
        soc_U0_M0SS_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_CONTROL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338000,
        0,
        0,
        3,
        soc_U0_M0SS_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_CONTROL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338000,
        0,
        0,
        3,
        soc_U3_M0SS_CONTROL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_CONTROL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338000,
        0,
        0,
        3,
        soc_U3_M0SS_CONTROL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338000,
        0,
        0,
        3,
        soc_U3_M0SS_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338000,
        0,
        0,
        3,
        soc_U3_M0SS_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_CONTROL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338000,
        0,
        0,
        3,
        soc_U3_M0SS_CONTROL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_CONTROL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338000,
        0,
        0,
        3,
        soc_U3_M0SS_CONTROL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_DEBUG_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133800c,
        0,
        0,
        2,
        soc_U3_M0SS_DEBUG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_DEBUG_CONTROL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133800c,
        0,
        0,
        2,
        soc_U0_M0SS_DEBUG_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_DEBUG_CONTROL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1003800c,
        0,
        0,
        2,
        soc_U0_M0SS_DEBUG_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_DEBUG_CONTROL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133800c,
        0,
        0,
        2,
        soc_U0_M0SS_DEBUG_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_DEBUG_CONTROL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133800c,
        0,
        0,
        2,
        soc_U3_M0SS_DEBUG_CONTROL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_DEBUG_CONTROL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133800c,
        0,
        0,
        2,
        soc_U3_M0SS_DEBUG_CONTROL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_DEBUG_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133800c,
        0,
        0,
        2,
        soc_U3_M0SS_DEBUG_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_DEBUG_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133800c,
        0,
        0,
        2,
        soc_U3_M0SS_DEBUG_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_DEBUG_CONTROL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133800c,
        0,
        0,
        2,
        soc_U3_M0SS_DEBUG_CONTROL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_DEBUG_CONTROL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133800c,
        0,
        0,
        2,
        soc_U3_M0SS_DEBUG_CONTROL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_ECC_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338018,
        0,
        0,
        3,
        soc_U3_M0SS_ECC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_ECC_CTRL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338018,
        0,
        0,
        3,
        soc_U0_M0SSQ_ECC_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_ECC_CTRL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038018,
        0,
        0,
        3,
        soc_U0_M0SSQ_ECC_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_ECC_CTRL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338018,
        0,
        0,
        3,
        soc_U0_M0SSQ_ECC_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_ECC_CTRL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338018,
        0,
        0,
        3,
        soc_U3_M0SS_ECC_CTRL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_ECC_CTRL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338018,
        0,
        0,
        3,
        soc_U3_M0SS_ECC_CTRL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_ECC_CTRL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338018,
        0,
        0,
        3,
        soc_U3_M0SS_ECC_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_ECC_CTRL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338018,
        0,
        0,
        3,
        soc_U3_M0SS_ECC_CTRL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_ECC_CTRL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338018,
        0,
        0,
        3,
        soc_U3_M0SS_ECC_CTRL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_ECC_CTRL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338018,
        0,
        0,
        3,
        soc_U3_M0SS_ECC_CTRL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_ECC_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133801c,
        0,
        0,
        4,
        soc_U3_M0SS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_ECC_STATUS_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133801c,
        0,
        0,
        4,
        soc_U0_M0SS_ECC_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_ECC_STATUS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1003801c,
        0,
        0,
        4,
        soc_U0_M0SS_ECC_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_ECC_STATUS_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133801c,
        0,
        0,
        4,
        soc_U0_M0SS_ECC_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_ECC_STATUS_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133801c,
        0,
        0,
        4,
        soc_U3_M0SS_ECC_STATUS_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_ECC_STATUS_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133801c,
        0,
        0,
        4,
        soc_U3_M0SS_ECC_STATUS_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_ECC_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133801c,
        0,
        0,
        4,
        soc_U3_M0SS_ECC_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_ECC_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133801c,
        0,
        0,
        4,
        soc_U3_M0SS_ECC_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_ECC_STATUS_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133801c,
        0,
        0,
        4,
        soc_U3_M0SS_ECC_STATUS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_ECC_STATUS_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133801c,
        0,
        0,
        4,
        soc_U3_M0SS_ECC_STATUS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_ECOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338008,
        0,
        0,
        1,
        soc_U3_M0SS_ECOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_ECO_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338008,
        0,
        0,
        1,
        soc_U0_M0SS_ECO_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_ECO_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038008,
        0,
        0,
        1,
        soc_U0_M0SS_ECO_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_ECO_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338008,
        0,
        0,
        1,
        soc_U0_M0SS_ECO_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_ECO_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338008,
        0,
        0,
        1,
        soc_U3_M0SS_ECO_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_ECO_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338008,
        0,
        0,
        1,
        soc_U3_M0SS_ECO_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_ECO_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338008,
        0,
        0,
        1,
        soc_U3_M0SS_ECO_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_ECO_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338008,
        0,
        0,
        1,
        soc_U3_M0SS_ECO_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_ECO_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338008,
        0,
        0,
        1,
        soc_U3_M0SS_ECO_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_ECO_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338008,
        0,
        0,
        1,
        soc_U3_M0SS_ECO_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_127_96r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_127_96_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_127_96_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_127_96_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_127_96_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_127_96_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_127_96_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_127_96_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_127_96_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_127_96_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_127_96_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_127_96_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_127_96_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_127_96_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_127_96_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338070,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_127_96_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_159_128r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_159_128r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_159_128_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_159_128_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_159_128_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_159_128_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_159_128_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_159_128_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_159_128_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_159_128_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_159_128_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_159_128_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_159_128_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_159_128_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_159_128_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_159_128_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338074,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_159_128_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_191_160r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_191_160r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_191_160_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_191_160_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_191_160_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_191_160_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_191_160_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_191_160_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_191_160_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_191_160_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_191_160_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_191_160_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_191_160_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_191_160_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_191_160_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_191_160_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338078,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_191_160_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_223_192r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_223_192r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_223_192_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_223_192_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1003807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_223_192_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_223_192_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_223_192_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_223_192_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_223_192_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_223_192_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_223_192_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_223_192_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_223_192_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_223_192_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_223_192_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_223_192_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133807c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_223_192_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_255_224r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_255_224r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_255_224_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_255_224_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_255_224_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_255_224_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_255_224_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_255_224_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_255_224_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_255_224_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_255_224_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_255_224_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_255_224_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_255_224_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_255_224_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_255_224_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338080,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_255_224_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_31_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_31_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_31_0_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_31_0_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_31_0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_31_0_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_31_0_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_31_0_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_31_0_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_31_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_31_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_31_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_31_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_31_0_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_31_0_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_31_0_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338064,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_31_0_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_63_32r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_63_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_63_32_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_63_32_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_63_32_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_63_32_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_63_32_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_63_32_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_63_32_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_63_32_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_63_32_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_63_32_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_63_32_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_63_32_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_63_32_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_63_32_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338068,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_63_32_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_95_64r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_95_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_95_64_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_95_64_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1003806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_95_64_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_95_64_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_95_64_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_95_64_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_95_64_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_95_64_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_95_64_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_95_64_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_95_64_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_95_64_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_95_64_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_95_64_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133806c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_INTR_95_64_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338004,
        0,
        0,
        3,
        soc_U3_M0SS_INTR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_CONTROL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338004,
        0,
        0,
        3,
        soc_U0_M0SS_INTR_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_CONTROL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038004,
        0,
        0,
        3,
        soc_U0_M0SS_INTR_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_CONTROL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338004,
        0,
        0,
        3,
        soc_U0_M0SS_INTR_CONTROL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_CONTROL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338004,
        0,
        0,
        3,
        soc_U3_M0SS_INTR_CONTROL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_CONTROL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338004,
        0,
        0,
        3,
        soc_U3_M0SS_INTR_CONTROL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_CONTROL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338004,
        0,
        0,
        3,
        soc_U3_M0SS_INTR_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_CONTROL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338004,
        0,
        0,
        3,
        soc_U3_M0SS_INTR_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_CONTROL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338004,
        0,
        0,
        3,
        soc_U3_M0SS_INTR_CONTROL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_CONTROL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338004,
        0,
        0,
        3,
        soc_U3_M0SS_INTR_CONTROL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338020,
        0,
        0,
        2,
        soc_U3_M0SS_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_ENABLE_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338020,
        0,
        0,
        2,
        soc_U0_M0SSQ_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_ENABLE_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038020,
        0,
        0,
        2,
        soc_U0_M0SSQ_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_ENABLE_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338020,
        0,
        0,
        2,
        soc_U0_M0SSQ_INTR_ENABLE_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_ENABLE_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338020,
        0,
        0,
        2,
        soc_U3_M0SS_INTR_ENABLE_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_ENABLE_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338020,
        0,
        0,
        2,
        soc_U3_M0SS_INTR_ENABLE_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_ENABLE_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338020,
        0,
        0,
        2,
        soc_U3_M0SS_INTR_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_ENABLE_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338020,
        0,
        0,
        2,
        soc_U3_M0SS_INTR_ENABLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_ENABLE_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338020,
        0,
        0,
        2,
        soc_U3_M0SS_INTR_ENABLE_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_ENABLE_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338020,
        0,
        0,
        2,
        soc_U3_M0SS_INTR_ENABLE_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_127_96r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338050,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_127_96_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338050,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_127_96_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038050,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_127_96_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338050,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_127_96_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338050,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_127_96_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_127_96_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338050,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_127_96_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_127_96_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338050,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_127_96_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_127_96_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338050,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_127_96_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_127_96_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338050,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_127_96_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_127_96_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338050,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_127_96_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_159_128r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338054,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_159_128r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_159_128_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338054,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_159_128_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038054,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_159_128_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338054,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_159_128_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338054,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_159_128_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_159_128_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338054,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_159_128_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_159_128_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338054,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_159_128_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_159_128_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338054,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_159_128_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_159_128_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338054,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_159_128_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_159_128_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338054,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_159_128_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_191_160r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338058,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_191_160r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_191_160_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338058,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_191_160_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038058,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_191_160_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338058,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_191_160_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338058,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_191_160_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_191_160_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338058,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_191_160_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_191_160_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338058,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_191_160_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_191_160_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338058,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_191_160_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_191_160_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338058,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_191_160_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_191_160_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338058,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_191_160_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_223_192r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133805c,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_223_192r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_223_192_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133805c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_223_192_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1003805c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_223_192_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133805c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_223_192_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133805c,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_223_192_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_223_192_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133805c,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_223_192_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_223_192_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133805c,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_223_192_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_223_192_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133805c,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_223_192_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_223_192_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133805c,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_223_192_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_223_192_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133805c,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_223_192_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_255_224r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338060,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_255_224r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_255_224_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338060,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_255_224_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038060,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_255_224_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338060,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_255_224_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338060,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_255_224_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_255_224_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338060,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_255_224_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_255_224_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338060,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_255_224_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_255_224_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338060,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_255_224_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_255_224_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338060,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_255_224_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_255_224_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338060,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_255_224_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_31_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338044,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_31_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_31_0_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338044,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_31_0_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038044,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_31_0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338044,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_31_0_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338044,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_31_0_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_31_0_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338044,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_31_0_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_31_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338044,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_31_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_31_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338044,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_31_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_31_0_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338044,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_31_0_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_31_0_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338044,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_31_0_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_63_32r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338048,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_63_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_63_32_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338048,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_63_32_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038048,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_63_32_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338048,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_63_32_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338048,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_63_32_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_63_32_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338048,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_63_32_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_63_32_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338048,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_63_32_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_63_32_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338048,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_63_32_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_63_32_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338048,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_63_32_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_63_32_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338048,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_63_32_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_95_64r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133804c,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_95_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_95_64_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133804c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_95_64_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1003804c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_95_64_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133804c,
        0,
        0,
        1,
        soc_U0_M0SS_INTR_MASK_127_96_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_95_64_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133804c,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_95_64_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_95_64_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133804c,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_95_64_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_95_64_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133804c,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_95_64_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_95_64_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133804c,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_95_64_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_95_64_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133804c,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_95_64_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_INTR_MASK_95_64_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133804c,
        0,
        0,
        1,
        soc_U3_M0SS_INTR_MASK_95_64_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_127_96r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_127_96r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_127_96_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_127_96_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_127_96_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_127_96_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_127_96_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_127_96_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_127_96_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_127_96_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_127_96_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_127_96_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_127_96_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_127_96_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_127_96_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_127_96_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_127_96_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_159_128r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_159_128r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_159_128_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_159_128_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_159_128_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_159_128_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_159_128_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_159_128_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_159_128_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_159_128_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_159_128_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_159_128_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_159_128_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_159_128_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_159_128_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_159_128_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338034,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_159_128_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_191_160r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_191_160r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_191_160_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_191_160_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_191_160_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_191_160_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_191_160_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_191_160_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_191_160_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_191_160_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_191_160_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_191_160_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_191_160_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_191_160_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_191_160_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_191_160_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338038,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_191_160_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_223_192r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_223_192r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_223_192_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_223_192_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1003803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_223_192_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_223_192_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_223_192_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_223_192_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_223_192_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_223_192_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_223_192_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_223_192_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_223_192_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_223_192_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_223_192_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_223_192_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133803c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_223_192_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_255_224r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_255_224r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_255_224_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_255_224_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_255_224_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_255_224_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_255_224_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_255_224_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_255_224_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_255_224_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_255_224_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_255_224_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_255_224_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_255_224_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_255_224_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_255_224_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_255_224_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_31_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_31_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_31_0_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_31_0_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_31_0_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_31_0_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_31_0_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_31_0_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_31_0_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_31_0_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_31_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_31_0_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_31_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_31_0_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_31_0_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_31_0_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_31_0_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_63_32r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_63_32r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_63_32_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_63_32_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_63_32_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_63_32_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_63_32_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_63_32_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_63_32_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_63_32_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_63_32_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_63_32_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_63_32_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_63_32_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_63_32_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_63_32_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338028,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_63_32_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_95_64r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_95_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_95_64_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_95_64_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1003802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_95_64_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_PHY_CONTROL_REGS_TRAFFIC_GEN_DQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_95_64_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_95_64_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_95_64_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_95_64_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_95_64_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_95_64_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_95_64_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_95_64_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_95_64_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_95_64_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_RAW_INTR_95_64_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133802c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_M0SS_RAW_INTR_95_64_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338010,
        0,
        0,
        10,
        soc_U3_M0SS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_STATUS_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338010,
        0,
        0,
        10,
        soc_U0_M0SS_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_STATUS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038010,
        0,
        0,
        10,
        soc_U0_M0SS_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff001f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_STATUS_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338010,
        0,
        0,
        10,
        soc_U0_M0SS_STATUS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff001f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_STATUS_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338010,
        0,
        0,
        10,
        soc_U3_M0SS_STATUS_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_STATUS_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338010,
        0,
        0,
        10,
        soc_U3_M0SS_STATUS_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_STATUS_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338010,
        0,
        0,
        10,
        soc_U3_M0SS_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_STATUS_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338010,
        0,
        0,
        10,
        soc_U3_M0SS_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_STATUS_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338010,
        0,
        0,
        10,
        soc_U3_M0SS_STATUS_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_STATUS_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338010,
        0,
        0,
        11,
        soc_U3_M0SS_STATUS_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff0fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_U3_M0SS_TCM_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338014,
        0,
        0,
        1,
        soc_U3_M0SS_TCM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_U3_M0SS_TCM_CTRL_BCM56070_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338014,
        0,
        0,
        1,
        soc_U0_M0SS_TCM_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_M0SS_TCM_CTRL_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038014,
        0,
        0,
        1,
        soc_U0_M0SS_TCM_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_REG_INT_U3_M0SS_TCM_CTRL_BCM56870_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338014,
        0,
        0,
        1,
        soc_U0_M0SS_TCM_CTRL_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88480_A0)
    { /* SOC_REG_INT_U3_M0SS_TCM_CTRL_BCM88480_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338014,
        0,
        0,
        1,
        soc_U3_M0SS_TCM_CTRL_BCM88480_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88480_B0)
    { /* SOC_REG_INT_U3_M0SS_TCM_CTRL_BCM88480_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338014,
        0,
        0,
        1,
        soc_U3_M0SS_TCM_CTRL_BCM88480_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_U3_M0SS_TCM_CTRL_BCM88690_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338014,
        0,
        0,
        1,
        soc_U3_M0SS_TCM_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_U3_M0SS_TCM_CTRL_BCM88690_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338014,
        0,
        0,
        1,
        soc_U3_M0SS_TCM_CTRL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88800_A0)
    { /* SOC_REG_INT_U3_M0SS_TCM_CTRL_BCM88800_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338014,
        0,
        0,
        1,
        soc_U3_M0SS_TCM_CTRL_BCM88800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_M0SS_TCM_CTRL_BCM88850_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338014,
        0,
        0,
        1,
        soc_U3_M0SS_TCM_CTRL_BCM88850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_SW_PROG_INTR_CLRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338094,
        0,
        0,
        1,
        soc_U3_SW_PROG_INTR_CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_U3_SW_PROG_INTR_CLR_BCM56275_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038094,
        0,
        0,
        1,
        soc_PAXB_0_SW_PROG_INTR_CLR_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_SW_PROG_INTR_CLR_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038090,
        0,
        0,
        1,
        soc_PAXB_0_SW_PROG_INTR_CLR_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_SW_PROG_INTR_ENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338084,
        0,
        0,
        1,
        soc_U3_SW_PROG_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_SW_PROG_INTR_ENABLE_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038084,
        0,
        0,
        1,
        soc_MIIM_DMA_CH0_DST_HOST_ADDRESS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_SW_PROG_INTR_RAW_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338088,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_SW_PROG_INTR_RAW_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_SW_PROG_INTR_SETr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1338090,
        0,
        0,
        1,
        soc_U3_SW_PROG_INTR_SETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_SW_PROG_INTR_SET_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1003808c,
        0,
        0,
        1,
        soc_PAXB_0_SW_PROG_INTR_CLR_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88850_A0)
    { /* SOC_REG_INT_U3_SW_PROG_INTR_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x133808c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_U3_SW_PROG_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_U3_SW_PROG_INTR_STATUS_BCM56275_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1003808c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_MIIM_DMA_CH0_CURR_DST_HOST_ADDRESS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_U3_SW_PROG_INTR_STATUS_BCM56370_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10038088,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_MIIM_DMA_CH0_CURR_DST_HOST_ADDRESS_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_UCQDBMEMDEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12002300,
        0,
        0,
        1,
        soc_UCQDBMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        4,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_UCQRPMEMDEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x4080024,
        0,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        4,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_UCQWPMEMDEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x4080023,
        0,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        4,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_UCQ_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12000100,
        0,
        0,
        1,
        soc_UCQ_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000003f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        4,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_UCQ_COS_EMPTY_REGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x4000110,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_UCQ_COS_EMPTY_REGr_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        37,
        4,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_UCQ_EXTCOS1_EMPTY_REGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x4000120,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_UCQ_EXTCOS1_EMPTY_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        36,
        4,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_UCQ_FREE_MEMDEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1a008100,
        0,
        0,
        1,
        soc_UCQ_FREE_MEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        6,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_UCQ_FREE_MEMECC_ERRPTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1a008900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_UCQ_FREE_MEMECC_ERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        6,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_UCQ_UCQE0_MEMDEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1a008200,
        0,
        0,
        1,
        soc_UCQ_FREE_MEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        6,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_UCQ_UCQE1_MEMDEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1a008300,
        0,
        0,
        1,
        soc_UCQ_FREE_MEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        6,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_UCQ_UCQE2_MEMDEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1a008400,
        0,
        0,
        1,
        soc_UCQ_FREE_MEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        6,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_UCQ_UCQE3_MEMDEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1a008500,
        0,
        0,
        1,
        soc_UCQ_FREE_MEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        6,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_UCQ_UCQE_MEMECC_ERRPTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1a008800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_UCQ_UCQE_MEMECC_ERRPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        6,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_UC_0_CONFIGr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006004,
        0,
        0,
        20,
        soc_UC_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UC_0_CONFIG_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006004,
        0,
        0,
        20,
        soc_UC_0_CONFIG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_UC_0_CONFIG_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006004,
        0,
        0,
        20,
        soc_UC_0_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_UC_0_CONFIG_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006004,
        0,
        0,
        20,
        soc_UC_0_CONFIG_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_UC_0_CONFIG_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006004,
        0,
        0,
        20,
        soc_UC_0_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_UC_0_CONFIG_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006004,
        0,
        0,
        20,
        soc_UC_0_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_UC_0_DEBUG_CONFIGr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006014,
        0,
        0,
        7,
        soc_UC_0_DEBUG_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000021, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UC_0_DEBUG_CONFIG_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006014,
        0,
        0,
        7,
        soc_UC_0_DEBUG_CONFIG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000021, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_UC_0_DEBUG_CONFIG_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006014,
        0,
        0,
        7,
        soc_UC_0_DEBUG_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000021, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_UC_0_DEBUG_CONFIG_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006014,
        0,
        0,
        7,
        soc_UC_0_DEBUG_CONFIG_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000021, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_UC_0_DEBUG_CONFIG_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006014,
        0,
        0,
        7,
        soc_UC_0_DEBUG_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000021, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_UC_0_DEBUG_CONFIG_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006014,
        0,
        0,
        7,
        soc_UC_0_DEBUG_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000021, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_UC_0_DEBUG_STATUSr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006018,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_UC_0_DEBUG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UC_0_DEBUG_STATUS_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006018,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_UC_0_DEBUG_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_UC_0_DEBUG_STATUS_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006018,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_UC_0_DEBUG_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_UC_0_DEBUG_STATUS_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006018,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_UC_0_DEBUG_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_UC_0_DEBUG_STATUS_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006018,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_UC_0_DEBUG_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_UC_0_DEBUG_STATUS_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006018,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_UC_0_DEBUG_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_UC_0_RST_CONTROLr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006000,
        0,
        0,
        6,
        soc_UC_0_RST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UC_0_RST_CONTROL_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006000,
        0,
        0,
        6,
        soc_UC_0_RST_CONTROL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_UC_0_RST_CONTROL_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006000,
        0,
        0,
        6,
        soc_UC_0_RST_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_UC_0_RST_CONTROL_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006000,
        0,
        0,
        6,
        soc_UC_0_RST_CONTROL_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_UC_0_RST_CONTROL_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006000,
        0,
        0,
        6,
        soc_UC_0_RST_CONTROL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_UC_0_RST_CONTROL_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006000,
        0,
        0,
        6,
        soc_UC_0_RST_CONTROL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_UC_0_STATUSr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060a0,
        SOC_REG_FLAG_RO,
        0,
        19,
        soc_UC_0_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UC_0_STATUS_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060a0,
        SOC_REG_FLAG_RO,
        0,
        19,
        soc_UC_0_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_UC_0_STATUS_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060a0,
        SOC_REG_FLAG_RO,
        0,
        19,
        soc_UC_0_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_UC_0_STATUS_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060a0,
        SOC_REG_FLAG_RO,
        0,
        19,
        soc_UC_0_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_UC_0_STATUS_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060a0,
        SOC_REG_FLAG_RO,
        0,
        19,
        soc_UC_0_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_UC_0_STATUS_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060a0,
        SOC_REG_FLAG_RO,
        0,
        19,
        soc_UC_0_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_UC_0_TIMER_INTR_MASKr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060b0,
        0,
        0,
        21,
        soc_UC_0_TIMER_INTR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_UC_0_TIMER_INTR_MASK_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060b0,
        0,
        0,
        5,
        soc_UC_0_TIMER_INTR_MASK_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_UC_0_TIMER_INTR_MASK_BCM56440_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060b0,
        0,
        0,
        21,
        soc_UC_0_TIMER_INTR_MASK_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_UC_0_TIMER_INTR_MASK_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060b0,
        0,
        0,
        21,
        soc_UC_0_TIMER_INTR_MASK_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_UC_0_TIMER_INTR_MASK_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060b0,
        0,
        0,
        21,
        soc_UC_0_TIMER_INTR_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_UC_0_TIMER_INTR_MASK_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060b0,
        0,
        0,
        21,
        soc_UC_0_TIMER_INTR_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_UC_0_TIMER_INTR_MASK_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060b0,
        0,
        0,
        21,
        soc_UC_0_TIMER_INTR_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_UC_1_CONFIGr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700600c,
        0,
        0,
        19,
        soc_UC_1_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UC_1_CONFIG_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700600c,
        0,
        0,
        19,
        soc_UC_1_CONFIG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_UC_1_CONFIG_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700600c,
        0,
        0,
        19,
        soc_UC_1_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_UC_1_CONFIG_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700600c,
        0,
        0,
        19,
        soc_UC_1_CONFIG_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_UC_1_CONFIG_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700600c,
        0,
        0,
        19,
        soc_UC_1_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_UC_1_CONFIG_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700600c,
        0,
        0,
        19,
        soc_UC_1_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_UC_1_DEBUG_CONFIGr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700601c,
        0,
        0,
        7,
        soc_UC_1_DEBUG_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000021, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UC_1_DEBUG_CONFIG_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700601c,
        0,
        0,
        7,
        soc_UC_0_DEBUG_CONFIG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000021, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_UC_1_DEBUG_CONFIG_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700601c,
        0,
        0,
        7,
        soc_UC_0_DEBUG_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000021, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_UC_1_DEBUG_CONFIG_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700601c,
        0,
        0,
        7,
        soc_UC_1_DEBUG_CONFIG_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000021, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_UC_1_DEBUG_CONFIG_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700601c,
        0,
        0,
        7,
        soc_UC_1_DEBUG_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000021, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_UC_1_DEBUG_CONFIG_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700601c,
        0,
        0,
        7,
        soc_UC_1_DEBUG_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000021, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_UC_1_DEBUG_STATUSr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006020,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_UC_1_DEBUG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UC_1_DEBUG_STATUS_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006020,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_UC_0_DEBUG_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_UC_1_DEBUG_STATUS_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006020,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_UC_0_DEBUG_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_UC_1_DEBUG_STATUS_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006020,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_UC_1_DEBUG_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_UC_1_DEBUG_STATUS_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006020,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_UC_1_DEBUG_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_UC_1_DEBUG_STATUS_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006020,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_UC_1_DEBUG_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_UC_1_RST_CONTROLr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006008,
        0,
        0,
        5,
        soc_UC_1_RST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UC_1_RST_CONTROL_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006008,
        0,
        0,
        5,
        soc_UC_1_RST_CONTROL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_UC_1_RST_CONTROL_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006008,
        0,
        0,
        5,
        soc_UC_1_RST_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_UC_1_RST_CONTROL_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006008,
        0,
        0,
        5,
        soc_UC_1_RST_CONTROL_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_UC_1_RST_CONTROL_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006008,
        0,
        0,
        5,
        soc_UC_1_RST_CONTROL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_UC_1_RST_CONTROL_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7006008,
        0,
        0,
        5,
        soc_UC_1_RST_CONTROL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_UC_1_STATUSr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060a4,
        SOC_REG_FLAG_RO,
        0,
        18,
        soc_UC_1_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UC_1_STATUS_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060a4,
        SOC_REG_FLAG_RO,
        0,
        18,
        soc_UC_1_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_UC_1_STATUS_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060a4,
        SOC_REG_FLAG_RO,
        0,
        18,
        soc_UC_1_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_UC_1_STATUS_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060a4,
        SOC_REG_FLAG_RO,
        0,
        18,
        soc_UC_1_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_UC_1_STATUS_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060a4,
        SOC_REG_FLAG_RO,
        0,
        18,
        soc_UC_1_STATUS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_UC_1_STATUS_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060a4,
        SOC_REG_FLAG_RO,
        0,
        18,
        soc_UC_1_STATUS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_UC_1_TIMER_INTR_MASKr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060b4,
        0,
        0,
        21,
        soc_UC_1_TIMER_INTR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_UC_1_TIMER_INTR_MASK_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060b4,
        0,
        0,
        5,
        soc_UC_1_TIMER_INTR_MASK_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_UC_1_TIMER_INTR_MASK_BCM56440_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060b4,
        0,
        0,
        21,
        soc_UC_1_TIMER_INTR_MASK_BCM56440_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_UC_1_TIMER_INTR_MASK_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060b4,
        0,
        0,
        21,
        soc_UC_1_TIMER_INTR_MASK_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_UC_1_TIMER_INTR_MASK_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060b4,
        0,
        0,
        21,
        soc_UC_1_TIMER_INTR_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_UC_1_TIMER_INTR_MASK_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060b4,
        0,
        0,
        21,
        soc_UC_1_TIMER_INTR_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_UC_1_TIMER_INTR_MASK_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060b4,
        0,
        0,
        21,
        soc_UC_1_TIMER_INTR_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UC_EXTND_COS_MODE_SPLIT0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x6800b00,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_MC_EXTND_COS_MODE_SPLIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UC_EXTND_COS_MODE_SPLIT1r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x6800c00,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_MC_EXTND_COS_MODE_SPLIT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_UC_HG_QUEUE_MODEr */
        soc_block_list[124],
        soc_portreg,
        1,
        0,
        0x2c811000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_UC_HG_QUEUE_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        111,
        3,
        11,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UC_HG_QUEUE_MODE_BCM56275_A0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x6800900,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_UC_HG_QUEUE_MODE_BCM56275_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UC_HG_QUEUE_MODE_SPLIT0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x6800900,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_UC_HG_QUEUE_MODE_SPLIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UC_HG_QUEUE_MODE_SPLIT1r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x6800a00,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_UC_HG_QUEUE_MODE_SPLIT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_UDF_CAM_BIST_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080116,
        0,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_CONFIG_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53060000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_CPU_COS_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        20,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_CONFIG_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53060000,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_CPU_COS_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        20,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_CONFIG_64_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53060000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_CPU_COS_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        20,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_CONFIG_64_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53060000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_CPU_COS_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        20,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_CONFIG_64_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53060000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_CPU_COS_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        20,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_CONFIG_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa010600,
        0,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_UDF_CAM_BIST_CONFIG_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb060000,
        0,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_CONFIG_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa010600,
        0,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_UDF_CAM_BIST_CONFIG_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080d06,
        0,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_CONFIG_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb060000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_CONFIG_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2f060000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        11,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_CONFIG_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2f060000,
        0,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        11,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_CONFIG_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2f060000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        11,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_CONFIG_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2f060000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        11,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_CONFIG_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2f060000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        11,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_UDF_CAM_BIST_DBG_DATAr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080117,
        SOC_REG_FLAG_WO,
        0,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_DBG_DATA_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa010700,
        SOC_REG_FLAG_WO,
        0,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_UDF_CAM_BIST_DBG_DATA_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb070000,
        SOC_REG_FLAG_WO,
        0,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_DBG_DATA_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa010700,
        SOC_REG_FLAG_WO,
        0,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_UDF_CAM_BIST_DBG_DATA_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080d07,
        SOC_REG_FLAG_WO,
        0,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_DBG_DATA_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb070000,
        SOC_REG_FLAG_WO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_DBG_DATA_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2f070000,
        SOC_REG_FLAG_WO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        11,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_DBG_DATA_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2f070000,
        SOC_REG_FLAG_WO,
        0,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        11,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_DBG_DATA_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2f070000,
        SOC_REG_FLAG_WO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        11,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_DBG_DATA_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2f070000,
        SOC_REG_FLAG_WO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        11,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_DBG_DATA_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2f070000,
        SOC_REG_FLAG_WO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        11,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_UDF_CAM_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080115,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_STATUS_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa010500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_UDF_CAM_BIST_STATUS_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb050000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa010500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_UDF_CAM_BIST_STATUS_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080d05,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_STATUS_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb050000,
        SOC_REG_FLAG_RO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_STATUS_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2f050000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        11,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_STATUS_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53050000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        20,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_STATUS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2f050000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        11,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_STATUS_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2f050000,
        SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        11,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_STATUS_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2f050000,
        SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        11,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_STATUS_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2f050000,
        SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        11,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_STATUS_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53050000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        20,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_STATUS_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53050000,
        SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        20,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_STATUS_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53050000,
        SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        20,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_UDF_CAM_BIST_STATUS_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53050000,
        SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_UDF_CAM_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080114,
        0,
        0,
        3,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_UDF_CAM_DBGCTRL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa010400,
        0,
        0,
        2,
        soc_CPU_COS_CAM_DBGCTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_UDF_CAM_DBGCTRL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb040000,
        0,
        0,
        3,
        soc_UDF_CAM_DBGCTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_UDF_CAM_DBGCTRL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa010400,
        0,
        0,
        3,
        soc_UDF_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_UDF_CAM_DBGCTRL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080d04,
        0,
        0,
        3,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_UDF_CAM_DBGCTRL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb040000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_UDF_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_UDF_CAM_DBGCTRL_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2f040000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_UDF_CAM_DBGCTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        11,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_UDF_CAM_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2f040000,
        0,
        0,
        3,
        soc_UDF_CAM_DBGCTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        11,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_UDF_CAM_DBGCTRL_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2f040000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_UDF_CAM_DBGCTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        11,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_UDF_CAM_DBGCTRL_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2f040000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_UDF_CAM_DBGCTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        11,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_UDF_CAM_DBGCTRL_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2f040000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_UDF_CAM_DBGCTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        11,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_UDF_CAM_SERCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x53040000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_CPU_COS_CAM_SERCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        20,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_UDF_CAM_SERCTRL_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6010400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        7,
        soc_MY_STATION_TCAM_CAM_SERCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_UDF_ETHERTYPE_MATCHr */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0x208001a,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_UDF_ETHERTYPE_MATCHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56070_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_UDF_ETHERTYPE_MATCH_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0xa001a00,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_UDF_ETHERTYPE_MATCH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_UDF_ETHERTYPE_MATCH_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0x208001a,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_UDF_ETHERTYPE_MATCH_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_UDF_ETHERTYPE_MATCH_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0xa001a00,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_UDF_ETHERTYPE_MATCH_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_UDF_ETHERTYPE_MATCH_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0x2080000,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_UDF_ETHERTYPE_MATCHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_UDF_ETHERTYPE_MATCH_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0x208061a,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_UDF_ETHERTYPE_MATCHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_UDF_ETHERTYPE_MATCH_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0,
        0x2080031,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_UDF_ETHERTYPE_MATCH_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_UDF_IPPROTO_MATCHr */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0x2080022,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_UDF_IPPROTO_MATCHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_UDF_IPPROTO_MATCH_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xa002200,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_UDF_IPPROTO_MATCH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56070_A0)
    { /* SOC_REG_INT_UDF_IPPROTO_MATCH_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xa002300,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_UDF_IPPROTO_MATCH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_UDF_IPPROTO_MATCH_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0xa002200,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_UDF_IPPROTO_MATCH_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_UDF_IPPROTO_MATCH_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0x2080008,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_UDF_IPPROTO_MATCHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_UDF_IPPROTO_MATCH_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0x2080622,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_UDF_IPPROTO_MATCHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_UDF_IPPROTO_MATCH_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0x2080039,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_UDF_IPPROTO_MATCHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_UDF_OFFSET_ECC_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa011c00,
        0,
        0,
        2,
        soc_EGR_MASK_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_UDF_OFFSET_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa010b00,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56070_A0)
    { /* SOC_REG_INT_UDF_OFFSET_PARITY_CONTROL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa011000,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_UDF_OFFSET_PARITY_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa010c00,
        0,
        0,
        3,
        soc_EFP_METER_TABLE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56070_A0)
    { /* SOC_REG_INT_UDF_OFFSET_PARITY_STATUS_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa011100,
        0,
        0,
        3,
        soc_EFP_METER_TABLE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_UDF_OFFSET_PARITY_STATUS_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa010f00,
        0,
        0,
        3,
        soc_EFP_METER_TABLE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_UDF_TCAM_CAM_BIST_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6010200,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_CPU_COS_MAP_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_UDF_TCAM_CAM_BIST_CONFIG_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6010200,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_CPU_COS_MAP_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_UDF_TCAM_CAM_BIST_CONFIG_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6010200,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_CPU_COS_MAP_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_UDF_TCAM_CAM_BIST_CONFIG_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6010200,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_CPU_COS_MAP_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_UDF_TCAM_CAM_BIST_CONFIG_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6010200,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_CPU_COS_MAP_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_UDF_TCAM_CAM_BIST_CONFIG_PIPE4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6010200,
        SOC_REG_FLAG_64_BITS |
                          (4 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_CPU_COS_MAP_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_UDF_TCAM_CAM_BIST_CONFIG_PIPE5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6010200,
        SOC_REG_FLAG_64_BITS |
                          (5 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_CPU_COS_MAP_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_UDF_TCAM_CAM_BIST_CONFIG_PIPE6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6010200,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_CPU_COS_MAP_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_UDF_TCAM_CAM_BIST_CONFIG_PIPE7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6010200,
        SOC_REG_FLAG_64_BITS |
                          (7 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        5,
        soc_CPU_COS_MAP_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_UDF_TCAM_CAM_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6010300,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_UDF_TCAM_CAM_BIST_STATUS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6010300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_UDF_TCAM_CAM_BIST_STATUS_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6010300,
        SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_UDF_TCAM_CAM_BIST_STATUS_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6010300,
        SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_UDF_TCAM_CAM_BIST_STATUS_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6010300,
        SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_UDF_TCAM_CAM_BIST_STATUS_PIPE4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6010300,
        SOC_REG_FLAG_RO |
                          (4 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_UDF_TCAM_CAM_BIST_STATUS_PIPE5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6010300,
        SOC_REG_FLAG_RO |
                          (5 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_UDF_TCAM_CAM_BIST_STATUS_PIPE6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6010300,
        SOC_REG_FLAG_RO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_UDF_TCAM_CAM_BIST_STATUS_PIPE7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6010300,
        SOC_REG_FLAG_RO |
                          (7 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
        1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_UFLOW_AGED_COUNTr */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0x608017c,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_UFLOW_AGED_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        6,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_UFLOW_DEBUG_RANGEr */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0x6080176,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_UFLOW_DEBUG_RANGEr_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        6,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_UFLOW_HASH_CONTROL_RTAG7r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0x2080044,
        SOC_REG_FLAG_ARRAY,
        0,
        16,
        soc_UFLOW_HASH_CONTROL_RTAG7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff6707, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_UFLOW_INACTIVE_COUNTr */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0x608017a,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_UFLOW_INACTIVE_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        6,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_UFLOW_LFSR_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x608006a,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_UFLOW_LFSR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
        6,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_UFLOW_PORT_CONTROLr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x600006b,
        0,
        0,
        2,
        soc_UFLOW_PORT_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000005f, 0x00000000)
        -1,
        -1,
        6,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_UFLOW_REBALANCE_COUNTr */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0x6080178,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_UFLOW_INACTIVE_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        6,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_UFLOW_TABLE_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0x608006c,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_UFLOW_TABLE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x000001fe, 0x00000000)
        SOC_RESET_MASK_DEC(0x000effff, 0x00000000)
        -1,
        -1,
        6,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_UFLOW_TABLE_SIZEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x608006e,
        0,
        0,
        2,
        soc_UFLOW_TABLE_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        6,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_UFLOW_TIMER_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6080068,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_UFLOW_TIMER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x007f0e0f, 0x0000007f)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x000007ff)
        -1,
        -1,
        6,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_UFLOW_TIMER_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6080069,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_UFLOW_TIMER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        6,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_UMAC_EEE_CTRLr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x119,
        0,
        0,
        6,
        soc_UMAC_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000044, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_UMAC_EEE_CTRL_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x11900,
        0,
        0,
        5,
        soc_UMAC_EEE_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_UMAC_EEE_CTRL_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11900,
        0,
        0,
        5,
        soc_UMAC_EEE_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_UMAC_EEE_CTRL_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11900,
        0,
        0,
        6,
        soc_UMAC_EEE_CTRL_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_UMAC_EEE_CTRL_BCM56070_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11900,
        0,
        0,
        5,
        soc_UMAC_EEE_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_UMAC_EEE_CTRL_BCM56142_A0r */
        soc_block_list[231],
        soc_portreg,
        1,
        0,
        0x219,
        0,
        0,
        7,
        soc_UMAC_EEE_CTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_UMAC_EEE_CTRL_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11900,
        0,
        0,
        5,
        soc_UNIMAC0_UMAC_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_UMAC_EEE_CTRL_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11900,
        0,
        0,
        5,
        soc_UMAC_EEE_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UMAC_EEE_CTRL_BCM56275_A0r */
        soc_block_list[244],
        soc_portreg,
        1,
        0,
        0x11900,
        0,
        0,
        5,
        soc_UMAC_EEE_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f8, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_UMAC_EEE_CTRL_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x11900,
        0,
        0,
        5,
        soc_UMAC_EEE_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f8, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UMAC_EEE_CTRL_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x519,
        0,
        0,
        5,
        soc_UMAC_EEE_CTRL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_UMAC_EEE_CTRL_BCM56840_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x519,
        0,
        0,
        7,
        soc_UMAC_EEE_CTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_UMAC_EEE_CTRL_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x519,
        0,
        0,
        7,
        soc_UMAC_EEE_CTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_UMAC_EEE_CTRL_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11900,
        0,
        0,
        5,
        soc_UMAC_EEE_CTRL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_UMAC_EEE_CTRL_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11900,
        0,
        0,
        5,
        soc_UMAC_EEE_CTRL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_UMAC_EEE_CTRL_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11900,
        0,
        0,
        5,
        soc_UMAC_EEE_CTRL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_UMAC_EEE_CTRL_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11900,
        0,
        0,
        5,
        soc_UMAC_EEE_CTRL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_UMAC_EEE_CTRL_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11900,
        0,
        0,
        5,
        soc_UMAC_EEE_CTRL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_UMAC_EEE_CTRL_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11900,
        0,
        0,
        5,
        soc_UMAC_EEE_CTRL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_UMAC_EEE_CTRL_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11900,
        0,
        0,
        5,
        soc_UMAC_EEE_CTRL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_UMAC_EEE_CTRL_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x519,
        0,
        0,
        7,
        soc_UMAC_EEE_CTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_UMAC_EEE_REF_COUNTr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11c,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x11c00,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11c00,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11c00,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM56070_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11c00,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM56142_A0r */
        soc_block_list[231],
        soc_portreg,
        1,
        0,
        0x21c,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11c00,
        0,
        0,
        1,
        soc_UNIMAC0_UMAC_EEE_REF_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11c00,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM56275_A0r */
        soc_block_list[244],
        soc_portreg,
        1,
        0,
        0x11c00,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x11c00,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x51c,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM56840_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x51c,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x51c,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11c00,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11c00,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11c00,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11c00,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11c00,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11c00,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11c00,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x51c,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_UMAC_REV_IDr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12200,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_UMAC_REV_IDr_fields,
        SOC_RESET_VAL_DEC(0x00030601, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_UMAC_REV_ID_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x12200,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_UMAC_REV_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00030601, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_UMAC_REV_ID_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12200,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_UMAC_REV_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00030601, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_UMAC_REV_ID_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12200,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_UMAC_REV_ID_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_UMAC_REV_ID_BCM56070_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12200,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_UMAC_REV_ID_BCM56070_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_UMAC_REV_ID_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12200,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_UMAC_REV_ID_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00030601, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_UMAC_REV_ID_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12200,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_UMAC_REV_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00030601, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UMAC_REV_ID_BCM56275_A0r */
        soc_block_list[244],
        soc_portreg,
        1,
        0,
        0x12200,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_UMAC_REV_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00030601, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_UMAC_REV_ID_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x12200,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_UMAC_REV_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00030601, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_UMAC_REV_ID_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12200,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_UMAC_REV_ID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00030601, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_UMAC_REV_ID_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12200,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_UMAC_REV_ID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00030601, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_UMAC_REV_ID_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12200,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_UMAC_REV_ID_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00030601, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_UMAC_REV_ID_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12200,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_UMAC_REV_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00030601, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_UMAC_REV_ID_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12200,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_UMAC_REV_ID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00030601, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_UMAC_REV_ID_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12200,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_UMAC_REV_ID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00030601, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_UMAC_RX_PKT_DROP_STATUSr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11e00,
        0,
        0,
        1,
        soc_UMAC_RX_PKT_DROP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_UMAC_RX_PKT_DROP_STATUS_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x11e00,
        0,
        0,
        1,
        soc_UMAC_RX_PKT_DROP_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_UMAC_RX_PKT_DROP_STATUS_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11e00,
        0,
        0,
        1,
        soc_UMAC_RX_PKT_DROP_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_UMAC_RX_PKT_DROP_STATUS_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11e00,
        0,
        0,
        1,
        soc_UMAC_RX_PKT_DROP_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_UMAC_RX_PKT_DROP_STATUS_BCM56070_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11e00,
        0,
        0,
        1,
        soc_UMAC_RX_PKT_DROP_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_UMAC_RX_PKT_DROP_STATUS_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11e00,
        0,
        0,
        1,
        soc_UNIMAC0_UMAC_RX_PKT_DROP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_UMAC_RX_PKT_DROP_STATUS_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11e00,
        0,
        0,
        1,
        soc_UMAC_RX_PKT_DROP_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UMAC_RX_PKT_DROP_STATUS_BCM56275_A0r */
        soc_block_list[244],
        soc_portreg,
        1,
        0,
        0x11e00,
        0,
        0,
        1,
        soc_UMAC_RX_PKT_DROP_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_UMAC_RX_PKT_DROP_STATUS_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x11e00,
        0,
        0,
        1,
        soc_UMAC_RX_PKT_DROP_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UMAC_RX_PKT_DROP_STATUS_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x51e,
        0,
        0,
        1,
        soc_UMAC_RX_PKT_DROP_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_UMAC_RX_PKT_DROP_STATUS_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11e00,
        0,
        0,
        1,
        soc_UMAC_RX_PKT_DROP_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_UMAC_RX_PKT_DROP_STATUS_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11e00,
        0,
        0,
        1,
        soc_UMAC_RX_PKT_DROP_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_UMAC_RX_PKT_DROP_STATUS_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11e00,
        0,
        0,
        1,
        soc_UMAC_RX_PKT_DROP_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_UMAC_RX_PKT_DROP_STATUS_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11e00,
        0,
        0,
        1,
        soc_UMAC_RX_PKT_DROP_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_UMAC_RX_PKT_DROP_STATUS_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11e00,
        0,
        0,
        1,
        soc_UMAC_RX_PKT_DROP_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_UMAC_RX_PKT_DROP_STATUS_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11e00,
        0,
        0,
        1,
        soc_UMAC_RX_PKT_DROP_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_UMAC_SYMMETRIC_IDLE_THRESHOLDr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11f,
        0,
        0,
        1,
        soc_UMAC_SYMMETRIC_IDLE_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x11f00,
        0,
        0,
        1,
        soc_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11f00,
        0,
        0,
        1,
        soc_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11f00,
        0,
        0,
        1,
        soc_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM56070_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11f00,
        0,
        0,
        1,
        soc_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11f00,
        0,
        0,
        1,
        soc_UNIMAC0_UMAC_SYMMETRIC_IDLE_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11f00,
        0,
        0,
        1,
        soc_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM56275_A0r */
        soc_block_list[244],
        soc_portreg,
        1,
        0,
        0x11f00,
        0,
        0,
        1,
        soc_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x11f00,
        0,
        0,
        1,
        soc_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x51f,
        0,
        0,
        1,
        soc_UMAC_SYMMETRIC_IDLE_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11f00,
        0,
        0,
        1,
        soc_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11f00,
        0,
        0,
        1,
        soc_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11f00,
        0,
        0,
        1,
        soc_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11f00,
        0,
        0,
        1,
        soc_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11f00,
        0,
        0,
        1,
        soc_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11f00,
        0,
        0,
        1,
        soc_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11f00,
        0,
        0,
        1,
        soc_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_UMAC_TIMESTAMP_ADJUSTr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11d00,
        0,
        0,
        3,
        soc_UMAC_TIMESTAMP_ADJUSTr_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_UMAC_TIMESTAMP_ADJUST_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x11d00,
        0,
        0,
        3,
        soc_UMAC_TIMESTAMP_ADJUST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_UMAC_TIMESTAMP_ADJUST_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11d00,
        0,
        0,
        3,
        soc_UMAC_TIMESTAMP_ADJUST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_UMAC_TIMESTAMP_ADJUST_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11d00,
        0,
        0,
        3,
        soc_UMAC_TIMESTAMP_ADJUST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_REG_INT_UMAC_TIMESTAMP_ADJUST_BCM56070_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11d00,
        0,
        0,
        3,
        soc_UMAC_TIMESTAMP_ADJUST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_UMAC_TIMESTAMP_ADJUST_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11d00,
        0,
        0,
        3,
        soc_UMAC_TIMESTAMP_ADJUST_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_UMAC_TIMESTAMP_ADJUST_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11d00,
        0,
        0,
        3,
        soc_UMAC_TIMESTAMP_ADJUST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UMAC_TIMESTAMP_ADJUST_BCM56275_A0r */
        soc_block_list[244],
        soc_portreg,
        1,
        0,
        0x11d00,
        0,
        0,
        3,
        soc_UMAC_TIMESTAMP_ADJUST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_UMAC_TIMESTAMP_ADJUST_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x11d00,
        0,
        0,
        3,
        soc_UMAC_TIMESTAMP_ADJUST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UMAC_TIMESTAMP_ADJUST_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x51d,
        0,
        0,
        3,
        soc_UMAC_TIMESTAMP_ADJUST_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_UMAC_TIMESTAMP_ADJUST_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11d00,
        0,
        0,
        3,
        soc_UMAC_TIMESTAMP_ADJUST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_UMAC_TIMESTAMP_ADJUST_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11d00,
        0,
        0,
        3,
        soc_UMAC_TIMESTAMP_ADJUST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_UMAC_TIMESTAMP_ADJUST_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11d00,
        0,
        0,
        3,
        soc_UMAC_TIMESTAMP_ADJUST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_UMAC_TIMESTAMP_ADJUST_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11d00,
        0,
        0,
        3,
        soc_UMAC_TIMESTAMP_ADJUST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_UMAC_TIMESTAMP_ADJUST_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11d00,
        0,
        0,
        3,
        soc_UMAC_TIMESTAMP_ADJUST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_UMAC_TIMESTAMP_ADJUST_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11d00,
        0,
        0,
        3,
        soc_UMAC_TIMESTAMP_ADJUST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_UMAN_EP_FLSH_WAIT_CNTRr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80034,
        0,
        0,
        1,
        soc_UMAN_EP_FLSH_WAIT_CNTRr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_UMAN_IP_FLSH_WAIT_CNTRr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80035,
        0,
        0,
        1,
        soc_UMAN_IP_FLSH_WAIT_CNTRr_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_UMAN_LINKUP_DLY_CNTRr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80033,
        0,
        0,
        1,
        soc_UMAN_LINKUP_DLY_CNTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_UNIMAC0_COMMAND_CONFIGr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022808,
        0,
        0,
        28,
        soc_UNIMAC0_COMMAND_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x010000db, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fa7dfff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_COMMAND_CONFIG_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042808,
        0,
        0,
        28,
        soc_UNIMAC0_COMMAND_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x010000db, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fa7dfff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_COMMAND_CONFIG_BCM56450_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022808,
        0,
        0,
        28,
        soc_UNIMAC0_COMMAND_CONFIG_BCM56450_B0r_fields,
        SOC_RESET_VAL_DEC(0x010000db, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fa7dfff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_FLUSH_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022b34,
        0,
        0,
        1,
        soc_UNIMAC0_FLUSH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_FLUSH_CONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042b34,
        0,
        0,
        1,
        soc_FLUSH_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_FRM_LENGTHr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022814,
        0,
        0,
        1,
        soc_UNIMAC0_FRM_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_FRM_LENGTH_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042814,
        0,
        0,
        1,
        soc_FRM_LENGTH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_GMII_EEE_DELAY_ENTRY_TIMERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802286c,
        0,
        0,
        1,
        soc_UNIMAC0_GMII_EEE_DELAY_ENTRY_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_GMII_EEE_DELAY_ENTRY_TIMER_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804286c,
        0,
        0,
        1,
        soc_GMII_EEE_DELAY_ENTRY_TIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_GMII_EEE_WAKE_TIMERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022884,
        0,
        0,
        1,
        soc_UNIMAC0_GMII_EEE_WAKE_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_GMII_EEE_WAKE_TIMER_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042884,
        0,
        0,
        1,
        soc_GMII_EEE_WAKE_TIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_IPG_HD_BKP_CNTLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022804,
        0,
        0,
        3,
        soc_UNIMAC0_IPG_HD_BKP_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_IPG_HD_BKP_CNTL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042804,
        0,
        0,
        3,
        soc_IPG_HD_BKP_CNTL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_UNIMAC0_MACSEC_CNTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042b14,
        0,
        0,
        4,
        soc_MACSEC_CNTRL_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_MAC_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802280c,
        0,
        0,
        1,
        soc_UNIMAC0_MAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_MAC_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022810,
        0,
        0,
        1,
        soc_UNIMAC0_MAC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_MAC_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804280c,
        0,
        0,
        1,
        soc_MAC_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_MAC_1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042810,
        0,
        0,
        1,
        soc_MAC_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_MAC_MODEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022844,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_UNIMAC0_MAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x0000001a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_MAC_MODE_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042844,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_MAC_MODE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_MAC_PFC_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022b40,
        0,
        0,
        5,
        soc_UNIMAC0_MAC_PFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000033, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_UNIMAC0_MAC_PFC_CTRL_BCM56160_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042b40,
        0,
        0,
        5,
        soc_UNIMAC0_MAC_PFC_CTRL_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000033, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_MAC_PFC_DA_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022b08,
        0,
        0,
        1,
        soc_UNIMAC0_MAC_PFC_DA_0r_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_MAC_PFC_DA_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022b0c,
        0,
        0,
        1,
        soc_UNIMAC0_MAC_PFC_DA_1r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_UNIMAC0_MAC_PFC_DA_0_BCM56160_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042b08,
        0,
        0,
        1,
        soc_MAC_PFC_DA_0_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_UNIMAC0_MAC_PFC_DA_1_BCM56160_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042b0c,
        0,
        0,
        1,
        soc_MAC_PFC_DA_1_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_MAC_PFC_OPCODEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022b04,
        0,
        0,
        1,
        soc_CMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_UNIMAC0_MAC_PFC_OPCODE_BCM56160_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042b04,
        0,
        0,
        1,
        soc_CLMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_MAC_PFC_REFRESH_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022b44,
        0,
        0,
        2,
        soc_UNIMAC0_MAC_PFC_REFRESH_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_UNIMAC0_MAC_PFC_REFRESH_CTRL_BCM56160_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042b44,
        0,
        0,
        2,
        soc_MAC_PFC_REFRESH_CTRL_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_MAC_PFC_TYPEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022b00,
        0,
        0,
        1,
        soc_CMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_UNIMAC0_MAC_PFC_TYPE_BCM56160_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042b00,
        0,
        0,
        1,
        soc_CLMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_MII_EEE_DELAY_ENTRY_TIMERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022868,
        0,
        0,
        1,
        soc_UNIMAC0_MII_EEE_DELAY_ENTRY_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_MII_EEE_DELAY_ENTRY_TIMER_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042868,
        0,
        0,
        1,
        soc_MII_EEE_DELAY_ENTRY_TIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_MII_EEE_WAKE_TIMERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022880,
        0,
        0,
        1,
        soc_UNIMAC0_MII_EEE_WAKE_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000011, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_MII_EEE_WAKE_TIMER_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042880,
        0,
        0,
        1,
        soc_MII_EEE_WAKE_TIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000011, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_PAUSE_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022b30,
        0,
        0,
        2,
        soc_UNIMAC0_PAUSE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0002ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_PAUSE_CONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042b30,
        0,
        0,
        2,
        soc_PAUSE_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0002ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_PAUSE_QUANTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022818,
        0,
        0,
        1,
        soc_UNIMAC0_PAUSE_QUANTr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_PAUSE_QUANT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042818,
        0,
        0,
        1,
        soc_PAUSE_QUANT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_PFC_XOFF_TIMERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022860,
        0,
        0,
        1,
        soc_UNIMAC0_PFC_XOFF_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_PFC_XOFF_TIMER_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042860,
        0,
        0,
        1,
        soc_PFC_XOFF_TIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_RXFIFO_STATr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022b38,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_UNIMAC0_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_RXFIFO_STAT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042b38,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RXFIFO_STAT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_RX_PAUSE_QUANTA_SCALEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022850,
        0,
        0,
        3,
        soc_UNIMAC0_RX_PAUSE_QUANTA_SCALEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_RX_PAUSE_QUANTA_SCALE_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042850,
        0,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_UNIMAC0_SFD_OFFSETr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042840,
        0,
        0,
        1,
        soc_SFD_OFFSET_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_TAG_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022848,
        0,
        0,
        2,
        soc_UNIMAC0_TAG_0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_TAG_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802284c,
        0,
        0,
        2,
        soc_UNIMAC0_TAG_1r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_TAG_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042848,
        0,
        0,
        2,
        soc_TAG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_TAG_1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804284c,
        0,
        0,
        2,
        soc_TAG_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_TS_STATUS_CNTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022b18,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_UNIMAC0_TS_STATUS_CNTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_TS_STATUS_CNTRL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042b18,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_TS_STATUS_CNTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_TXFIFO_STATr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022b3c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_UNIMAC0_TXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_TXFIFO_STAT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042b3c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_TXFIFO_STAT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_TX_IPG_LENGTHr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802285c,
        0,
        0,
        1,
        soc_UNIMAC0_TX_IPG_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_TX_IPG_LENGTH_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804285c,
        0,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_TX_PREAMBLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022854,
        0,
        0,
        1,
        soc_UNIMAC0_TX_PREAMBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_TX_PREAMBLE_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042854,
        0,
        0,
        1,
        soc_TX_PREAMBLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_TX_TS_DATAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022b1c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_UNIMAC0_TX_TS_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_TX_TS_DATA_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042b1c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_TX_TS_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_TX_TS_SEQ_IDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802283c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_UNIMAC0_TX_TS_SEQ_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_TX_TS_SEQ_ID_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804283c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_TX_TS_SEQ_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_UMAC_EEE_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022864,
        0,
        0,
        5,
        soc_UNIMAC0_UMAC_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_UMAC_EEE_CTRL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042864,
        0,
        0,
        5,
        soc_UMAC_EEE_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_UMAC_EEE_REF_COUNTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022870,
        0,
        0,
        1,
        soc_UNIMAC0_UMAC_EEE_REF_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_UMAC_EEE_REF_COUNT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042870,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_UMAC_REV_IDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022888,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_UNIMAC0_UMAC_REV_IDr_fields,
        SOC_RESET_VAL_DEC(0x00030500, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_UMAC_REV_ID_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042888,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_UNIMAC0_UMAC_REV_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00030500, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_UMAC_RX_PKT_DROP_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022878,
        0,
        0,
        1,
        soc_UNIMAC0_UMAC_RX_PKT_DROP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_UMAC_RX_PKT_DROP_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042878,
        0,
        0,
        1,
        soc_UMAC_RX_PKT_DROP_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC0_UMAC_SYMMETRIC_IDLE_THRESHOLDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802287c,
        0,
        0,
        1,
        soc_UNIMAC0_UMAC_SYMMETRIC_IDLE_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC0_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804287c,
        0,
        0,
        1,
        soc_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_UNIMAC1_COMMAND_CONFIGr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023808,
        0,
        0,
        28,
        soc_UNIMAC0_COMMAND_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x010000db, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fa7dfff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_COMMAND_CONFIG_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a808,
        0,
        0,
        28,
        soc_UNIMAC0_COMMAND_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x010000db, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fa7dfff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_COMMAND_CONFIG_BCM56450_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023808,
        0,
        0,
        28,
        soc_UNIMAC0_COMMAND_CONFIG_BCM56450_B0r_fields,
        SOC_RESET_VAL_DEC(0x010000db, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fa7dfff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_FLUSH_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023b34,
        0,
        0,
        1,
        soc_UNIMAC0_FLUSH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_FLUSH_CONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804ab34,
        0,
        0,
        1,
        soc_FLUSH_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_FRM_LENGTHr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023814,
        0,
        0,
        1,
        soc_UNIMAC0_FRM_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_FRM_LENGTH_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a814,
        0,
        0,
        1,
        soc_FRM_LENGTH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_GMII_EEE_DELAY_ENTRY_TIMERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802386c,
        0,
        0,
        1,
        soc_UNIMAC0_GMII_EEE_DELAY_ENTRY_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_GMII_EEE_DELAY_ENTRY_TIMER_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a86c,
        0,
        0,
        1,
        soc_GMII_EEE_DELAY_ENTRY_TIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_GMII_EEE_WAKE_TIMERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023884,
        0,
        0,
        1,
        soc_UNIMAC0_GMII_EEE_WAKE_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_GMII_EEE_WAKE_TIMER_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a884,
        0,
        0,
        1,
        soc_GMII_EEE_WAKE_TIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_IPG_HD_BKP_CNTLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023804,
        0,
        0,
        3,
        soc_UNIMAC0_IPG_HD_BKP_CNTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_IPG_HD_BKP_CNTL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a804,
        0,
        0,
        3,
        soc_IPG_HD_BKP_CNTL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_UNIMAC1_MACSEC_CNTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804ab14,
        0,
        0,
        4,
        soc_MACSEC_CNTRL_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_MAC_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802380c,
        0,
        0,
        1,
        soc_UNIMAC0_MAC_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_MAC_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023810,
        0,
        0,
        1,
        soc_UNIMAC0_MAC_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_MAC_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a80c,
        0,
        0,
        1,
        soc_MAC_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_MAC_1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a810,
        0,
        0,
        1,
        soc_MAC_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_MAC_MODEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023844,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_UNIMAC0_MAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x0000001a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_MAC_MODE_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a844,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_MAC_MODE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_MAC_PFC_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023b40,
        0,
        0,
        5,
        soc_UNIMAC0_MAC_PFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000033, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_UNIMAC1_MAC_PFC_CTRL_BCM56160_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804ab40,
        0,
        0,
        5,
        soc_UNIMAC0_MAC_PFC_CTRL_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000033, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_MAC_PFC_DA_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023b08,
        0,
        0,
        1,
        soc_UNIMAC0_MAC_PFC_DA_0r_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_MAC_PFC_DA_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023b0c,
        0,
        0,
        1,
        soc_UNIMAC0_MAC_PFC_DA_1r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_UNIMAC1_MAC_PFC_DA_0_BCM56160_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804ab08,
        0,
        0,
        1,
        soc_MAC_PFC_DA_0_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_UNIMAC1_MAC_PFC_DA_1_BCM56160_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804ab0c,
        0,
        0,
        1,
        soc_MAC_PFC_DA_1_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_MAC_PFC_OPCODEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023b04,
        0,
        0,
        1,
        soc_CMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_UNIMAC1_MAC_PFC_OPCODE_BCM56160_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804ab04,
        0,
        0,
        1,
        soc_CLMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_MAC_PFC_REFRESH_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023b44,
        0,
        0,
        2,
        soc_UNIMAC0_MAC_PFC_REFRESH_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_UNIMAC1_MAC_PFC_REFRESH_CTRL_BCM56160_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804ab44,
        0,
        0,
        2,
        soc_MAC_PFC_REFRESH_CTRL_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_MAC_PFC_TYPEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023b00,
        0,
        0,
        1,
        soc_CMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_UNIMAC1_MAC_PFC_TYPE_BCM56160_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804ab00,
        0,
        0,
        1,
        soc_CLMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_MII_EEE_DELAY_ENTRY_TIMERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023868,
        0,
        0,
        1,
        soc_UNIMAC0_MII_EEE_DELAY_ENTRY_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_MII_EEE_DELAY_ENTRY_TIMER_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a868,
        0,
        0,
        1,
        soc_MII_EEE_DELAY_ENTRY_TIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_MII_EEE_WAKE_TIMERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023880,
        0,
        0,
        1,
        soc_UNIMAC0_MII_EEE_WAKE_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000011, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_MII_EEE_WAKE_TIMER_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a880,
        0,
        0,
        1,
        soc_MII_EEE_WAKE_TIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000011, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_PAUSE_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023b30,
        0,
        0,
        2,
        soc_UNIMAC0_PAUSE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0002ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_PAUSE_CONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804ab30,
        0,
        0,
        2,
        soc_PAUSE_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0002ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_PAUSE_QUANTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023818,
        0,
        0,
        1,
        soc_UNIMAC0_PAUSE_QUANTr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_PAUSE_QUANT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a818,
        0,
        0,
        1,
        soc_PAUSE_QUANT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_PFC_XOFF_TIMERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023860,
        0,
        0,
        1,
        soc_UNIMAC0_PFC_XOFF_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_PFC_XOFF_TIMER_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a860,
        0,
        0,
        1,
        soc_PFC_XOFF_TIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_RXFIFO_STATr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023b38,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_UNIMAC0_RXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_RXFIFO_STAT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804ab38,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_RXFIFO_STAT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_RX_PAUSE_QUANTA_SCALEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023850,
        0,
        0,
        3,
        soc_UNIMAC0_RX_PAUSE_QUANTA_SCALEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_RX_PAUSE_QUANTA_SCALE_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a850,
        0,
        0,
        3,
        soc_RX_PAUSE_QUANTA_SCALE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_UNIMAC1_SFD_OFFSETr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a840,
        0,
        0,
        1,
        soc_SFD_OFFSET_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_TAG_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023848,
        0,
        0,
        2,
        soc_UNIMAC0_TAG_0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_TAG_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802384c,
        0,
        0,
        2,
        soc_UNIMAC0_TAG_1r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_TAG_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a848,
        0,
        0,
        2,
        soc_TAG_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_TAG_1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a84c,
        0,
        0,
        2,
        soc_TAG_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_TS_STATUS_CNTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023b18,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_UNIMAC0_TS_STATUS_CNTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_TS_STATUS_CNTRL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804ab18,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_TS_STATUS_CNTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_TXFIFO_STATr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023b3c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_UNIMAC0_TXFIFO_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_TXFIFO_STAT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804ab3c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_TXFIFO_STAT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_TX_IPG_LENGTHr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802385c,
        0,
        0,
        1,
        soc_UNIMAC0_TX_IPG_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_TX_IPG_LENGTH_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a85c,
        0,
        0,
        1,
        soc_TX_IPG_LENGTH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_TX_PREAMBLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023854,
        0,
        0,
        1,
        soc_UNIMAC0_TX_PREAMBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_TX_PREAMBLE_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a854,
        0,
        0,
        1,
        soc_TX_PREAMBLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_TX_TS_DATAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023b1c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_UNIMAC0_TX_TS_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_TX_TS_DATA_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804ab1c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_TX_TS_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_TX_TS_SEQ_IDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802383c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_UNIMAC0_TX_TS_SEQ_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_TX_TS_SEQ_ID_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a83c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_TX_TS_SEQ_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_UMAC_EEE_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023864,
        0,
        0,
        5,
        soc_UNIMAC0_UMAC_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_UMAC_EEE_CTRL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a864,
        0,
        0,
        5,
        soc_UMAC_EEE_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_UMAC_EEE_REF_COUNTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023870,
        0,
        0,
        1,
        soc_UNIMAC0_UMAC_EEE_REF_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_UMAC_EEE_REF_COUNT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a870,
        0,
        0,
        1,
        soc_UMAC_EEE_REF_COUNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_UMAC_REV_IDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023888,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_UNIMAC0_UMAC_REV_IDr_fields,
        SOC_RESET_VAL_DEC(0x00030500, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_UMAC_REV_ID_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a888,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_UNIMAC0_UMAC_REV_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00030500, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_UMAC_RX_PKT_DROP_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023878,
        0,
        0,
        1,
        soc_UNIMAC0_UMAC_RX_PKT_DROP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_UMAC_RX_PKT_DROP_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a878,
        0,
        0,
        1,
        soc_UMAC_RX_PKT_DROP_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNIMAC1_UMAC_SYMMETRIC_IDLE_THRESHOLDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802387c,
        0,
        0,
        1,
        soc_UNIMAC0_UMAC_SYMMETRIC_IDLE_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNIMAC1_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a87c,
        0,
        0,
        1,
        soc_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_UNIMAC_PFC_CTRLr */
        soc_block_list[227],
        soc_portreg,
        1,
        0,
        0x2d0,
        0,
        0,
        6,
        soc_UNIMAC_PFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_UNIMAC_PFC_CTRL_BCM56840_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x5d0,
        0,
        0,
        5,
        soc_UNIMAC_PFC_CTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000033, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_UNIMAC_PFC_CTRL_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x5d0,
        0,
        0,
        5,
        soc_UNIMAC_PFC_CTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000033, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAPr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x100000b,
        0,
        0,
        1,
        soc_TDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000064,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_ICONTROL_OPCODE_BITMAP_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40001d00,
        0,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        81,
        16,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000081,
        0,
        0,
        1,
        soc_ICONTROL_OPCODE_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        31,
        17,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44001d00,
        0,
        0,
        1,
        soc_ICONTROL_OPCODE_BITMAP_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        31,
        17,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_BCM56160_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40001d00,
        0,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        90,
        16,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_BCM56334_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000064,
        0,
        0,
        1,
        soc_ICONTROL_OPCODE_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        31,
        17,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_BCM56514_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0,
        0xe000139,
        0,
        0,
        1,
        soc_ICONTROL_OPCODE_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000064,
        0,
        0,
        1,
        soc_ICONTROL_OPCODE_BITMAP_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        3,
        17,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000064,
        0,
        0,
        1,
        soc_UNKNOWN_HGI_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_HIr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40004e00,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_HG_TRUNK_FAILOVER_ENABLE_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        100,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_B0) || defined(BCM_56070_A0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_HI_BCM53570_B0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40005200,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_HG_TRUNK_FAILOVER_ENABLE_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        100,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_LOr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40004d00,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLE_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        100,
        16,
    },
#endif /* chips */

#if defined(BCM_53570_B0) || defined(BCM_56070_A0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_LO_BCM53570_B0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40005100,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLE_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        100,
        16,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe0802a6,
        0,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e018200,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_CONTROL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e017200,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d75,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e017800,
        0,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d76,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe0802a7,
        0,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d76,
        0,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e017900,
        0,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d77,
        0,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe0802a8,
        0,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d77,
        0,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e017a00,
        0,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d78,
        0,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASKr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000101,
        0,
        0,
        1,
        soc_BCAST_BLOCK_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000041,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_BCAST_BLOCK_MASK_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_64_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40000200,
        0,
        0,
        2,
        soc_BCAST_BLOCK_MASK_64_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_64_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000061,
        0,
        0,
        2,
        soc_BCAST_BLOCK_MASK_64_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_64_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44000200,
        0,
        0,
        2,
        soc_BCAST_BLOCK_MASK_64_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_64_BCM56160_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40000200,
        0,
        0,
        2,
        soc_BCAST_BLOCK_MASK_64_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_64_BCM56334_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000041,
        0,
        0,
        2,
        soc_BCAST_BLOCK_MASK_64_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_64_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000041,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_BCAST_BLOCK_MASK_64_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_BCM53314_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000102,
        0,
        0,
        1,
        soc_BCAST_BLOCK_MASK_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000102,
        0,
        0,
        1,
        soc_BCAST_BLOCK_MASK_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000041,
        0,
        0,
        1,
        soc_BCAST_BLOCK_MASK_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000041,
        0,
        0,
        1,
        soc_BCAST_BLOCK_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_HIr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000103,
        0,
        0,
        1,
        soc_BCAST_BLOCK_MASK_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56070_A0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_HI_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40002300,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_BCAST_BLOCK_MASK_HI_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_HI_BCM53314_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000103,
        0,
        0,
        1,
        soc_BCAST_BLOCK_MASK_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56070_A0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_LO_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40002200,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_BCAST_BLOCK_MASK_LO_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08028b,
        0,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e015b00,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e014b00,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d5a,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e015a00,
        0,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d5b,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08028c,
        0,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d5b,
        0,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e015b00,
        0,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d5c,
        0,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08028d,
        0,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d5c,
        0,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e015c00,
        0,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d5d,
        0,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASKr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000100,
        0,
        0,
        1,
        soc_BCAST_BLOCK_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000040,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_BCAST_BLOCK_MASK_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_64_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40000000,
        0,
        0,
        2,
        soc_BCAST_BLOCK_MASK_64_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_64_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000060,
        0,
        0,
        2,
        soc_BCAST_BLOCK_MASK_64_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_64_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44000000,
        0,
        0,
        2,
        soc_BCAST_BLOCK_MASK_64_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_64_BCM56160_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40000000,
        0,
        0,
        2,
        soc_BCAST_BLOCK_MASK_64_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_64_BCM56334_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x11000040,
        0,
        0,
        2,
        soc_BCAST_BLOCK_MASK_64_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_64_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000040,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_BCAST_BLOCK_MASK_64_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_BCM53314_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000100,
        0,
        0,
        1,
        soc_BCAST_BLOCK_MASK_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000100,
        0,
        0,
        1,
        soc_BCAST_BLOCK_MASK_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000040,
        0,
        0,
        1,
        soc_BCAST_BLOCK_MASK_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000040,
        0,
        0,
        1,
        soc_BCAST_BLOCK_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_HIr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000101,
        0,
        0,
        1,
        soc_BCAST_BLOCK_MASK_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_HI_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40001f00,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_BCAST_BLOCK_MASK_HI_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_HI_BCM53314_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000101,
        0,
        0,
        1,
        soc_BCAST_BLOCK_MASK_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_LO_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40001e00,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_BCAST_BLOCK_MASK_LO_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080288,
        0,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e015800,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e014800,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d57,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e015700,
        0,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d58,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe080289,
        0,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d58,
        0,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e015800,
        0,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d59,
        0,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xe08028a,
        0,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d59,
        0,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e015900,
        0,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d5a,
        0,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_UPMEP_TX_SOBMH_HDR_0_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x76001600,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_UPMEP_TX_SOBMH_HDR_0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        29,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_UPMEP_TX_SOBMH_HDR_1_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x76001700,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_UPMEP_TX_SOBMH_HDR_1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        29,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_DEVCONFIGr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042400,
        0,
        0,
        17,
        soc_USB2D_DEVCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_DEVCONFIG_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c400,
        0,
        0,
        17,
        soc_USB2D_DEVCONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_DEVCTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042404,
        0,
        0,
        16,
        soc_USB2D_DEVCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff7ffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_DEVCTRL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c404,
        0,
        0,
        16,
        soc_USB2D_DEVCTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff7ffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_DEVINTRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804240c,
        0,
        0,
        11,
        soc_USB2D_DEVINTRr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_DEVINTRMASKr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042410,
        0,
        0,
        4,
        soc_USB2D_DEVINTRMASKr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_DEVINTRMASK_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c410,
        0,
        0,
        4,
        soc_USB2D_DEVINTRMASK_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_DEVINTR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c40c,
        0,
        0,
        11,
        soc_USB2D_DEVINTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_DEVSTATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042408,
        SOC_REG_FLAG_RO,
        0,
        9,
        soc_USB2D_DEVSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_DEVSTATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c408,
        SOC_REG_FLAG_RO,
        0,
        9,
        soc_USB2D_DEVSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNTINTRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042414,
        0,
        0,
        2,
        soc_USB2D_ENDPNTINTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNTINTRMASKr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042418,
        0,
        0,
        2,
        soc_USB2D_ENDPNTINTRMASKr_fields,
        SOC_RESET_VAL_DEC(0x03ff03ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNTINTRMASK_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c418,
        0,
        0,
        2,
        soc_USB2D_ENDPNTINTRMASK_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x03ff03ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNTINTR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c414,
        0,
        0,
        2,
        soc_USB2D_ENDPNTINTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_BUFFER_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042008,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_IN_BUFFER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_BUFFER_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042028,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_IN_BUFFER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_BUFFER_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042048,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_IN_BUFFER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_BUFFER_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042068,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_IN_BUFFER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_BUFFER_4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042088,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_IN_BUFFER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_BUFFER_5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180420a8,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_IN_BUFFER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_BUFFER_6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180420c8,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_IN_BUFFER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_BUFFER_7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180420e8,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_IN_BUFFER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_BUFFER_8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042108,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_IN_BUFFER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_BUFFER_9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042128,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_IN_BUFFER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_BUFFER_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c008,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_IN_BUFFER_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_BUFFER_1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c028,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_IN_BUFFER_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_BUFFER_2_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c048,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_IN_BUFFER_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_BUFFER_3_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c068,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_IN_BUFFER_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_BUFFER_4_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c088,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_IN_BUFFER_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_BUFFER_5_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c0a8,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_IN_BUFFER_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_BUFFER_6_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c0c8,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_IN_BUFFER_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_BUFFER_7_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c0e8,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_IN_BUFFER_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_BUFFER_8_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c108,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_IN_BUFFER_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_BUFFER_9_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c128,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_IN_BUFFER_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_CTRL_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042000,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_IN_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_CTRL_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042020,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_IN_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_CTRL_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042040,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_IN_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_CTRL_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042060,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_IN_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_CTRL_4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042080,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_IN_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_CTRL_5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180420a0,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_IN_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_CTRL_6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180420c0,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_IN_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_CTRL_7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180420e0,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_IN_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_CTRL_8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042100,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_IN_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_CTRL_9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042120,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_IN_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_CTRL_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c000,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_IN_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_CTRL_1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c020,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_IN_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_CTRL_2_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c040,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_IN_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_CTRL_3_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c060,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_IN_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_CTRL_4_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c080,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_IN_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_CTRL_5_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c0a0,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_IN_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_CTRL_6_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c0c0,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_IN_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_CTRL_7_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c0e0,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_IN_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_CTRL_8_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c100,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_IN_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_CTRL_9_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c120,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_IN_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_DATADESCR_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042014,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_DATADESCR_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042034,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_DATADESCR_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042054,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_DATADESCR_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042074,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_DATADESCR_4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042094,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_DATADESCR_5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180420b4,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_DATADESCR_6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180420d4,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_DATADESCR_7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180420f4,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_DATADESCR_8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042114,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_DATADESCR_9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042134,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c014,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_DATADESCR_1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c034,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_DATADESCR_2_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c054,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_DATADESCR_3_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c074,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_DATADESCR_4_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c094,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_DATADESCR_5_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c0b4,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_DATADESCR_6_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c0d4,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_DATADESCR_7_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c0f4,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_DATADESCR_8_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c114,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_DATADESCR_9_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c134,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_MAXPACKSIZE_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804200c,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_MAXPACKSIZE_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804202c,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_MAXPACKSIZE_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804204c,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_MAXPACKSIZE_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804206c,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_MAXPACKSIZE_4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804208c,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_MAXPACKSIZE_5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180420ac,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_MAXPACKSIZE_6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180420cc,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_MAXPACKSIZE_7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180420ec,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_MAXPACKSIZE_8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804210c,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_MAXPACKSIZE_9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804212c,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_MAXPACKSIZE_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c00c,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_MAXPACKSIZE_1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c02c,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_MAXPACKSIZE_2_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c04c,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_MAXPACKSIZE_3_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c06c,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_MAXPACKSIZE_4_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c08c,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_MAXPACKSIZE_5_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c0ac,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_MAXPACKSIZE_6_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c0cc,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_MAXPACKSIZE_7_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c0ec,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_MAXPACKSIZE_8_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c10c,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_MAXPACKSIZE_9_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c12c,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_STATUS_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042004,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_STATUS_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042024,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_STATUS_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042044,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_STATUS_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042064,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_STATUS_4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042084,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_STATUS_5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180420a4,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_STATUS_6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180420c4,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_STATUS_7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180420e4,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_STATUS_8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042104,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_STATUS_9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042124,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c004,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_STATUS_1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c024,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_STATUS_2_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c044,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_STATUS_3_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c064,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_STATUS_4_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c084,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_STATUS_5_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c0a4,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_STATUS_6_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c0c4,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_STATUS_7_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c0e4,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_STATUS_8_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c104,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_IN_STATUS_9_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c124,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_BUFSIZE_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804220c,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_OUT_BUFSIZE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_BUFSIZE_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804222c,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_OUT_BUFSIZE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_BUFSIZE_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804224c,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_OUT_BUFSIZE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_BUFSIZE_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804226c,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_OUT_BUFSIZE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_BUFSIZE_4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804228c,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_OUT_BUFSIZE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_BUFSIZE_5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422ac,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_OUT_BUFSIZE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_BUFSIZE_6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422cc,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_OUT_BUFSIZE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_BUFSIZE_7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422ec,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_OUT_BUFSIZE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_BUFSIZE_8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804230c,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_OUT_BUFSIZE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_BUFSIZE_9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804232c,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_OUT_BUFSIZE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_BUFSIZE_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c20c,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_OUT_BUFSIZE_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_BUFSIZE_1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c22c,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_OUT_BUFSIZE_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_BUFSIZE_2_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c24c,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_OUT_BUFSIZE_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_BUFSIZE_3_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c26c,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_OUT_BUFSIZE_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_BUFSIZE_4_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c28c,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_OUT_BUFSIZE_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_BUFSIZE_5_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c2ac,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_OUT_BUFSIZE_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_BUFSIZE_6_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c2cc,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_OUT_BUFSIZE_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_BUFSIZE_7_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c2ec,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_OUT_BUFSIZE_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_BUFSIZE_8_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c30c,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_OUT_BUFSIZE_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_BUFSIZE_9_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c32c,
        0,
        0,
        2,
        soc_USB2D_ENDPNT_OUT_BUFSIZE_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_CTRL_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042200,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_OUT_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_CTRL_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042220,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_OUT_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_CTRL_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042240,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_OUT_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_CTRL_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042260,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_OUT_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_CTRL_4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042280,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_OUT_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_CTRL_5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422a0,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_OUT_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_CTRL_6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422c0,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_OUT_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_CTRL_7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422e0,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_OUT_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_CTRL_8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042300,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_OUT_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_CTRL_9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042320,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_OUT_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_CTRL_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c200,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_OUT_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_CTRL_1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c220,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_OUT_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_CTRL_2_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c240,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_OUT_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_CTRL_3_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c260,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_OUT_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_CTRL_4_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c280,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_OUT_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_CTRL_5_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c2a0,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_OUT_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_CTRL_6_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c2c0,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_OUT_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_CTRL_7_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c2e0,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_OUT_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_CTRL_8_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c300,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_OUT_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_CTRL_9_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c320,
        0,
        0,
        12,
        soc_USB2D_ENDPNT_OUT_CTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_DATADESCR_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042214,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_DATADESCR_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042234,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_DATADESCR_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042254,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_DATADESCR_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042274,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_DATADESCR_4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042294,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_DATADESCR_5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422b4,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_DATADESCR_6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422d4,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_DATADESCR_7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422f4,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_DATADESCR_8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042314,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_DATADESCR_9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042334,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_DATADESCR_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c214,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_DATADESCR_1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c234,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_DATADESCR_2_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c254,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_DATADESCR_3_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c274,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_DATADESCR_4_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c294,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_DATADESCR_5_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c2b4,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_DATADESCR_6_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c2d4,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_DATADESCR_7_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c2f4,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_DATADESCR_8_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c314,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_DATADESCR_9_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c334,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_SETUPBUF_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042210,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_OUT_SETUPBUF_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_SETUPBUF_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042230,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_OUT_SETUPBUF_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_SETUPBUF_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042250,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_OUT_SETUPBUF_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_SETUPBUF_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042270,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_OUT_SETUPBUF_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_SETUPBUF_4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042290,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_OUT_SETUPBUF_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_SETUPBUF_5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422b0,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_OUT_SETUPBUF_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_SETUPBUF_6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422d0,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_OUT_SETUPBUF_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_SETUPBUF_7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422f0,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_OUT_SETUPBUF_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_SETUPBUF_8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042310,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_OUT_SETUPBUF_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_SETUPBUF_9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042330,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_OUT_SETUPBUF_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_SETUPBUF_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c210,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_OUT_SETUPBUF_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_SETUPBUF_1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c230,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_OUT_SETUPBUF_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_SETUPBUF_2_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c250,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_OUT_SETUPBUF_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_SETUPBUF_3_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c270,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_OUT_SETUPBUF_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_SETUPBUF_4_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c290,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_OUT_SETUPBUF_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_SETUPBUF_5_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c2b0,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_OUT_SETUPBUF_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_SETUPBUF_6_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c2d0,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_OUT_SETUPBUF_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_SETUPBUF_7_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c2f0,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_OUT_SETUPBUF_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_SETUPBUF_8_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c310,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_OUT_SETUPBUF_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_SETUPBUF_9_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c330,
        0,
        0,
        1,
        soc_USB2D_ENDPNT_OUT_SETUPBUF_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_STATUS_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042204,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_STATUS_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042224,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_STATUS_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042244,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_STATUS_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042264,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_STATUS_4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042284,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_STATUS_5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422a4,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_STATUS_6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422c4,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_STATUS_7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422e4,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_STATUS_8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042304,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_STATUS_9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042324,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_STATUS_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c204,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_STATUS_1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c224,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_STATUS_2_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c244,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_STATUS_3_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c264,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_STATUS_4_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c284,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_STATUS_5_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c2a4,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_STATUS_6_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c2c4,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_STATUS_7_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c2e4,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_STATUS_8_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c304,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_ENDPNT_OUT_STATUS_9_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c324,
        0,
        0,
        13,
        soc_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18116a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56070_A0) || defined(BCM_56160_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0) || defined(BCM_56670_C0)
    { /* SOC_REG_INT_USB2D_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18111a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_IDM_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18116408,
        0,
        0,
        18,
        soc_USB2D_IDM_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x000003fc, 0x00000000)
        SOC_RESET_MASK_DEC(0xf7ff03fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_IDM_IDM_IO_CONTROL_DIRECT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18111408,
        0,
        0,
        20,
        soc_USB2D_IDM_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf7ffc3fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_IDM_IDM_IO_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18116500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_DDR_S2_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_IDM_IDM_IO_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18111500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMICD_S0_IDM_IDM_IO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_IDM_IDM_RESET_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18116800,
        0,
        0,
        2,
        soc_AMAC_IDM0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_IDM_IDM_RESET_CONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18111800,
        0,
        0,
        2,
        soc_AMAC_IDM0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_IDM_IDM_RESET_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18116804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56070_A0) || defined(BCM_56160_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0) || defined(BCM_56670_C0)
    { /* SOC_REG_INT_USB2D_IDM_IDM_RESET_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18111804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_LPMCTRLSTATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042424,
        0,
        0,
        10,
        soc_USB2D_LPMCTRLSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff01ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_LPMCTRLSTATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c424,
        0,
        0,
        10,
        soc_USB2D_LPMCTRLSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff01ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_RECPACKFRAMNO_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042208,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USB2D_RECPACKFRAMNO_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_RECPACKFRAMNO_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042228,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USB2D_RECPACKFRAMNO_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_RECPACKFRAMNO_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042248,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USB2D_RECPACKFRAMNO_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_RECPACKFRAMNO_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042268,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USB2D_RECPACKFRAMNO_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_RECPACKFRAMNO_4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042288,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USB2D_RECPACKFRAMNO_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_RECPACKFRAMNO_5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422a8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USB2D_RECPACKFRAMNO_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_RECPACKFRAMNO_6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422c8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USB2D_RECPACKFRAMNO_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_RECPACKFRAMNO_7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422e8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USB2D_RECPACKFRAMNO_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_RECPACKFRAMNO_8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042308,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USB2D_RECPACKFRAMNO_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_RECPACKFRAMNO_9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042328,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USB2D_RECPACKFRAMNO_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_RECPACKFRAMNO_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c208,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USB2D_RECPACKFRAMNO_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_RECPACKFRAMNO_1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c228,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USB2D_RECPACKFRAMNO_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_RECPACKFRAMNO_2_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c248,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USB2D_RECPACKFRAMNO_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_RECPACKFRAMNO_3_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c268,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USB2D_RECPACKFRAMNO_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_RECPACKFRAMNO_4_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c288,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USB2D_RECPACKFRAMNO_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_RECPACKFRAMNO_5_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c2a8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USB2D_RECPACKFRAMNO_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_RECPACKFRAMNO_6_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c2c8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USB2D_RECPACKFRAMNO_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_RECPACKFRAMNO_7_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c2e8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USB2D_RECPACKFRAMNO_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_RECPACKFRAMNO_8_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c308,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USB2D_RECPACKFRAMNO_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_RECPACKFRAMNO_9_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c328,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USB2D_RECPACKFRAMNO_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_RELEASE_NUMBERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042420,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USB2D_RELEASE_NUMBERr_fields,
        SOC_RESET_VAL_DEC(0x3234352a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_RELEASE_NUMBER_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c420,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USB2D_RELEASE_NUMBER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x3234352a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_UDC20_ENDPOINT0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042504,
        0,
        0,
        7,
        soc_USB2D_UDC20_ENDPOINT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_UDC20_ENDPOINT1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042508,
        0,
        0,
        7,
        soc_USB2D_UDC20_ENDPOINT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_UDC20_ENDPOINT2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804250c,
        0,
        0,
        7,
        soc_USB2D_UDC20_ENDPOINT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_UDC20_ENDPOINT3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042510,
        0,
        0,
        7,
        soc_USB2D_UDC20_ENDPOINT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_UDC20_ENDPOINT4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042514,
        0,
        0,
        7,
        soc_USB2D_UDC20_ENDPOINT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_UDC20_ENDPOINT5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042518,
        0,
        0,
        7,
        soc_USB2D_UDC20_ENDPOINT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_UDC20_ENDPOINT6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804251c,
        0,
        0,
        7,
        soc_USB2D_UDC20_ENDPOINT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_UDC20_ENDPOINT7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042520,
        0,
        0,
        7,
        soc_USB2D_UDC20_ENDPOINT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_UDC20_ENDPOINT8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042524,
        0,
        0,
        7,
        soc_USB2D_UDC20_ENDPOINT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2D_UDC20_ENDPOINT9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042528,
        0,
        0,
        7,
        soc_USB2D_UDC20_ENDPOINT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_UDC20_ENDPOINT0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c504,
        0,
        0,
        7,
        soc_USB2D_UDC20_ENDPOINT0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_UDC20_ENDPOINT1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c508,
        0,
        0,
        7,
        soc_USB2D_UDC20_ENDPOINT0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_UDC20_ENDPOINT2_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c50c,
        0,
        0,
        7,
        soc_USB2D_UDC20_ENDPOINT0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_UDC20_ENDPOINT3_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c510,
        0,
        0,
        7,
        soc_USB2D_UDC20_ENDPOINT0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_UDC20_ENDPOINT4_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c514,
        0,
        0,
        7,
        soc_USB2D_UDC20_ENDPOINT0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_UDC20_ENDPOINT5_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c518,
        0,
        0,
        7,
        soc_USB2D_UDC20_ENDPOINT0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_UDC20_ENDPOINT6_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c51c,
        0,
        0,
        7,
        soc_USB2D_UDC20_ENDPOINT0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_UDC20_ENDPOINT7_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c520,
        0,
        0,
        7,
        soc_USB2D_UDC20_ENDPOINT0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_UDC20_ENDPOINT8_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c524,
        0,
        0,
        7,
        soc_USB2D_UDC20_ENDPOINT0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2D_UDC20_ENDPOINT9_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804c528,
        0,
        0,
        7,
        soc_USB2D_UDC20_ENDPOINT0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18115a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56070_A0) || defined(BCM_56160_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0) || defined(BCM_56670_C0)
    { /* SOC_REG_INT_USB2_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18115a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2_IDM_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18115408,
        0,
        0,
        6,
        soc_USB2_IDM_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x000003fc, 0x00000000)
        SOC_RESET_MASK_DEC(0x000073fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2_IDM_IDM_IO_CONTROL_DIRECT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18115408,
        0,
        0,
        11,
        soc_USB2_IDM_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x03de0000, 0x00000000)
        SOC_RESET_MASK_DEC(0x37fef3fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2_IDM_IDM_IO_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18115500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USB2_IDM_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000044, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2_IDM_IDM_IO_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18115500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USB2_IDM_IDM_IO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000044, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2_IDM_IDM_RESET_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18115800,
        0,
        0,
        2,
        soc_AMAC_IDM0_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USB2_IDM_IDM_RESET_CONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18115800,
        0,
        0,
        2,
        soc_AMAC_IDM0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USB2_IDM_IDM_RESET_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18115804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56070_A0) || defined(BCM_56160_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0) || defined(BCM_56670_C0)
    { /* SOC_REG_INT_USB2_IDM_IDM_RESET_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18115804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_AIUDMAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c34,
        0,
        0,
        5,
        soc_USBD_BDC_AIUDMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0f0fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_AIUIEPS0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c80,
        0,
        0,
        9,
        soc_USBD_BDC_AIUIEPS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf800ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_AIUIEPS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c84,
        0,
        0,
        9,
        soc_USBD_BDC_AIUIEPS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf800ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_AIUIEPS2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c88,
        0,
        0,
        9,
        soc_USBD_BDC_AIUIEPS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf800ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_AIUIEPS3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c8c,
        0,
        0,
        9,
        soc_USBD_BDC_AIUIEPS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf800ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_AIUIEPS4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c90,
        0,
        0,
        9,
        soc_USBD_BDC_AIUIEPS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf800ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_AIUIEPS5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c94,
        0,
        0,
        9,
        soc_USBD_BDC_AIUIEPS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf800ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_AIUOEPS0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c40,
        0,
        0,
        9,
        soc_USBD_BDC_AIUIEPS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf800ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_AIUOEPS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c44,
        0,
        0,
        9,
        soc_USBD_BDC_AIUIEPS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf800ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_AIUOEPS3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c4c,
        0,
        0,
        9,
        soc_USBD_BDC_AIUIEPS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf800ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_AIUOEPS4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c50,
        0,
        0,
        9,
        soc_USBD_BDC_AIUIEPS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf800ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_AIUOEPS5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c54,
        0,
        0,
        9,
        soc_USBD_BDC_AIUIEPS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf800ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_AIUOPS2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c48,
        0,
        0,
        9,
        soc_USBD_BDC_AIUIEPS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf800ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_AXILPMr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c10,
        0,
        0,
        3,
        soc_USBD_BDC_AXILPMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_AXIQOSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c14,
        0,
        0,
        8,
        soc_USBD_BDC_AXIQOSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_AXIRDAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c0c,
        0,
        0,
        5,
        soc_USBD_BDC_AXIRDAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf9ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_AXIWRAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c08,
        0,
        0,
        5,
        soc_USBD_BDC_AXIWRAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf9ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_BDCCAP0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242008,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBD_BDC_BDCCAP0r_fields,
        SOC_RESET_VAL_DEC(0x03e80300, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_BDCCAP1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1024200c,
        SOC_REG_FLAG_RO,
        0,
        9,
        soc_USBD_BDC_BDCCAP1r_fields,
        SOC_RESET_VAL_DEC(0xc80000bc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_BDCCFG0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242000,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_USBD_BDC_BDCCFG0r_fields,
        SOC_RESET_VAL_DEC(0x00091a06, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_BDCCFG1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242004,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBD_BDC_BDCCFG1r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_BDCSCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242040,
        0,
        0,
        19,
        soc_USBD_BDC_BDCSCr_fields,
        SOC_RESET_VAL_DEC(0x00900000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0f77fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_BIUSPCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c04,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_USBD_BDC_BIUSPCr_fields,
        SOC_RESET_VAL_DEC(0x01000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_CMDPAR0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242010,
        0,
        0,
        1,
        soc_USBD_BDC_CMDPAR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_CMDPAR1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242014,
        0,
        0,
        1,
        soc_USBD_BDC_CMDPAR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_CMDPAR2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242018,
        0,
        0,
        1,
        soc_USBD_BDC_CMDPAR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_CMDSCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1024201c,
        0,
        0,
        10,
        soc_USBD_BDC_CMDSCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf9ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_CSRSPCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c24,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_USBD_BDC_CSRSPCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_DVCNPHr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242fac,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBD_BDC_DVCNPHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_DVCNPLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242fa8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBD_BDC_DVCNPLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_DVCSAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242050,
        0,
        0,
        3,
        soc_USBD_BDC_DVCSAr_fields,
        SOC_RESET_VAL_DEC(0xf8000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_DVCSBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242054,
        0,
        0,
        3,
        soc_USBD_BDC_DVCSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_DVCSCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242058,
        0,
        0,
        1,
        soc_USBD_BDC_DVCSCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_DVCSDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1024205c,
        0,
        0,
        1,
        soc_USBD_BDC_DVCSCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_DVCSTPr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242fa4,
        0,
        0,
        5,
        soc_USBD_BDC_DVCSTPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xefffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_ECHAIUr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c30,
        0,
        0,
        6,
        soc_USBD_BDC_ECHAIUr_fields,
        SOC_RESET_VAL_DEC(0x400624c2, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_ECHBIUr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c00,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_USBD_BDC_ECHBIUr_fields,
        SOC_RESET_VAL_DEC(0x000008c0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_ECHCSRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242c20,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_USBD_BDC_ECHCSRr_fields,
        SOC_RESET_VAL_DEC(0x000004c1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_ECHDVCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242fa0,
        0,
        0,
        11,
        soc_USBD_BDC_ECHDVCr_fields,
        SOC_RESET_VAL_DEC(0x101804fd, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_ECHFSCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242cc0,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_USBD_BDC_ECHFSCr_fields,
        SOC_RESET_VAL_DEC(0x000050c3, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_ECHIRAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242f90,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBD_BDC_ECHIRAr_fields,
        SOC_RESET_VAL_DEC(0x000004fe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_ECHLNKr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242e10,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_USBD_BDC_ECHLNKr_fields,
        SOC_RESET_VAL_DEC(0x000104bb, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_ECHPHYr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242e20,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBD_BDC_ECHPHYr_fields,
        SOC_RESET_VAL_DEC(0x000004c6, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_ECHPRTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242e00,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_USBD_BDC_ECHPRTr_fields,
        SOC_RESET_VAL_DEC(0x000104c4, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_ECHRBVr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242fb0,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_USBD_BDC_ECHRBVr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_ECHRSVr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242280,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBD_BDC_ECHRSVr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_ECHRSV2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242e30,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBD_BDC_ECHRSVr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_EPS0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242060,
        0,
        0,
        2,
        soc_USBD_BDC_EPS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_EPS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242064,
        0,
        0,
        1,
        soc_USBD_BDC_EPS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_EPS2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242068,
        0,
        0,
        8,
        soc_USBD_BDC_EPS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_EPS3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1024206c,
        0,
        0,
        4,
        soc_USBD_BDC_EPS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_EPS4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242070,
        0,
        0,
        1,
        soc_USBD_BDC_DVCSCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_EPS5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242074,
        0,
        0,
        1,
        soc_USBD_BDC_DVCSCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_EPS6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242078,
        0,
        0,
        1,
        soc_USBD_BDC_DVCSCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_EPS7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1024207c,
        0,
        0,
        1,
        soc_USBD_BDC_DVCSCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_EXCPBAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242030,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USBD_BDC_EXCPBAr_fields,
        SOC_RESET_VAL_DEC(0x00000c00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCHICr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242cec,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_USBD_BDC_FSCHICr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCHOCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242cdc,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBD_BDC_FSCHOCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCIBDC0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242d80,
        0,
        0,
        3,
        soc_USBD_BDC_FSCIBDC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCIBDC1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242d84,
        0,
        0,
        3,
        soc_USBD_BDC_FSCIBDC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCIBDC2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242d88,
        0,
        0,
        3,
        soc_USBD_BDC_FSCIBDC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCIBDC3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242d8c,
        0,
        0,
        3,
        soc_USBD_BDC_FSCIBDC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCIBDC4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242d90,
        0,
        0,
        3,
        soc_USBD_BDC_FSCIBDC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCIBDC5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242d94,
        0,
        0,
        3,
        soc_USBD_BDC_FSCIBDC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCIBDC6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242d98,
        0,
        0,
        3,
        soc_USBD_BDC_FSCIBDC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCICH0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242d00,
        0,
        0,
        4,
        soc_USBD_BDC_FSCICH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCICH1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242d04,
        0,
        0,
        4,
        soc_USBD_BDC_FSCICH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCICH2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242d08,
        0,
        0,
        4,
        soc_USBD_BDC_FSCICH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCICH3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242d0c,
        0,
        0,
        4,
        soc_USBD_BDC_FSCICH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCICH4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242d10,
        0,
        0,
        4,
        soc_USBD_BDC_FSCICH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCICH5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242d14,
        0,
        0,
        4,
        soc_USBD_BDC_FSCICH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCICH6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242d18,
        0,
        0,
        4,
        soc_USBD_BDC_FSCICH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCICHX0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242dc0,
        0,
        0,
        3,
        soc_USBD_BDC_FSCICHX0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCICHX1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242dc4,
        0,
        0,
        3,
        soc_USBD_BDC_FSCICHX0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCICHX2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242dc8,
        0,
        0,
        3,
        soc_USBD_BDC_FSCICHX0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCICHX3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242dcc,
        0,
        0,
        3,
        soc_USBD_BDC_FSCICHX0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCICHX4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242dd0,
        0,
        0,
        3,
        soc_USBD_BDC_FSCICHX0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCICHX5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242dd4,
        0,
        0,
        3,
        soc_USBD_BDC_FSCICHX0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCICHX6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242dd8,
        0,
        0,
        3,
        soc_USBD_BDC_FSCICHX0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCLICr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242ce8,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_USBD_BDC_FSCHICr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCLOCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242cd8,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBD_BDC_FSCHOCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCNICr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242ce4,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_USBD_BDC_FSCHICr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCNOCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242cd4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBD_BDC_FSCHOCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCOBDC1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242d44,
        0,
        0,
        3,
        soc_USBD_BDC_FSCIBDC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCOBDC2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242d48,
        0,
        0,
        3,
        soc_USBD_BDC_FSCIBDC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCOBDC3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242d4c,
        0,
        0,
        3,
        soc_USBD_BDC_FSCIBDC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCOBDC4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242d50,
        0,
        0,
        3,
        soc_USBD_BDC_FSCIBDC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCOBDC5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242d54,
        0,
        0,
        3,
        soc_USBD_BDC_FSCIBDC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCOBDC6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242d58,
        0,
        0,
        3,
        soc_USBD_BDC_FSCIBDC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCODBC0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242d40,
        0,
        0,
        3,
        soc_USBD_BDC_FSCIBDC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_FSCOUTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242cd0,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBD_BDC_FSCOUTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_INTCLS0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1024220c,
        0,
        0,
        2,
        soc_USBD_BDC_INTCLS0r_fields,
        SOC_RESET_VAL_DEC(0x00000fa0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_INTCLS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1024221c,
        0,
        0,
        2,
        soc_USBD_BDC_INTCLS0r_fields,
        SOC_RESET_VAL_DEC(0x00000fa0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_INTCLS2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1024222c,
        0,
        0,
        2,
        soc_USBD_BDC_INTCLS0r_fields,
        SOC_RESET_VAL_DEC(0x00000fa0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_INTCLS3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1024223c,
        0,
        0,
        2,
        soc_USBD_BDC_INTCLS0r_fields,
        SOC_RESET_VAL_DEC(0x00000fa0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_IRAADRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242f98,
        0,
        0,
        3,
        soc_USBD_BDC_IRAADRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_IRADATr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242f9c,
        0,
        0,
        1,
        soc_USBD_BDC_IRADATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_LNKHSCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242e18,
        0,
        0,
        6,
        soc_USBD_BDC_LNKHSCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff00ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_LNKHSRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242e1c,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_USBD_BDC_LNKHSRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_MFNUMr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242048,
        0,
        0,
        3,
        soc_USBD_BDC_MFNUMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_OSC0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242080,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBD_BDC_OSC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_OSC1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242084,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMICD_S0_IDM_IDM_IO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_OSC2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242088,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMICD_S0_IDM_IDM_IO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_OSC3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1024208c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMICD_S0_IDM_IDM_IO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_PHYSSPr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242e28,
        SOC_REG_FLAG_RO,
        0,
        9,
        soc_USBD_BDC_PHYSSPr_fields,
        SOC_RESET_VAL_DEC(0x30011000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfff73e0f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_PHYU2Pr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242e2c,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_USBD_BDC_PHYU2Pr_fields,
        SOC_RESET_VAL_DEC(0x10010010, 0x00000000)
        SOC_RESET_MASK_DEC(0xfff7001f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_PRTHSCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242e08,
        0,
        0,
        6,
        soc_USBD_BDC_LNKHSCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff00ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_PRTHSRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242e0c,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_USBD_BDC_LNKHSRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_RBVMGNr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242fbc,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBD_BDC_RBVMGNr_fields,
        SOC_RESET_VAL_DEC(0x4e504148, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_RBVPDTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242fb4,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USBD_BDC_RBVPDTr_fields,
        SOC_RESET_VAL_DEC(0x0a5c0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_SPBBAHr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1024203c,
        0,
        0,
        1,
        soc_USBD_BDC_SPBBAHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_SPBBALr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242038,
        0,
        0,
        2,
        soc_USBD_BDC_SPBBALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_SRRBAH0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242204,
        0,
        0,
        1,
        soc_USBD_BDC_SPBBAHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_SRRBAH1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242214,
        0,
        0,
        1,
        soc_USBD_BDC_SPBBAHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_SRRBAH2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242224,
        0,
        0,
        1,
        soc_USBD_BDC_SPBBAHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_SRRBAH3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242234,
        0,
        0,
        1,
        soc_USBD_BDC_SPBBAHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_SRRBAL0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242200,
        0,
        0,
        3,
        soc_USBD_BDC_SRRBAL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_SRRBAL1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242210,
        0,
        0,
        3,
        soc_USBD_BDC_SRRBAL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_SRRBAL2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242220,
        0,
        0,
        3,
        soc_USBD_BDC_SRRBAL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_SRRBAL3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242230,
        0,
        0,
        3,
        soc_USBD_BDC_SRRBAL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_SRRINT0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242208,
        0,
        0,
        8,
        soc_USBD_BDC_SRRINT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_SRRINT1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242218,
        0,
        0,
        8,
        soc_USBD_BDC_SRRINT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_SRRINT2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242228,
        0,
        0,
        8,
        soc_USBD_BDC_SRRINT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_SRRINT3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242238,
        0,
        0,
        8,
        soc_USBD_BDC_SRRINT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_USPPM2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1024202c,
        0,
        0,
        8,
        soc_USBD_BDC_USPPM2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfff1ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_USPPMSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242028,
        0,
        0,
        9,
        soc_USBD_BDC_USPPMSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_USPSCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242020,
        0,
        0,
        15,
        soc_USBD_BDC_USPSCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfff001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_USPTDSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10242024,
        0,
        0,
        12,
        soc_USBD_BDC_USPTDSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBD_BDC_XSFNTFr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1024204c,
        0,
        0,
        3,
        soc_USBD_BDC_XSFNTFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_ASYNCLISTADDRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a028,
        0,
        0,
        1,
        soc_USBH_ASYNCLISTADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffe0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_ASYNCLISTADDR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048028,
        0,
        0,
        1,
        soc_USBH_ASYNCLISTADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffe0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_CONFIGFLAGr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a050,
        0,
        0,
        1,
        soc_USBH_CONFIGFLAGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_CONFIGFLAG_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048050,
        0,
        0,
        1,
        soc_USBH_CONFIGFLAG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_CTRLDSSEGMENTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a020,
        0,
        0,
        1,
        soc_USBH_CTRLDSSEGMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_CTRLDSSEGMENT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048020,
        0,
        0,
        1,
        soc_USBH_CTRLDSSEGMENT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_EHCI_INCRX_STRAPr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18049800,
        0,
        0,
        4,
        soc_USBH_EHCI_INCRX_STRAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_EHCI_LPSMC_STATEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804960c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_EHCI_LPSMC_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_EHCI_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a314,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_EHCI_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_EHCI_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18049314,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_EHCI_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_EHCI_XFERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18049608,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_EHCI_XFERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_FRAME_LENADJr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a300,
        0,
        0,
        1,
        soc_USBH_FRAME_LENADJr_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_FRAME_LENADJ_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18049300,
        0,
        0,
        1,
        soc_USBH_FRAME_LENADJ_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_FRINDEXr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a01c,
        0,
        0,
        1,
        soc_USBH_FRINDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_FRINDEX_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804801c,
        0,
        0,
        1,
        soc_USBH_FRINDEX_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_GPIO_OEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a520,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_GPIO_OEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_GPIO_OE_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18049520,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_GPIO_OE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_GPIO_SELr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a51c,
        0,
        0,
        1,
        soc_USBH_GPIO_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_GPIO_SEL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804951c,
        0,
        0,
        1,
        soc_USBH_GPIO_SEL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCBULKCURRENTEDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b02c,
        0,
        0,
        1,
        soc_USBH_HCBULKCURRENTEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCBULKCURRENTED_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804882c,
        0,
        0,
        1,
        soc_USBH_HCBULKCURRENTED_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCBULKHEADEDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b028,
        0,
        0,
        1,
        soc_USBH_HCBULKHEADEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCBULKHEADED_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048828,
        0,
        0,
        1,
        soc_USBH_HCBULKHEADED_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCCAPBASEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USBH_HCCAPBASEr_fields,
        SOC_RESET_VAL_DEC(0x01000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff00ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCCAPBASE_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USBH_HCCAPBASE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x01000010, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff00ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCCOMMANDSTATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b008,
        0,
        0,
        5,
        soc_USBH_HCCOMMANDSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCCOMMANDSTATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048808,
        0,
        0,
        5,
        soc_USBH_HCCOMMANDSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCCONTOLCURRENTEDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b024,
        0,
        0,
        1,
        soc_USBH_HCCONTOLCURRENTEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCCONTOLCURRENTED_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048824,
        0,
        0,
        1,
        soc_USBH_HCCONTOLCURRENTED_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCCONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b004,
        0,
        0,
        9,
        soc_USBH_HCCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCCONTROLHEADEDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b020,
        0,
        0,
        1,
        soc_USBH_HCCONTROLHEADEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCCONTROLHEADED_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048820,
        0,
        0,
        1,
        soc_USBH_HCCONTROLHEADED_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCCONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048804,
        0,
        0,
        9,
        soc_USBH_HCCONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCCPARAMSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a008,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_USBH_HCCPARAMSr_fields,
        SOC_RESET_VAL_DEC(0x0000a010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000fff7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCCPARAMS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048008,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_USBH_HCCPARAMS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000a010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000fff7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCDONEHEADr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_HCDONEHEADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCDONEHEAD_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048830,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_HCDONEHEAD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCFMINTERVALr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b034,
        0,
        0,
        3,
        soc_USBH_HCFMINTERVALr_fields,
        SOC_RESET_VAL_DEC(0x00002edf, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCFMINTERVAL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048834,
        0,
        0,
        3,
        soc_USBH_HCFMINTERVAL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002edf, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCFMNUMBERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b03c,
        0,
        0,
        1,
        soc_USBH_HCFMNUMBERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCFMNUMBER_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804883c,
        0,
        0,
        1,
        soc_USBH_HCFMNUMBER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCFMREMAININGr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b038,
        0,
        0,
        2,
        soc_USBH_HCFMREMAININGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCFMREMAINING_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048838,
        0,
        0,
        2,
        soc_USBH_HCFMREMAINING_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCHCCAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b018,
        0,
        0,
        1,
        soc_USBH_HCHCCAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCHCCA_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048818,
        0,
        0,
        1,
        soc_USBH_HCHCCA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCINTERRUPTDISABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b014,
        0,
        0,
        9,
        soc_USBH_HCINTERRUPTDISABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCINTERRUPTDISABLE_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048814,
        0,
        0,
        9,
        soc_USBH_HCINTERRUPTDISABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCINTERRUPTENABLEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b010,
        0,
        0,
        9,
        soc_USBH_HCINTERRUPTDISABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCINTERRUPTENABLE_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048810,
        0,
        0,
        9,
        soc_USBH_HCINTERRUPTDISABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCINTERRUPTSTATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b00c,
        0,
        0,
        8,
        soc_USBH_HCINTERRUPTSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x4000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCINTERRUPTSTATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804880c,
        0,
        0,
        8,
        soc_USBH_HCINTERRUPTSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x4000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCLSTHRESHOLDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b044,
        0,
        0,
        1,
        soc_USBH_HCLSTHRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000628, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCLSTHRESHOLD_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048844,
        0,
        0,
        1,
        soc_USBH_HCLSTHRESHOLD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000628, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCPERIODCURRENTEDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b01c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_HCPERIODCURRENTEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCPERIODCURRENTED_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804881c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_HCPERIODCURRENTED_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffff0, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCPERIODICSTARTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b040,
        0,
        0,
        1,
        soc_USBH_HCPERIODICSTARTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCPERIODICSTART_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048840,
        0,
        0,
        1,
        soc_USBH_HCPERIODICSTART_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCREVISIONr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_HCREVISIONr_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCREVISION_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_HCREVISION_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCRHDESCRIPTORAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b048,
        0,
        0,
        7,
        soc_USBH_HCRHDESCRIPTORAr_fields,
        SOC_RESET_VAL_DEC(0x02000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xff001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCRHDESCRIPTORA_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048848,
        0,
        0,
        7,
        soc_USBH_HCRHDESCRIPTORA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x02000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xff001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCRHDESCRIPTORBr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b04c,
        0,
        0,
        2,
        soc_USBH_HCRHDESCRIPTORBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00060006, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCRHDESCRIPTORB_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804884c,
        0,
        0,
        2,
        soc_USBH_HCRHDESCRIPTORB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00060006, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCRHPORT00r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b054,
        0,
        0,
        12,
        soc_USBH_HCRHPORT00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f031f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCRHPORT01r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b058,
        0,
        0,
        12,
        soc_USBH_HCRHPORT00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f031f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCRHPORT02r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804885c,
        0,
        0,
        12,
        soc_USBH_HCRHPORT00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f031f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCRHPORT00_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048854,
        0,
        0,
        12,
        soc_USBH_HCRHPORT00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f031f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCRHPORT01_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048858,
        0,
        0,
        12,
        soc_USBH_HCRHPORT00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001f031f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCRHSTATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802b050,
        0,
        0,
        6,
        soc_USBH_HCRHSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80038003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCRHSTATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048850,
        0,
        0,
        6,
        soc_USBH_HCRHSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80038003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_HCSPARAMSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a004,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_USBH_HCSPARAMSr_fields,
        SOC_RESET_VAL_DEC(0x00001212, 0x00000000)
        SOC_RESET_MASK_DEC(0x00f1ff9f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_HCSPARAMS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048004,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_USBH_HCSPARAMS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001212, 0x00000000)
        SOC_RESET_MASK_DEC(0x00f1ff9f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_INSNREG00r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a090,
        0,
        0,
        1,
        soc_USBH_INSNREG00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_INSNREG01r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a094,
        0,
        0,
        2,
        soc_USBH_INSNREG01r_fields,
        SOC_RESET_VAL_DEC(0x00400040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_INSNREG02r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a098,
        0,
        0,
        1,
        soc_USBH_INSNREG02r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_INSNREG03r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a09c,
        0,
        0,
        4,
        soc_USBH_INSNREG03r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_INSNREG04r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a0a0,
        0,
        0,
        6,
        soc_USBH_INSNREG04r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_INSNREG05r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a0a4,
        0,
        0,
        6,
        soc_USBH_INSNREG05r_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_INSNREG06r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a0a8,
        0,
        0,
        5,
        soc_USBH_INSNREG06r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_INSNREG07r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a0ac,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_INSNREG07r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_INSNREG08r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a0b0,
        0,
        0,
        1,
        soc_USBH_INSNREG08r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_INSNREG00_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048090,
        0,
        0,
        1,
        soc_USBH_INSNREG00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_INSNREG01_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048094,
        0,
        0,
        2,
        soc_USBH_INSNREG01_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00400040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_INSNREG02_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048098,
        0,
        0,
        1,
        soc_USBH_INSNREG02_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_INSNREG03_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804809c,
        0,
        0,
        7,
        soc_USBH_INSNREG03_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_INSNREG04_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180480a0,
        0,
        0,
        7,
        soc_USBH_INSNREG04_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_INSNREG05_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180480a4,
        0,
        0,
        6,
        soc_USBH_INSNREG05_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_INSNREG06_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180480a8,
        0,
        0,
        5,
        soc_USBH_INSNREG06_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_INSNREG07_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180480ac,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_INSNREG07_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_INSNREG08_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180480b0,
        0,
        0,
        1,
        soc_USBH_INSNREG08_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_INTR_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804970c,
        0,
        0,
        2,
        soc_USBH_INTR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_MDIO_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a524,
        0,
        0,
        6,
        soc_USBH_MDIO_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_MDIO_RDDATr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a528,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USBH_MDIO_RDDATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_OHCI_CCS_STSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18049704,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_OHCI_CCS_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_56160_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_OHCI_EHCI_STRAPr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18049700,
        0,
        0,
        10,
        soc_USBH_OHCI_EHCI_STRAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_USBH_OHCI_EHCI_STRAP_BCM53570_B0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18049700,
        0,
        0,
        11,
        soc_USBH_OHCI_EHCI_STRAP_BCM53570_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_OHCI_PWR_STSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18049604,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_OHCI_PWR_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_PERIODICLISTBASEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a024,
        0,
        0,
        1,
        soc_USBH_PERIODICLISTBASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_PERIODICLISTBASE_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048024,
        0,
        0,
        1,
        soc_USBH_PERIODICLISTBASE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_PHY_CTRL_P0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a200,
        0,
        0,
        6,
        soc_USBH_PHY_CTRL_P0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_PHY_CTRL_P1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a204,
        0,
        0,
        6,
        soc_USBH_PHY_CTRL_P0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_PHY_CTRL_P2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18049208,
        0,
        0,
        6,
        soc_USBH_PHY_CTRL_P0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_PHY_CTRL_P0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18049200,
        0,
        0,
        6,
        soc_USBH_PHY_CTRL_P0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_PHY_CTRL_P1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18049204,
        0,
        0,
        6,
        soc_USBH_PHY_CTRL_P0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_PORTSC_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a054,
        0,
        0,
        17,
        soc_USBH_PORTSC_0r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffdff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_PORTSC_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a058,
        0,
        0,
        17,
        soc_USBH_PORTSC_0r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffdff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_PORTSC_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804805c,
        0,
        0,
        17,
        soc_USBH_PORTSC_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffdff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_PORTSC_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048054,
        0,
        0,
        17,
        soc_USBH_PORTSC_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffdff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_PORTSC_1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048058,
        0,
        0,
        17,
        soc_USBH_PORTSC_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007ffdff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_SB_ADDRHIr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a320,
        0,
        0,
        1,
        soc_USBH_SB_ADDRHIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_SHIM_CTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a304,
        0,
        0,
        6,
        soc_USBH_SHIM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x000009ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_SHIM_CTRL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18049304,
        0,
        0,
        6,
        soc_USBH_SHIM_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000009ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_SHIM_MASTER_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a30c,
        0,
        0,
        3,
        soc_USBH_SHIM_MASTER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007d, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_SHIM_MASTER_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804930c,
        0,
        0,
        3,
        soc_USBH_SHIM_MASTER_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007d, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_SHIM_SLAVE_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a308,
        0,
        0,
        4,
        soc_USBH_SHIM_SLAVE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_SHIM_SLAVE_STATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18049308,
        0,
        0,
        4,
        soc_USBH_SHIM_SLAVE_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_TP_CTLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a514,
        0,
        0,
        4,
        soc_USBH_TP_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0f0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_TP_CTL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18049514,
        0,
        0,
        4,
        soc_USBH_TP_CTL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0f0f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_TP_OUTP0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a538,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_TP_OUTP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_TP_OUTP1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a53c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_TP_OUTP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_TP_OUTP2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18049540,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_TP_OUTP0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_TP_OUTP0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18049538,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_TP_OUTP0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_TP_OUTP1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804953c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_TP_OUTP0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_USB2H_STDCELL_SRAM_PARAMr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18049600,
        0,
        0,
        1,
        soc_USBH_USB2H_STDCELL_SRAM_PARAMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_USBCMDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a010,
        0,
        0,
        10,
        soc_USBH_USBCMDr_fields,
        SOC_RESET_VAL_DEC(0x00080000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0bff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_USBCMD_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048010,
        0,
        0,
        10,
        soc_USBH_USBCMD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00080000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff0bff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_USBINTRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a018,
        0,
        0,
        6,
        soc_USBH_USBINTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_USBINTR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048018,
        0,
        0,
        6,
        soc_USBH_USBINTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_USBSTSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a014,
        0,
        0,
        10,
        soc_USBH_USBSTSr_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000f03f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_USBSTS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18048014,
        0,
        0,
        10,
        soc_USBH_USBSTS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000f03f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_UTMI_P0CTLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a510,
        0,
        0,
        12,
        soc_USBH_UTMI_P0CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_UTMI_P0CTL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18049510,
        0,
        0,
        12,
        soc_USBH_UTMI_P0CTL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000803, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_USBH_UTMI_P1CTLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802a518,
        0,
        0,
        12,
        soc_USBH_UTMI_P0CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_UTMI_P1CTL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18049518,
        0,
        0,
        12,
        soc_USBH_UTMI_P0CTL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000803, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_USBH_UTMI_P2CTLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18049708,
        0,
        0,
        12,
        soc_USBH_UTMI_P0CTL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000803, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_AIUCFGr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243c3c,
        0,
        0,
        9,
        soc_USBH_XHC_AIUCFGr_fields,
        SOC_RESET_VAL_DEC(0x25330108, 0x00000000)
        SOC_RESET_MASK_DEC(0x7777ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_AIUDMAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243c34,
        0,
        0,
        9,
        soc_USBH_XHC_AIUDMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_AIUFLAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243c38,
        0,
        0,
        4,
        soc_USBH_XHC_AIUFLAr_fields,
        SOC_RESET_VAL_DEC(0x361a5e20, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_AXILPMr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243c10,
        0,
        0,
        3,
        soc_USBH_XHC_AXILPMr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_AXIQOSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243c14,
        0,
        0,
        8,
        soc_USBD_BDC_AXIQOSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_AXIRDAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243c0c,
        0,
        0,
        5,
        soc_USBH_XHC_AXIRDAr_fields,
        SOC_RESET_VAL_DEC(0x60000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf9ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_AXIWRAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243c08,
        0,
        0,
        5,
        soc_USBH_XHC_AXIWRAr_fields,
        SOC_RESET_VAL_DEC(0x60000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf1ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_BIUSPCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243c04,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_USBH_XHC_BIUSPCr_fields,
        SOC_RESET_VAL_DEC(0x3110000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_CONFIGr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243058,
        0,
        0,
        4,
        soc_USBH_XHC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_CPARAMS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243010,
        SOC_REG_FLAG_RO,
        0,
        14,
        soc_USBH_XHC_CPARAMS1r_fields,
        SOC_RESET_VAL_DEC(0x0250f16d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_CPARAMS2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1024301c,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_USBH_XHC_CPARAMS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_CPLIVERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_USBH_XHC_CPLIVERr_fields,
        SOC_RESET_VAL_DEC(0x01000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_CRCRHr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1024303c,
        0,
        0,
        1,
        soc_USBH_XHC_CRCRHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_CRCRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243038,
        0,
        0,
        6,
        soc_USBH_XHC_CRCRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_CSRSPCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243c24,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_USBH_XHC_CSRSPCr_fields,
        SOC_RESET_VAL_DEC(0x31100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_CTTMTS0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243bf8,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBH_XHC_CTTMTS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_CTTMTS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243bfc,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBH_XHC_CTTMTS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_DBLCMDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102438c0,
        0,
        0,
        3,
        soc_USBH_XHC_DBLCMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_DBLDVX1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102438c4,
        0,
        0,
        3,
        soc_USBH_XHC_DBLCMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_DBLDVX2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102438c8,
        0,
        0,
        3,
        soc_USBH_XHC_DBLCMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_DBLDVX3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102438cc,
        0,
        0,
        3,
        soc_USBH_XHC_DBLCMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_DBLDVX4r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102438d0,
        0,
        0,
        3,
        soc_USBH_XHC_DBLCMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_DBLDVX5r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102438d4,
        0,
        0,
        3,
        soc_USBH_XHC_DBLCMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_DBLDVX6r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102438d8,
        0,
        0,
        3,
        soc_USBH_XHC_DBLCMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_DBLDVX7r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102438dc,
        0,
        0,
        3,
        soc_USBH_XHC_DBLCMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_DBLDVX8r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102438e0,
        0,
        0,
        3,
        soc_USBH_XHC_DBLCMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_DBLDVX9r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102438e4,
        0,
        0,
        3,
        soc_USBH_XHC_DBLCMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_DBLDVX10r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102438e8,
        0,
        0,
        3,
        soc_USBH_XHC_DBLCMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_DBLDVX11r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102438ec,
        0,
        0,
        3,
        soc_USBH_XHC_DBLCMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_DBLDVX12r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102438f0,
        0,
        0,
        3,
        soc_USBH_XHC_DBLCMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_DBLDVX13r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102438f4,
        0,
        0,
        3,
        soc_USBH_XHC_DBLCMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_DBLDVX14r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102438f8,
        0,
        0,
        3,
        soc_USBH_XHC_DBLCMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_DBLDVX15r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102438fc,
        0,
        0,
        3,
        soc_USBH_XHC_DBLCMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_DBLDVX16r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243900,
        0,
        0,
        3,
        soc_USBH_XHC_DBLCMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_DBOFFr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243014,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USBH_XHC_DBOFFr_fields,
        SOC_RESET_VAL_DEC(0x000008c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_DCBAAPHr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243054,
        0,
        0,
        1,
        soc_USBH_XHC_DCBAAPHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_DCBAAPLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243050,
        0,
        0,
        2,
        soc_USBH_XHC_DCBAAPLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_DNCTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243034,
        0,
        0,
        2,
        soc_USBH_XHC_DNCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHAIUr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243c30,
        0,
        0,
        10,
        soc_USBH_XHC_ECHAIUr_fields,
        SOC_RESET_VAL_DEC(0x400604c2, 0x00000000)
        SOC_RESET_MASK_DEC(0xdfffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHBIUr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243c00,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_USBH_XHC_ECHBIUr_fields,
        SOC_RESET_VAL_DEC(0x100108c0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHCSRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243c20,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_USBH_XHC_ECHCSRr_fields,
        SOC_RESET_VAL_DEC(0x0d8004c1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHCTTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243bf0,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBH_XHC_ECHCTTr_fields,
        SOC_RESET_VAL_DEC(0x000004e0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHDBGr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243af8,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBH_XHC_ECHDBGr_fields,
        SOC_RESET_VAL_DEC(0x000010cb, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHFSCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243c40,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_USBH_XHC_ECHFSCr_fields,
        SOC_RESET_VAL_DEC(0x00330cff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHHSTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243fa0,
        0,
        0,
        10,
        soc_USBH_XHC_ECHHSTr_fields,
        SOC_RESET_VAL_DEC(0xb61304fc, 0x00000000)
        SOC_RESET_MASK_DEC(0xff1fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHIOVr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243968,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBH_XHC_ECHIOVr_fields,
        SOC_RESET_VAL_DEC(0x00006004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHIRAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243f90,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBD_BDC_ECHIRAr_fields,
        SOC_RESET_VAL_DEC(0x000004fe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHMSIr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243ae8,
        SOC_REG_FLAG_RO,
        0,
        8,
        soc_USBH_XHC_ECHMSIr_fields,
        SOC_RESET_VAL_DEC(0x00850405, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHPMGr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243960,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBH_XHC_ECHPMGr_fields,
        SOC_RESET_VAL_DEC(0x00000203, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHPMGCSDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243964,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMICD_S0_IDM_IDM_IO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHPRTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243c70,
        0,
        0,
        7,
        soc_USBH_XHC_ECHPRTr_fields,
        SOC_RESET_VAL_DEC(0x00fb04ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHRBVr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243fb0,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_USBH_XHC_ECHRBVr_fields,
        SOC_RESET_VAL_DEC(0x300800fe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHRH2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243f50,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBH_XHC_ECHRH2r_fields,
        SOC_RESET_VAL_DEC(0x00000cff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHRHSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243c80,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_USBH_XHC_ECHRHSr_fields,
        SOC_RESET_VAL_DEC(0x01200cff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHRSV2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243cc0,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBH_XHC_ECHRSV2r_fields,
        SOC_RESET_VAL_DEC(0x0000a4ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHRSVOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243b38,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBH_XHC_ECHRSVOr_fields,
        SOC_RESET_VAL_DEC(0x00002eff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHSPT2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243950,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_USBH_XHC_ECHSPT2r_fields,
        SOC_RESET_VAL_DEC(0x02000402, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHSPT3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243940,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_USBH_XHC_ECHSPT3r_fields,
        SOC_RESET_VAL_DEC(0x030004ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHSSPr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243cb0,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBH_XHC_ECHSSPr_fields,
        SOC_RESET_VAL_DEC(0x000004ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ECHU2Pr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243f80,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBH_XHC_ECHSSPr_fields,
        SOC_RESET_VAL_DEC(0x000004ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ERDPH0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102434dc,
        0,
        0,
        1,
        soc_USBH_XHC_ERDPH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ERDPH1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102434fc,
        0,
        0,
        1,
        soc_USBH_XHC_ERDPH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ERDPL0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102434d8,
        0,
        0,
        3,
        soc_USBH_XHC_ERDPL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ERDPL1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102434f8,
        0,
        0,
        3,
        soc_USBH_XHC_ERDPL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ERSTBAH0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102434d4,
        0,
        0,
        1,
        soc_USBD_BDC_SPBBAHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ERSTBAH1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102434f4,
        0,
        0,
        1,
        soc_USBD_BDC_SPBBAHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ERSTBAL0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102434d0,
        0,
        0,
        2,
        soc_USBH_XHC_ERSTBAL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ERSTBAL1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102434f0,
        0,
        0,
        2,
        soc_USBH_XHC_ERSTBAL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ERSTSZ0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102434c8,
        0,
        0,
        2,
        soc_USBH_XHC_ERSTSZ0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_ERSTSZ1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102434e8,
        0,
        0,
        2,
        soc_USBH_XHC_ERSTSZ0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_HSTDBGr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243fa4,
        0,
        0,
        4,
        soc_USBH_XHC_HSTDBGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_HSTNPHr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243fac,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBD_BDC_DVCNPHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_HSTNPLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243fa8,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USBH_XHC_HSTNPLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_IMAN0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102434c0,
        0,
        0,
        3,
        soc_USBH_XHC_IMAN0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_IMAN1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102434e0,
        0,
        0,
        3,
        soc_USBH_XHC_IMAN0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_IMOD0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102434c4,
        0,
        0,
        2,
        soc_USBH_XHC_IMOD0r_fields,
        SOC_RESET_VAL_DEC(0x00000fa0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_IMOD1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102434e4,
        0,
        0,
        2,
        soc_USBH_XHC_IMOD0r_fields,
        SOC_RESET_VAL_DEC(0x00000fa0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_IRAADRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243f98,
        0,
        0,
        3,
        soc_USBH_XHC_IRAADRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_IRADATr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243f9c,
        0,
        0,
        1,
        soc_USBD_BDC_IRADATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_MFINDEXr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x102434a0,
        0,
        0,
        2,
        soc_USBH_XHC_MFINDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_PAGESIZEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243028,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USBH_XHC_PAGESIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_PNSTR2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243954,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USBH_XHC_PNSTR2r_fields,
        SOC_RESET_VAL_DEC(0x20425355, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_PORTLI1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243428,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_CMICD_S0_IDM_IDM_IO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_PORTPM1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243424,
        0,
        0,
        4,
        soc_USBH_XHC_PORTPM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_PORTSC1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243420,
        0,
        0,
        23,
        soc_USBH_XHC_PORTSC1r_fields,
        SOC_RESET_VAL_DEC(0x000002a0, 0x00000000)
        SOC_RESET_MASK_DEC(0xcfffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_PSUM2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243958,
        SOC_REG_FLAG_RO,
        0,
        9,
        soc_USBH_XHC_PSUM2r_fields,
        SOC_RESET_VAL_DEC(0x00000203, 0x00000000)
        SOC_RESET_MASK_DEC(0xfe1fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_PTSLTYP2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1024395c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USBH_XHC_PTSLTYP2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_RTOFFr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243018,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_USBH_XHC_RTOFFr_fields,
        SOC_RESET_VAL_DEC(0x000004a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_SPARAMS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243004,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_USBH_XHC_SPARAMS1r_fields,
        SOC_RESET_VAL_DEC(0x0400021f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_SPARAMS2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243008,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_USBH_XHC_SPARAMS2r_fields,
        SOC_RESET_VAL_DEC(0x14000052, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_SPARAMS3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1024300c,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_USBH_XHC_SPARAMS3r_fields,
        SOC_RESET_VAL_DEC(0x07ff0002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_USBCMDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243020,
        0,
        0,
        12,
        soc_USBH_XHC_USBCMDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USBH_XHC_USBSTSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10243024,
        0,
        0,
        10,
        soc_USBH_XHC_USBSTSr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001f1f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USB_NIC_M0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10256a00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USB_NIC_M0_IDM_IDM_RESET_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10256800,
        0,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_REG_INT_USB_NIC_M0_IDM_IDM_RESET_STATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x10256804,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_USER_OTP_BONDOPTION_127_96_REGr */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0,
        0x3240c0c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USER_OTP_BONDOPTION_127_96_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_USER_OTP_BONDOPTION_159_128_REGr */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0,
        0x3240c10,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USER_OTP_BONDOPTION_127_96_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_USER_OTP_BONDOPTION_191_160_REGr */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0,
        0x3240c14,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USER_OTP_BONDOPTION_127_96_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_USER_OTP_BONDOPTION_223_192_REGr */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0,
        0x3240c18,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USER_OTP_BONDOPTION_127_96_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_USER_OTP_BONDOPTION_255_224_REGr */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0,
        0x3240c1c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USER_OTP_BONDOPTION_127_96_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_USER_OTP_BONDOPTION_287_256_REGr */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0,
        0x3240c20,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USER_OTP_BONDOPTION_127_96_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_USER_OTP_BONDOPTION_319_288_REGr */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0,
        0x3240c24,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USER_OTP_BONDOPTION_127_96_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_USER_OTP_BONDOPTION_31_0_REGr */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0,
        0x3240c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USER_OTP_BONDOPTION_127_96_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_USER_OTP_BONDOPTION_351_320_REGr */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0,
        0x3240c28,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USER_OTP_BONDOPTION_127_96_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_USER_OTP_BONDOPTION_383_352_REGr */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0,
        0x3240c2c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USER_OTP_BONDOPTION_127_96_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_USER_OTP_BONDOPTION_415_384_REGr */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0,
        0x3240c30,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USER_OTP_BONDOPTION_127_96_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_USER_OTP_BONDOPTION_447_416_REGr */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0,
        0x3240c34,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USER_OTP_BONDOPTION_127_96_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_USER_OTP_BONDOPTION_479_448_REGr */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0,
        0x3240c38,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USER_OTP_BONDOPTION_127_96_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_USER_OTP_BONDOPTION_511_480_REGr */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0,
        0x3240c3c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USER_OTP_BONDOPTION_127_96_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_USER_OTP_BONDOPTION_63_32_REGr */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0,
        0x3240c04,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USER_OTP_BONDOPTION_127_96_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0) || \
    defined(BCM_56670_C0)
    { /* SOC_REG_INT_USER_OTP_BONDOPTION_95_64_REGr */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0,
        0x3240c08,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_USER_OTP_BONDOPTION_127_96_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_USER_TRUNK_HASH_SELECTr */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xe000134,
        0,
        0,
        1,
        soc_IUSER_TRUNK_HASH_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_USER_TRUNK_HASH_SELECT_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x40006500,
        0,
        0,
        1,
        soc_IUSER_TRUNK_HASH_SELECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        16,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_USER_TRUNK_HASH_SELECT_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x110000a4,
        0,
        0,
        1,
        soc_IUSER_TRUNK_HASH_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_USER_TRUNK_HASH_SELECT_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0x44006500,
        0,
        0,
        1,
        soc_IUSER_TRUNK_HASH_SELECT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        17,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_USER_TRUNK_HASH_SELECT_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0,
        0xf000134,
        0,
        0,
        1,
        soc_IUSER_TRUNK_HASH_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        15,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_USE_SP_SHAREDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2080132,
        0,
        0,
        1,
        soc_COLOR_AWAREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_USE_SP_SHARED_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xa013200,
        0,
        0,
        1,
        soc_SER_RING_ERR_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_USE_SP_SHARED_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xa013200,
        0,
        0,
        1,
        soc_AXP_CH_MMU_REQ_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        2,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_CAM_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e000000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_IFP_TCAM_CAM_CONTROL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_CAM_CONTROL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e000000,
        0,
        0,
        6,
        soc_IFP_TCAM_CAM_CONTROL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL0_BIST_CONFIG_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e110000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL0_BIST_CONFIG_64_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e210000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL0_BIST_CONFIG_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e110000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL0_BIST_CONFIG_64_PIPE0_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e210000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL0_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e090000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL0_BIST_STATUS_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e110000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL0_BIST_STATUS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e090000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL0_BIST_STATUS_PIPE0_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e110000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL0_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e010000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL0_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e010000,
        0,
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL10_BIST_CONFIG_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e2b0000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL10_BIST_CONFIG_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e2b0000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL10_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e1b0000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL10_BIST_STATUS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e1b0000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL10_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0b0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL10_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0b0000,
        0,
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL11_BIST_CONFIG_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e2c0000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL11_BIST_CONFIG_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e2c0000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL11_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e1c0000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL11_BIST_STATUS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e1c0000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL11_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0c0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL11_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0c0000,
        0,
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL12_BIST_CONFIG_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e2d0000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL12_BIST_CONFIG_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e2d0000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL12_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e1d0000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL12_BIST_STATUS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e1d0000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL12_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0d0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL12_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0d0000,
        0,
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL13_BIST_CONFIG_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e2e0000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL13_BIST_CONFIG_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e2e0000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL13_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e1e0000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL13_BIST_STATUS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e1e0000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL13_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0e0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL13_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0e0000,
        0,
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL14_BIST_CONFIG_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e2f0000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL14_BIST_CONFIG_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e2f0000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL14_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e1f0000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL14_BIST_STATUS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e1f0000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL14_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0f0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL14_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0f0000,
        0,
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL15_BIST_CONFIG_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e300000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL15_BIST_CONFIG_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e300000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL15_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e200000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL15_BIST_STATUS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e200000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL15_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e100000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL15_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e100000,
        0,
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL1_BIST_CONFIG_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e120000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL1_BIST_CONFIG_64_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e220000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL1_BIST_CONFIG_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e120000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL1_BIST_CONFIG_64_PIPE0_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e220000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL1_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0a0000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL1_BIST_STATUS_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e120000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL1_BIST_STATUS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0a0000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL1_BIST_STATUS_PIPE0_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e120000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL1_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e020000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL1_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e020000,
        0,
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL2_BIST_CONFIG_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e130000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL2_BIST_CONFIG_64_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e230000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL2_BIST_CONFIG_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e130000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL2_BIST_CONFIG_64_PIPE0_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e230000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL2_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0b0000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL2_BIST_STATUS_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e130000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL2_BIST_STATUS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0b0000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL2_BIST_STATUS_PIPE0_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e130000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL2_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e030000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL2_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e030000,
        0,
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL3_BIST_CONFIG_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e140000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL3_BIST_CONFIG_64_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e240000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL3_BIST_CONFIG_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e140000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL3_BIST_CONFIG_64_PIPE0_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e240000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL3_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0c0000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL3_BIST_STATUS_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e140000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL3_BIST_STATUS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0c0000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL3_BIST_STATUS_PIPE0_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e140000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL3_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e040000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL3_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e040000,
        0,
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL4_BIST_CONFIG_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e150000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL4_BIST_CONFIG_64_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e250000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL4_BIST_CONFIG_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e150000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL4_BIST_CONFIG_64_PIPE0_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e250000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL4_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0d0000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL4_BIST_STATUS_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e150000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL4_BIST_STATUS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0d0000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL4_BIST_STATUS_PIPE0_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e150000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL4_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e050000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL4_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e050000,
        0,
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL5_BIST_CONFIG_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e160000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL5_BIST_CONFIG_64_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e260000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL5_BIST_CONFIG_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e160000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL5_BIST_CONFIG_64_PIPE0_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e260000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL5_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0e0000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL5_BIST_STATUS_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e160000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL5_BIST_STATUS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0e0000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL5_BIST_STATUS_PIPE0_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e160000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL5_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e060000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL5_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e060000,
        0,
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL6_BIST_CONFIG_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e170000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL6_BIST_CONFIG_64_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e270000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL6_BIST_CONFIG_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e170000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL6_BIST_CONFIG_64_PIPE0_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e270000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL6_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0f0000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL6_BIST_STATUS_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e170000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL6_BIST_STATUS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0f0000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL6_BIST_STATUS_PIPE0_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e170000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL6_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e070000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL6_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e070000,
        0,
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL7_BIST_CONFIG_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e180000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL7_BIST_CONFIG_64_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e280000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL7_BIST_CONFIG_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e180000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL7_BIST_CONFIG_64_PIPE0_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e280000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL7_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e100000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL7_BIST_STATUS_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e180000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL7_BIST_STATUS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e100000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL7_BIST_STATUS_PIPE0_BCM56470_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e180000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL7_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e080000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL7_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e080000,
        0,
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL8_BIST_CONFIG_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e290000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL8_BIST_CONFIG_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e290000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL8_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e190000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL8_BIST_STATUS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e190000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL8_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e090000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL8_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e090000,
        0,
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL9_BIST_CONFIG_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e2a0000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL9_BIST_CONFIG_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e2a0000,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_CPU_COS_CAM_BIST_CONFIG_64_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL9_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e1a0000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL9_BIST_STATUS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e1a0000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL9_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0a0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_REG_INT_UTT_TCAM_POOL9_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8e0a0000,
        0,
        0,
        4,
        soc_IFP_TCAM_POOL0_DBGCTRL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
        35,
    },
#endif /* chips */

