// Seed: 474163748
module module_0 (
    output wor id_0,
    output supply0 id_1
);
  logic id_3;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply1 id_3
    , id_11,
    input supply0 id_4,
    input supply0 id_5,
    output uwire id_6,
    output tri id_7,
    output tri1 id_8,
    output uwire id_9
);
  wire id_12 = id_5;
  module_0 modCall_1 (
      id_8,
      id_0
  );
  assign modCall_1.id_0 = 0;
  assign id_8 = id_1;
  wire id_13;
endmodule
module module_2 (
    output uwire id_0,
    input wand id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri id_4,
    input tri id_5,
    output wor id_6,
    output uwire id_7,
    output supply0 id_8,
    output supply1 id_9,
    input supply0 id_10,
    input tri0 id_11,
    output tri id_12,
    output supply0 id_13,
    output tri0 id_14
);
  logic id_16;
  logic [-1 : -1  -  1] id_17;
  ;
  logic id_18;
  assign id_18 = 1;
  logic id_19;
  module_0 modCall_1 (
      id_0,
      id_13
  );
endmodule
