# Tiny Tapeout project information
project:
  title:        "UART Transceiver" 
  author:       "Dixon Mathews"        # Replace with your name
  discord:      "yourusername#1234" # Optional discord handle
  description:  "8-bit UART transceiver with FIFO buffers and flow control @ 9600 baud"
  language:     "Verilog"
  clock_hz:     10000000           # 10 MHz clock
  tiles:        "1x1"              # Occupies one tile
  top_module:   "tt_um_captmodterm13_uart" # Replace 'username' with your GitHub username
  source_files:
    - "tt_um_username_uart.v"
    - "uart_top.v"
    - "baud_gen.v"
    - "uart_tx.v"
    - "uart_rx.v"
    - "uart_fifo.v"

pinout:
  # Inputs (ui_in)
  ui[0]: "TX Data Bit 0"
  ui[1]: "TX Data Bit 1"
  ui[2]: "TX Data Bit 2"
  ui[3]: "TX Data Bit 3"
  ui[4]: "TX Data Bit 4"
  ui[5]: "TX Data Bit 5"
  ui[6]: "TX Data Bit 6"
  ui[7]: "TX Data Bit 7"

  # Outputs (uo_out)
  uo[0]: "RX Data Bit 0"
  uo[1]: "RX Data Bit 1"
  uo[2]: "RX Data Bit 2"
  uo[3]: "RX Data Bit 3"
  uo[4]: "RX Data Bit 4"
  uo[5]: "RX Data Bit 5"
  uo[6]: "RX Data Bit 6"
  uo[7]: "RX Data Bit 7"

  # Bidirectional pins (uio)
  uio[0]: "TXD (Transmit Data)"
  uio[1]: "RXD (Receive Data)"
  uio[2]: "TX Ready"
  uio[3]: "TX Full"
  uio[4]: "RX Valid"
  uio[5]: "RX Empty"
  uio[6]: "TX Write Enable"
  uio[7]: "RX Read Enable"

# Do not change!
yaml_version: 6
