INFO: [VRFC 10-2263] Analyzing Verilog file "U:/project_6pt2/project_6pt2.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/half_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/ones_compliment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ones_compliment
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
