// Seed: 2737008952
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  output id_5;
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  type_7(
      1, 1, id_5, 1
  );
  assign id_1 = 1;
  assign id_3 = 1;
  logic id_6;
endmodule
