	component radar_core is
		port (
			clk_clk                          : in  std_logic                     := 'X';             -- clk
			pio_0_external_connection_export : out std_logic_vector(7 downto 0);                     -- export
			pio_1_external_connection_export : out std_logic_vector(9 downto 0);                     -- export
			pio_2_external_connection_export : out std_logic_vector(9 downto 0);                     -- export
			pio_3_external_connection_export : in  std_logic_vector(15 downto 0) := (others => 'X'); -- export
			reset_reset_n                    : in  std_logic                     := 'X'              -- reset_n
		);
	end component radar_core;

