// Mem file initialization records.
//
// SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
// Vivado v2024.2 (64-bit)
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// Created on Tuesday May 13, 2025 - 10:07:59 pm, from:
//
//     Map file     - /home/luka/FPGA/digitalnoNacrt/xadc/xadc.gen/sources_1/ip/microblaze_mcs_0/bd_0/bd_fc5c_0.bmm
//     Data file(s) - /home/luka/FPGA/digitalnoNacrt/xadc/xadc.gen/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_0/data/mb_bootloop_le.elf
//
// Address space 'blazecore_inst_microblaze_I.blazecore_inst_lmb_bram_I_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
