INFO: [VRFC 10-163] Analyzing VHDL file "H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity generator
ERROR: [VRFC 10-1466] type real does not match with the integer literal [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:42]
ERROR: [VRFC 10-1466] type real does not match with the integer literal [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:44]
ERROR: [VRFC 10-1478] type of aggregate cannot be determined without context ; 7 visible types match here [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:54]
ERROR: [VRFC 10-298] ambiguous type: 'memory_type' or 'std_logic_vector' [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:54]
ERROR: [VRFC 10-1083] near std_logic_vector ; type conversion expression type cannot be determined uniquely [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:54]
ERROR: [VRFC 10-1470] type conversion (to std_logic_vector) cannot have aggregate operand [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:54]
ERROR: [VRFC 10-91] o_valid is not declared [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:59]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd:40]
INFO: [VRFC 10-240] VHDL file H:/ProjetVHDL/Projet_Piano/Projet_Piano.srcs/sources_1/new/generator.vhd ignored due to errors
