<stg><name>up_sampling2d_fix16</name>


<trans_list>

<trans id="66" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)

]]></Node>
<StgValue><ssdm name="output_depth_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %input_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %input_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="5">
<![CDATA[
:5  %tmp_1_cast = zext i5 %input_height_read to i8

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="6">
<![CDATA[
:6  %tmp_3_cast = zext i6 %output_height_read to i9

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="6">
<![CDATA[
:7  %tmp_4_cast = zext i6 %output_width_read to i14

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="5">
<![CDATA[
:8  %tmp_2 = zext i5 %input_width_read to i12

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %out_d = phi i5 [ 0, %0 ], [ %out_d_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i8 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.loopexit:2  %phi_mul2 = phi i9 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:3  %next_mul3 = add i9 %phi_mul2, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:4  %next_mul = add i8 %phi_mul, %tmp_1_cast

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="5">
<![CDATA[
.loopexit:5  %out_d_cast = zext i5 %out_d to i6

]]></Node>
<StgValue><ssdm name="out_d_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:6  %exitcond3 = icmp eq i6 %out_d_cast, %output_depth_read

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:7  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:8  %out_d_1 = add i5 %out_d, 1

]]></Node>
<StgValue><ssdm name="out_d_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:9  br i1 %exitcond3, label %2, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader4:0  %out_h = phi i5 [ %out_h_1, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="5">
<![CDATA[
.preheader4:1  %out_h_cast = zext i5 %out_h to i6

]]></Node>
<StgValue><ssdm name="out_h_cast"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader4:2  %exitcond2 = icmp eq i6 %out_h_cast, %output_height_read

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:4  %out_h_1 = add i5 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:5  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:0  %div = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %out_h, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %tmp_9_cast = zext i4 %div to i8

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="5">
<![CDATA[
.preheader.preheader:2  %tmp_cast = zext i5 %out_h to i9

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:3  %tmp = add i8 %phi_mul, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:4  %tmp_1 = zext i8 %tmp to i12

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:5  %tmp1_cast = mul i12 %tmp_1, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:6  %tmp2 = add i9 %phi_mul2, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="9">
<![CDATA[
.preheader.preheader:7  %tmp2_cast = zext i9 %tmp2 to i14

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:8  %tmp3 = mul i14 %tmp2_cast, %tmp_4_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:9  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %out_w = phi i5 [ %out_w_1, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="5">
<![CDATA[
.preheader:1  %out_w_cast = zext i5 %out_w to i6

]]></Node>
<StgValue><ssdm name="out_w_cast"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:2  %exitcond = icmp eq i6 %out_w_cast, %output_width_read

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4  %out_w_1 = add i5 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.preheader4.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %out_w, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="4">
<![CDATA[
:1  %tmp_8_cast = zext i4 %div1 to i12

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_s = add i12 %tmp_8_cast, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="12">
<![CDATA[
:3  %tmp_3 = zext i12 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="5">
<![CDATA[
:6  %tmp_12_cast = zext i5 %out_w to i14

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %tmp_4 = add i14 %tmp_12_cast, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="14">
<![CDATA[
:8  %tmp_5 = zext i14 %tmp_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="75" name="input_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_height"/></StgValue>
</port>
<port id="76" name="input_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_width"/></StgValue>
</port>
<port id="77" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="output_depth" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_depth"/></StgValue>
</port>
<port id="79" name="output_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_height"/></StgValue>
</port>
<port id="80" name="output_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_width"/></StgValue>
</port>
<port id="81" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="83" from="_ssdm_op_Read.ap_auto.i6" to="output_width_read" fromId="82" toId="7">
</dataflow>
<dataflow id="84" from="output_width" to="output_width_read" fromId="80" toId="7">
</dataflow>
<dataflow id="85" from="_ssdm_op_Read.ap_auto.i6" to="output_height_read" fromId="82" toId="8">
</dataflow>
<dataflow id="86" from="output_height" to="output_height_read" fromId="79" toId="8">
</dataflow>
<dataflow id="87" from="_ssdm_op_Read.ap_auto.i6" to="output_depth_read" fromId="82" toId="9">
</dataflow>
<dataflow id="88" from="output_depth" to="output_depth_read" fromId="78" toId="9">
</dataflow>
<dataflow id="90" from="_ssdm_op_Read.ap_auto.i5" to="input_width_read" fromId="89" toId="10">
</dataflow>
<dataflow id="91" from="input_width" to="input_width_read" fromId="76" toId="10">
</dataflow>
<dataflow id="92" from="_ssdm_op_Read.ap_auto.i5" to="input_height_read" fromId="89" toId="11">
</dataflow>
<dataflow id="93" from="input_height" to="input_height_read" fromId="75" toId="11">
</dataflow>
<dataflow id="94" from="input_height_read" to="tmp_1_cast" fromId="11" toId="12">
</dataflow>
<dataflow id="95" from="output_height_read" to="tmp_3_cast" fromId="8" toId="13">
</dataflow>
<dataflow id="96" from="output_width_read" to="tmp_4_cast" fromId="7" toId="14">
</dataflow>
<dataflow id="97" from="input_width_read" to="tmp_2" fromId="10" toId="15">
</dataflow>
<dataflow id="99" from="StgValue_98" to="out_d" fromId="98" toId="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="100" from="StgValue_16" to="out_d" fromId="16" toId="17">
</dataflow>
<dataflow id="101" from="out_d_1" to="out_d" fromId="25" toId="17">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="102" from="StgValue_45" to="out_d" fromId="45" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="104" from="StgValue_103" to="phi_mul" fromId="103" toId="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="105" from="StgValue_16" to="phi_mul" fromId="16" toId="18">
</dataflow>
<dataflow id="106" from="next_mul" to="phi_mul" fromId="21" toId="18">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="107" from="StgValue_45" to="phi_mul" fromId="45" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="109" from="StgValue_108" to="phi_mul2" fromId="108" toId="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="110" from="StgValue_16" to="phi_mul2" fromId="16" toId="19">
</dataflow>
<dataflow id="111" from="next_mul3" to="phi_mul2" fromId="20" toId="19">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="112" from="StgValue_45" to="phi_mul2" fromId="45" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="113" from="phi_mul2" to="next_mul3" fromId="19" toId="20">
</dataflow>
<dataflow id="114" from="tmp_3_cast" to="next_mul3" fromId="13" toId="20">
</dataflow>
<dataflow id="115" from="phi_mul" to="next_mul" fromId="18" toId="21">
</dataflow>
<dataflow id="116" from="tmp_1_cast" to="next_mul" fromId="12" toId="21">
</dataflow>
<dataflow id="117" from="out_d" to="out_d_cast" fromId="17" toId="22">
</dataflow>
<dataflow id="118" from="out_d_cast" to="exitcond3" fromId="22" toId="23">
</dataflow>
<dataflow id="119" from="output_depth_read" to="exitcond3" fromId="9" toId="23">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="120" toId="24">
</dataflow>
<dataflow id="123" from="StgValue_122" to="empty" fromId="122" toId="24">
</dataflow>
<dataflow id="125" from="StgValue_124" to="empty" fromId="124" toId="24">
</dataflow>
<dataflow id="127" from="StgValue_126" to="empty" fromId="126" toId="24">
</dataflow>
<dataflow id="128" from="out_d" to="out_d_1" fromId="17" toId="25">
</dataflow>
<dataflow id="130" from="StgValue_129" to="out_d_1" fromId="129" toId="25">
</dataflow>
<dataflow id="131" from="exitcond3" to="StgValue_26" fromId="23" toId="26">
</dataflow>
<dataflow id="132" from="out_h_1" to="out_h" fromId="33" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="133" from="StgValue_60" to="out_h" fromId="60" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="134" from="StgValue_98" to="out_h" fromId="98" toId="29">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="135" from="StgValue_27" to="out_h" fromId="27" toId="29">
</dataflow>
<dataflow id="136" from="out_h" to="out_h_cast" fromId="29" toId="30">
</dataflow>
<dataflow id="137" from="out_h_cast" to="exitcond2" fromId="30" toId="31">
</dataflow>
<dataflow id="138" from="output_height_read" to="exitcond2" fromId="8" toId="31">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="120" toId="32">
</dataflow>
<dataflow id="141" from="StgValue_140" to="empty_7" fromId="140" toId="32">
</dataflow>
<dataflow id="143" from="StgValue_142" to="empty_7" fromId="142" toId="32">
</dataflow>
<dataflow id="144" from="StgValue_126" to="empty_7" fromId="126" toId="32">
</dataflow>
<dataflow id="145" from="out_h" to="out_h_1" fromId="29" toId="33">
</dataflow>
<dataflow id="146" from="StgValue_129" to="out_h_1" fromId="129" toId="33">
</dataflow>
<dataflow id="147" from="exitcond2" to="StgValue_34" fromId="31" toId="34">
</dataflow>
<dataflow id="149" from="_ssdm_op_PartSelect.i4.i5.i32.i32" to="div" fromId="148" toId="35">
</dataflow>
<dataflow id="150" from="out_h" to="div" fromId="29" toId="35">
</dataflow>
<dataflow id="152" from="StgValue_151" to="div" fromId="151" toId="35">
</dataflow>
<dataflow id="154" from="StgValue_153" to="div" fromId="153" toId="35">
</dataflow>
<dataflow id="155" from="div" to="tmp_9_cast" fromId="35" toId="36">
</dataflow>
<dataflow id="156" from="out_h" to="tmp_cast" fromId="29" toId="37">
</dataflow>
<dataflow id="157" from="phi_mul" to="tmp" fromId="18" toId="38">
</dataflow>
<dataflow id="158" from="tmp_9_cast" to="tmp" fromId="36" toId="38">
</dataflow>
<dataflow id="159" from="tmp" to="tmp_1" fromId="38" toId="39">
</dataflow>
<dataflow id="160" from="tmp_1" to="tmp1_cast" fromId="39" toId="40">
</dataflow>
<dataflow id="161" from="tmp_2" to="tmp1_cast" fromId="15" toId="40">
</dataflow>
<dataflow id="162" from="phi_mul2" to="tmp2" fromId="19" toId="41">
</dataflow>
<dataflow id="163" from="tmp_cast" to="tmp2" fromId="37" toId="41">
</dataflow>
<dataflow id="164" from="tmp2" to="tmp2_cast" fromId="41" toId="42">
</dataflow>
<dataflow id="165" from="tmp2_cast" to="tmp3" fromId="42" toId="43">
</dataflow>
<dataflow id="166" from="tmp_4_cast" to="tmp3" fromId="14" toId="43">
</dataflow>
<dataflow id="167" from="out_w_1" to="out_w" fromId="50" toId="46">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="168" from="StgValue_65" to="out_w" fromId="65" toId="46">
<BackEdge/>
</dataflow>
<dataflow id="169" from="StgValue_98" to="out_w" fromId="98" toId="46">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="170" from="StgValue_44" to="out_w" fromId="44" toId="46">
</dataflow>
<dataflow id="171" from="out_w" to="out_w_cast" fromId="46" toId="47">
</dataflow>
<dataflow id="172" from="out_w_cast" to="exitcond" fromId="47" toId="48">
</dataflow>
<dataflow id="173" from="output_width_read" to="exitcond" fromId="7" toId="48">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecLoopTripCount" to="empty_8" fromId="120" toId="49">
</dataflow>
<dataflow id="175" from="StgValue_140" to="empty_8" fromId="140" toId="49">
</dataflow>
<dataflow id="176" from="StgValue_142" to="empty_8" fromId="142" toId="49">
</dataflow>
<dataflow id="177" from="StgValue_126" to="empty_8" fromId="126" toId="49">
</dataflow>
<dataflow id="178" from="out_w" to="out_w_1" fromId="46" toId="50">
</dataflow>
<dataflow id="179" from="StgValue_129" to="out_w_1" fromId="129" toId="50">
</dataflow>
<dataflow id="180" from="exitcond" to="StgValue_51" fromId="48" toId="51">
</dataflow>
<dataflow id="181" from="_ssdm_op_PartSelect.i4.i5.i32.i32" to="div1" fromId="148" toId="52">
</dataflow>
<dataflow id="182" from="out_w" to="div1" fromId="46" toId="52">
</dataflow>
<dataflow id="183" from="StgValue_151" to="div1" fromId="151" toId="52">
</dataflow>
<dataflow id="184" from="StgValue_153" to="div1" fromId="153" toId="52">
</dataflow>
<dataflow id="185" from="div1" to="tmp_8_cast" fromId="52" toId="53">
</dataflow>
<dataflow id="186" from="tmp_8_cast" to="tmp_s" fromId="53" toId="54">
</dataflow>
<dataflow id="187" from="tmp1_cast" to="tmp_s" fromId="40" toId="54">
</dataflow>
<dataflow id="188" from="tmp_s" to="tmp_3" fromId="54" toId="55">
</dataflow>
<dataflow id="189" from="input_r" to="input_addr" fromId="77" toId="56">
</dataflow>
<dataflow id="190" from="StgValue_126" to="input_addr" fromId="126" toId="56">
</dataflow>
<dataflow id="191" from="tmp_3" to="input_addr" fromId="55" toId="56">
</dataflow>
<dataflow id="192" from="input_addr" to="input_load" fromId="56" toId="57">
</dataflow>
<dataflow id="193" from="out_w" to="tmp_12_cast" fromId="46" toId="58">
</dataflow>
<dataflow id="194" from="tmp_12_cast" to="tmp_4" fromId="58" toId="59">
</dataflow>
<dataflow id="195" from="tmp3" to="tmp_4" fromId="43" toId="59">
</dataflow>
<dataflow id="196" from="input_addr" to="input_load" fromId="56" toId="61">
</dataflow>
<dataflow id="197" from="tmp_4" to="tmp_5" fromId="59" toId="62">
</dataflow>
<dataflow id="198" from="output_r" to="output_addr" fromId="81" toId="63">
</dataflow>
<dataflow id="199" from="StgValue_126" to="output_addr" fromId="126" toId="63">
</dataflow>
<dataflow id="200" from="tmp_5" to="output_addr" fromId="62" toId="63">
</dataflow>
<dataflow id="201" from="input_load" to="StgValue_64" fromId="61" toId="64">
</dataflow>
<dataflow id="202" from="output_addr" to="StgValue_64" fromId="63" toId="64">
</dataflow>
<dataflow id="203" from="exitcond3" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="204" from="exitcond2" to="StgValue_3" fromId="31" toId="3">
</dataflow>
<dataflow id="205" from="exitcond" to="StgValue_4" fromId="48" toId="4">
</dataflow>
</dataflows>


</stg>
