{"vcs1":{"timestamp_begin":1711618841.856094498, "rt":0.29, "ut":0.09, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711618841.355112499}
{"VCS_COMP_START_TIME": 1711618841.355112499}
{"VCS_COMP_END_TIME": 1711618843.003961787}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
