<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>SMT_Oven: FTM1_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">SMT_Oven
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_f_t_m1___type.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_f_t_m1___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">FTM1_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___f_t_m___peripheral__access__layer___g_r_o_u_p.html">FTM Peripheral Access Layer</a> &raquo; <a class="el" href="group___f_t_m__structs___g_r_o_u_p.html">FTM struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k22_d5_8h_source.html">MK22D5.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a89b3402ff0fe0ffd30f53659a40ba279"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#a89b3402ff0fe0ffd30f53659a40ba279">SC</a></td></tr>
<tr class="memdesc:a89b3402ff0fe0ffd30f53659a40ba279"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: Status and Control  <a href="#a89b3402ff0fe0ffd30f53659a40ba279">More...</a><br /></td></tr>
<tr class="separator:a89b3402ff0fe0ffd30f53659a40ba279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b6f00886369dc22df256e6702eda21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#ad4b6f00886369dc22df256e6702eda21">CNT</a></td></tr>
<tr class="memdesc:ad4b6f00886369dc22df256e6702eda21"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: Counter  <a href="#ad4b6f00886369dc22df256e6702eda21">More...</a><br /></td></tr>
<tr class="separator:ad4b6f00886369dc22df256e6702eda21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab19fad8b28f4efc81afe1ae592e20d24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#ab19fad8b28f4efc81afe1ae592e20d24">MOD</a></td></tr>
<tr class="memdesc:ab19fad8b28f4efc81afe1ae592e20d24"><td class="mdescLeft">&#160;</td><td class="mdescRight">0008: Modulo  <a href="#ab19fad8b28f4efc81afe1ae592e20d24">More...</a><br /></td></tr>
<tr class="separator:ab19fad8b28f4efc81afe1ae592e20d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a889b531e82be023b5b00b019741acc"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a383a27fcff0f16b3de37b3372646f560"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_f_t_m1___type.html#a9033a3dce2ba70023b269a92bc99a7d6">CnSC</a></td></tr>
<tr class="memdesc:a383a27fcff0f16b3de37b3372646f560"><td class="mdescLeft">&#160;</td><td class="mdescRight">000C: Channel Status and Control  <a href="#a383a27fcff0f16b3de37b3372646f560">More...</a><br /></td></tr>
<tr class="separator:a383a27fcff0f16b3de37b3372646f560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9024378580c677b1636b4de05247e6f8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_f_t_m1___type.html#a82e8620205d0c26ee14a83935621b658">CnV</a></td></tr>
<tr class="memdesc:a9024378580c677b1636b4de05247e6f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">0010: Channel Value  <a href="#a9024378580c677b1636b4de05247e6f8">More...</a><br /></td></tr>
<tr class="separator:a9024378580c677b1636b4de05247e6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a889b531e82be023b5b00b019741acc"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#a7a889b531e82be023b5b00b019741acc">CONTROLS</a> [2]</td></tr>
<tr class="memdesc:a7a889b531e82be023b5b00b019741acc"><td class="mdescLeft">&#160;</td><td class="mdescRight">000C: (cluster: size=0x0010, 16)  <a href="#a7a889b531e82be023b5b00b019741acc">More...</a><br /></td></tr>
<tr class="separator:a7a889b531e82be023b5b00b019741acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6291bf9a4a1e511a853726275cbfae74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#a6291bf9a4a1e511a853726275cbfae74">RESERVED0</a> [12]</td></tr>
<tr class="separator:a6291bf9a4a1e511a853726275cbfae74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29d982093a5d7cb33698f8d330a663d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#a29d982093a5d7cb33698f8d330a663d9">CNTIN</a></td></tr>
<tr class="memdesc:a29d982093a5d7cb33698f8d330a663d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">004C: Counter Initial Value  <a href="#a29d982093a5d7cb33698f8d330a663d9">More...</a><br /></td></tr>
<tr class="separator:a29d982093a5d7cb33698f8d330a663d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7a7cf1f2929656d6acb4e513458f39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#a5d7a7cf1f2929656d6acb4e513458f39">STATUS</a></td></tr>
<tr class="memdesc:a5d7a7cf1f2929656d6acb4e513458f39"><td class="mdescLeft">&#160;</td><td class="mdescRight">0050: Capture and Compare Status  <a href="#a5d7a7cf1f2929656d6acb4e513458f39">More...</a><br /></td></tr>
<tr class="separator:a5d7a7cf1f2929656d6acb4e513458f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434bb8ac25430b5e56804b81ad2f7431"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#a434bb8ac25430b5e56804b81ad2f7431">MODE</a></td></tr>
<tr class="memdesc:a434bb8ac25430b5e56804b81ad2f7431"><td class="mdescLeft">&#160;</td><td class="mdescRight">0054: Features Mode Selection  <a href="#a434bb8ac25430b5e56804b81ad2f7431">More...</a><br /></td></tr>
<tr class="separator:a434bb8ac25430b5e56804b81ad2f7431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f81cfae426acaede9bba9bda9a1fba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#aa7f81cfae426acaede9bba9bda9a1fba">SYNC</a></td></tr>
<tr class="memdesc:aa7f81cfae426acaede9bba9bda9a1fba"><td class="mdescLeft">&#160;</td><td class="mdescRight">0058: Synchronization  <a href="#aa7f81cfae426acaede9bba9bda9a1fba">More...</a><br /></td></tr>
<tr class="separator:aa7f81cfae426acaede9bba9bda9a1fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c625df20c0650dbc4819e1f26212159"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#a3c625df20c0650dbc4819e1f26212159">OUTINIT</a></td></tr>
<tr class="memdesc:a3c625df20c0650dbc4819e1f26212159"><td class="mdescLeft">&#160;</td><td class="mdescRight">005C: Initial State for Channels Output  <a href="#a3c625df20c0650dbc4819e1f26212159">More...</a><br /></td></tr>
<tr class="separator:a3c625df20c0650dbc4819e1f26212159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0a7a77094365e4b8741f01799e20674"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#ab0a7a77094365e4b8741f01799e20674">OUTMASK</a></td></tr>
<tr class="memdesc:ab0a7a77094365e4b8741f01799e20674"><td class="mdescLeft">&#160;</td><td class="mdescRight">0060: Output Mask  <a href="#ab0a7a77094365e4b8741f01799e20674">More...</a><br /></td></tr>
<tr class="separator:ab0a7a77094365e4b8741f01799e20674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a143dad90782cbf0be7a1b4807f97bb50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#a143dad90782cbf0be7a1b4807f97bb50">COMBINE</a></td></tr>
<tr class="memdesc:a143dad90782cbf0be7a1b4807f97bb50"><td class="mdescLeft">&#160;</td><td class="mdescRight">0064: Function for Linked Channels  <a href="#a143dad90782cbf0be7a1b4807f97bb50">More...</a><br /></td></tr>
<tr class="separator:a143dad90782cbf0be7a1b4807f97bb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae25cc48465857984690171549edfcd9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#ae25cc48465857984690171549edfcd9f">DEADTIME</a></td></tr>
<tr class="memdesc:ae25cc48465857984690171549edfcd9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0068: Deadtime Insertion Control  <a href="#ae25cc48465857984690171549edfcd9f">More...</a><br /></td></tr>
<tr class="separator:ae25cc48465857984690171549edfcd9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81d97b2e0ea84c6aeb3fa79f38917077"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#a81d97b2e0ea84c6aeb3fa79f38917077">EXTTRIG</a></td></tr>
<tr class="memdesc:a81d97b2e0ea84c6aeb3fa79f38917077"><td class="mdescLeft">&#160;</td><td class="mdescRight">006C: FTM External Trigger  <a href="#a81d97b2e0ea84c6aeb3fa79f38917077">More...</a><br /></td></tr>
<tr class="separator:a81d97b2e0ea84c6aeb3fa79f38917077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7a5325cf15acc0b754564ee9f41cbf7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#ad7a5325cf15acc0b754564ee9f41cbf7">POL</a></td></tr>
<tr class="memdesc:ad7a5325cf15acc0b754564ee9f41cbf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">0070: Channels Polarity  <a href="#ad7a5325cf15acc0b754564ee9f41cbf7">More...</a><br /></td></tr>
<tr class="separator:ad7a5325cf15acc0b754564ee9f41cbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d2c9207f5842eaa570743813533eb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#ad1d2c9207f5842eaa570743813533eb2">FMS</a></td></tr>
<tr class="memdesc:ad1d2c9207f5842eaa570743813533eb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">0074: Fault Mode Status  <a href="#ad1d2c9207f5842eaa570743813533eb2">More...</a><br /></td></tr>
<tr class="separator:ad1d2c9207f5842eaa570743813533eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355a3f3817c37672f8002af34e56cc19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#a355a3f3817c37672f8002af34e56cc19">FILTER</a></td></tr>
<tr class="memdesc:a355a3f3817c37672f8002af34e56cc19"><td class="mdescLeft">&#160;</td><td class="mdescRight">0078: Input Capture Filter Control  <a href="#a355a3f3817c37672f8002af34e56cc19">More...</a><br /></td></tr>
<tr class="separator:a355a3f3817c37672f8002af34e56cc19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93aca6523df283ed297c2bf8396b6161"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#a93aca6523df283ed297c2bf8396b6161">FLTCTRL</a></td></tr>
<tr class="memdesc:a93aca6523df283ed297c2bf8396b6161"><td class="mdescLeft">&#160;</td><td class="mdescRight">007C: Fault Control  <a href="#a93aca6523df283ed297c2bf8396b6161">More...</a><br /></td></tr>
<tr class="separator:a93aca6523df283ed297c2bf8396b6161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc96dd6f90eee52504186f08837b64fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#afc96dd6f90eee52504186f08837b64fe">QDCTRL</a></td></tr>
<tr class="memdesc:afc96dd6f90eee52504186f08837b64fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">0080: Quadrature Decoder Control and Status  <a href="#afc96dd6f90eee52504186f08837b64fe">More...</a><br /></td></tr>
<tr class="separator:afc96dd6f90eee52504186f08837b64fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a23794f094f41fa05e2290d1299e6ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#a4a23794f094f41fa05e2290d1299e6ba">CONF</a></td></tr>
<tr class="memdesc:a4a23794f094f41fa05e2290d1299e6ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">0084: Configuration  <a href="#a4a23794f094f41fa05e2290d1299e6ba">More...</a><br /></td></tr>
<tr class="separator:a4a23794f094f41fa05e2290d1299e6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe6753c8c1b8b375382f8cf62a91b3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#a8fe6753c8c1b8b375382f8cf62a91b3b">FLTPOL</a></td></tr>
<tr class="memdesc:a8fe6753c8c1b8b375382f8cf62a91b3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0088: FTM Fault Input Polarity  <a href="#a8fe6753c8c1b8b375382f8cf62a91b3b">More...</a><br /></td></tr>
<tr class="separator:a8fe6753c8c1b8b375382f8cf62a91b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c52ce5adbbcb2e317117934ac40f48b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#a9c52ce5adbbcb2e317117934ac40f48b">SYNCONF</a></td></tr>
<tr class="memdesc:a9c52ce5adbbcb2e317117934ac40f48b"><td class="mdescLeft">&#160;</td><td class="mdescRight">008C: Synchronization Configuration  <a href="#a9c52ce5adbbcb2e317117934ac40f48b">More...</a><br /></td></tr>
<tr class="separator:a9c52ce5adbbcb2e317117934ac40f48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a489387ac9d4be5362f1eff250b49c880"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#a489387ac9d4be5362f1eff250b49c880">INVCTRL</a></td></tr>
<tr class="memdesc:a489387ac9d4be5362f1eff250b49c880"><td class="mdescLeft">&#160;</td><td class="mdescRight">0090: FTM Inverting Control  <a href="#a489387ac9d4be5362f1eff250b49c880">More...</a><br /></td></tr>
<tr class="separator:a489387ac9d4be5362f1eff250b49c880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabfd93cb05f22214c98d4e624bd56528"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#aabfd93cb05f22214c98d4e624bd56528">SWOCTRL</a></td></tr>
<tr class="memdesc:aabfd93cb05f22214c98d4e624bd56528"><td class="mdescLeft">&#160;</td><td class="mdescRight">0094: FTM Software Output Control  <a href="#aabfd93cb05f22214c98d4e624bd56528">More...</a><br /></td></tr>
<tr class="separator:aabfd93cb05f22214c98d4e624bd56528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6534ec4f7c5d05186012225613079389"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m1___type.html#a6534ec4f7c5d05186012225613079389">PWMLOAD</a></td></tr>
<tr class="memdesc:a6534ec4f7c5d05186012225613079389"><td class="mdescLeft">&#160;</td><td class="mdescRight">0098: FTM PWM Load  <a href="#a6534ec4f7c5d05186012225613079389">More...</a><br /></td></tr>
<tr class="separator:a6534ec4f7c5d05186012225613079389"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a9033a3dce2ba70023b269a92bc99a7d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::CnSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000C: Channel Status and Control </p>

</div>
</div>
<a class="anchor" id="ad4b6f00886369dc22df256e6702eda21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: Counter </p>

</div>
</div>
<a class="anchor" id="a29d982093a5d7cb33698f8d330a663d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::CNTIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>004C: Counter Initial Value </p>

</div>
</div>
<a class="anchor" id="a82e8620205d0c26ee14a83935621b658"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::CnV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0010: Channel Value </p>

</div>
</div>
<a class="anchor" id="a143dad90782cbf0be7a1b4807f97bb50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::COMBINE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0064: Function for Linked Channels </p>

</div>
</div>
<a class="anchor" id="a4a23794f094f41fa05e2290d1299e6ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::CONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0084: Configuration </p>

</div>
</div>
<a class="anchor" id="a7a889b531e82be023b5b00b019741acc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   FTM1_Type::CONTROLS[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000C: (cluster: size=0x0010, 16) </p>

</div>
</div>
<a class="anchor" id="ae25cc48465857984690171549edfcd9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::DEADTIME</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0068: Deadtime Insertion Control </p>

</div>
</div>
<a class="anchor" id="a81d97b2e0ea84c6aeb3fa79f38917077"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::EXTTRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>006C: FTM External Trigger </p>

</div>
</div>
<a class="anchor" id="a355a3f3817c37672f8002af34e56cc19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::FILTER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0078: Input Capture Filter Control </p>

</div>
</div>
<a class="anchor" id="a93aca6523df283ed297c2bf8396b6161"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::FLTCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>007C: Fault Control </p>

</div>
</div>
<a class="anchor" id="a8fe6753c8c1b8b375382f8cf62a91b3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::FLTPOL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0088: FTM Fault Input Polarity </p>

</div>
</div>
<a class="anchor" id="ad1d2c9207f5842eaa570743813533eb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::FMS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0074: Fault Mode Status </p>

</div>
</div>
<a class="anchor" id="a489387ac9d4be5362f1eff250b49c880"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::INVCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0090: FTM Inverting Control </p>

</div>
</div>
<a class="anchor" id="ab19fad8b28f4efc81afe1ae592e20d24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::MOD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0008: Modulo </p>

</div>
</div>
<a class="anchor" id="a434bb8ac25430b5e56804b81ad2f7431"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::MODE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0054: Features Mode Selection </p>

</div>
</div>
<a class="anchor" id="a3c625df20c0650dbc4819e1f26212159"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::OUTINIT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>005C: Initial State for Channels Output </p>

</div>
</div>
<a class="anchor" id="ab0a7a77094365e4b8741f01799e20674"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::OUTMASK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0060: Output Mask </p>

</div>
</div>
<a class="anchor" id="ad7a5325cf15acc0b754564ee9f41cbf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::POL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0070: Channels Polarity </p>

</div>
</div>
<a class="anchor" id="a6534ec4f7c5d05186012225613079389"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::PWMLOAD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0098: FTM PWM Load </p>

</div>
</div>
<a class="anchor" id="afc96dd6f90eee52504186f08837b64fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::QDCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0080: Quadrature Decoder Control and Status </p>

</div>
</div>
<a class="anchor" id="a6291bf9a4a1e511a853726275cbfae74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FTM1_Type::RESERVED0[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a89b3402ff0fe0ffd30f53659a40ba279"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::SC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: Status and Control </p>

</div>
</div>
<a class="anchor" id="a5d7a7cf1f2929656d6acb4e513458f39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0050: Capture and Compare Status </p>

</div>
</div>
<a class="anchor" id="aabfd93cb05f22214c98d4e624bd56528"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::SWOCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0094: FTM Software Output Control </p>

</div>
</div>
<a class="anchor" id="aa7f81cfae426acaede9bba9bda9a1fba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::SYNC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0058: Synchronization </p>

</div>
</div>
<a class="anchor" id="a9c52ce5adbbcb2e317117934ac40f48b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTM1_Type::SYNCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>008C: Synchronization Configuration </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_m_k22_d5_8h_source.html">MK22D5.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_f_t_m1___type.html">FTM1_Type</a></li>
    <li class="footer">Generated on Tue Sep 27 2016 09:56:30 for SMT_Oven by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
