 
****************************************
Report : timing
        -path short
        -delay min
        -max_paths 10000
        -sort_by slack
Design : PE
Version: O-2018.06-SP5-1
Date   : Sat Apr  9 21:19:23 2022
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[26] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_26_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_26_/Q (DFFHQX4TS)                0.28       0.28 r
  out0[26] (out)                           0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[24] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_24_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_24_/Q (DFFHQX4TS)                0.28       0.28 r
  out0[24] (out)                           0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[30] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_30_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_30_/Q (DFFHQX4TS)                0.28       0.28 r
  out0[30] (out)                           0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[23] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_23_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_23_/Q (DFFHQX4TS)                0.28       0.28 r
  out0[23] (out)                           0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[15] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_15_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_15_/Q (DFFHQX4TS)                0.28       0.28 r
  out0[15] (out)                           0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[31] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_31_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_31_/Q (DFFHQX4TS)                0.29       0.29 r
  out0[31] (out)                           0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[28] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_28_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_28_/Q (DFFHQX4TS)                0.29       0.29 r
  out0[28] (out)                           0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[20] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_20_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_20_/Q (DFFHQX4TS)                0.29       0.29 r
  out0[20] (out)                           0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[29] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_29_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_29_/Q (DFFHQX4TS)                0.29       0.29 r
  out0[29] (out)                           0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[27] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_27_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_27_/Q (DFFHQX4TS)                0.29       0.29 r
  out0[27] (out)                           0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[25] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_25_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_25_/Q (DFFHQX4TS)                0.29       0.29 r
  out0[25] (out)                           0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[22] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_22_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_22_/Q (DFFHQX4TS)                0.29       0.29 r
  out0[22] (out)                           0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[12] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_12_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_12_/Q (DFFHQX4TS)                0.31       0.31 r
  out0[12] (out)                           0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[14] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_14_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_14_/Q (DFFHQX4TS)                0.31       0.31 r
  out0[14] (out)                           0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: in_a[0] (input port clocked by clk)
  Endpoint: out_a_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_a[0] (in)                             0.06       0.16 r
  ...
  out_a_reg_0_/D (DFFQX1TS)                0.25       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_a_reg_0_/CK (DFFQX1TS)               0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: in_w[6] (input port clocked by clk)
  Endpoint: out_w_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[6] (in)                             0.06       0.16 r
  ...
  out_w_reg_6_/D (DFFQX1TS)                0.25       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_w_reg_6_/CK (DFFQX1TS)               0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: in_w[0] (input port clocked by clk)
  Endpoint: out_w_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[0] (in)                             0.06       0.16 r
  ...
  out_w_reg_0_/D (DFFQX1TS)                0.25       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_w_reg_0_/CK (DFFQX1TS)               0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[21] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_21_/CK (DFFHQX1TS)               0.00       0.00 r
  out_reg_21_/Q (DFFHQX1TS)                0.41       0.41 r
  out0[21] (out)                           0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: in_w[7] (input port clocked by clk)
  Endpoint: out_w_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[7] (in)                             0.06       0.16 r
  ...
  out_w_reg_7_/D (DFFQX1TS)                0.27       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_w_reg_7_/CK (DFFQX1TS)               0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: in_w[2] (input port clocked by clk)
  Endpoint: out_w_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[2] (in)                             0.06       0.16 r
  ...
  out_w_reg_2_/D (DFFQX1TS)                0.27       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_w_reg_2_/CK (DFFQX1TS)               0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: fire (input port clocked by clk)
  Endpoint: out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  fire (in)                                0.04       0.14 r
  ...
  out_reg_11_/D (DFFQX1TS)                 0.38       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_11_/CK (DFFQX1TS)                0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_30_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_30_/Q (DFFHQX4TS)                0.28       0.28 r
  ...
  out_reg_30_/D (DFFHQX4TS)                0.23       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_30_/CK (DFFHQX4TS)               0.00       0.01 r
  library hold time                       -0.06      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_15_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_15_/Q (DFFHQX4TS)                0.28       0.28 r
  ...
  out_reg_15_/D (DFFHQX4TS)                0.23       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_15_/CK (DFFHQX4TS)               0.00       0.01 r
  library hold time                       -0.06      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_31_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_31_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  out_reg_31_/D (DFFHQX4TS)                0.23       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_31_/CK (DFFHQX4TS)               0.00       0.01 r
  library hold time                       -0.06      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_12_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_12_/Q (DFFHQX4TS)                0.31       0.31 r
  ...
  out_reg_12_/D (DFFHQX4TS)                0.25       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_12_/CK (DFFHQX4TS)               0.00       0.01 r
  library hold time                       -0.04      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_27_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_27_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  out_reg_27_/D (DFFHQX4TS)                0.25       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_27_/CK (DFFHQX4TS)               0.00       0.01 r
  library hold time                       -0.06      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_23_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_23_/Q (DFFHQX4TS)                0.28       0.28 r
  ...
  out_reg_23_/D (DFFHQX4TS)                0.26       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_23_/CK (DFFHQX4TS)               0.00       0.01 r
  library hold time                       -0.06      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_29_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_29_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  out_reg_29_/D (DFFHQX4TS)                0.26       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_29_/CK (DFFHQX4TS)               0.00       0.01 r
  library hold time                       -0.06      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_20_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_20_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  out_reg_20_/D (DFFHQX4TS)                0.26       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_20_/CK (DFFHQX4TS)               0.00       0.01 r
  library hold time                       -0.06      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_28_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_28_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  out_reg_28_/D (DFFHQX4TS)                0.26       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_28_/CK (DFFHQX4TS)               0.00       0.01 r
  library hold time                       -0.06      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: out_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[1] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_1_/CK (DFFXLTS)                  0.00       0.00 r
  out_reg_1_/Q (DFFXLTS)                   0.52       0.52 f
  out0[1] (out)                            0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_24_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_24_/Q (DFFHQX4TS)                0.30       0.30 f
  ...
  out_reg_24_/D (DFFHQX4TS)                0.20       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_24_/CK (DFFHQX4TS)               0.00       0.01 r
  library hold time                       -0.13      -0.12
  data required time                                 -0.12
  -----------------------------------------------------------
  data required time                                 -0.12
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_14_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_14_/Q (DFFHQX4TS)                0.32       0.32 f
  ...
  out_reg_14_/D (DFFHQX4TS)                0.18       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_14_/CK (DFFHQX4TS)               0.00       0.01 r
  library hold time                       -0.13      -0.12
  data required time                                 -0.12
  -----------------------------------------------------------
  data required time                                 -0.12
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_25_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_25_/Q (DFFHQX4TS)                0.30       0.30 f
  ...
  out_reg_25_/D (DFFHQX4TS)                0.20       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_25_/CK (DFFHQX4TS)               0.00       0.01 r
  library hold time                       -0.13      -0.12
  data required time                                 -0.12
  -----------------------------------------------------------
  data required time                                 -0.12
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_26_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_26_/Q (DFFHQX4TS)                0.28       0.28 r
  ...
  out_reg_26_/D (DFFHQX4TS)                0.27       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_26_/CK (DFFHQX4TS)               0.00       0.01 r
  library hold time                       -0.08      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_22_/CK (DFFHQX4TS)               0.00       0.00 r
  out_reg_22_/Q (DFFHQX4TS)                0.29       0.29 r
  ...
  out_reg_22_/D (DFFHQX4TS)                0.27       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_22_/CK (DFFHQX4TS)               0.00       0.01 r
  library hold time                       -0.08      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: rstn (input port clocked by clk)
  Endpoint: out_a_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  rstn (in)                                0.04       0.14 r
  ...
  out_a_reg_2_/D (DFFQX1TS)                0.46       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_a_reg_2_/CK (DFFQX1TS)               0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: in_a[7] (input port clocked by clk)
  Endpoint: out_a_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_a[7] (in)                             0.04       0.14 r
  ...
  out_a_reg_7_/D (DFFQX1TS)                0.45       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_a_reg_7_/CK (DFFQX1TS)               0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: in_w[4] (input port clocked by clk)
  Endpoint: out_w_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[4] (in)                             0.04       0.14 r
  ...
  out_w_reg_4_/D (DFFQX1TS)                0.47       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_w_reg_4_/CK (DFFQX1TS)               0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: out_f_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_f (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_f_reg/CK (DFFQX1TS)                  0.00       0.00 r
  out_f_reg/Q (DFFQX1TS)                   0.61       0.61 r
  out_f (out)                              0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: out_a_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_a[7] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_a_reg_7_/CK (DFFQX1TS)               0.00       0.00 r
  out_a_reg_7_/Q (DFFQX1TS)                0.63       0.63 r
  out_a[7] (out)                           0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: out_a_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_a[6] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_a_reg_6_/CK (DFFQX1TS)               0.00       0.00 r
  out_a_reg_6_/Q (DFFQX1TS)                0.63       0.63 r
  out_a[6] (out)                           0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: out_a_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_a[5] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_a_reg_5_/CK (DFFQX1TS)               0.00       0.00 r
  out_a_reg_5_/Q (DFFQX1TS)                0.63       0.63 r
  out_a[5] (out)                           0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: out_a_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_a[4] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_a_reg_4_/CK (DFFQX1TS)               0.00       0.00 r
  out_a_reg_4_/Q (DFFQX1TS)                0.63       0.63 r
  out_a[4] (out)                           0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: out_a_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_a[3] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_a_reg_3_/CK (DFFQX1TS)               0.00       0.00 r
  out_a_reg_3_/Q (DFFQX1TS)                0.63       0.63 r
  out_a[3] (out)                           0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: out_a_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_a[2] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_a_reg_2_/CK (DFFQX1TS)               0.00       0.00 r
  out_a_reg_2_/Q (DFFQX1TS)                0.63       0.63 r
  out_a[2] (out)                           0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: out_a_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_a[1] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_a_reg_1_/CK (DFFQX1TS)               0.00       0.00 r
  out_a_reg_1_/Q (DFFQX1TS)                0.63       0.63 r
  out_a[1] (out)                           0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: out_a_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_a[0] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_a_reg_0_/CK (DFFQX1TS)               0.00       0.00 r
  out_a_reg_0_/Q (DFFQX1TS)                0.63       0.63 r
  out_a[0] (out)                           0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: out_w_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_w[6] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_w_reg_6_/CK (DFFQX1TS)               0.00       0.00 r
  out_w_reg_6_/Q (DFFQX1TS)                0.63       0.63 r
  out_w[6] (out)                           0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: out_w_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_w[5] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_w_reg_5_/CK (DFFQX1TS)               0.00       0.00 r
  out_w_reg_5_/Q (DFFQX1TS)                0.63       0.63 r
  out_w[5] (out)                           0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: out_w_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_w[4] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_w_reg_4_/CK (DFFQX1TS)               0.00       0.00 r
  out_w_reg_4_/Q (DFFQX1TS)                0.63       0.63 r
  out_w[4] (out)                           0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: out_w_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_w[3] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_w_reg_3_/CK (DFFQX1TS)               0.00       0.00 r
  out_w_reg_3_/Q (DFFQX1TS)                0.63       0.63 r
  out_w[3] (out)                           0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: out_w_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_w[0] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_w_reg_0_/CK (DFFQX1TS)               0.00       0.00 r
  out_w_reg_0_/Q (DFFQX1TS)                0.63       0.63 r
  out_w[0] (out)                           0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: out_w_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_w[7] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_w_reg_7_/CK (DFFQX1TS)               0.00       0.00 r
  out_w_reg_7_/Q (DFFQX1TS)                0.63       0.63 r
  out_w[7] (out)                           0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: out_w_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_w[2] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_w_reg_2_/CK (DFFQX1TS)               0.00       0.00 r
  out_w_reg_2_/Q (DFFQX1TS)                0.63       0.63 r
  out_w[2] (out)                           0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: out_w_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_w[1] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_w_reg_1_/CK (DFFQX1TS)               0.00       0.00 r
  out_w_reg_1_/Q (DFFQX1TS)                0.63       0.63 r
  out_w[1] (out)                           0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: out_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[3] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_3_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_3_/Q (DFFQX1TS)                  0.65       0.65 r
  out0[3] (out)                            0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[18] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_18_/CK (DFFQX2TS)                0.00       0.00 r
  out_reg_18_/Q (DFFQX2TS)                 0.65       0.65 r
  out0[18] (out)                           0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: in_w[1] (input port clocked by clk)
  Endpoint: out_w_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[1] (in)                             0.05       0.15 r
  ...
  out_w_reg_1_/D (DFFQX1TS)                0.51       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_w_reg_1_/CK (DFFQX1TS)               0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: fire (input port clocked by clk)
  Endpoint: out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  fire (in)                                0.04       0.14 r
  ...
  out_reg_13_/D (DFFQX1TS)                 0.61       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_13_/CK (DFFQX1TS)                0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: out_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[0] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_0_/Q (DFFQX1TS)                  0.67       0.67 r
  out0[0] (out)                            0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: out_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[6] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_6_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_6_/Q (DFFQX1TS)                  0.67       0.67 r
  out0[6] (out)                            0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: out_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[2] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_2_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_2_/Q (DFFQX1TS)                  0.67       0.67 r
  out0[2] (out)                            0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: out_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[4] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_4_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_4_/Q (DFFQX1TS)                  0.67       0.67 r
  out0[4] (out)                            0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[13] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_13_/CK (DFFQX1TS)                0.00       0.00 r
  out_reg_13_/Q (DFFQX1TS)                 0.68       0.68 r
  out0[13] (out)                           0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: out_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[7] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_7_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_7_/Q (DFFQX1TS)                  0.69       0.69 r
  out0[7] (out)                            0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: out_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[5] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_5_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_5_/Q (DFFQX1TS)                  0.69       0.69 r
  out0[5] (out)                            0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: in_a[5] (input port clocked by clk)
  Endpoint: out_a_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_a[5] (in)                             0.02       0.12 r
  ...
  out_a_reg_5_/D (DFFQX1TS)                0.57       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_a_reg_5_/CK (DFFQX1TS)               0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[10] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_10_/CK (DFFQX1TS)                0.00       0.00 r
  out_reg_10_/Q (DFFQX1TS)                 0.69       0.69 r
  out0[10] (out)                           0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[11] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_11_/CK (DFFQX1TS)                0.00       0.00 r
  out_reg_11_/Q (DFFQX1TS)                 0.69       0.69 r
  out0[11] (out)                           0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[16] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_16_/CK (DFFQX1TS)                0.00       0.00 r
  out_reg_16_/Q (DFFQX1TS)                 0.70       0.70 r
  out0[16] (out)                           0.00       0.70 r
  data arrival time                                   0.70

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: in_a[1] (input port clocked by clk)
  Endpoint: out_a_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_a[1] (in)                             0.02       0.12 r
  ...
  out_a_reg_1_/D (DFFQX1TS)                0.58       0.70 r
  data arrival time                                   0.70

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_a_reg_1_/CK (DFFQX1TS)               0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[19] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_19_/CK (DFFQX1TS)                0.00       0.00 r
  out_reg_19_/Q (DFFQX1TS)                 0.70       0.70 r
  out0[19] (out)                           0.00       0.70 r
  data arrival time                                   0.70

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[17] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_17_/CK (DFFQX1TS)                0.00       0.00 r
  out_reg_17_/Q (DFFQX1TS)                 0.70       0.70 r
  out0[17] (out)                           0.00       0.70 r
  data arrival time                                   0.70

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: in_a[3] (input port clocked by clk)
  Endpoint: out_a_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_a[3] (in)                             0.02       0.12 r
  ...
  out_a_reg_3_/D (DFFQX1TS)                0.59       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_a_reg_3_/CK (DFFQX1TS)               0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: in_a[6] (input port clocked by clk)
  Endpoint: out_a_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_a[6] (in)                             0.02       0.12 r
  ...
  out_a_reg_6_/D (DFFQX1TS)                0.59       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_a_reg_6_/CK (DFFQX1TS)               0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: in_a[4] (input port clocked by clk)
  Endpoint: out_a_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_a[4] (in)                             0.02       0.12 r
  ...
  out_a_reg_4_/D (DFFQX1TS)                0.59       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_a_reg_4_/CK (DFFQX1TS)               0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_21_/CK (DFFHQX1TS)               0.00       0.00 r
  out_reg_21_/Q (DFFHQX1TS)                0.42       0.42 f
  ...
  out_reg_21_/D (DFFHQX1TS)                0.25       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_21_/CK (DFFHQX1TS)               0.00       0.01 r
  library hold time                       -0.16      -0.15
  data required time                                 -0.15
  -----------------------------------------------------------
  data required time                                 -0.15
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: in_w[5] (input port clocked by clk)
  Endpoint: out_w_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[5] (in)                             0.03       0.13 r
  ...
  out_w_reg_5_/D (DFFQX1TS)                0.64       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_w_reg_5_/CK (DFFQX1TS)               0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: out_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[9] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_9_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_9_/Q (DFFQX1TS)                  0.78       0.78 r
  out0[9] (out)                            0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: out_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0[8] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_8_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_8_/Q (DFFQX1TS)                  0.78       0.78 r
  out0[8] (out)                            0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  output external delay                   -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: in_w[3] (input port clocked by clk)
  Endpoint: out_w_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  in_w[3] (in)                             0.03       0.13 r
  ...
  out_w_reg_3_/D (DFFQX1TS)                0.72       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_w_reg_3_/CK (DFFQX1TS)               0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: rstn (input port clocked by clk)
  Endpoint: out_f_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  rstn (in)                                0.04       0.14 r
  ...
  out_f_reg/D (DFFQX1TS)                   0.76       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_f_reg/CK (DFFQX1TS)                  0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_16_/CK (DFFQX1TS)                0.00       0.00 r
  out_reg_16_/Q (DFFQX1TS)                 0.77       0.77 f
  ...
  out_reg_16_/D (DFFQX1TS)                 0.22       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_16_/CK (DFFQX1TS)                0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         1.00


  Startpoint: fire (input port clocked by clk)
  Endpoint: out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  fire (in)                                0.04       0.14 r
  ...
  out_reg_10_/D (DFFQX1TS)                 0.86       1.01 f
  data arrival time                                   1.01

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_10_/CK (DFFQX1TS)                0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.01
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_19_/CK (DFFQX1TS)                0.00       0.00 r
  out_reg_19_/Q (DFFQX1TS)                 0.77       0.77 f
  ...
  out_reg_19_/D (DFFQX1TS)                 0.23       1.01 f
  data arrival time                                   1.01

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_19_/CK (DFFQX1TS)                0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.01
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_17_/CK (DFFQX1TS)                0.00       0.00 r
  out_reg_17_/Q (DFFQX1TS)                 0.77       0.77 f
  ...
  out_reg_17_/D (DFFQX1TS)                 0.24       1.01 f
  data arrival time                                   1.01

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_17_/CK (DFFQX1TS)                0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.01
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: out_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_3_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_3_/Q (DFFQX1TS)                  0.65       0.65 r
  ...
  out_reg_3_/D (DFFQX1TS)                  0.28       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_3_/CK (DFFQX1TS)                 0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: rstn (input port clocked by clk)
  Endpoint: out_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  rstn (in)                                0.04       0.14 r
  ...
  out_reg_0_/D (DFFQX1TS)                  0.79       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_0_/CK (DFFQX1TS)                 0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_18_/CK (DFFQX2TS)                0.00       0.00 r
  out_reg_18_/Q (DFFQX2TS)                 0.80       0.80 f
  ...
  out_reg_18_/D (DFFQX2TS)                 0.23       1.03 f
  data arrival time                                   1.03

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_18_/CK (DFFQX2TS)                0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.03
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: out_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_2_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_2_/Q (DFFQX1TS)                  0.67       0.67 r
  ...
  out_reg_2_/D (DFFQX1TS)                  0.29       0.96 r
  data arrival time                                   0.96

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_2_/CK (DFFQX1TS)                 0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         1.05


  Startpoint: out_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_6_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_6_/Q (DFFQX1TS)                  0.67       0.67 r
  ...
  out_reg_6_/D (DFFQX1TS)                  0.32       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_6_/CK (DFFQX1TS)                 0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: rstn (input port clocked by clk)
  Endpoint: out_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  rstn (in)                                0.04       0.14 r
  ...
  out_reg_1_/D (DFFXLTS)                   0.81       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_1_/CK (DFFXLTS)                  0.00       0.01 r
  library hold time                       -0.14      -0.13
  data required time                                 -0.13
  -----------------------------------------------------------
  data required time                                 -0.13
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: out_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_4_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_4_/Q (DFFQX1TS)                  0.67       0.67 r
  ...
  out_reg_4_/D (DFFQX1TS)                  0.32       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_4_/CK (DFFQX1TS)                 0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: out_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_7_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_7_/Q (DFFQX1TS)                  0.69       0.69 r
  ...
  out_reg_7_/D (DFFQX1TS)                  0.33       1.02 r
  data arrival time                                   1.02

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_7_/CK (DFFQX1TS)                 0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (MET)                                         1.10


  Startpoint: out_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg_5_/CK (DFFQX1TS)                 0.00       0.00 r
  out_reg_5_/Q (DFFQX1TS)                  0.69       0.69 r
  ...
  out_reg_5_/D (DFFQX1TS)                  0.33       1.02 r
  data arrival time                                   1.02

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_5_/CK (DFFQX1TS)                 0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (MET)                                         1.10


  Startpoint: fire (input port clocked by clk)
  Endpoint: out_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  fire (in)                                0.04       0.14 r
  ...
  out_reg_8_/D (DFFQX1TS)                  1.00       1.14 f
  data arrival time                                   1.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_8_/CK (DFFQX1TS)                 0.00       0.01 r
  library hold time                       -0.02      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.14
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: fire (input port clocked by clk)
  Endpoint: out_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  fire (in)                                0.04       0.14 r
  ...
  out_reg_9_/D (DFFQX1TS)                  1.00       1.14 f
  data arrival time                                   1.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  out_reg_9_/CK (DFFQX1TS)                 0.00       0.01 r
  library hold time                       -0.02      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.14
  -----------------------------------------------------------
  slack (MET)                                         1.16


1
