<!DOCTYPE HTML>
<!--
    Escape Velocity by HTML5 UP
    html5up.net | @ajlkn
    Free for personal and commercial use under the CCA 3.0 license (html5up.net/license)
-->
<html>

<head>
    <!-- v ieee cookie banner v -->
    <script src="https://cmp.osano.com/AzyzptTmRlqVd2LRf/868a3f52-fe86-4a0a-8d4c-7d633f6821c5/osano.js"></script>
    <link rel="stylesheet" href="https://cookie-consent.ieee.org/ieee-cookie-banner.css" type="text/css" />
    <!-- ^ ieee cookie banner ^ -->
    <title>IEEE-iSES</title>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no" />
    <link rel="stylesheet" href="assets/css/main.css" />

    <style>
        /* Style for the "Go to Top" button */
        #goTopBtn {
            display: none;
            /* Hidden by default */
            position: fixed;
            /* Fixed position on the screen */
            bottom: 20px;
            /* 20px from the bottom of the page */
            right: 20px;
            /* 20px from the right side of the page */
            z-index: 99;
            /* Ensure the button is above other content */
            background-color: #007bff;
            /* Blue background color */
            color: white;
            /* White text color */
            border: none;
            /* No border */
            outline: none;
            /* No outline */
            width: 15px;
            /* Square width */
            height: 50px;
            /* Square height */
            cursor: pointer;
            /* Pointer cursor on hover */
            font-size: 15px;
            /* Font size for the icon */
            text-align: center;
            /* Center the icon/text */
            line-height: 50px;
            /* Vertically center the icon/text */
            transition: background-color 0.3s;
            /* Smooth transition for hover effects */
        }

        #goTopBtn:hover {
            background-color: #0056b3;
            /* Darker shade of blue on hover */
        }

        #goTopBtn.show {
            display: block;
            /* Make the button visible when needed */
        }

        .speakers {
            display: flex;
            justify-content: space-around;
            margin: 20px 0;
        }

        .speaker {
            text-align: center;
            max-width: 45%;
        }

        .speaker-img {
            width: 100%;
            max-width: 150px;
            height: auto;
            margin-bottom: 10px;
        }

        .bio {
            margin-top: 20px;
        }

        p {
            text-align: justify;
            color: black;
        }

        hr {
            color: black;
        }

        div h2 {
            color: brown;
            font-size: xx-large;
        }

        table {
            width: 100%;
            border-collapse: collapse;
        }

        th,
        td {
            border: 1px solid black;
            padding: 8px;
            text-align: center;
            color: black;
        }

        th {
            background-color: #f2f2f2;
        }
    </style>
</head>

<body class="homepage is-preload">
    <div id="page-wrapper">

        <!-- Header -->
        <section id="header" class="wrapper">

            <!-- Logo -->
            <div id="logo">
                <h1>IEEE-iSES</h1>
                <p style="text-align: center;">15-17 December 2025, Jaipur, India</p>
            </div>
            <!-- Nav -->
            <nav id="nav">
                <ul>
                    <li><a href="index.html">Home</a></li>
                    <li>
                        <a href="#">About Us</a>
                        <ul>
                            <li>
                                <a href="#">Committees</a>
                                <ul>
                                    <li><a href="steering-committee.html">Steering Committee</a></li>
                                    <li><a href="organizing-committee.html">Organizing Committee</a></li>
                                    <li><a href="program-committee.html">Program Committee</a></li>
                                </ul>
                            </li>
                            <li><a href="privacy-policy.html">Privacy Policy</a></li>
                            <li><a href="sponsorship.html">Sponsorship</a></li>
                            <li><a href="statements.html">Statements</a></li>
                        </ul>
                    </li>
                    <li>
                        <a href="#">Program</a>
                        <ul>
                            <li><a href="#">Live Proceedings</a></li>
                            <li><a href="program-schedule.html">Program Schedule</a></li>
                            <li><a href="keynotes.html">Keynotes</a></li>
                            <li><a href="panel-discussions.html">Panel Discussions</a></li>
                            <li><a href="preconference-tutorials.html">Preconference Tutorials</a></li>
                            <li><a href="women-in-engineering.html">Women in Engineering (WIE)</a></li>
                            <li><a href="best-paper-award.html">Best Paper Awards</a></li>
                        </ul>
                    </li>
                    <li>
                        <a href="#">Authors Information</a>
                        <ul>
                            <li><a href="important-dates.html">Important Dates</a></li>
                            <li><a href="manuscript-information.html">Initial Manuscript Information</a></li>
                            <li><a href="pdf-express.html">PDF Express Instructions</a></li>
                            <li><a href="camera-ready.html">Final Camera-ready Submission Instructions</a></li>
                            <li><a href="submission-link.html">Final Camera-ready Submission Link</a></li>
                        </ul>
                    </li>
                    <li>
                        <a href="call-for-contributions.html">Call for Contributions</a>
                        <ul>
                            <li><a href="cfp.html">Call for Papers</a></li>
                            <li><a href="cfp-ss.html">Call for Special Sessions</a></li>
                            <li><a href="cfp-rds.html">Call for Papers RDS</a></li>
                            <li><a href="cfp-srf.html">Call for Papers SRF</a></li>
                            <li><a href="cfp-pct.html">Call for Pre-Conference Tutorials (PCT)</a></li>
                            <li><a href="call-for-dc.html">Call for Design Contest</a></li>
                        </ul>
                    </li>
                    <li>
                        <a href="#">Registration</a>
                        <ul>
                            <li><a href="register.html">Register</a></li>
                            <li><a href="student-support-grants.html">Student Support Grants</a></li>
                            <li><a href="faculty-support-grants.html">Faculty Support Grants</a></li>
                        </ul>
                    </li>
                    <li>
                        <a href="#">Venue</a>
                        <ul>
                            <li><a href="venue.html">Venue</a></li>
                            <li><a href="accommodation.html">Accommodation</a></li>
                            <li><a href="places-to-see.html">Places to See</a></li>
                        </ul>
                    </li>
                    <li>
                        <a href="#">Links</a>
                        <ul>
                            <li><a href="https://www.linkedin.com/groups/12506886/">LinkedIn Group</a></li>
                        </ul>
                    </li>
                    <li><a href="contact.html">Contact</a></li>
                    <li>
                        <a href="#">Past Conferences</a>
                        <ul>
                            <li><a href="https://ieee-ises.github.io/IEEE-iSES_2024_Website/">2024 Website</a></li>
                            <li><a
                                    href="https://ieeexplore.ieee.org/xpl/conhome/10883943/proceeding?isnumber=10884076&sortType=vol-only-seq&pageNumber=1">2024
                                    Proceedings</a></li>
                            <li><a href="https://ieee-ises.github.io/IEEE-iSES_2023_Website/ieee-ises.org/2023/">2023
                                    Website</a></li>
                            <li><a href="https://ieeexplore.ieee.org/xpl/conhome/10467041/proceeding">2023
                                    Proceedings</a></li>
                            <li><a href="https://ieee-ises.github.io/IEEE-iSES_2022_Website/">2022 Website</a></li>
                            <li><a href="https://ieeexplore.ieee.org/xpl/conhome/10026847/proceeding">2022
                                    Proceedings</a></li>
                            <li><a href="https://ieee-ises.github.io/IEEE-iSES_2021_Website/">2021 Website</a></li>
                            <li><a href="https://ieeexplore.ieee.org/xpl/conhome/9700979/proceeding">2021
                                    Proceedings</a></li>
                            <li><a href="https://ieee-ises.github.io/IEEE-iSES_2020_Website/">2020 Website</a></li>
                            <li><a href="https://ieeexplore.ieee.org/xpl/conhome/9426059/proceeding">2020
                                    Proceedings</a></li>
                            <li><a href="https://ieee-ises.github.io/IEEE-iSES_2019_Website/">2019 Website</a></li>
                            <li><a href="https://ieeexplore.ieee.org/xpl/conhome/8977828/proceeding">2019
                                    Proceedings</a></li>
                            <li><a href="https://ieee-ises.github.io/IEEE-iSES_2018_Website/">2018 Website</a></li>
                            <li><a href="https://ieeexplore.ieee.org/xpl/conhome/8716489/proceeding">2018
                                    Proceedings</a></li>
                            <li><a href="https://ieee-ises.github.io/IEEE-iSES_2017_Website/">2017 Website</a></li>
                            <li><a href="https://ieeexplore.ieee.org/xpl/conhome/8293729/proceeding">2017
                                    Proceedings</a></li>
                            <li><a href="https://ieee-ises.github.io/IEEE-iSES_2016_Website/">2016 Website</a></li>
                            <li><a href="https://ieeexplore.ieee.org/xpl/conhome/7827705/proceeding">2016
                                    Proceedings</a></li>
                            <li><a href="https://ieee-ises.github.io/IEEE-iSES_2015_Website/">2015 Website</a></li>
                            <li><a href="https://ieeexplore.ieee.org/xpl/conhome/7434373/proceeding">2015
                                    Proceedings</a></li>
                        </ul>
                    </li>
                </ul>
            </nav>
        </section>

        <!-- Intro -->
        <section id="intro" class="wrapper style2">
            <div class="title">Preconference Tutorials</div>

            <div class="container">
                <h2 style="text-align: center;">Tutorial Schedule</h2><br>
                <table>
                    <thead>
                        <tr>
                            <th>Speaker and Designation</th>
                            <th>Title</th>
                            <th>Date</th>
                            <th>Time</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>Jatin Chakravarti (Senior DFT Engineer at eInfochips) &amp; Chintan Panchal (Fellow at
                                eInfochips)</td>
                            <td><a href="#JatinChintan" style="color: blue;">DFT implementation at RTL stage: Methodology
                                    to enhance SoC Testability and reduce Time-to-Market</a></td>
                            <td>13-Dec-2025</td>
                            <td>Morning</td>
                        </tr>
                        <tr>
                            <td>Prof. Subir Kumar Roy (IIIT Bangalore) and Prof. Kusum Lata (LNMIIT Jaipur)</td>
                            <td><a href="#SubirKusum" style="color: blue;">Model-Based Hardware-Software Co-Synthesis of
                                    Embedded Systems</a></td>
                            <td>13-Dec-2025</td>
                            <td>Afternoon</td>
                        </tr>
                        <tr>
                            <td>Prof. Virendra Singh (Indian Institute of Technology Bombay (IITB))</td>
                            <td><a href="#Virendra" style="color: blue;">Secure and high-performance
                                    designs/Architectures</a></td>
                            <td>14-Dec-2025</td>
                            <td>Morning</td>
                        </tr>
                        <tr>
                            <td>Prof. Sneh Saurabh (Indraprastha Institute of Information Technology, Delhi)</td>
                            <td><a href="#Sneh" style="color: blue;">Demystifying Static Timing Analysis: From
                                    Fundamentals to Advanced Practices</a></td>
                            <td>14-Dec-2025</td>
                            <td>Afternoon</td>
                        </tr>
                        <tr>
                            <td>Bibhay Ranjan (Senior System Software Engineer Nvidia)</td>
                            <td><a href="#Bibhay" style="color: blue;">Stack optimization for High Speed Networks</a>
                            </td>
                            <td>14-Dec-2025</td>
                            <td>Afternoon</td>
                        </tr>
                    </tbody>
                </table>
            </div>

            <div class="container">

                <!-- 1) Jatin & Chintan -->
                <div class="tutorial">
                    <h2 id="JatinChintan">DFT implementation at RTL stage: Methodology to enhance SoC Testability and
                        reduce Time-to-Market</h2>
                    <br>
                    <p><strong>Abstract:</strong> In the VLSI design industry, Design-for-Testability (DFT) is still
                        predominantly implemented during the gate-level stage in most projects. The DFT design cycle
                        hasn’t changed much over the years with DFT hardware insertion at gate-level, followed by
                        synthesis, test-pattern generation and simulation. This conventional method requires engineers
                        to complete multiple design steps before any DRCs are detected, later in the development cycle.
                        When such errors arise, the entire flow must be re-executed, resulting in delays in the overall
                        design schedule.</p>
                    <p>The increasing complexity of modern integrated circuits demands the implementation of DFT at
                        higher abstraction levels within the IC development cycle. Extensive research and publications
                        already support the feasibility of implementing DFT at the RTL stage. Major EDA vendors have
                        developed comprehensive tool flows to enable and streamline this approach. The DFT hardware
                        implementation i.e., IJTAG, BScan, MBIST, OCC, Compression, LBIST, Wrappers and Test Point
                        Insertion at RTL stage allow us to validate hardware at early stage of development cycle. In
                        this tutorial, we will demonstrate how early-stage DFT planning can reduce test development
                        time, improve test quality, and address challenges such as test vector volume and power
                        optimization.</p>

                    <div class="speakers">
                        <div class="speaker">
                            <img src="images/Tutorials/JatinChakravarti.jpg" alt="Jatin Chakravarti"
                                class="speaker-img" />
                            <h3>Jatin Chakravarti</h3>
                            <p>Senior DFT engineer, eInfochips, India</p>
                        </div>
                        <div class="speaker">
                            <img src="images/Tutorials/ChintanPanchal.jpg" alt="Chintan Panchal" class="speaker-img" />
                            <h3>Chintan Panchal</h3>
                            <p>Fellow, eInfochips, India</p>
                        </div>
                    </div>

                    <div class="bio">
                        <h4>Biography of tutorial speakers:</h4>
                        <p><strong>Jatin Chakravarti:</strong> Jatin Chakravarti is currently working as a DFT Senior
                            Engineer (L1) at eInfochips (An Arrow Company), Ahmedabad.</p>
                        <p>His technical skills include RTL Testability Analysis, Scan Insertion, Compression, MBIST,
                            Synthesis, ATPG, Block/Top level simulations (Timing: SDF), Pattern Retargeting. He has an
                            experience of working on CAD tools like TestMAX Advisor (Spyglass), Design Compiler,
                            DFTMAX, TetraMAX, Fusion Compiler, Formality, Tessent TestKompress, VCS, Verdi, QuestaSim.
                        </p>

                        <p><strong>Chintan Panchal:</strong> Chintan Panchal is currently a Fellow at eInfochips, with
                            an experience of 23 years in the VLSI- Semiconductor/ASIC industry.</p>
                        <p>Full ASIC development cycle experience with hands on in ASIC development life cycles - RTL
                            Design, DV- Verification, DFT. Worked on projects in technology 3nm, 5nm, 7nm, 16nm, 28nm
                            and more for consumer, networking, processor, IPs and servers applications.</p>
                        <p>Extensive experience in ASIC DFT domain and worked on multiple DFT projects. Responsibilities
                            mainly included defining the project schedule, the man power estimates, DFT planning and
                            implementation, TVG, test vector validation; IP DFT insertion and validation, Silicon
                            bring-up support, Silicon failure diagnosis and yield analysis and improvement. He has
                            worked with multiple clients on several DFT projects ASIC/SoC/IPs across the different
                            geography and ensured successful delivery and meeting customer’s expectations.</p>
                        <p>He has done several projects on Verification environment architecture for ASIC, ARM based
                            SoC, also responsible for verification, RTL-Gate Level and CPF based Simulation for various
                            projects in ARM based multimillion gates SoC in telecom and networking domain. He has
                            successfully executed projects from onsite client projects, as well as at ODC/offshore end,
                            and successfully delivered.</p>
                    </div>
                </div>

                <hr>

                <!-- 2) Subir & Kusum -->
                <div class="tutorial">
                    <h2 id="SubirKusum">Model-Based Hardware-Software Co-Synthesis of Embedded Systems</h2>
                    <br>
                    <p><strong>Abstract:</strong> Embedded systems for reactive real-time applications are typically
                        implemented as hybrid hardware-software systems, based on microcontrollers/microprocessors,
                        digital signal processors, and specialized hardware accelerator blocks. Software is used to
                        impart flexibility and implement different features, while hardware is used to meet stringent
                        performance requirements. Many different types of constraints, such as performance, power,
                        robustness &amp; reliability, weight, and cost, are major driving factors in the design and
                        implementation of embedded systems.</p>
                    <p>While some effort is currently being carried out in various academic research communities to
                        formalize the design process of embedded systems, much of the design, implementation, and
                        verification in the industrial context is driven by ad-hoc approaches, where the overall
                        embedded system specification is often captured in natural language, rendering it ambiguous and,
                        many times, incomplete. This can lead to several problems, such as sub-optimal design,
                        difficulty in re-design due to any specification revision, and an expensive verification
                        effort.</p>
                    <p>In the tutorial, we highlight the need to adopt a methodology based on formal specification,
                        automatic synthesis, and validation of embedded systems by carrying out the design in a unified
                        framework supporting a unified hardware-software representation, which is unbiased to either
                        hardware or software implementation. As an example, we show how formal approaches can help ease
                        the specification, synthesis, verification &amp; validation of applications running on such
                        embedded systems. The tutorial aims to provide an understanding of System Level Design
                        approaches using system abstractions and modeling through the use of System Level Design
                        Languages and System Level Design automation tools to result in the implementation of
                        functionally correct and cost-optimal complex Embedded Systems.</p>

                    <div class="speakers">
                        <div class="speaker">
                            <img src="images/Tutorials/SubirKumarRoy.png" alt="Subir Kumar Roy" class="speaker-img" />
                            <h3>Prof. Subir Kumar Roy</h3>
                            <p>IIIT Bangalore</p>
                        </div>
                        <div class="speaker">
                            <img src="images/Tutorials/KusumLata.png" alt="Kusum Lata" class="speaker-img" />
                            <h3>Prof. Kusum Lata</h3>
                            <p>LNMIIT Jaipur</p>
                        </div>
                    </div>

                    <div class="bio">
                        <h4>Biography of tutorial speakers:</h4>
                        <p><strong>Subir Kumar Roy:</strong> Subir Kumar Roy got his B.E., M.Tech. and Ph.D. degrees
                            from University of Pune, IIT Madras and IIT Bombay in 1982, 1984 and 1993, respectively.
                            Prior to 1993 he worked in Semiconductor Complex Limited, Chandigarh and the VLSI Design
                            Centre, Department of Computer Science and Engineering, IIT Bombay. From 1993 to 2001 he was
                            with the faculty of Electrical Engineering, IIT Kanpur. From 2001 to 2003 he was with
                            Synplicity Inc, Sunnyvale USA &amp; Bangalore. From April 2004 to January 2013 he was with
                            the Center of Excellence, System on Chip, Texas Instruments India, Bangalore. He spent 2
                            years from 1998 to 2000 carrying out research on formal verification in Fujitsu
                            Laboratories Limited, Kawasaki, Japan, on a sabbatical from IIT Kanpur. His research
                            interests are in hardware formal verification, power estimation, performance analysis, CAD
                            for VLSI and embedded systems.</p>

                        <p><strong>Kusum Lata:</strong> Kusum Lata, a Senior Member of IEEE and ACM, holds a master’s
                            degree from IIT Roorkee (2003) and a Ph.D. from IISc Bangalore (2010). During her Ph.D., she
                            interned at Intel India Pvt Ltd, receiving the "Spontaneous Recognition Award." She served
                            as a Lecturer at IIIT-A for three years and currently works as a Professor at LNMIIT,
                            Jaipur. Previously, she was an Associate and Assistant Professor at LNMIIT. She received the
                            "Outstanding Research Paper Award" at ASQED-2009. Her research focuses on Digital System
                            Design using FPGAs, Design for Testability, Hardware Security, Hardware Implementation of
                            Cryptographic Algorithms, Hardware Implementation of Deep Learning Algorithms, and hardware
                            accelerators for AI.</p>
                    </div>
                </div>

                <hr>

                <!-- 3) Virendra -->
                <div class="tutorial">
                    <h2 id="Virendra">Secure and high-performance designs/Architectures</h2>
                    <br>
                    <p><strong>Abstract:</strong> This tutorial provides a comprehensive overview of the challenge in
                        designing modern computing systems to be simultaneously high-performance (low latency, high
                        throughput) and secure (confidentiality, integrity, availability). The fundamental conflict,
                        known as the Performance-Security Trade-Off, arises because traditional security measures, such
                        as encryption and integrity checks, inevitably introduce significant overhead in terms of
                        latency, power consumption, and area. We begin by defining the demands of High-Performance
                        Computing (HPC)—which relies on massive parallelism, heterogeneous resources (CPUs, GPUs), and
                        ultra-fast interconnects—and contrast them with the critical requirements of system security
                        (the CIA Triad).</p>
                    <p>The necessity for specialized secure architectures is driven by the unique and expanded attack
                        surface presented by large-scale HPC systems. These systems are vulnerable not just at the
                        software layer, but also at the hardware level, facing threats like Side-Channel Attacks (SCA)—
                        where timing or power consumption leak sensitive data (e.g., Spectre/Meltdown)—and risks within
                        the supply chain, such as hardware Trojans. Furthermore, the sheer scale introduces challenges
                        in maintaining data integrity and confidentiality for petabyte-scale parallel storage and
                        high-speed data transmission over interconnects, where performance often dictates the disabling
                        of traditional security features.</p>
                    <p>The core of the tutorial focuses on Co-Design Solutions that architecturally embed security to
                        minimize performance impact. Key among these are Hardware-Assisted Security (HwAS) mechanisms
                        like Trusted Execution Environments (TEE), such as Intel SGX and ARM TrustZone. These create
                        isolated enclaves to protect code and data from compromised operating systems or hypervisors,
                        offering strong security guarantees while striving to manage associated performance costs. A
                        high-performance strategy involves using dedicated hardware accelerators like SmartNICs or DPUs
                        (Data Processing Units) to offload security tasks (like encryption and intrusion detection) from
                        the main CPUs, thereby preserving the computational throughput for the primary application
                        workload.</p>
                    <p>Looking toward the future, the tutorial explores advanced topics essential for modern deployments
                        including securing multi-tenant Cloud HPC environments using Zero Trust models and fine-grained
                        Micro-segmentation. We also discuss the increasingly vital role of Artificial Intelligence and
                        Machine Learning in system security, where AI is used to power real-time Intrusion Detection
                        Systems (IDS) by analyzing system logs and performance telemetry for subtle anomalies that could
                        signify an attack or a security breach. Finally, we address the challenge of future-proofing
                        systems against emerging threats, specifically the architectural implications and performance
                        burdens of supporting computationally intensive Post-Quantum Cryptography (PQC) algorithms.</p>

                    <div class="speakers">
                        <div class="speaker">
                            <img src="images/Tutorials/VirendraSingh.jpg" alt="Virendra Singh" class="speaker-img" />
                            <h3>Prof. Virendra Singh</h3>
                            <p>Indian Institute of Technology Bombay (IITB), India</p>
                        </div>
                    </div>

                    <div class="bio">
                        <h4>Biography of tutorial speaker:</h4>
                        <p>Virendra Singh is currently a professor of Electrical and Computer Science at IIT Bombay. He
                            received the B.E. and M.E. degrees in electronics and communication engineering from the
                            Malaviya National Institute of Technology (MNIT), Jaipur, India, in 1994 and 1996,
                            respectively, and the Ph.D. degree in computer science and engineering from the Nara
                            Institute of Science and Technology (NAIST), Nara, Japan, in 2005.</p>
                        <p>Prior to joining IIT Bombay, he was a Faculty Member at the Supercomputer Education and
                            Research Centre (SERC), Indian Institute of Science (IISc), Bengaluru, India, from 2007 to
                            2011. His research interests include high-performance computer architecture, testing and
                            verification of high-performance processors, fault-tolerant computing, VLSI testing, design
                            for test, formal verification of hardware designs, embedded system design, design for
                            reliability, and CAD of VLSI Systems.</p>
                        <p>His research interests are in Cyber security, cyber physical systems, computer architecture,
                            formal methods, VLSI testing and verification, Reinforcement Learning, adversarial learning,
                            security of AI-based systems, blockchain technology, and hybrid quantum-HPC systems. He is
                            an adjunct professor at various IITs and NITs. The following are various roles he is
                            associated with:</p>
                        <p>Research Lab.: Computer Architecture and Dependable Systems Lab. (CADSL)<br />
                            Coordinator: Indo-Japanese Joint Laboratory for Intelligent Dependable Cyber Physical
                            Systems (IDCPS)<br />
                            Coordinator: Information Security Research and Development Centre (ISRDC)<br />
                            Associated Lab: Centre of excellence for Blockchain research<br />
                            Affiliation: Centre for Machine Intelligence and Data Science</p>
                    </div>
                </div>

                <hr>

                <!-- 4) Sneh -->
                <div class="tutorial">
                    <h2 id="Sneh">Demystifying Static Timing Analysis: From Fundamentals to Advanced Practices</h2>
                    <br>
                    <p><strong>Abstract:</strong> Static Timing Analysis (STA) is a cornerstone of modern digital VLSI
                        design, ensuring that chips meet performance and reliability requirements before fabrication.
                        This tutorial, delivered by Prof. Sneh Saurabh (IIIT Delhi), aims to demystify STA by bridging
                        fundamental principles with advanced industry practices. The session begins with an intuitive
                        exploration of timing concepts—setup, hold, clock skew, jitter, and timing windows—followed by a
                        practical walkthrough of timing paths, constraints, and delay modeling. Participants will learn
                        how STA tools analyze large-scale designs without requiring simulation, and how timing reports
                        are interpreted for closure. The tutorial will further highlight real-world challenges such as
                        multi-clock domains, PVT variations, false paths, multi-cycle paths, and optimization
                        strategies. This comprehensive session is designed to benefit students, researchers, and
                        engineers seeking a strong conceptual and practical grasp of STA.</p>

                    <div class="speakers">
                        <div class="speaker">
                            <img src="images/Tutorials/SnehSaurabh.jpg" alt="Sneh Saurabh" class="speaker-img" />
                            <h3>Prof. Sneh Saurabh</h3>
                            <p>Indraprastha Institute of Information Technology, Delhi</p>
                        </div>
                    </div>

                    <div class="bio">
                        <h4>Biography of tutorial speaker:</h4>
                        <p>Sneh Saurabh obtained his Ph.D. from IIT Delhi in 2012 and B.Tech. (EE) from IIT Kharagpur
                            in the year 2000. He has rich experience in the semiconductor industry, having spent 16
                            years working for industry leaders such as Cadence Design Systems, Synopsys India, and Magma
                            Design Automation. He has been involved in developing some of the well-established
                            industry-standard EDA tools for clock synchronization, constraints management, STA, formal
                            verification, and physical design.</p>
                        <p>He has been teaching semiconductor-specific courses since 2016 at IIIT Delhi. His teaching
                            has been rated excellent by students consistently, and he has received the Teaching
                            Excellence award for seven consecutive semesters at IIITD. His current research interests
                            are in the areas of VLSI Design and Automation, Energy-Efficient Systems, and Stochastic
                            Computational Frameworks.</p>
                        <p>He is the author of the books “Introduction to VLSI Design Flow” and “Fundamentals of Tunnel
                            Field-Effect Transistors” and holds three US patents. He is an Editor (IETE Technical
                            Review), an Associate Editor (IEEE Access), a Review Editor (Frontiers in Electronics
                            Integrated Circuits and VLSI), and a Senior Member of IEEE.</p>
                    </div>
                </div>

                <hr>

                <!-- 5) Bibhay -->
                <div class="tutorial">
                    <h2 id="Bibhay">Stack optimization for High Speed Networks</h2>
                    <br>
                    <p><strong>Abstract:</strong> The growing demand for high-speed networks in domains such as AI data
                        processing, cloud computing, and data centers has amplified the need for optimized software
                        stacks. Traditional network stacks often struggle to meet low-latency and high-throughput
                        requirements. This lecture explores design principles and optimization strategies for achieving
                        efficient data flow across network layers. Key focus areas include protocol tuning, zero-copy
                        mechanisms, hardware offloading, and concurrency management. By addressing these bottlenecks,
                        students will gain insight into how system-level optimization directly influences end-to-end
                        network performance in next-generation communication infrastructures.</p>

                    <div class="speakers">
                        <div class="speaker">
                            <img src="images/Tutorials/BibhayRanjan.jpg" alt="Bibhay Ranjan" class="speaker-img" />
                            <h3>Bibhay Ranjan</h3>
                            <p>Senior System Software Engineer, Nvidia Bengaluru India</p>
                        </div>
                    </div>

                    <div class="bio">
                        <h4>Biography of tutorial speaker:</h4>
                        <p>Bibhay Ranjan is continuously seeking technical growth and its applications. He currently
                            works at Nvidia India in the areas of Wifi and GPS software development for Android OS,
                            Android wifi stack (sniffer capture, 802.11 protocol, firmware (closed source from vendor),
                            driver, network kernel stack, wpa_supplicant, frameworks, android app) debugging and
                            development.</p>
                    </div>
                </div>

            </div>
        </section>

        <!-- Footer -->
        <section id="footer" class="wrapper">
            <div class="container">
                <div id="copyright">
                    <ul>
                        <li>&copy; IEEE-iSES 2015 - 2025</li>
                        <li>Design: <a href="http://html5up.net">HTML5 UP</a></li>
                    </ul>
                </div>
            </div>
        </section>

        <!-- "Go to Top" Button -->
        <button onclick="scrollToTop()" id="goTopBtn" title="Go to Top">Go to Top</button>

    </div>

    <!-- Scripts -->
    <script src="assets/js/jquery.min.js"></script>
    <script src="assets/js/jquery.dropotron.min.js"></script>
    <script src="assets/js/browser.min.js"></script>
    <script src="assets/js/breakpoints.min.js"></script>
    <script src="assets/js/util.js"></script>
    <script src="assets/js/main.js"></script>

    <script>
        window.onscroll = function () { showGoTopButton(); };

        function showGoTopButton() {
            const goTopBtn = document.getElementById("goTopBtn");
            if (document.body.scrollTop > 100 || document.documentElement.scrollTop > 100) {
                goTopBtn.classList.add("show");
            } else {
                goTopBtn.classList.remove("show");
            }
        }

        function scrollToTop() {
            window.scrollTo({ top: 0, behavior: 'smooth' });
        }
    </script>

</body>

</html>
