verilog work "factorial_cal.v"
vhdl work "test_bench.vhd"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
