
STM32L152RBT6A_setup.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b610  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000564  0800b74c  0800b74c  0001b74c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bcb0  0800bcb0  000200d0  2**0
                  CONTENTS
  4 .ARM          00000008  0800bcb0  0800bcb0  0001bcb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bcb8  0800bcb8  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bcb8  0800bcb8  0001bcb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bcbc  0800bcbc  0001bcbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  0800bcc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004598  200000d0  0800bd90  000200d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000a00  20004668  0800bd90  00024668  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b87e  00000000  00000000  000200f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c67  00000000  00000000  0003b977  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001460  00000000  00000000  0003f5e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001328  00000000  00000000  00040a40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000188b2  00000000  00000000  00041d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a677  00000000  00000000  0005a61a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089825  00000000  00000000  00074c91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fe4b6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000058c8  00000000  00000000  000fe50c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	200000d0 	.word	0x200000d0
 8000158:	00000000 	.word	0x00000000
 800015c:	0800b734 	.word	0x0800b734

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	200000d4 	.word	0x200000d4
 8000178:	0800b734 	.word	0x0800b734

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b96e 	b.w	8000470 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	468e      	mov	lr, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	f040 8083 	bne.w	80002c4 <__udivmoddi4+0x118>
 80001be:	428a      	cmp	r2, r1
 80001c0:	4617      	mov	r7, r2
 80001c2:	d947      	bls.n	8000254 <__udivmoddi4+0xa8>
 80001c4:	fab2 f382 	clz	r3, r2
 80001c8:	b14b      	cbz	r3, 80001de <__udivmoddi4+0x32>
 80001ca:	f1c3 0120 	rsb	r1, r3, #32
 80001ce:	fa05 fe03 	lsl.w	lr, r5, r3
 80001d2:	fa20 f101 	lsr.w	r1, r0, r1
 80001d6:	409f      	lsls	r7, r3
 80001d8:	ea41 0e0e 	orr.w	lr, r1, lr
 80001dc:	409c      	lsls	r4, r3
 80001de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80001e2:	fbbe fcf8 	udiv	ip, lr, r8
 80001e6:	fa1f f987 	uxth.w	r9, r7
 80001ea:	fb08 e21c 	mls	r2, r8, ip, lr
 80001ee:	fb0c f009 	mul.w	r0, ip, r9
 80001f2:	0c21      	lsrs	r1, r4, #16
 80001f4:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80001f8:	4290      	cmp	r0, r2
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	18ba      	adds	r2, r7, r2
 80001fe:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000202:	f080 8118 	bcs.w	8000436 <__udivmoddi4+0x28a>
 8000206:	4290      	cmp	r0, r2
 8000208:	f240 8115 	bls.w	8000436 <__udivmoddi4+0x28a>
 800020c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000210:	443a      	add	r2, r7
 8000212:	1a12      	subs	r2, r2, r0
 8000214:	fbb2 f0f8 	udiv	r0, r2, r8
 8000218:	fb08 2210 	mls	r2, r8, r0, r2
 800021c:	fb00 f109 	mul.w	r1, r0, r9
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000226:	42a1      	cmp	r1, r4
 8000228:	d909      	bls.n	800023e <__udivmoddi4+0x92>
 800022a:	193c      	adds	r4, r7, r4
 800022c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000230:	f080 8103 	bcs.w	800043a <__udivmoddi4+0x28e>
 8000234:	42a1      	cmp	r1, r4
 8000236:	f240 8100 	bls.w	800043a <__udivmoddi4+0x28e>
 800023a:	3802      	subs	r0, #2
 800023c:	443c      	add	r4, r7
 800023e:	1a64      	subs	r4, r4, r1
 8000240:	2100      	movs	r1, #0
 8000242:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000246:	b11e      	cbz	r6, 8000250 <__udivmoddi4+0xa4>
 8000248:	2200      	movs	r2, #0
 800024a:	40dc      	lsrs	r4, r3
 800024c:	e9c6 4200 	strd	r4, r2, [r6]
 8000250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000254:	b902      	cbnz	r2, 8000258 <__udivmoddi4+0xac>
 8000256:	deff      	udf	#255	; 0xff
 8000258:	fab2 f382 	clz	r3, r2
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14f      	bne.n	8000300 <__udivmoddi4+0x154>
 8000260:	1a8d      	subs	r5, r1, r2
 8000262:	2101      	movs	r1, #1
 8000264:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000268:	fa1f f882 	uxth.w	r8, r2
 800026c:	fbb5 fcfe 	udiv	ip, r5, lr
 8000270:	fb0e 551c 	mls	r5, lr, ip, r5
 8000274:	fb08 f00c 	mul.w	r0, r8, ip
 8000278:	0c22      	lsrs	r2, r4, #16
 800027a:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800027e:	42a8      	cmp	r0, r5
 8000280:	d907      	bls.n	8000292 <__udivmoddi4+0xe6>
 8000282:	197d      	adds	r5, r7, r5
 8000284:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000288:	d202      	bcs.n	8000290 <__udivmoddi4+0xe4>
 800028a:	42a8      	cmp	r0, r5
 800028c:	f200 80e9 	bhi.w	8000462 <__udivmoddi4+0x2b6>
 8000290:	4694      	mov	ip, r2
 8000292:	1a2d      	subs	r5, r5, r0
 8000294:	fbb5 f0fe 	udiv	r0, r5, lr
 8000298:	fb0e 5510 	mls	r5, lr, r0, r5
 800029c:	fb08 f800 	mul.w	r8, r8, r0
 80002a0:	b2a4      	uxth	r4, r4
 80002a2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002a6:	45a0      	cmp	r8, r4
 80002a8:	d907      	bls.n	80002ba <__udivmoddi4+0x10e>
 80002aa:	193c      	adds	r4, r7, r4
 80002ac:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b0:	d202      	bcs.n	80002b8 <__udivmoddi4+0x10c>
 80002b2:	45a0      	cmp	r8, r4
 80002b4:	f200 80d9 	bhi.w	800046a <__udivmoddi4+0x2be>
 80002b8:	4610      	mov	r0, r2
 80002ba:	eba4 0408 	sub.w	r4, r4, r8
 80002be:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80002c2:	e7c0      	b.n	8000246 <__udivmoddi4+0x9a>
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d908      	bls.n	80002da <__udivmoddi4+0x12e>
 80002c8:	2e00      	cmp	r6, #0
 80002ca:	f000 80b1 	beq.w	8000430 <__udivmoddi4+0x284>
 80002ce:	2100      	movs	r1, #0
 80002d0:	e9c6 0500 	strd	r0, r5, [r6]
 80002d4:	4608      	mov	r0, r1
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	fab3 f183 	clz	r1, r3
 80002de:	2900      	cmp	r1, #0
 80002e0:	d14b      	bne.n	800037a <__udivmoddi4+0x1ce>
 80002e2:	42ab      	cmp	r3, r5
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0x140>
 80002e6:	4282      	cmp	r2, r0
 80002e8:	f200 80b9 	bhi.w	800045e <__udivmoddi4+0x2b2>
 80002ec:	1a84      	subs	r4, r0, r2
 80002ee:	eb65 0303 	sbc.w	r3, r5, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	469e      	mov	lr, r3
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	d0aa      	beq.n	8000250 <__udivmoddi4+0xa4>
 80002fa:	e9c6 4e00 	strd	r4, lr, [r6]
 80002fe:	e7a7      	b.n	8000250 <__udivmoddi4+0xa4>
 8000300:	409f      	lsls	r7, r3
 8000302:	f1c3 0220 	rsb	r2, r3, #32
 8000306:	40d1      	lsrs	r1, r2
 8000308:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800030c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000310:	fa1f f887 	uxth.w	r8, r7
 8000314:	fb0e 1110 	mls	r1, lr, r0, r1
 8000318:	fa24 f202 	lsr.w	r2, r4, r2
 800031c:	409d      	lsls	r5, r3
 800031e:	fb00 fc08 	mul.w	ip, r0, r8
 8000322:	432a      	orrs	r2, r5
 8000324:	0c15      	lsrs	r5, r2, #16
 8000326:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800032a:	45ac      	cmp	ip, r5
 800032c:	fa04 f403 	lsl.w	r4, r4, r3
 8000330:	d909      	bls.n	8000346 <__udivmoddi4+0x19a>
 8000332:	197d      	adds	r5, r7, r5
 8000334:	f100 31ff 	add.w	r1, r0, #4294967295
 8000338:	f080 808f 	bcs.w	800045a <__udivmoddi4+0x2ae>
 800033c:	45ac      	cmp	ip, r5
 800033e:	f240 808c 	bls.w	800045a <__udivmoddi4+0x2ae>
 8000342:	3802      	subs	r0, #2
 8000344:	443d      	add	r5, r7
 8000346:	eba5 050c 	sub.w	r5, r5, ip
 800034a:	fbb5 f1fe 	udiv	r1, r5, lr
 800034e:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000352:	fb01 f908 	mul.w	r9, r1, r8
 8000356:	b295      	uxth	r5, r2
 8000358:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800035c:	45a9      	cmp	r9, r5
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x1c4>
 8000360:	197d      	adds	r5, r7, r5
 8000362:	f101 32ff 	add.w	r2, r1, #4294967295
 8000366:	d274      	bcs.n	8000452 <__udivmoddi4+0x2a6>
 8000368:	45a9      	cmp	r9, r5
 800036a:	d972      	bls.n	8000452 <__udivmoddi4+0x2a6>
 800036c:	3902      	subs	r1, #2
 800036e:	443d      	add	r5, r7
 8000370:	eba5 0509 	sub.w	r5, r5, r9
 8000374:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000378:	e778      	b.n	800026c <__udivmoddi4+0xc0>
 800037a:	f1c1 0720 	rsb	r7, r1, #32
 800037e:	408b      	lsls	r3, r1
 8000380:	fa22 fc07 	lsr.w	ip, r2, r7
 8000384:	ea4c 0c03 	orr.w	ip, ip, r3
 8000388:	fa25 f407 	lsr.w	r4, r5, r7
 800038c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000390:	fbb4 f9fe 	udiv	r9, r4, lr
 8000394:	fa1f f88c 	uxth.w	r8, ip
 8000398:	fb0e 4419 	mls	r4, lr, r9, r4
 800039c:	fa20 f307 	lsr.w	r3, r0, r7
 80003a0:	fb09 fa08 	mul.w	sl, r9, r8
 80003a4:	408d      	lsls	r5, r1
 80003a6:	431d      	orrs	r5, r3
 80003a8:	0c2b      	lsrs	r3, r5, #16
 80003aa:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003ae:	45a2      	cmp	sl, r4
 80003b0:	fa02 f201 	lsl.w	r2, r2, r1
 80003b4:	fa00 f301 	lsl.w	r3, r0, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x222>
 80003ba:	eb1c 0404 	adds.w	r4, ip, r4
 80003be:	f109 30ff 	add.w	r0, r9, #4294967295
 80003c2:	d248      	bcs.n	8000456 <__udivmoddi4+0x2aa>
 80003c4:	45a2      	cmp	sl, r4
 80003c6:	d946      	bls.n	8000456 <__udivmoddi4+0x2aa>
 80003c8:	f1a9 0902 	sub.w	r9, r9, #2
 80003cc:	4464      	add	r4, ip
 80003ce:	eba4 040a 	sub.w	r4, r4, sl
 80003d2:	fbb4 f0fe 	udiv	r0, r4, lr
 80003d6:	fb0e 4410 	mls	r4, lr, r0, r4
 80003da:	fb00 fa08 	mul.w	sl, r0, r8
 80003de:	b2ad      	uxth	r5, r5
 80003e0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003e4:	45a2      	cmp	sl, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x24e>
 80003e8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ec:	f100 35ff 	add.w	r5, r0, #4294967295
 80003f0:	d22d      	bcs.n	800044e <__udivmoddi4+0x2a2>
 80003f2:	45a2      	cmp	sl, r4
 80003f4:	d92b      	bls.n	800044e <__udivmoddi4+0x2a2>
 80003f6:	3802      	subs	r0, #2
 80003f8:	4464      	add	r4, ip
 80003fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000402:	eba4 040a 	sub.w	r4, r4, sl
 8000406:	454c      	cmp	r4, r9
 8000408:	46c6      	mov	lr, r8
 800040a:	464d      	mov	r5, r9
 800040c:	d319      	bcc.n	8000442 <__udivmoddi4+0x296>
 800040e:	d016      	beq.n	800043e <__udivmoddi4+0x292>
 8000410:	b15e      	cbz	r6, 800042a <__udivmoddi4+0x27e>
 8000412:	ebb3 020e 	subs.w	r2, r3, lr
 8000416:	eb64 0405 	sbc.w	r4, r4, r5
 800041a:	fa04 f707 	lsl.w	r7, r4, r7
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431f      	orrs	r7, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c6 7400 	strd	r7, r4, [r6]
 800042a:	2100      	movs	r1, #0
 800042c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000430:	4631      	mov	r1, r6
 8000432:	4630      	mov	r0, r6
 8000434:	e70c      	b.n	8000250 <__udivmoddi4+0xa4>
 8000436:	468c      	mov	ip, r1
 8000438:	e6eb      	b.n	8000212 <__udivmoddi4+0x66>
 800043a:	4610      	mov	r0, r2
 800043c:	e6ff      	b.n	800023e <__udivmoddi4+0x92>
 800043e:	4543      	cmp	r3, r8
 8000440:	d2e6      	bcs.n	8000410 <__udivmoddi4+0x264>
 8000442:	ebb8 0e02 	subs.w	lr, r8, r2
 8000446:	eb69 050c 	sbc.w	r5, r9, ip
 800044a:	3801      	subs	r0, #1
 800044c:	e7e0      	b.n	8000410 <__udivmoddi4+0x264>
 800044e:	4628      	mov	r0, r5
 8000450:	e7d3      	b.n	80003fa <__udivmoddi4+0x24e>
 8000452:	4611      	mov	r1, r2
 8000454:	e78c      	b.n	8000370 <__udivmoddi4+0x1c4>
 8000456:	4681      	mov	r9, r0
 8000458:	e7b9      	b.n	80003ce <__udivmoddi4+0x222>
 800045a:	4608      	mov	r0, r1
 800045c:	e773      	b.n	8000346 <__udivmoddi4+0x19a>
 800045e:	4608      	mov	r0, r1
 8000460:	e749      	b.n	80002f6 <__udivmoddi4+0x14a>
 8000462:	f1ac 0c02 	sub.w	ip, ip, #2
 8000466:	443d      	add	r5, r7
 8000468:	e713      	b.n	8000292 <__udivmoddi4+0xe6>
 800046a:	3802      	subs	r0, #2
 800046c:	443c      	add	r4, r7
 800046e:	e724      	b.n	80002ba <__udivmoddi4+0x10e>

08000470 <__aeabi_idiv0>:
 8000470:	4770      	bx	lr
 8000472:	bf00      	nop

08000474 <store_char>:
  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
}

void store_char(unsigned char c, ring_buffer *buffer)
{
 8000474:	b480      	push	{r7}
 8000476:	b085      	sub	sp, #20
 8000478:	af00      	add	r7, sp, #0
 800047a:	4603      	mov	r3, r0
 800047c:	6039      	str	r1, [r7, #0]
 800047e:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8000480:	683b      	ldr	r3, [r7, #0]
 8000482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000484:	3301      	adds	r3, #1
 8000486:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800048a:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 800048c:	683b      	ldr	r3, [r7, #0]
 800048e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000490:	68fb      	ldr	r3, [r7, #12]
 8000492:	429a      	cmp	r2, r3
 8000494:	d007      	beq.n	80004a6 <store_char+0x32>
    buffer->buffer[buffer->head] = c;
 8000496:	683b      	ldr	r3, [r7, #0]
 8000498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800049a:	683a      	ldr	r2, [r7, #0]
 800049c:	79f9      	ldrb	r1, [r7, #7]
 800049e:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 80004a0:	68fa      	ldr	r2, [r7, #12]
 80004a2:	683b      	ldr	r3, [r7, #0]
 80004a4:	641a      	str	r2, [r3, #64]	; 0x40
  }
}
 80004a6:	bf00      	nop
 80004a8:	3714      	adds	r7, #20
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bc80      	pop	{r7}
 80004ae:	4770      	bx	lr

080004b0 <Uart_isr>:




void Uart_isr (UART_HandleTypeDef *huart)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b086      	sub	sp, #24
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	68db      	ldr	r3, [r3, #12]
 80004c6:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80004c8:	697b      	ldr	r3, [r7, #20]
 80004ca:	f003 0320 	and.w	r3, r3, #32
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d013      	beq.n	80004fa <Uart_isr+0x4a>
 80004d2:	693b      	ldr	r3, [r7, #16]
 80004d4:	f003 0320 	and.w	r3, r3, #32
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d00e      	beq.n	80004fa <Uart_isr+0x4a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	685b      	ldr	r3, [r3, #4]
 80004e8:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 80004ea:	4b1c      	ldr	r3, [pc, #112]	; (800055c <Uart_isr+0xac>)
 80004ec:	681a      	ldr	r2, [r3, #0]
 80004ee:	7bfb      	ldrb	r3, [r7, #15]
 80004f0:	4611      	mov	r1, r2
 80004f2:	4618      	mov	r0, r3
 80004f4:	f7ff ffbe 	bl	8000474 <store_char>
        return;
 80004f8:	e02c      	b.n	8000554 <Uart_isr+0xa4>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80004fa:	697b      	ldr	r3, [r7, #20]
 80004fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000500:	2b00      	cmp	r3, #0
 8000502:	d027      	beq.n	8000554 <Uart_isr+0xa4>
 8000504:	693b      	ldr	r3, [r7, #16]
 8000506:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800050a:	2b00      	cmp	r3, #0
 800050c:	d022      	beq.n	8000554 <Uart_isr+0xa4>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 800050e:	4b14      	ldr	r3, [pc, #80]	; (8000560 <Uart_isr+0xb0>)
 8000510:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000512:	4b13      	ldr	r3, [pc, #76]	; (8000560 <Uart_isr+0xb0>)
 8000514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000516:	429a      	cmp	r2, r3
 8000518:	d108      	bne.n	800052c <Uart_isr+0x7c>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	68da      	ldr	r2, [r3, #12]
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000528:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 800052a:	e012      	b.n	8000552 <Uart_isr+0xa2>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 800052c:	4b0c      	ldr	r3, [pc, #48]	; (8000560 <Uart_isr+0xb0>)
 800052e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000530:	4a0b      	ldr	r2, [pc, #44]	; (8000560 <Uart_isr+0xb0>)
 8000532:	5cd3      	ldrb	r3, [r2, r3]
 8000534:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 8000536:	4b0a      	ldr	r3, [pc, #40]	; (8000560 <Uart_isr+0xb0>)
 8000538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800053a:	3301      	adds	r3, #1
 800053c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000540:	4a07      	ldr	r2, [pc, #28]	; (8000560 <Uart_isr+0xb0>)
 8000542:	6453      	str	r3, [r2, #68]	; 0x44
    	      huart->Instance->SR;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	7bba      	ldrb	r2, [r7, #14]
 8000550:	605a      	str	r2, [r3, #4]
    	return;
 8000552:	bf00      	nop
    }
}
 8000554:	3718      	adds	r7, #24
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	200003c0 	.word	0x200003c0
 8000560:	200000ec 	.word	0x200000ec

08000564 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8000568:	2200      	movs	r2, #0
 800056a:	2140      	movs	r1, #64	; 0x40
 800056c:	4803      	ldr	r0, [pc, #12]	; (800057c <SELECT+0x18>)
 800056e:	f002 fd43 	bl	8002ff8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000572:	2001      	movs	r0, #1
 8000574:	f001 fdaa 	bl	80020cc <HAL_Delay>
}
 8000578:	bf00      	nop
 800057a:	bd80      	pop	{r7, pc}
 800057c:	40020400 	.word	0x40020400

08000580 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000584:	2201      	movs	r2, #1
 8000586:	2140      	movs	r1, #64	; 0x40
 8000588:	4803      	ldr	r0, [pc, #12]	; (8000598 <DESELECT+0x18>)
 800058a:	f002 fd35 	bl	8002ff8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800058e:	2001      	movs	r0, #1
 8000590:	f001 fd9c 	bl	80020cc <HAL_Delay>
}
 8000594:	bf00      	nop
 8000596:	bd80      	pop	{r7, pc}
 8000598:	40020400 	.word	0x40020400

0800059c <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80005a6:	bf00      	nop
 80005a8:	4b08      	ldr	r3, [pc, #32]	; (80005cc <SPI_TxByte+0x30>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	689b      	ldr	r3, [r3, #8]
 80005ae:	f003 0302 	and.w	r3, r3, #2
 80005b2:	2b02      	cmp	r3, #2
 80005b4:	d1f8      	bne.n	80005a8 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80005b6:	1df9      	adds	r1, r7, #7
 80005b8:	2364      	movs	r3, #100	; 0x64
 80005ba:	2201      	movs	r2, #1
 80005bc:	4803      	ldr	r0, [pc, #12]	; (80005cc <SPI_TxByte+0x30>)
 80005be:	f005 fedd 	bl	800637c <HAL_SPI_Transmit>
}
 80005c2:	bf00      	nop
 80005c4:	3708      	adds	r7, #8
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	200003cc 	.word	0x200003cc

080005d0 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	460b      	mov	r3, r1
 80005da:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80005dc:	bf00      	nop
 80005de:	4b08      	ldr	r3, [pc, #32]	; (8000600 <SPI_TxBuffer+0x30>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	689b      	ldr	r3, [r3, #8]
 80005e4:	f003 0302 	and.w	r3, r3, #2
 80005e8:	2b02      	cmp	r3, #2
 80005ea:	d1f8      	bne.n	80005de <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 80005ec:	887a      	ldrh	r2, [r7, #2]
 80005ee:	2364      	movs	r3, #100	; 0x64
 80005f0:	6879      	ldr	r1, [r7, #4]
 80005f2:	4803      	ldr	r0, [pc, #12]	; (8000600 <SPI_TxBuffer+0x30>)
 80005f4:	f005 fec2 	bl	800637c <HAL_SPI_Transmit>
}
 80005f8:	bf00      	nop
 80005fa:	3708      	adds	r7, #8
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	200003cc 	.word	0x200003cc

08000604 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b084      	sub	sp, #16
 8000608:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 800060a:	23ff      	movs	r3, #255	; 0xff
 800060c:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800060e:	bf00      	nop
 8000610:	4b09      	ldr	r3, [pc, #36]	; (8000638 <SPI_RxByte+0x34>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	689b      	ldr	r3, [r3, #8]
 8000616:	f003 0302 	and.w	r3, r3, #2
 800061a:	2b02      	cmp	r3, #2
 800061c:	d1f8      	bne.n	8000610 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800061e:	1dba      	adds	r2, r7, #6
 8000620:	1df9      	adds	r1, r7, #7
 8000622:	2364      	movs	r3, #100	; 0x64
 8000624:	9300      	str	r3, [sp, #0]
 8000626:	2301      	movs	r3, #1
 8000628:	4803      	ldr	r0, [pc, #12]	; (8000638 <SPI_RxByte+0x34>)
 800062a:	f005 ffe3 	bl	80065f4 <HAL_SPI_TransmitReceive>

	return data;
 800062e:	79bb      	ldrb	r3, [r7, #6]
}
 8000630:	4618      	mov	r0, r3
 8000632:	3708      	adds	r7, #8
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	200003cc 	.word	0x200003cc

0800063c <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8000644:	f7ff ffde 	bl	8000604 <SPI_RxByte>
 8000648:	4603      	mov	r3, r0
 800064a:	461a      	mov	r2, r3
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	701a      	strb	r2, [r3, #0]
}
 8000650:	bf00      	nop
 8000652:	3708      	adds	r7, #8
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}

08000658 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 800065e:	4b0a      	ldr	r3, [pc, #40]	; (8000688 <SD_ReadyWait+0x30>)
 8000660:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000664:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8000666:	f7ff ffcd 	bl	8000604 <SPI_RxByte>
 800066a:	4603      	mov	r3, r0
 800066c:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 800066e:	79fb      	ldrb	r3, [r7, #7]
 8000670:	2bff      	cmp	r3, #255	; 0xff
 8000672:	d003      	beq.n	800067c <SD_ReadyWait+0x24>
 8000674:	4b04      	ldr	r3, [pc, #16]	; (8000688 <SD_ReadyWait+0x30>)
 8000676:	881b      	ldrh	r3, [r3, #0]
 8000678:	2b00      	cmp	r3, #0
 800067a:	d1f4      	bne.n	8000666 <SD_ReadyWait+0xe>

	return res;
 800067c:	79fb      	ldrb	r3, [r7, #7]
}
 800067e:	4618      	mov	r0, r3
 8000680:	3708      	adds	r7, #8
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	200003c4 	.word	0x200003c4

0800068c <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 8000692:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8000696:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 8000698:	f7ff ff72 	bl	8000580 <DESELECT>
	for(int i = 0; i < 10; i++)
 800069c:	2300      	movs	r3, #0
 800069e:	60bb      	str	r3, [r7, #8]
 80006a0:	e005      	b.n	80006ae <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 80006a2:	20ff      	movs	r0, #255	; 0xff
 80006a4:	f7ff ff7a 	bl	800059c <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 80006a8:	68bb      	ldr	r3, [r7, #8]
 80006aa:	3301      	adds	r3, #1
 80006ac:	60bb      	str	r3, [r7, #8]
 80006ae:	68bb      	ldr	r3, [r7, #8]
 80006b0:	2b09      	cmp	r3, #9
 80006b2:	ddf6      	ble.n	80006a2 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 80006b4:	f7ff ff56 	bl	8000564 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 80006b8:	2340      	movs	r3, #64	; 0x40
 80006ba:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 80006bc:	2300      	movs	r3, #0
 80006be:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 80006c0:	2300      	movs	r3, #0
 80006c2:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 80006c4:	2300      	movs	r3, #0
 80006c6:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 80006c8:	2300      	movs	r3, #0
 80006ca:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 80006cc:	2395      	movs	r3, #149	; 0x95
 80006ce:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 80006d0:	463b      	mov	r3, r7
 80006d2:	2106      	movs	r1, #6
 80006d4:	4618      	mov	r0, r3
 80006d6:	f7ff ff7b 	bl	80005d0 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 80006da:	e002      	b.n	80006e2 <SD_PowerOn+0x56>
	{
		cnt--;
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	3b01      	subs	r3, #1
 80006e0:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 80006e2:	f7ff ff8f 	bl	8000604 <SPI_RxByte>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b01      	cmp	r3, #1
 80006ea:	d002      	beq.n	80006f2 <SD_PowerOn+0x66>
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d1f4      	bne.n	80006dc <SD_PowerOn+0x50>
	}

	DESELECT();
 80006f2:	f7ff ff45 	bl	8000580 <DESELECT>
	SPI_TxByte(0XFF);
 80006f6:	20ff      	movs	r0, #255	; 0xff
 80006f8:	f7ff ff50 	bl	800059c <SPI_TxByte>

	PowerFlag = 1;
 80006fc:	4b03      	ldr	r3, [pc, #12]	; (800070c <SD_PowerOn+0x80>)
 80006fe:	2201      	movs	r2, #1
 8000700:	701a      	strb	r2, [r3, #0]
}
 8000702:	bf00      	nop
 8000704:	3710      	adds	r7, #16
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	20000135 	.word	0x20000135

08000710 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8000714:	4b03      	ldr	r3, [pc, #12]	; (8000724 <SD_PowerOff+0x14>)
 8000716:	2200      	movs	r2, #0
 8000718:	701a      	strb	r2, [r3, #0]
}
 800071a:	bf00      	nop
 800071c:	46bd      	mov	sp, r7
 800071e:	bc80      	pop	{r7}
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	20000135 	.word	0x20000135

08000728 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
	return PowerFlag;
 800072c:	4b02      	ldr	r3, [pc, #8]	; (8000738 <SD_CheckPower+0x10>)
 800072e:	781b      	ldrb	r3, [r3, #0]
}
 8000730:	4618      	mov	r0, r3
 8000732:	46bd      	mov	sp, r7
 8000734:	bc80      	pop	{r7}
 8000736:	4770      	bx	lr
 8000738:	20000135 	.word	0x20000135

0800073c <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 8000746:	4b13      	ldr	r3, [pc, #76]	; (8000794 <SD_RxDataBlock+0x58>)
 8000748:	22c8      	movs	r2, #200	; 0xc8
 800074a:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 800074c:	f7ff ff5a 	bl	8000604 <SPI_RxByte>
 8000750:	4603      	mov	r3, r0
 8000752:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8000754:	7bfb      	ldrb	r3, [r7, #15]
 8000756:	2bff      	cmp	r3, #255	; 0xff
 8000758:	d103      	bne.n	8000762 <SD_RxDataBlock+0x26>
 800075a:	4b0e      	ldr	r3, [pc, #56]	; (8000794 <SD_RxDataBlock+0x58>)
 800075c:	881b      	ldrh	r3, [r3, #0]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d1f4      	bne.n	800074c <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 8000762:	7bfb      	ldrb	r3, [r7, #15]
 8000764:	2bfe      	cmp	r3, #254	; 0xfe
 8000766:	d001      	beq.n	800076c <SD_RxDataBlock+0x30>
 8000768:	2300      	movs	r3, #0
 800076a:	e00f      	b.n	800078c <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	1c5a      	adds	r2, r3, #1
 8000770:	607a      	str	r2, [r7, #4]
 8000772:	4618      	mov	r0, r3
 8000774:	f7ff ff62 	bl	800063c <SPI_RxBytePtr>
	} while(len--);
 8000778:	683b      	ldr	r3, [r7, #0]
 800077a:	1e5a      	subs	r2, r3, #1
 800077c:	603a      	str	r2, [r7, #0]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d1f4      	bne.n	800076c <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 8000782:	f7ff ff3f 	bl	8000604 <SPI_RxByte>
	SPI_RxByte();
 8000786:	f7ff ff3d 	bl	8000604 <SPI_RxByte>

	return TRUE;
 800078a:	2301      	movs	r3, #1
}
 800078c:	4618      	mov	r0, r3
 800078e:	3710      	adds	r7, #16
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	200003c6 	.word	0x200003c6

08000798 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
 80007a0:	460b      	mov	r3, r1
 80007a2:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 80007a4:	2300      	movs	r3, #0
 80007a6:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 80007a8:	f7ff ff56 	bl	8000658 <SD_ReadyWait>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2bff      	cmp	r3, #255	; 0xff
 80007b0:	d001      	beq.n	80007b6 <SD_TxDataBlock+0x1e>
 80007b2:	2300      	movs	r3, #0
 80007b4:	e02f      	b.n	8000816 <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 80007b6:	78fb      	ldrb	r3, [r7, #3]
 80007b8:	4618      	mov	r0, r3
 80007ba:	f7ff feef 	bl	800059c <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 80007be:	78fb      	ldrb	r3, [r7, #3]
 80007c0:	2bfd      	cmp	r3, #253	; 0xfd
 80007c2:	d020      	beq.n	8000806 <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 80007c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007c8:	6878      	ldr	r0, [r7, #4]
 80007ca:	f7ff ff01 	bl	80005d0 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 80007ce:	f7ff ff19 	bl	8000604 <SPI_RxByte>
		SPI_RxByte();
 80007d2:	f7ff ff17 	bl	8000604 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 80007d6:	e00b      	b.n	80007f0 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 80007d8:	f7ff ff14 	bl	8000604 <SPI_RxByte>
 80007dc:	4603      	mov	r3, r0
 80007de:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 80007e0:	7bfb      	ldrb	r3, [r7, #15]
 80007e2:	f003 031f 	and.w	r3, r3, #31
 80007e6:	2b05      	cmp	r3, #5
 80007e8:	d006      	beq.n	80007f8 <SD_TxDataBlock+0x60>
			i++;
 80007ea:	7bbb      	ldrb	r3, [r7, #14]
 80007ec:	3301      	adds	r3, #1
 80007ee:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 80007f0:	7bbb      	ldrb	r3, [r7, #14]
 80007f2:	2b40      	cmp	r3, #64	; 0x40
 80007f4:	d9f0      	bls.n	80007d8 <SD_TxDataBlock+0x40>
 80007f6:	e000      	b.n	80007fa <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 80007f8:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 80007fa:	bf00      	nop
 80007fc:	f7ff ff02 	bl	8000604 <SPI_RxByte>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d0fa      	beq.n	80007fc <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 8000806:	7bfb      	ldrb	r3, [r7, #15]
 8000808:	f003 031f 	and.w	r3, r3, #31
 800080c:	2b05      	cmp	r3, #5
 800080e:	d101      	bne.n	8000814 <SD_TxDataBlock+0x7c>
 8000810:	2301      	movs	r3, #1
 8000812:	e000      	b.n	8000816 <SD_TxDataBlock+0x7e>

	return FALSE;
 8000814:	2300      	movs	r3, #0
}
 8000816:	4618      	mov	r0, r3
 8000818:	3710      	adds	r7, #16
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}

0800081e <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 800081e:	b580      	push	{r7, lr}
 8000820:	b084      	sub	sp, #16
 8000822:	af00      	add	r7, sp, #0
 8000824:	4603      	mov	r3, r0
 8000826:	6039      	str	r1, [r7, #0]
 8000828:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 800082a:	f7ff ff15 	bl	8000658 <SD_ReadyWait>
 800082e:	4603      	mov	r3, r0
 8000830:	2bff      	cmp	r3, #255	; 0xff
 8000832:	d001      	beq.n	8000838 <SD_SendCmd+0x1a>
 8000834:	23ff      	movs	r3, #255	; 0xff
 8000836:	e042      	b.n	80008be <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8000838:	79fb      	ldrb	r3, [r7, #7]
 800083a:	4618      	mov	r0, r3
 800083c:	f7ff feae 	bl	800059c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	0e1b      	lsrs	r3, r3, #24
 8000844:	b2db      	uxtb	r3, r3
 8000846:	4618      	mov	r0, r3
 8000848:	f7ff fea8 	bl	800059c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 800084c:	683b      	ldr	r3, [r7, #0]
 800084e:	0c1b      	lsrs	r3, r3, #16
 8000850:	b2db      	uxtb	r3, r3
 8000852:	4618      	mov	r0, r3
 8000854:	f7ff fea2 	bl	800059c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	0a1b      	lsrs	r3, r3, #8
 800085c:	b2db      	uxtb	r3, r3
 800085e:	4618      	mov	r0, r3
 8000860:	f7ff fe9c 	bl	800059c <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	b2db      	uxtb	r3, r3
 8000868:	4618      	mov	r0, r3
 800086a:	f7ff fe97 	bl	800059c <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 800086e:	79fb      	ldrb	r3, [r7, #7]
 8000870:	2b40      	cmp	r3, #64	; 0x40
 8000872:	d102      	bne.n	800087a <SD_SendCmd+0x5c>
 8000874:	2395      	movs	r3, #149	; 0x95
 8000876:	73fb      	strb	r3, [r7, #15]
 8000878:	e007      	b.n	800088a <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 800087a:	79fb      	ldrb	r3, [r7, #7]
 800087c:	2b48      	cmp	r3, #72	; 0x48
 800087e:	d102      	bne.n	8000886 <SD_SendCmd+0x68>
 8000880:	2387      	movs	r3, #135	; 0x87
 8000882:	73fb      	strb	r3, [r7, #15]
 8000884:	e001      	b.n	800088a <SD_SendCmd+0x6c>
	else crc = 1;
 8000886:	2301      	movs	r3, #1
 8000888:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 800088a:	7bfb      	ldrb	r3, [r7, #15]
 800088c:	4618      	mov	r0, r3
 800088e:	f7ff fe85 	bl	800059c <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 8000892:	79fb      	ldrb	r3, [r7, #7]
 8000894:	2b4c      	cmp	r3, #76	; 0x4c
 8000896:	d101      	bne.n	800089c <SD_SendCmd+0x7e>
 8000898:	f7ff feb4 	bl	8000604 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 800089c:	230a      	movs	r3, #10
 800089e:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 80008a0:	f7ff feb0 	bl	8000604 <SPI_RxByte>
 80008a4:	4603      	mov	r3, r0
 80008a6:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 80008a8:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	da05      	bge.n	80008bc <SD_SendCmd+0x9e>
 80008b0:	7bbb      	ldrb	r3, [r7, #14]
 80008b2:	3b01      	subs	r3, #1
 80008b4:	73bb      	strb	r3, [r7, #14]
 80008b6:	7bbb      	ldrb	r3, [r7, #14]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d1f1      	bne.n	80008a0 <SD_SendCmd+0x82>

	return res;
 80008bc:	7b7b      	ldrb	r3, [r7, #13]
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3710      	adds	r7, #16
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
	...

080008c8 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 80008c8:	b590      	push	{r4, r7, lr}
 80008ca:	b085      	sub	sp, #20
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	4603      	mov	r3, r0
 80008d0:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 80008d2:	79fb      	ldrb	r3, [r7, #7]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <SD_disk_initialize+0x14>
 80008d8:	2301      	movs	r3, #1
 80008da:	e0d1      	b.n	8000a80 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 80008dc:	4b6a      	ldr	r3, [pc, #424]	; (8000a88 <SD_disk_initialize+0x1c0>)
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	b2db      	uxtb	r3, r3
 80008e2:	f003 0302 	and.w	r3, r3, #2
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d003      	beq.n	80008f2 <SD_disk_initialize+0x2a>
 80008ea:	4b67      	ldr	r3, [pc, #412]	; (8000a88 <SD_disk_initialize+0x1c0>)
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	e0c6      	b.n	8000a80 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 80008f2:	f7ff fecb 	bl	800068c <SD_PowerOn>

	/* slave select */
	SELECT();
 80008f6:	f7ff fe35 	bl	8000564 <SELECT>

	/* check disk type */
	type = 0;
 80008fa:	2300      	movs	r3, #0
 80008fc:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 80008fe:	2100      	movs	r1, #0
 8000900:	2040      	movs	r0, #64	; 0x40
 8000902:	f7ff ff8c 	bl	800081e <SD_SendCmd>
 8000906:	4603      	mov	r3, r0
 8000908:	2b01      	cmp	r3, #1
 800090a:	f040 80a1 	bne.w	8000a50 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 800090e:	4b5f      	ldr	r3, [pc, #380]	; (8000a8c <SD_disk_initialize+0x1c4>)
 8000910:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000914:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8000916:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800091a:	2048      	movs	r0, #72	; 0x48
 800091c:	f7ff ff7f 	bl	800081e <SD_SendCmd>
 8000920:	4603      	mov	r3, r0
 8000922:	2b01      	cmp	r3, #1
 8000924:	d155      	bne.n	80009d2 <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 8000926:	2300      	movs	r3, #0
 8000928:	73fb      	strb	r3, [r7, #15]
 800092a:	e00c      	b.n	8000946 <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 800092c:	7bfc      	ldrb	r4, [r7, #15]
 800092e:	f7ff fe69 	bl	8000604 <SPI_RxByte>
 8000932:	4603      	mov	r3, r0
 8000934:	461a      	mov	r2, r3
 8000936:	f107 0310 	add.w	r3, r7, #16
 800093a:	4423      	add	r3, r4
 800093c:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8000940:	7bfb      	ldrb	r3, [r7, #15]
 8000942:	3301      	adds	r3, #1
 8000944:	73fb      	strb	r3, [r7, #15]
 8000946:	7bfb      	ldrb	r3, [r7, #15]
 8000948:	2b03      	cmp	r3, #3
 800094a:	d9ef      	bls.n	800092c <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 800094c:	7abb      	ldrb	r3, [r7, #10]
 800094e:	2b01      	cmp	r3, #1
 8000950:	d17e      	bne.n	8000a50 <SD_disk_initialize+0x188>
 8000952:	7afb      	ldrb	r3, [r7, #11]
 8000954:	2baa      	cmp	r3, #170	; 0xaa
 8000956:	d17b      	bne.n	8000a50 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000958:	2100      	movs	r1, #0
 800095a:	2077      	movs	r0, #119	; 0x77
 800095c:	f7ff ff5f 	bl	800081e <SD_SendCmd>
 8000960:	4603      	mov	r3, r0
 8000962:	2b01      	cmp	r3, #1
 8000964:	d807      	bhi.n	8000976 <SD_disk_initialize+0xae>
 8000966:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800096a:	2069      	movs	r0, #105	; 0x69
 800096c:	f7ff ff57 	bl	800081e <SD_SendCmd>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d004      	beq.n	8000980 <SD_disk_initialize+0xb8>
				} while (Timer1);
 8000976:	4b45      	ldr	r3, [pc, #276]	; (8000a8c <SD_disk_initialize+0x1c4>)
 8000978:	881b      	ldrh	r3, [r3, #0]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d1ec      	bne.n	8000958 <SD_disk_initialize+0x90>
 800097e:	e000      	b.n	8000982 <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000980:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8000982:	4b42      	ldr	r3, [pc, #264]	; (8000a8c <SD_disk_initialize+0x1c4>)
 8000984:	881b      	ldrh	r3, [r3, #0]
 8000986:	2b00      	cmp	r3, #0
 8000988:	d062      	beq.n	8000a50 <SD_disk_initialize+0x188>
 800098a:	2100      	movs	r1, #0
 800098c:	207a      	movs	r0, #122	; 0x7a
 800098e:	f7ff ff46 	bl	800081e <SD_SendCmd>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d15b      	bne.n	8000a50 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 8000998:	2300      	movs	r3, #0
 800099a:	73fb      	strb	r3, [r7, #15]
 800099c:	e00c      	b.n	80009b8 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 800099e:	7bfc      	ldrb	r4, [r7, #15]
 80009a0:	f7ff fe30 	bl	8000604 <SPI_RxByte>
 80009a4:	4603      	mov	r3, r0
 80009a6:	461a      	mov	r2, r3
 80009a8:	f107 0310 	add.w	r3, r7, #16
 80009ac:	4423      	add	r3, r4
 80009ae:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 80009b2:	7bfb      	ldrb	r3, [r7, #15]
 80009b4:	3301      	adds	r3, #1
 80009b6:	73fb      	strb	r3, [r7, #15]
 80009b8:	7bfb      	ldrb	r3, [r7, #15]
 80009ba:	2b03      	cmp	r3, #3
 80009bc:	d9ef      	bls.n	800099e <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80009be:	7a3b      	ldrb	r3, [r7, #8]
 80009c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <SD_disk_initialize+0x104>
 80009c8:	230c      	movs	r3, #12
 80009ca:	e000      	b.n	80009ce <SD_disk_initialize+0x106>
 80009cc:	2304      	movs	r3, #4
 80009ce:	73bb      	strb	r3, [r7, #14]
 80009d0:	e03e      	b.n	8000a50 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80009d2:	2100      	movs	r1, #0
 80009d4:	2077      	movs	r0, #119	; 0x77
 80009d6:	f7ff ff22 	bl	800081e <SD_SendCmd>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b01      	cmp	r3, #1
 80009de:	d808      	bhi.n	80009f2 <SD_disk_initialize+0x12a>
 80009e0:	2100      	movs	r1, #0
 80009e2:	2069      	movs	r0, #105	; 0x69
 80009e4:	f7ff ff1b 	bl	800081e <SD_SendCmd>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b01      	cmp	r3, #1
 80009ec:	d801      	bhi.n	80009f2 <SD_disk_initialize+0x12a>
 80009ee:	2302      	movs	r3, #2
 80009f0:	e000      	b.n	80009f4 <SD_disk_initialize+0x12c>
 80009f2:	2301      	movs	r3, #1
 80009f4:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 80009f6:	7bbb      	ldrb	r3, [r7, #14]
 80009f8:	2b02      	cmp	r3, #2
 80009fa:	d10e      	bne.n	8000a1a <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 80009fc:	2100      	movs	r1, #0
 80009fe:	2077      	movs	r0, #119	; 0x77
 8000a00:	f7ff ff0d 	bl	800081e <SD_SendCmd>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b01      	cmp	r3, #1
 8000a08:	d80e      	bhi.n	8000a28 <SD_disk_initialize+0x160>
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	2069      	movs	r0, #105	; 0x69
 8000a0e:	f7ff ff06 	bl	800081e <SD_SendCmd>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d107      	bne.n	8000a28 <SD_disk_initialize+0x160>
 8000a18:	e00c      	b.n	8000a34 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	2041      	movs	r0, #65	; 0x41
 8000a1e:	f7ff fefe 	bl	800081e <SD_SendCmd>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d004      	beq.n	8000a32 <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8000a28:	4b18      	ldr	r3, [pc, #96]	; (8000a8c <SD_disk_initialize+0x1c4>)
 8000a2a:	881b      	ldrh	r3, [r3, #0]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d1e2      	bne.n	80009f6 <SD_disk_initialize+0x12e>
 8000a30:	e000      	b.n	8000a34 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000a32:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8000a34:	4b15      	ldr	r3, [pc, #84]	; (8000a8c <SD_disk_initialize+0x1c4>)
 8000a36:	881b      	ldrh	r3, [r3, #0]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d007      	beq.n	8000a4c <SD_disk_initialize+0x184>
 8000a3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a40:	2050      	movs	r0, #80	; 0x50
 8000a42:	f7ff feec 	bl	800081e <SD_SendCmd>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <SD_disk_initialize+0x188>
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8000a50:	4a0f      	ldr	r2, [pc, #60]	; (8000a90 <SD_disk_initialize+0x1c8>)
 8000a52:	7bbb      	ldrb	r3, [r7, #14]
 8000a54:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8000a56:	f7ff fd93 	bl	8000580 <DESELECT>
	SPI_RxByte();
 8000a5a:	f7ff fdd3 	bl	8000604 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8000a5e:	7bbb      	ldrb	r3, [r7, #14]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d008      	beq.n	8000a76 <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8000a64:	4b08      	ldr	r3, [pc, #32]	; (8000a88 <SD_disk_initialize+0x1c0>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	b2db      	uxtb	r3, r3
 8000a6a:	f023 0301 	bic.w	r3, r3, #1
 8000a6e:	b2da      	uxtb	r2, r3
 8000a70:	4b05      	ldr	r3, [pc, #20]	; (8000a88 <SD_disk_initialize+0x1c0>)
 8000a72:	701a      	strb	r2, [r3, #0]
 8000a74:	e001      	b.n	8000a7a <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8000a76:	f7ff fe4b 	bl	8000710 <SD_PowerOff>
	}

	return Stat;
 8000a7a:	4b03      	ldr	r3, [pc, #12]	; (8000a88 <SD_disk_initialize+0x1c0>)
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	b2db      	uxtb	r3, r3
}
 8000a80:	4618      	mov	r0, r3
 8000a82:	3714      	adds	r7, #20
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd90      	pop	{r4, r7, pc}
 8000a88:	20000000 	.word	0x20000000
 8000a8c:	200003c6 	.word	0x200003c6
 8000a90:	20000134 	.word	0x20000134

08000a94 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <SD_disk_status+0x14>
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	e002      	b.n	8000aae <SD_disk_status+0x1a>
	return Stat;
 8000aa8:	4b03      	ldr	r3, [pc, #12]	; (8000ab8 <SD_disk_status+0x24>)
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	b2db      	uxtb	r3, r3
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	370c      	adds	r7, #12
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bc80      	pop	{r7}
 8000ab6:	4770      	bx	lr
 8000ab8:	20000000 	.word	0x20000000

08000abc <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b084      	sub	sp, #16
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	60b9      	str	r1, [r7, #8]
 8000ac4:	607a      	str	r2, [r7, #4]
 8000ac6:	603b      	str	r3, [r7, #0]
 8000ac8:	4603      	mov	r3, r0
 8000aca:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000acc:	7bfb      	ldrb	r3, [r7, #15]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d102      	bne.n	8000ad8 <SD_disk_read+0x1c>
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d101      	bne.n	8000adc <SD_disk_read+0x20>
 8000ad8:	2304      	movs	r3, #4
 8000ada:	e051      	b.n	8000b80 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000adc:	4b2a      	ldr	r3, [pc, #168]	; (8000b88 <SD_disk_read+0xcc>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	b2db      	uxtb	r3, r3
 8000ae2:	f003 0301 	and.w	r3, r3, #1
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <SD_disk_read+0x32>
 8000aea:	2303      	movs	r3, #3
 8000aec:	e048      	b.n	8000b80 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000aee:	4b27      	ldr	r3, [pc, #156]	; (8000b8c <SD_disk_read+0xd0>)
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	f003 0304 	and.w	r3, r3, #4
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d102      	bne.n	8000b00 <SD_disk_read+0x44>
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	025b      	lsls	r3, r3, #9
 8000afe:	607b      	str	r3, [r7, #4]

	SELECT();
 8000b00:	f7ff fd30 	bl	8000564 <SELECT>

	if (count == 1)
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	2b01      	cmp	r3, #1
 8000b08:	d111      	bne.n	8000b2e <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000b0a:	6879      	ldr	r1, [r7, #4]
 8000b0c:	2051      	movs	r0, #81	; 0x51
 8000b0e:	f7ff fe86 	bl	800081e <SD_SendCmd>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d129      	bne.n	8000b6c <SD_disk_read+0xb0>
 8000b18:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b1c:	68b8      	ldr	r0, [r7, #8]
 8000b1e:	f7ff fe0d 	bl	800073c <SD_RxDataBlock>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d021      	beq.n	8000b6c <SD_disk_read+0xb0>
 8000b28:	2300      	movs	r3, #0
 8000b2a:	603b      	str	r3, [r7, #0]
 8000b2c:	e01e      	b.n	8000b6c <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8000b2e:	6879      	ldr	r1, [r7, #4]
 8000b30:	2052      	movs	r0, #82	; 0x52
 8000b32:	f7ff fe74 	bl	800081e <SD_SendCmd>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d117      	bne.n	8000b6c <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8000b3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b40:	68b8      	ldr	r0, [r7, #8]
 8000b42:	f7ff fdfb 	bl	800073c <SD_RxDataBlock>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d00a      	beq.n	8000b62 <SD_disk_read+0xa6>
				buff += 512;
 8000b4c:	68bb      	ldr	r3, [r7, #8]
 8000b4e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000b52:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	3b01      	subs	r3, #1
 8000b58:	603b      	str	r3, [r7, #0]
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d1ed      	bne.n	8000b3c <SD_disk_read+0x80>
 8000b60:	e000      	b.n	8000b64 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8000b62:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8000b64:	2100      	movs	r1, #0
 8000b66:	204c      	movs	r0, #76	; 0x4c
 8000b68:	f7ff fe59 	bl	800081e <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8000b6c:	f7ff fd08 	bl	8000580 <DESELECT>
	SPI_RxByte();
 8000b70:	f7ff fd48 	bl	8000604 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	bf14      	ite	ne
 8000b7a:	2301      	movne	r3, #1
 8000b7c:	2300      	moveq	r3, #0
 8000b7e:	b2db      	uxtb	r3, r3
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	3710      	adds	r7, #16
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	20000000 	.word	0x20000000
 8000b8c:	20000134 	.word	0x20000134

08000b90 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	60b9      	str	r1, [r7, #8]
 8000b98:	607a      	str	r2, [r7, #4]
 8000b9a:	603b      	str	r3, [r7, #0]
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000ba0:	7bfb      	ldrb	r3, [r7, #15]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d102      	bne.n	8000bac <SD_disk_write+0x1c>
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d101      	bne.n	8000bb0 <SD_disk_write+0x20>
 8000bac:	2304      	movs	r3, #4
 8000bae:	e06b      	b.n	8000c88 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000bb0:	4b37      	ldr	r3, [pc, #220]	; (8000c90 <SD_disk_write+0x100>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	b2db      	uxtb	r3, r3
 8000bb6:	f003 0301 	and.w	r3, r3, #1
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <SD_disk_write+0x32>
 8000bbe:	2303      	movs	r3, #3
 8000bc0:	e062      	b.n	8000c88 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8000bc2:	4b33      	ldr	r3, [pc, #204]	; (8000c90 <SD_disk_write+0x100>)
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	f003 0304 	and.w	r3, r3, #4
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <SD_disk_write+0x44>
 8000bd0:	2302      	movs	r3, #2
 8000bd2:	e059      	b.n	8000c88 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000bd4:	4b2f      	ldr	r3, [pc, #188]	; (8000c94 <SD_disk_write+0x104>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	f003 0304 	and.w	r3, r3, #4
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d102      	bne.n	8000be6 <SD_disk_write+0x56>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	025b      	lsls	r3, r3, #9
 8000be4:	607b      	str	r3, [r7, #4]

	SELECT();
 8000be6:	f7ff fcbd 	bl	8000564 <SELECT>

	if (count == 1)
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	2b01      	cmp	r3, #1
 8000bee:	d110      	bne.n	8000c12 <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8000bf0:	6879      	ldr	r1, [r7, #4]
 8000bf2:	2058      	movs	r0, #88	; 0x58
 8000bf4:	f7ff fe13 	bl	800081e <SD_SendCmd>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d13a      	bne.n	8000c74 <SD_disk_write+0xe4>
 8000bfe:	21fe      	movs	r1, #254	; 0xfe
 8000c00:	68b8      	ldr	r0, [r7, #8]
 8000c02:	f7ff fdc9 	bl	8000798 <SD_TxDataBlock>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d033      	beq.n	8000c74 <SD_disk_write+0xe4>
			count = 0;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	603b      	str	r3, [r7, #0]
 8000c10:	e030      	b.n	8000c74 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8000c12:	4b20      	ldr	r3, [pc, #128]	; (8000c94 <SD_disk_write+0x104>)
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	f003 0302 	and.w	r3, r3, #2
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d007      	beq.n	8000c2e <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8000c1e:	2100      	movs	r1, #0
 8000c20:	2077      	movs	r0, #119	; 0x77
 8000c22:	f7ff fdfc 	bl	800081e <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8000c26:	6839      	ldr	r1, [r7, #0]
 8000c28:	2057      	movs	r0, #87	; 0x57
 8000c2a:	f7ff fdf8 	bl	800081e <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8000c2e:	6879      	ldr	r1, [r7, #4]
 8000c30:	2059      	movs	r0, #89	; 0x59
 8000c32:	f7ff fdf4 	bl	800081e <SD_SendCmd>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d11b      	bne.n	8000c74 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000c3c:	21fc      	movs	r1, #252	; 0xfc
 8000c3e:	68b8      	ldr	r0, [r7, #8]
 8000c40:	f7ff fdaa 	bl	8000798 <SD_TxDataBlock>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d00a      	beq.n	8000c60 <SD_disk_write+0xd0>
				buff += 512;
 8000c4a:	68bb      	ldr	r3, [r7, #8]
 8000c4c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000c50:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	3b01      	subs	r3, #1
 8000c56:	603b      	str	r3, [r7, #0]
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d1ee      	bne.n	8000c3c <SD_disk_write+0xac>
 8000c5e:	e000      	b.n	8000c62 <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000c60:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8000c62:	21fd      	movs	r1, #253	; 0xfd
 8000c64:	2000      	movs	r0, #0
 8000c66:	f7ff fd97 	bl	8000798 <SD_TxDataBlock>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d101      	bne.n	8000c74 <SD_disk_write+0xe4>
			{
				count = 1;
 8000c70:	2301      	movs	r3, #1
 8000c72:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8000c74:	f7ff fc84 	bl	8000580 <DESELECT>
	SPI_RxByte();
 8000c78:	f7ff fcc4 	bl	8000604 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	bf14      	ite	ne
 8000c82:	2301      	movne	r3, #1
 8000c84:	2300      	moveq	r3, #0
 8000c86:	b2db      	uxtb	r3, r3
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3710      	adds	r7, #16
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	20000000 	.word	0x20000000
 8000c94:	20000134 	.word	0x20000134

08000c98 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8000c98:	b590      	push	{r4, r7, lr}
 8000c9a:	b08b      	sub	sp, #44	; 0x2c
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	603a      	str	r2, [r7, #0]
 8000ca2:	71fb      	strb	r3, [r7, #7]
 8000ca4:	460b      	mov	r3, r1
 8000ca6:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8000cac:	79fb      	ldrb	r3, [r7, #7]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <SD_disk_ioctl+0x1e>
 8000cb2:	2304      	movs	r3, #4
 8000cb4:	e115      	b.n	8000ee2 <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 8000cbc:	79bb      	ldrb	r3, [r7, #6]
 8000cbe:	2b05      	cmp	r3, #5
 8000cc0:	d124      	bne.n	8000d0c <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8000cc2:	6a3b      	ldr	r3, [r7, #32]
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	2b02      	cmp	r3, #2
 8000cc8:	d012      	beq.n	8000cf0 <SD_disk_ioctl+0x58>
 8000cca:	2b02      	cmp	r3, #2
 8000ccc:	dc1a      	bgt.n	8000d04 <SD_disk_ioctl+0x6c>
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d002      	beq.n	8000cd8 <SD_disk_ioctl+0x40>
 8000cd2:	2b01      	cmp	r3, #1
 8000cd4:	d006      	beq.n	8000ce4 <SD_disk_ioctl+0x4c>
 8000cd6:	e015      	b.n	8000d04 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8000cd8:	f7ff fd1a 	bl	8000710 <SD_PowerOff>
			res = RES_OK;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000ce2:	e0fc      	b.n	8000ede <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 8000ce4:	f7ff fcd2 	bl	800068c <SD_PowerOn>
			res = RES_OK;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000cee:	e0f6      	b.n	8000ede <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8000cf0:	6a3b      	ldr	r3, [r7, #32]
 8000cf2:	1c5c      	adds	r4, r3, #1
 8000cf4:	f7ff fd18 	bl	8000728 <SD_CheckPower>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000d02:	e0ec      	b.n	8000ede <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 8000d04:	2304      	movs	r3, #4
 8000d06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000d0a:	e0e8      	b.n	8000ede <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000d0c:	4b77      	ldr	r3, [pc, #476]	; (8000eec <SD_disk_ioctl+0x254>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	f003 0301 	and.w	r3, r3, #1
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <SD_disk_ioctl+0x86>
 8000d1a:	2303      	movs	r3, #3
 8000d1c:	e0e1      	b.n	8000ee2 <SD_disk_ioctl+0x24a>

		SELECT();
 8000d1e:	f7ff fc21 	bl	8000564 <SELECT>

		switch (ctrl)
 8000d22:	79bb      	ldrb	r3, [r7, #6]
 8000d24:	2b0d      	cmp	r3, #13
 8000d26:	f200 80cb 	bhi.w	8000ec0 <SD_disk_ioctl+0x228>
 8000d2a:	a201      	add	r2, pc, #4	; (adr r2, 8000d30 <SD_disk_ioctl+0x98>)
 8000d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d30:	08000e2b 	.word	0x08000e2b
 8000d34:	08000d69 	.word	0x08000d69
 8000d38:	08000e1b 	.word	0x08000e1b
 8000d3c:	08000ec1 	.word	0x08000ec1
 8000d40:	08000ec1 	.word	0x08000ec1
 8000d44:	08000ec1 	.word	0x08000ec1
 8000d48:	08000ec1 	.word	0x08000ec1
 8000d4c:	08000ec1 	.word	0x08000ec1
 8000d50:	08000ec1 	.word	0x08000ec1
 8000d54:	08000ec1 	.word	0x08000ec1
 8000d58:	08000ec1 	.word	0x08000ec1
 8000d5c:	08000e3d 	.word	0x08000e3d
 8000d60:	08000e61 	.word	0x08000e61
 8000d64:	08000e85 	.word	0x08000e85
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8000d68:	2100      	movs	r1, #0
 8000d6a:	2049      	movs	r0, #73	; 0x49
 8000d6c:	f7ff fd57 	bl	800081e <SD_SendCmd>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 80a8 	bne.w	8000ec8 <SD_disk_ioctl+0x230>
 8000d78:	f107 030c 	add.w	r3, r7, #12
 8000d7c:	2110      	movs	r1, #16
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f7ff fcdc 	bl	800073c <SD_RxDataBlock>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	f000 809e 	beq.w	8000ec8 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 8000d8c:	7b3b      	ldrb	r3, [r7, #12]
 8000d8e:	099b      	lsrs	r3, r3, #6
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d10e      	bne.n	8000db4 <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8000d96:	7d7b      	ldrb	r3, [r7, #21]
 8000d98:	b29a      	uxth	r2, r3
 8000d9a:	7d3b      	ldrb	r3, [r7, #20]
 8000d9c:	b29b      	uxth	r3, r3
 8000d9e:	021b      	lsls	r3, r3, #8
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	4413      	add	r3, r2
 8000da4:	b29b      	uxth	r3, r3
 8000da6:	3301      	adds	r3, #1
 8000da8:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8000daa:	8bfb      	ldrh	r3, [r7, #30]
 8000dac:	029a      	lsls	r2, r3, #10
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	601a      	str	r2, [r3, #0]
 8000db2:	e02e      	b.n	8000e12 <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8000db4:	7c7b      	ldrb	r3, [r7, #17]
 8000db6:	f003 030f 	and.w	r3, r3, #15
 8000dba:	b2da      	uxtb	r2, r3
 8000dbc:	7dbb      	ldrb	r3, [r7, #22]
 8000dbe:	09db      	lsrs	r3, r3, #7
 8000dc0:	b2db      	uxtb	r3, r3
 8000dc2:	4413      	add	r3, r2
 8000dc4:	b2da      	uxtb	r2, r3
 8000dc6:	7d7b      	ldrb	r3, [r7, #21]
 8000dc8:	005b      	lsls	r3, r3, #1
 8000dca:	b2db      	uxtb	r3, r3
 8000dcc:	f003 0306 	and.w	r3, r3, #6
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	4413      	add	r3, r2
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	3302      	adds	r3, #2
 8000dd8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8000ddc:	7d3b      	ldrb	r3, [r7, #20]
 8000dde:	099b      	lsrs	r3, r3, #6
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	b29a      	uxth	r2, r3
 8000de4:	7cfb      	ldrb	r3, [r7, #19]
 8000de6:	b29b      	uxth	r3, r3
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	b29b      	uxth	r3, r3
 8000dec:	4413      	add	r3, r2
 8000dee:	b29a      	uxth	r2, r3
 8000df0:	7cbb      	ldrb	r3, [r7, #18]
 8000df2:	029b      	lsls	r3, r3, #10
 8000df4:	b29b      	uxth	r3, r3
 8000df6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000dfa:	b29b      	uxth	r3, r3
 8000dfc:	4413      	add	r3, r2
 8000dfe:	b29b      	uxth	r3, r3
 8000e00:	3301      	adds	r3, #1
 8000e02:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8000e04:	8bfa      	ldrh	r2, [r7, #30]
 8000e06:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000e0a:	3b09      	subs	r3, #9
 8000e0c:	409a      	lsls	r2, r3
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8000e12:	2300      	movs	r3, #0
 8000e14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8000e18:	e056      	b.n	8000ec8 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e20:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8000e22:	2300      	movs	r3, #0
 8000e24:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e28:	e055      	b.n	8000ed6 <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8000e2a:	f7ff fc15 	bl	8000658 <SD_ReadyWait>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2bff      	cmp	r3, #255	; 0xff
 8000e32:	d14b      	bne.n	8000ecc <SD_disk_ioctl+0x234>
 8000e34:	2300      	movs	r3, #0
 8000e36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e3a:	e047      	b.n	8000ecc <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	2049      	movs	r0, #73	; 0x49
 8000e40:	f7ff fced 	bl	800081e <SD_SendCmd>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d142      	bne.n	8000ed0 <SD_disk_ioctl+0x238>
 8000e4a:	2110      	movs	r1, #16
 8000e4c:	6a38      	ldr	r0, [r7, #32]
 8000e4e:	f7ff fc75 	bl	800073c <SD_RxDataBlock>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d03b      	beq.n	8000ed0 <SD_disk_ioctl+0x238>
 8000e58:	2300      	movs	r3, #0
 8000e5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e5e:	e037      	b.n	8000ed0 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000e60:	2100      	movs	r1, #0
 8000e62:	204a      	movs	r0, #74	; 0x4a
 8000e64:	f7ff fcdb 	bl	800081e <SD_SendCmd>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d132      	bne.n	8000ed4 <SD_disk_ioctl+0x23c>
 8000e6e:	2110      	movs	r1, #16
 8000e70:	6a38      	ldr	r0, [r7, #32]
 8000e72:	f7ff fc63 	bl	800073c <SD_RxDataBlock>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d02b      	beq.n	8000ed4 <SD_disk_ioctl+0x23c>
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e82:	e027      	b.n	8000ed4 <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8000e84:	2100      	movs	r1, #0
 8000e86:	207a      	movs	r0, #122	; 0x7a
 8000e88:	f7ff fcc9 	bl	800081e <SD_SendCmd>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d116      	bne.n	8000ec0 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 8000e92:	2300      	movs	r3, #0
 8000e94:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000e98:	e00b      	b.n	8000eb2 <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 8000e9a:	6a3c      	ldr	r4, [r7, #32]
 8000e9c:	1c63      	adds	r3, r4, #1
 8000e9e:	623b      	str	r3, [r7, #32]
 8000ea0:	f7ff fbb0 	bl	8000604 <SPI_RxByte>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8000ea8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000eac:	3301      	adds	r3, #1
 8000eae:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000eb2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000eb6:	2b03      	cmp	r3, #3
 8000eb8:	d9ef      	bls.n	8000e9a <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 8000ec0:	2304      	movs	r3, #4
 8000ec2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000ec6:	e006      	b.n	8000ed6 <SD_disk_ioctl+0x23e>
			break;
 8000ec8:	bf00      	nop
 8000eca:	e004      	b.n	8000ed6 <SD_disk_ioctl+0x23e>
			break;
 8000ecc:	bf00      	nop
 8000ece:	e002      	b.n	8000ed6 <SD_disk_ioctl+0x23e>
			break;
 8000ed0:	bf00      	nop
 8000ed2:	e000      	b.n	8000ed6 <SD_disk_ioctl+0x23e>
			break;
 8000ed4:	bf00      	nop
		}

		DESELECT();
 8000ed6:	f7ff fb53 	bl	8000580 <DESELECT>
		SPI_RxByte();
 8000eda:	f7ff fb93 	bl	8000604 <SPI_RxByte>
	}

	return res;
 8000ede:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	372c      	adds	r7, #44	; 0x2c
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd90      	pop	{r4, r7, pc}
 8000eea:	bf00      	nop
 8000eec:	20000000 	.word	0x20000000

08000ef0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	f5ad 5d64 	sub.w	sp, sp, #14592	; 0x3900
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000efa:	f001 f878 	bl	8001fee <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000efe:	f000 f893 	bl	8001028 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
    // ITM_Port32(31) = 1;
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f02:	f000 fa65 	bl	80013d0 <MX_GPIO_Init>
  MX_ADC_Init();
 8000f06:	f000 f8f5 	bl	80010f4 <MX_ADC_Init>
  MX_I2C1_Init();
 8000f0a:	f000 f94b 	bl	80011a4 <MX_I2C1_Init>
  MX_SPI2_Init();
 8000f0e:	f000 f9ff 	bl	8001310 <MX_SPI2_Init>
  MX_USART3_UART_Init();
 8000f12:	f000 fa33 	bl	800137c <MX_USART3_UART_Init>
  MX_FATFS_Init();
 8000f16:	f006 fb2f 	bl	8007578 <MX_FATFS_Init>
  MX_RTC_Init();
 8000f1a:	f000 f971 	bl	8001200 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
    // TODO: Initialize Wifi + database
    //  wifi_init();

    muxInit();
 8000f1e:	f000 fb8f 	bl	8001640 <muxInit>

//    read3V3();
    // ITM_Port32(31) = 2;

    // int voltage_thresh_count = 0;
    int pressure_data[NUM_NODES] = {0};
 8000f22:	f507 53e4 	add.w	r3, r7, #7296	; 0x1c80
 8000f26:	f103 0308 	add.w	r3, r3, #8
 8000f2a:	3b04      	subs	r3, #4
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f44f 53e4 	mov.w	r3, #7296	; 0x1c80
 8000f32:	461a      	mov	r2, r3
 8000f34:	2100      	movs	r1, #0
 8000f36:	f009 ffc9 	bl	800aecc <memset>
    int pressure_data_offsets[NUM_NODES] = {0};
 8000f3a:	f107 0308 	add.w	r3, r7, #8
 8000f3e:	3b04      	subs	r3, #4
 8000f40:	4618      	mov	r0, r3
 8000f42:	f44f 53e4 	mov.w	r3, #7296	; 0x1c80
 8000f46:	461a      	mov	r2, r3
 8000f48:	2100      	movs	r1, #0
 8000f4a:	f009 ffbf 	bl	800aecc <memset>

    HAL_Delay(500);
 8000f4e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f52:	f001 f8bb 	bl	80020cc <HAL_Delay>

    HAL_RTC_GetDate(&hrtc, &nDate, RTC_FORMAT_BIN);
 8000f56:	2200      	movs	r2, #0
 8000f58:	492c      	ldr	r1, [pc, #176]	; (800100c <main+0x11c>)
 8000f5a:	482d      	ldr	r0, [pc, #180]	; (8001010 <main+0x120>)
 8000f5c:	f004 ff3c 	bl	8005dd8 <HAL_RTC_GetDate>

    /* Mount the SD card */
    f_mount(&fs, "", 0);
 8000f60:	2200      	movs	r2, #0
 8000f62:	492c      	ldr	r1, [pc, #176]	; (8001014 <main+0x124>)
 8000f64:	482c      	ldr	r0, [pc, #176]	; (8001018 <main+0x128>)
 8000f66:	f008 fd41 	bl	80099ec <f_mount>

    sprintf(date, "%02u-%02u-%02u.csv", nDate.Month, nDate.Date, nDate.Year);
 8000f6a:	4b28      	ldr	r3, [pc, #160]	; (800100c <main+0x11c>)
 8000f6c:	785b      	ldrb	r3, [r3, #1]
 8000f6e:	461a      	mov	r2, r3
 8000f70:	4b26      	ldr	r3, [pc, #152]	; (800100c <main+0x11c>)
 8000f72:	789b      	ldrb	r3, [r3, #2]
 8000f74:	4619      	mov	r1, r3
 8000f76:	4b25      	ldr	r3, [pc, #148]	; (800100c <main+0x11c>)
 8000f78:	78db      	ldrb	r3, [r3, #3]
 8000f7a:	9300      	str	r3, [sp, #0]
 8000f7c:	460b      	mov	r3, r1
 8000f7e:	4927      	ldr	r1, [pc, #156]	; (800101c <main+0x12c>)
 8000f80:	4827      	ldr	r0, [pc, #156]	; (8001020 <main+0x130>)
 8000f82:	f009 ffab 	bl	800aedc <siprintf>
  /* USER CODE BEGIN WHILE */

    /* Calibrate the nodes */
//    calibrate(pressure_data_offsets, sizeof(pressure_data_offsets)/sizeof(*pressure_data_offsets));

    HAL_Delay(1000);
 8000f86:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f8a:	f001 f89f 	bl	80020cc <HAL_Delay>

    uint16_t start_time = HAL_GetTick();
 8000f8e:	f001 f893 	bl	80020b8 <HAL_GetTick>
 8000f92:	4603      	mov	r3, r0
 8000f94:	f507 5264 	add.w	r2, r7, #14592	; 0x3900
 8000f98:	f102 0206 	add.w	r2, r2, #6
 8000f9c:	8013      	strh	r3, [r2, #0]
    {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
      /* Reset the pressure data array */
      memcpy(pressure_data, pressure_data_offsets, sizeof(pressure_data));
 8000f9e:	f507 52e4 	add.w	r2, r7, #7296	; 0x1c80
 8000fa2:	f102 0208 	add.w	r2, r2, #8
 8000fa6:	3a04      	subs	r2, #4
 8000fa8:	f107 0308 	add.w	r3, r7, #8
 8000fac:	3b04      	subs	r3, #4
 8000fae:	4610      	mov	r0, r2
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	f44f 53e4 	mov.w	r3, #7296	; 0x1c80
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	f009 ff7a 	bl	800aeb0 <memcpy>

      /* Sample all nodes on mat */
      sampleMat(pressure_data, sizeof(pressure_data)/sizeof(*pressure_data));
 8000fbc:	f507 53e4 	add.w	r3, r7, #7296	; 0x1c80
 8000fc0:	f103 0308 	add.w	r3, r3, #8
 8000fc4:	3b04      	subs	r3, #4
 8000fc6:	f44f 61e4 	mov.w	r1, #1824	; 0x720
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f000 fcae 	bl	800192c <sampleMat>

      /* Write to SD card */
      logData2SDCard(pressure_data, sizeof(pressure_data)/sizeof(*pressure_data));
 8000fd0:	f507 53e4 	add.w	r3, r7, #7296	; 0x1c80
 8000fd4:	f103 0308 	add.w	r3, r3, #8
 8000fd8:	3b04      	subs	r3, #4
 8000fda:	f44f 61e4 	mov.w	r1, #1824	; 0x720
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f000 fae6 	bl	80015b0 <logData2SDCard>

      // TODO: Check timer. If pass 2 minutes, open SD card file, read data and write to UART
      if (checkTime(start_time)) {
 8000fe4:	f507 5364 	add.w	r3, r7, #14592	; 0x3900
 8000fe8:	f103 0306 	add.w	r3, r3, #6
 8000fec:	881b      	ldrh	r3, [r3, #0]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f000 fd3a 	bl	8001a68 <checkTime>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d0d1      	beq.n	8000f9e <main+0xae>
		HAL_GPIO_WritePin(GPIOC, GPIO_RGB_B_Pin, GPIO_PIN_SET);
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	2180      	movs	r1, #128	; 0x80
 8000ffe:	4809      	ldr	r0, [pc, #36]	; (8001024 <main+0x134>)
 8001000:	f001 fffa 	bl	8002ff8 <HAL_GPIO_WritePin>
//		//    	  sendUART(sd_card_entry);
		exit(0);
 8001004:	2000      	movs	r0, #0
 8001006:	f009 ff1b 	bl	800ae40 <exit>
 800100a:	bf00      	nop
 800100c:	200014b0 	.word	0x200014b0
 8001010:	2000151c 	.word	0x2000151c
 8001014:	0800b74c 	.word	0x0800b74c
 8001018:	20000424 	.word	0x20000424
 800101c:	0800b750 	.word	0x0800b750
 8001020:	2000154c 	.word	0x2000154c
 8001024:	40020800 	.word	0x40020800

08001028 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b096      	sub	sp, #88	; 0x58
 800102c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800102e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001032:	2234      	movs	r2, #52	; 0x34
 8001034:	2100      	movs	r1, #0
 8001036:	4618      	mov	r0, r3
 8001038:	f009 ff48 	bl	800aecc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800103c:	f107 0310 	add.w	r3, r7, #16
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	605a      	str	r2, [r3, #4]
 8001046:	609a      	str	r2, [r3, #8]
 8001048:	60da      	str	r2, [r3, #12]
 800104a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800104c:	1d3b      	adds	r3, r7, #4
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	609a      	str	r2, [r3, #8]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001056:	4b26      	ldr	r3, [pc, #152]	; (80010f0 <SystemClock_Config+0xc8>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800105e:	4a24      	ldr	r2, [pc, #144]	; (80010f0 <SystemClock_Config+0xc8>)
 8001060:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001064:	6013      	str	r3, [r2, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8001066:	230b      	movs	r3, #11
 8001068:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800106a:	2301      	movs	r3, #1
 800106c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800106e:	2301      	movs	r3, #1
 8001070:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001072:	2310      	movs	r3, #16
 8001074:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001076:	2301      	movs	r3, #1
 8001078:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800107a:	2302      	movs	r3, #2
 800107c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800107e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001082:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 8001084:	2300      	movs	r3, #0
 8001086:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV2;
 8001088:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800108c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800108e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001092:	4618      	mov	r0, r3
 8001094:	f003 fdce 	bl	8004c34 <HAL_RCC_OscConfig>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800109e:	f000 fcf9 	bl	8001a94 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010a2:	230f      	movs	r3, #15
 80010a4:	613b      	str	r3, [r7, #16]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010a6:	2303      	movs	r3, #3
 80010a8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010aa:	2300      	movs	r3, #0
 80010ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010ae:	2300      	movs	r3, #0
 80010b0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010b2:	2300      	movs	r3, #0
 80010b4:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80010b6:	f107 0310 	add.w	r3, r7, #16
 80010ba:	2101      	movs	r1, #1
 80010bc:	4618      	mov	r0, r3
 80010be:	f004 f8e9 	bl	8005294 <HAL_RCC_ClockConfig>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80010c8:	f000 fce4 	bl	8001a94 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80010cc:	2301      	movs	r3, #1
 80010ce:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80010d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010d4:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010d6:	1d3b      	adds	r3, r7, #4
 80010d8:	4618      	mov	r0, r3
 80010da:	f004 fb47 	bl	800576c <HAL_RCCEx_PeriphCLKConfig>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80010e4:	f000 fcd6 	bl	8001a94 <Error_Handler>
  }
}
 80010e8:	bf00      	nop
 80010ea:	3758      	adds	r7, #88	; 0x58
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	40007000 	.word	0x40007000

080010f4 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */
  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010fa:	1d3b      	adds	r3, r7, #4
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	605a      	str	r2, [r3, #4]
 8001102:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN ADC_Init 1 */
  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8001104:	4b25      	ldr	r3, [pc, #148]	; (800119c <MX_ADC_Init+0xa8>)
 8001106:	4a26      	ldr	r2, [pc, #152]	; (80011a0 <MX_ADC_Init+0xac>)
 8001108:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800110a:	4b24      	ldr	r3, [pc, #144]	; (800119c <MX_ADC_Init+0xa8>)
 800110c:	2200      	movs	r2, #0
 800110e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001110:	4b22      	ldr	r3, [pc, #136]	; (800119c <MX_ADC_Init+0xa8>)
 8001112:	2200      	movs	r2, #0
 8001114:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001116:	4b21      	ldr	r3, [pc, #132]	; (800119c <MX_ADC_Init+0xa8>)
 8001118:	2200      	movs	r2, #0
 800111a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800111c:	4b1f      	ldr	r3, [pc, #124]	; (800119c <MX_ADC_Init+0xa8>)
 800111e:	2200      	movs	r2, #0
 8001120:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001122:	4b1e      	ldr	r3, [pc, #120]	; (800119c <MX_ADC_Init+0xa8>)
 8001124:	2200      	movs	r2, #0
 8001126:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8001128:	4b1c      	ldr	r3, [pc, #112]	; (800119c <MX_ADC_Init+0xa8>)
 800112a:	2200      	movs	r2, #0
 800112c:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 800112e:	4b1b      	ldr	r3, [pc, #108]	; (800119c <MX_ADC_Init+0xa8>)
 8001130:	2200      	movs	r2, #0
 8001132:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 8001134:	4b19      	ldr	r3, [pc, #100]	; (800119c <MX_ADC_Init+0xa8>)
 8001136:	2200      	movs	r2, #0
 8001138:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 800113a:	4b18      	ldr	r3, [pc, #96]	; (800119c <MX_ADC_Init+0xa8>)
 800113c:	2200      	movs	r2, #0
 800113e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 1;
 8001142:	4b16      	ldr	r3, [pc, #88]	; (800119c <MX_ADC_Init+0xa8>)
 8001144:	2201      	movs	r2, #1
 8001146:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001148:	4b14      	ldr	r3, [pc, #80]	; (800119c <MX_ADC_Init+0xa8>)
 800114a:	2200      	movs	r2, #0
 800114c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001150:	4b12      	ldr	r3, [pc, #72]	; (800119c <MX_ADC_Init+0xa8>)
 8001152:	2210      	movs	r2, #16
 8001154:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001156:	4b11      	ldr	r3, [pc, #68]	; (800119c <MX_ADC_Init+0xa8>)
 8001158:	2200      	movs	r2, #0
 800115a:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 800115c:	4b0f      	ldr	r3, [pc, #60]	; (800119c <MX_ADC_Init+0xa8>)
 800115e:	2200      	movs	r2, #0
 8001160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001164:	480d      	ldr	r0, [pc, #52]	; (800119c <MX_ADC_Init+0xa8>)
 8001166:	f000 ffd3 	bl	8002110 <HAL_ADC_Init>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <MX_ADC_Init+0x80>
  {
    Error_Handler();
 8001170:	f000 fc90 	bl	8001a94 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001174:	2309      	movs	r3, #9
 8001176:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001178:	2301      	movs	r3, #1
 800117a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_48CYCLES;
 800117c:	2304      	movs	r3, #4
 800117e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001180:	1d3b      	adds	r3, r7, #4
 8001182:	4619      	mov	r1, r3
 8001184:	4805      	ldr	r0, [pc, #20]	; (800119c <MX_ADC_Init+0xa8>)
 8001186:	f001 fa31 	bl	80025ec <HAL_ADC_ConfigChannel>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_ADC_Init+0xa0>
  {
    Error_Handler();
 8001190:	f000 fc80 	bl	8001a94 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */
  /* USER CODE END ADC_Init 2 */

}
 8001194:	bf00      	nop
 8001196:	3710      	adds	r7, #16
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	20001560 	.word	0x20001560
 80011a0:	40012400 	.word	0x40012400

080011a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011a8:	4b12      	ldr	r3, [pc, #72]	; (80011f4 <MX_I2C1_Init+0x50>)
 80011aa:	4a13      	ldr	r2, [pc, #76]	; (80011f8 <MX_I2C1_Init+0x54>)
 80011ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011ae:	4b11      	ldr	r3, [pc, #68]	; (80011f4 <MX_I2C1_Init+0x50>)
 80011b0:	4a12      	ldr	r2, [pc, #72]	; (80011fc <MX_I2C1_Init+0x58>)
 80011b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011b4:	4b0f      	ldr	r3, [pc, #60]	; (80011f4 <MX_I2C1_Init+0x50>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011ba:	4b0e      	ldr	r3, [pc, #56]	; (80011f4 <MX_I2C1_Init+0x50>)
 80011bc:	2200      	movs	r2, #0
 80011be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011c0:	4b0c      	ldr	r3, [pc, #48]	; (80011f4 <MX_I2C1_Init+0x50>)
 80011c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011c6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011c8:	4b0a      	ldr	r3, [pc, #40]	; (80011f4 <MX_I2C1_Init+0x50>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011ce:	4b09      	ldr	r3, [pc, #36]	; (80011f4 <MX_I2C1_Init+0x50>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011d4:	4b07      	ldr	r3, [pc, #28]	; (80011f4 <MX_I2C1_Init+0x50>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011da:	4b06      	ldr	r3, [pc, #24]	; (80011f4 <MX_I2C1_Init+0x50>)
 80011dc:	2200      	movs	r2, #0
 80011de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011e0:	4804      	ldr	r0, [pc, #16]	; (80011f4 <MX_I2C1_Init+0x50>)
 80011e2:	f001 ff21 	bl	8003028 <HAL_I2C_Init>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011ec:	f000 fc52 	bl	8001a94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  /* USER CODE END I2C1_Init 2 */

}
 80011f0:	bf00      	nop
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	2000145c 	.word	0x2000145c
 80011f8:	40005400 	.word	0x40005400
 80011fc:	000186a0 	.word	0x000186a0

08001200 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b08c      	sub	sp, #48	; 0x30
 8001204:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001206:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800120a:	2200      	movs	r2, #0
 800120c:	601a      	str	r2, [r3, #0]
 800120e:	605a      	str	r2, [r3, #4]
 8001210:	609a      	str	r2, [r3, #8]
  RTC_DateTypeDef sDate = {0};
 8001212:	2300      	movs	r3, #0
 8001214:	623b      	str	r3, [r7, #32]
  RTC_AlarmTypeDef sAlarm = {0};
 8001216:	1d3b      	adds	r3, r7, #4
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
 800121e:	609a      	str	r2, [r3, #8]
 8001220:	60da      	str	r2, [r3, #12]
 8001222:	611a      	str	r2, [r3, #16]
 8001224:	615a      	str	r2, [r3, #20]
 8001226:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001228:	4b37      	ldr	r3, [pc, #220]	; (8001308 <MX_RTC_Init+0x108>)
 800122a:	4a38      	ldr	r2, [pc, #224]	; (800130c <MX_RTC_Init+0x10c>)
 800122c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800122e:	4b36      	ldr	r3, [pc, #216]	; (8001308 <MX_RTC_Init+0x108>)
 8001230:	2200      	movs	r2, #0
 8001232:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001234:	4b34      	ldr	r3, [pc, #208]	; (8001308 <MX_RTC_Init+0x108>)
 8001236:	227f      	movs	r2, #127	; 0x7f
 8001238:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800123a:	4b33      	ldr	r3, [pc, #204]	; (8001308 <MX_RTC_Init+0x108>)
 800123c:	22ff      	movs	r2, #255	; 0xff
 800123e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001240:	4b31      	ldr	r3, [pc, #196]	; (8001308 <MX_RTC_Init+0x108>)
 8001242:	2200      	movs	r2, #0
 8001244:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001246:	4b30      	ldr	r3, [pc, #192]	; (8001308 <MX_RTC_Init+0x108>)
 8001248:	2200      	movs	r2, #0
 800124a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800124c:	4b2e      	ldr	r3, [pc, #184]	; (8001308 <MX_RTC_Init+0x108>)
 800124e:	2200      	movs	r2, #0
 8001250:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001252:	482d      	ldr	r0, [pc, #180]	; (8001308 <MX_RTC_Init+0x108>)
 8001254:	f004 fb94 	bl	8005980 <HAL_RTC_Init>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_RTC_Init+0x62>
  {
    Error_Handler();
 800125e:	f000 fc19 	bl	8001a94 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 22;
 8001262:	2316      	movs	r3, #22
 8001264:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sTime.Minutes = 0;
 8001268:	2300      	movs	r3, #0
 800126a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  sTime.Seconds = 0;
 800126e:	2300      	movs	r3, #0
 8001270:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001274:	2300      	movs	r3, #0
 8001276:	62bb      	str	r3, [r7, #40]	; 0x28
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001278:	2300      	movs	r3, #0
 800127a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800127c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001280:	2200      	movs	r2, #0
 8001282:	4619      	mov	r1, r3
 8001284:	4820      	ldr	r0, [pc, #128]	; (8001308 <MX_RTC_Init+0x108>)
 8001286:	f004 fc05 	bl	8005a94 <HAL_RTC_SetTime>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001290:	f000 fc00 	bl	8001a94 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 8001294:	2305      	movs	r3, #5
 8001296:	f887 3020 	strb.w	r3, [r7, #32]
  sDate.Month = RTC_MONTH_MARCH;
 800129a:	2303      	movs	r3, #3
 800129c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  sDate.Date = 11;
 80012a0:	230b      	movs	r3, #11
 80012a2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  sDate.Year = 22;
 80012a6:	2316      	movs	r3, #22
 80012a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80012ac:	f107 0320 	add.w	r3, r7, #32
 80012b0:	2200      	movs	r2, #0
 80012b2:	4619      	mov	r1, r3
 80012b4:	4814      	ldr	r0, [pc, #80]	; (8001308 <MX_RTC_Init+0x108>)
 80012b6:	f004 fcf1 	bl	8005c9c <HAL_RTC_SetDate>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 80012c0:	f000 fbe8 	bl	8001a94 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 6;
 80012c4:	2306      	movs	r3, #6
 80012c6:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0;
 80012c8:	2300      	movs	r3, #0
 80012ca:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80012d0:	2300      	movs	r3, #0
 80012d2:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80012d4:	2300      	movs	r3, #0
 80012d6:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80012d8:	2300      	movs	r3, #0
 80012da:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80012dc:	2300      	movs	r3, #0
 80012de:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmDateWeekDay = 1;
 80012e0:	2301      	movs	r3, #1
 80012e2:	763b      	strb	r3, [r7, #24]
  sAlarm.Alarm = RTC_ALARM_A;
 80012e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012e8:	61fb      	str	r3, [r7, #28]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80012ea:	1d3b      	adds	r3, r7, #4
 80012ec:	2200      	movs	r2, #0
 80012ee:	4619      	mov	r1, r3
 80012f0:	4805      	ldr	r0, [pc, #20]	; (8001308 <MX_RTC_Init+0x108>)
 80012f2:	f004 fdbf 	bl	8005e74 <HAL_RTC_SetAlarm_IT>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <MX_RTC_Init+0x100>
  {
    Error_Handler();
 80012fc:	f000 fbca 	bl	8001a94 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001300:	bf00      	nop
 8001302:	3730      	adds	r7, #48	; 0x30
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	2000151c 	.word	0x2000151c
 800130c:	40002800 	.word	0x40002800

08001310 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */
  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001314:	4b17      	ldr	r3, [pc, #92]	; (8001374 <MX_SPI2_Init+0x64>)
 8001316:	4a18      	ldr	r2, [pc, #96]	; (8001378 <MX_SPI2_Init+0x68>)
 8001318:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800131a:	4b16      	ldr	r3, [pc, #88]	; (8001374 <MX_SPI2_Init+0x64>)
 800131c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001320:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001322:	4b14      	ldr	r3, [pc, #80]	; (8001374 <MX_SPI2_Init+0x64>)
 8001324:	2200      	movs	r2, #0
 8001326:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001328:	4b12      	ldr	r3, [pc, #72]	; (8001374 <MX_SPI2_Init+0x64>)
 800132a:	2200      	movs	r2, #0
 800132c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800132e:	4b11      	ldr	r3, [pc, #68]	; (8001374 <MX_SPI2_Init+0x64>)
 8001330:	2200      	movs	r2, #0
 8001332:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001334:	4b0f      	ldr	r3, [pc, #60]	; (8001374 <MX_SPI2_Init+0x64>)
 8001336:	2200      	movs	r2, #0
 8001338:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800133a:	4b0e      	ldr	r3, [pc, #56]	; (8001374 <MX_SPI2_Init+0x64>)
 800133c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001340:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001342:	4b0c      	ldr	r3, [pc, #48]	; (8001374 <MX_SPI2_Init+0x64>)
 8001344:	2210      	movs	r2, #16
 8001346:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001348:	4b0a      	ldr	r3, [pc, #40]	; (8001374 <MX_SPI2_Init+0x64>)
 800134a:	2200      	movs	r2, #0
 800134c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800134e:	4b09      	ldr	r3, [pc, #36]	; (8001374 <MX_SPI2_Init+0x64>)
 8001350:	2200      	movs	r2, #0
 8001352:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001354:	4b07      	ldr	r3, [pc, #28]	; (8001374 <MX_SPI2_Init+0x64>)
 8001356:	2200      	movs	r2, #0
 8001358:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800135a:	4b06      	ldr	r3, [pc, #24]	; (8001374 <MX_SPI2_Init+0x64>)
 800135c:	220a      	movs	r2, #10
 800135e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001360:	4804      	ldr	r0, [pc, #16]	; (8001374 <MX_SPI2_Init+0x64>)
 8001362:	f004 ff8f 	bl	8006284 <HAL_SPI_Init>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800136c:	f000 fb92 	bl	8001a94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  /* USER CODE END SPI2_Init 2 */

}
 8001370:	bf00      	nop
 8001372:	bd80      	pop	{r7, pc}
 8001374:	200003cc 	.word	0x200003cc
 8001378:	40003800 	.word	0x40003800

0800137c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_Init 0 */
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */
  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001380:	4b11      	ldr	r3, [pc, #68]	; (80013c8 <MX_USART3_UART_Init+0x4c>)
 8001382:	4a12      	ldr	r2, [pc, #72]	; (80013cc <MX_USART3_UART_Init+0x50>)
 8001384:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001386:	4b10      	ldr	r3, [pc, #64]	; (80013c8 <MX_USART3_UART_Init+0x4c>)
 8001388:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800138c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800138e:	4b0e      	ldr	r3, [pc, #56]	; (80013c8 <MX_USART3_UART_Init+0x4c>)
 8001390:	2200      	movs	r2, #0
 8001392:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001394:	4b0c      	ldr	r3, [pc, #48]	; (80013c8 <MX_USART3_UART_Init+0x4c>)
 8001396:	2200      	movs	r2, #0
 8001398:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800139a:	4b0b      	ldr	r3, [pc, #44]	; (80013c8 <MX_USART3_UART_Init+0x4c>)
 800139c:	2200      	movs	r2, #0
 800139e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013a0:	4b09      	ldr	r3, [pc, #36]	; (80013c8 <MX_USART3_UART_Init+0x4c>)
 80013a2:	220c      	movs	r2, #12
 80013a4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013a6:	4b08      	ldr	r3, [pc, #32]	; (80013c8 <MX_USART3_UART_Init+0x4c>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013ac:	4b06      	ldr	r3, [pc, #24]	; (80013c8 <MX_USART3_UART_Init+0x4c>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013b2:	4805      	ldr	r0, [pc, #20]	; (80013c8 <MX_USART3_UART_Init+0x4c>)
 80013b4:	f005 fc8e 	bl	8006cd4 <HAL_UART_Init>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80013be:	f000 fb69 	bl	8001a94 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  /* USER CODE END USART3_Init 2 */

}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	20000378 	.word	0x20000378
 80013cc:	40004800 	.word	0x40004800

080013d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b08a      	sub	sp, #40	; 0x28
 80013d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d6:	f107 0314 	add.w	r3, r7, #20
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]
 80013de:	605a      	str	r2, [r3, #4]
 80013e0:	609a      	str	r2, [r3, #8]
 80013e2:	60da      	str	r2, [r3, #12]
 80013e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013e6:	4b55      	ldr	r3, [pc, #340]	; (800153c <MX_GPIO_Init+0x16c>)
 80013e8:	69db      	ldr	r3, [r3, #28]
 80013ea:	4a54      	ldr	r2, [pc, #336]	; (800153c <MX_GPIO_Init+0x16c>)
 80013ec:	f043 0304 	orr.w	r3, r3, #4
 80013f0:	61d3      	str	r3, [r2, #28]
 80013f2:	4b52      	ldr	r3, [pc, #328]	; (800153c <MX_GPIO_Init+0x16c>)
 80013f4:	69db      	ldr	r3, [r3, #28]
 80013f6:	f003 0304 	and.w	r3, r3, #4
 80013fa:	613b      	str	r3, [r7, #16]
 80013fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013fe:	4b4f      	ldr	r3, [pc, #316]	; (800153c <MX_GPIO_Init+0x16c>)
 8001400:	69db      	ldr	r3, [r3, #28]
 8001402:	4a4e      	ldr	r2, [pc, #312]	; (800153c <MX_GPIO_Init+0x16c>)
 8001404:	f043 0320 	orr.w	r3, r3, #32
 8001408:	61d3      	str	r3, [r2, #28]
 800140a:	4b4c      	ldr	r3, [pc, #304]	; (800153c <MX_GPIO_Init+0x16c>)
 800140c:	69db      	ldr	r3, [r3, #28]
 800140e:	f003 0320 	and.w	r3, r3, #32
 8001412:	60fb      	str	r3, [r7, #12]
 8001414:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001416:	4b49      	ldr	r3, [pc, #292]	; (800153c <MX_GPIO_Init+0x16c>)
 8001418:	69db      	ldr	r3, [r3, #28]
 800141a:	4a48      	ldr	r2, [pc, #288]	; (800153c <MX_GPIO_Init+0x16c>)
 800141c:	f043 0301 	orr.w	r3, r3, #1
 8001420:	61d3      	str	r3, [r2, #28]
 8001422:	4b46      	ldr	r3, [pc, #280]	; (800153c <MX_GPIO_Init+0x16c>)
 8001424:	69db      	ldr	r3, [r3, #28]
 8001426:	f003 0301 	and.w	r3, r3, #1
 800142a:	60bb      	str	r3, [r7, #8]
 800142c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800142e:	4b43      	ldr	r3, [pc, #268]	; (800153c <MX_GPIO_Init+0x16c>)
 8001430:	69db      	ldr	r3, [r3, #28]
 8001432:	4a42      	ldr	r2, [pc, #264]	; (800153c <MX_GPIO_Init+0x16c>)
 8001434:	f043 0302 	orr.w	r3, r3, #2
 8001438:	61d3      	str	r3, [r2, #28]
 800143a:	4b40      	ldr	r3, [pc, #256]	; (800153c <MX_GPIO_Init+0x16c>)
 800143c:	69db      	ldr	r3, [r3, #28]
 800143e:	f003 0302 	and.w	r3, r3, #2
 8001442:	607b      	str	r3, [r7, #4]
 8001444:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001446:	4b3d      	ldr	r3, [pc, #244]	; (800153c <MX_GPIO_Init+0x16c>)
 8001448:	69db      	ldr	r3, [r3, #28]
 800144a:	4a3c      	ldr	r2, [pc, #240]	; (800153c <MX_GPIO_Init+0x16c>)
 800144c:	f043 0308 	orr.w	r3, r3, #8
 8001450:	61d3      	str	r3, [r2, #28]
 8001452:	4b3a      	ldr	r3, [pc, #232]	; (800153c <MX_GPIO_Init+0x16c>)
 8001454:	69db      	ldr	r3, [r3, #28]
 8001456:	f003 0308 	and.w	r3, r3, #8
 800145a:	603b      	str	r3, [r7, #0]
 800145c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SENSE_EN6_L_Pin|SENSE_EN7_L_Pin|SENSE_EN8_L_Pin|PWR_MUX_IN_Pin
 800145e:	2200      	movs	r2, #0
 8001460:	f24f 31bb 	movw	r1, #62395	; 0xf3bb
 8001464:	4836      	ldr	r0, [pc, #216]	; (8001540 <MX_GPIO_Init+0x170>)
 8001466:	f001 fdc7 	bl	8002ff8 <HAL_GPIO_WritePin>
                          |SENSE_EN2_L_Pin|SENSE_EN1_L_Pin|PWR_EN3_L_Pin|PWR_EN2_L_Pin
                          |GPIO_RGB_B_Pin|GPIO_RGB_G_Pin|GPIO_RGB_R_Pin|WIFI_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SENSE_S1_Pin|SENSE_S2_Pin|SENSE_S3_Pin|PWR_S1_Pin
 800146a:	2200      	movs	r2, #0
 800146c:	f241 01f7 	movw	r1, #4343	; 0x10f7
 8001470:	4834      	ldr	r0, [pc, #208]	; (8001544 <MX_GPIO_Init+0x174>)
 8001472:	f001 fdc1 	bl	8002ff8 <HAL_GPIO_WritePin>
                          |PWR_S2_Pin|PWR_S3_Pin|PWR_EN4_L_Pin|MCU_PA12_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PWR_EN1_L_Pin|MCU_BOOT1_Pin|SENSE_EN3_L_Pin|SENSE_EN4_L_Pin
 8001476:	2200      	movs	r2, #0
 8001478:	f641 4165 	movw	r1, #7269	; 0x1c65
 800147c:	4832      	ldr	r0, [pc, #200]	; (8001548 <MX_GPIO_Init+0x178>)
 800147e:	f001 fdbb 	bl	8002ff8 <HAL_GPIO_WritePin>
                          |SENSE_EN5_L_Pin|SPI_CS2_L_Pin|SD_CS_L_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WIFI_RST_GPIO_Port, WIFI_RST_Pin, GPIO_PIN_RESET);
 8001482:	2200      	movs	r2, #0
 8001484:	2104      	movs	r1, #4
 8001486:	4831      	ldr	r0, [pc, #196]	; (800154c <MX_GPIO_Init+0x17c>)
 8001488:	f001 fdb6 	bl	8002ff8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SENSE_EN6_L_Pin SENSE_EN7_L_Pin SENSE_EN8_L_Pin PWR_MUX_IN_Pin
                           SENSE_EN2_L_Pin SENSE_EN1_L_Pin PWR_EN3_L_Pin PWR_EN2_L_Pin
                           GPIO_RGB_B_Pin GPIO_RGB_G_Pin GPIO_RGB_R_Pin WIFI_EN_Pin */
  GPIO_InitStruct.Pin = SENSE_EN6_L_Pin|SENSE_EN7_L_Pin|SENSE_EN8_L_Pin|PWR_MUX_IN_Pin
 800148c:	f24f 33bb 	movw	r3, #62395	; 0xf3bb
 8001490:	617b      	str	r3, [r7, #20]
                          |SENSE_EN2_L_Pin|SENSE_EN1_L_Pin|PWR_EN3_L_Pin|PWR_EN2_L_Pin
                          |GPIO_RGB_B_Pin|GPIO_RGB_G_Pin|GPIO_RGB_R_Pin|WIFI_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001492:	2301      	movs	r3, #1
 8001494:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001496:	2300      	movs	r3, #0
 8001498:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149a:	2300      	movs	r3, #0
 800149c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800149e:	f107 0314 	add.w	r3, r7, #20
 80014a2:	4619      	mov	r1, r3
 80014a4:	4826      	ldr	r0, [pc, #152]	; (8001540 <MX_GPIO_Init+0x170>)
 80014a6:	f001 fc27 	bl	8002cf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SENSE_S1_Pin SENSE_S2_Pin SENSE_S3_Pin PWR_S1_Pin
                           PWR_S2_Pin PWR_S3_Pin PWR_EN4_L_Pin MCU_PA12_Pin */
  GPIO_InitStruct.Pin = SENSE_S1_Pin|SENSE_S2_Pin|SENSE_S3_Pin|PWR_S1_Pin
 80014aa:	f241 03f7 	movw	r3, #4343	; 0x10f7
 80014ae:	617b      	str	r3, [r7, #20]
                          |PWR_S2_Pin|PWR_S3_Pin|PWR_EN4_L_Pin|MCU_PA12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b0:	2301      	movs	r3, #1
 80014b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	2300      	movs	r3, #0
 80014b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b8:	2300      	movs	r3, #0
 80014ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014bc:	f107 0314 	add.w	r3, r7, #20
 80014c0:	4619      	mov	r1, r3
 80014c2:	4820      	ldr	r0, [pc, #128]	; (8001544 <MX_GPIO_Init+0x174>)
 80014c4:	f001 fc18 	bl	8002cf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PWR_EN1_L_Pin MCU_BOOT1_Pin SENSE_EN3_L_Pin SENSE_EN4_L_Pin
                           SENSE_EN5_L_Pin SPI_CS2_L_Pin SD_CS_L_Pin */
  GPIO_InitStruct.Pin = PWR_EN1_L_Pin|MCU_BOOT1_Pin|SENSE_EN3_L_Pin|SENSE_EN4_L_Pin
 80014c8:	f641 4365 	movw	r3, #7269	; 0x1c65
 80014cc:	617b      	str	r3, [r7, #20]
                          |SENSE_EN5_L_Pin|SPI_CS2_L_Pin|SD_CS_L_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ce:	2301      	movs	r3, #1
 80014d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d2:	2300      	movs	r3, #0
 80014d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d6:	2300      	movs	r3, #0
 80014d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014da:	f107 0314 	add.w	r3, r7, #20
 80014de:	4619      	mov	r1, r3
 80014e0:	4819      	ldr	r0, [pc, #100]	; (8001548 <MX_GPIO_Init+0x178>)
 80014e2:	f001 fc09 	bl	8002cf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_TEST_Pin */
  GPIO_InitStruct.Pin = BTN_TEST_Pin;
 80014e6:	2340      	movs	r3, #64	; 0x40
 80014e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ea:	2300      	movs	r3, #0
 80014ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ee:	2300      	movs	r3, #0
 80014f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_TEST_GPIO_Port, &GPIO_InitStruct);
 80014f2:	f107 0314 	add.w	r3, r7, #20
 80014f6:	4619      	mov	r1, r3
 80014f8:	4811      	ldr	r0, [pc, #68]	; (8001540 <MX_GPIO_Init+0x170>)
 80014fa:	f001 fbfd 	bl	8002cf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LS_FLAG_Pin */
  GPIO_InitStruct.Pin = LS_FLAG_Pin;
 80014fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001502:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001504:	2300      	movs	r3, #0
 8001506:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001508:	2300      	movs	r3, #0
 800150a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LS_FLAG_GPIO_Port, &GPIO_InitStruct);
 800150c:	f107 0314 	add.w	r3, r7, #20
 8001510:	4619      	mov	r1, r3
 8001512:	480c      	ldr	r0, [pc, #48]	; (8001544 <MX_GPIO_Init+0x174>)
 8001514:	f001 fbf0 	bl	8002cf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : WIFI_RST_Pin */
  GPIO_InitStruct.Pin = WIFI_RST_Pin;
 8001518:	2304      	movs	r3, #4
 800151a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800151c:	2301      	movs	r3, #1
 800151e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001520:	2300      	movs	r3, #0
 8001522:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001524:	2300      	movs	r3, #0
 8001526:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(WIFI_RST_GPIO_Port, &GPIO_InitStruct);
 8001528:	f107 0314 	add.w	r3, r7, #20
 800152c:	4619      	mov	r1, r3
 800152e:	4807      	ldr	r0, [pc, #28]	; (800154c <MX_GPIO_Init+0x17c>)
 8001530:	f001 fbe2 	bl	8002cf8 <HAL_GPIO_Init>

}
 8001534:	bf00      	nop
 8001536:	3728      	adds	r7, #40	; 0x28
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40023800 	.word	0x40023800
 8001540:	40020800 	.word	0x40020800
 8001544:	40020000 	.word	0x40020000
 8001548:	40020400 	.word	0x40020400
 800154c:	40020c00 	.word	0x40020c00

08001550 <writeCurrentTime>:
    * @brief
    * @param  :
    * @retval :
    */
void writeCurrentTime(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b086      	sub	sp, #24
 8001554:	af02      	add	r7, sp, #8
    char time[10];

    HAL_RTC_GetTime(&hrtc, &nTime, RTC_FORMAT_BIN);
 8001556:	2200      	movs	r2, #0
 8001558:	4910      	ldr	r1, [pc, #64]	; (800159c <writeCurrentTime+0x4c>)
 800155a:	4811      	ldr	r0, [pc, #68]	; (80015a0 <writeCurrentTime+0x50>)
 800155c:	f004 fb4e 	bl	8005bfc <HAL_RTC_GetTime>
    sprintf(time, "%02u:%02u:%02u,", nTime.Hours, nTime.Minutes, nTime.Seconds);
 8001560:	4b0e      	ldr	r3, [pc, #56]	; (800159c <writeCurrentTime+0x4c>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	461a      	mov	r2, r3
 8001566:	4b0d      	ldr	r3, [pc, #52]	; (800159c <writeCurrentTime+0x4c>)
 8001568:	785b      	ldrb	r3, [r3, #1]
 800156a:	4619      	mov	r1, r3
 800156c:	4b0b      	ldr	r3, [pc, #44]	; (800159c <writeCurrentTime+0x4c>)
 800156e:	789b      	ldrb	r3, [r3, #2]
 8001570:	1d38      	adds	r0, r7, #4
 8001572:	9300      	str	r3, [sp, #0]
 8001574:	460b      	mov	r3, r1
 8001576:	490b      	ldr	r1, [pc, #44]	; (80015a4 <writeCurrentTime+0x54>)
 8001578:	f009 fcb0 	bl	800aedc <siprintf>
    f_lseek(&fil, f_size(&fil));
 800157c:	4b0a      	ldr	r3, [pc, #40]	; (80015a8 <writeCurrentTime+0x58>)
 800157e:	68db      	ldr	r3, [r3, #12]
 8001580:	4619      	mov	r1, r3
 8001582:	4809      	ldr	r0, [pc, #36]	; (80015a8 <writeCurrentTime+0x58>)
 8001584:	f008 fe80 	bl	800a288 <f_lseek>
    f_printf( &fil, "%s", time);
 8001588:	1d3b      	adds	r3, r7, #4
 800158a:	461a      	mov	r2, r3
 800158c:	4907      	ldr	r1, [pc, #28]	; (80015ac <writeCurrentTime+0x5c>)
 800158e:	4806      	ldr	r0, [pc, #24]	; (80015a8 <writeCurrentTime+0x58>)
 8001590:	f009 f914 	bl	800a7bc <f_printf>
}
 8001594:	bf00      	nop
 8001596:	3710      	adds	r7, #16
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	2000153c 	.word	0x2000153c
 80015a0:	2000151c 	.word	0x2000151c
 80015a4:	0800b764 	.word	0x0800b764
 80015a8:	200015b4 	.word	0x200015b4
 80015ac:	0800b774 	.word	0x0800b774

080015b0 <logData2SDCard>:
    * @brief
    * @param  :
    * @retval :
    */
void logData2SDCard(int data[], int len)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	6039      	str	r1, [r7, #0]
    f_open(&fil, date, FA_OPEN_ALWAYS | FA_WRITE | FA_READ);
 80015ba:	2213      	movs	r2, #19
 80015bc:	491c      	ldr	r1, [pc, #112]	; (8001630 <logData2SDCard+0x80>)
 80015be:	481d      	ldr	r0, [pc, #116]	; (8001634 <logData2SDCard+0x84>)
 80015c0:	f008 fa5a 	bl	8009a78 <f_open>

    /* Make space for line of data */
    f_lseek(&fil, FILE_LINE_SIZE);
 80015c4:	f242 31a9 	movw	r1, #9129	; 0x23a9
 80015c8:	481a      	ldr	r0, [pc, #104]	; (8001634 <logData2SDCard+0x84>)
 80015ca:	f008 fe5d 	bl	800a288 <f_lseek>
    f_lseek(&fil, f_size(&fil));
 80015ce:	4b19      	ldr	r3, [pc, #100]	; (8001634 <logData2SDCard+0x84>)
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	4619      	mov	r1, r3
 80015d4:	4817      	ldr	r0, [pc, #92]	; (8001634 <logData2SDCard+0x84>)
 80015d6:	f008 fe57 	bl	800a288 <f_lseek>

    writeCurrentTime();
 80015da:	f7ff ffb9 	bl	8001550 <writeCurrentTime>

	/* Construct string to put into file */
    for(int node = 0; node < len - 1; ++node)
 80015de:	2300      	movs	r3, #0
 80015e0:	60fb      	str	r3, [r7, #12]
 80015e2:	e00c      	b.n	80015fe <logData2SDCard+0x4e>
    {
        f_printf(&fil, "%d,", data[node]);
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	4413      	add	r3, r2
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	461a      	mov	r2, r3
 80015f0:	4911      	ldr	r1, [pc, #68]	; (8001638 <logData2SDCard+0x88>)
 80015f2:	4810      	ldr	r0, [pc, #64]	; (8001634 <logData2SDCard+0x84>)
 80015f4:	f009 f8e2 	bl	800a7bc <f_printf>
    for(int node = 0; node < len - 1; ++node)
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	3301      	adds	r3, #1
 80015fc:	60fb      	str	r3, [r7, #12]
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	3b01      	subs	r3, #1
 8001602:	68fa      	ldr	r2, [r7, #12]
 8001604:	429a      	cmp	r2, r3
 8001606:	dbed      	blt.n	80015e4 <logData2SDCard+0x34>
    }

    f_printf(&fil, "%d\n", data[len - 1]);
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800160e:	3b01      	subs	r3, #1
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	687a      	ldr	r2, [r7, #4]
 8001614:	4413      	add	r3, r2
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	461a      	mov	r2, r3
 800161a:	4908      	ldr	r1, [pc, #32]	; (800163c <logData2SDCard+0x8c>)
 800161c:	4805      	ldr	r0, [pc, #20]	; (8001634 <logData2SDCard+0x84>)
 800161e:	f009 f8cd 	bl	800a7bc <f_printf>
    f_close(&fil);
 8001622:	4804      	ldr	r0, [pc, #16]	; (8001634 <logData2SDCard+0x84>)
 8001624:	f008 fe06 	bl	800a234 <f_close>
}
 8001628:	bf00      	nop
 800162a:	3710      	adds	r7, #16
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	2000154c 	.word	0x2000154c
 8001634:	200015b4 	.word	0x200015b4
 8001638:	0800b778 	.word	0x0800b778
 800163c:	0800b77c 	.word	0x0800b77c

08001640 <muxInit>:
/**
    * @brief
    * @param  :
    * @retval :
    */
void muxInit(void) {
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
	/* Set load switch */
	HAL_GPIO_WritePin(GPIOC, PWR_MUX_IN_Pin, GPIO_PIN_SET);
 8001646:	2201      	movs	r2, #1
 8001648:	2101      	movs	r1, #1
 800164a:	4819      	ldr	r0, [pc, #100]	; (80016b0 <muxInit+0x70>)
 800164c:	f001 fcd4 	bl	8002ff8 <HAL_GPIO_WritePin>

	/* All muxes are active low. We want to set them high (disabled) at startup */
	for (int pwr_mux = 0; pwr_mux < 4; pwr_mux++)
 8001650:	2300      	movs	r3, #0
 8001652:	607b      	str	r3, [r7, #4]
 8001654:	e00e      	b.n	8001674 <muxInit+0x34>
	{
		disableMux(pwrMuxType[pwr_mux], pwrMuxEnable[pwr_mux]);
 8001656:	4a17      	ldr	r2, [pc, #92]	; (80016b4 <muxInit+0x74>)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800165e:	4916      	ldr	r1, [pc, #88]	; (80016b8 <muxInit+0x78>)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001666:	4619      	mov	r1, r3
 8001668:	4610      	mov	r0, r2
 800166a:	f000 f935 	bl	80018d8 <disableMux>
	for (int pwr_mux = 0; pwr_mux < 4; pwr_mux++)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	3301      	adds	r3, #1
 8001672:	607b      	str	r3, [r7, #4]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2b03      	cmp	r3, #3
 8001678:	dded      	ble.n	8001656 <muxInit+0x16>
	}
	for (int sense_mux = 0; sense_mux < 8; sense_mux++)
 800167a:	2300      	movs	r3, #0
 800167c:	603b      	str	r3, [r7, #0]
 800167e:	e00e      	b.n	800169e <muxInit+0x5e>
	{
		disableMux(senseMuxType[sense_mux], senseMuxEnable[sense_mux]);
 8001680:	4a0e      	ldr	r2, [pc, #56]	; (80016bc <muxInit+0x7c>)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001688:	490d      	ldr	r1, [pc, #52]	; (80016c0 <muxInit+0x80>)
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001690:	4619      	mov	r1, r3
 8001692:	4610      	mov	r0, r2
 8001694:	f000 f920 	bl	80018d8 <disableMux>
	for (int sense_mux = 0; sense_mux < 8; sense_mux++)
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	3301      	adds	r3, #1
 800169c:	603b      	str	r3, [r7, #0]
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	2b07      	cmp	r3, #7
 80016a2:	dded      	ble.n	8001680 <muxInit+0x40>
	}
}
 80016a4:	bf00      	nop
 80016a6:	bf00      	nop
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	40020800 	.word	0x40020800
 80016b4:	20000004 	.word	0x20000004
 80016b8:	0800b7e4 	.word	0x0800b7e4
 80016bc:	20000014 	.word	0x20000014
 80016c0:	0800b7f4 	.word	0x0800b7f4

080016c4 <selectChannel>:

/**
    * @brief  Sets to S0, S1, and S2 select pins
    */
void selectChannel(int pin, int array[]) {
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2b07      	cmp	r3, #7
 80016d2:	f200 80eb 	bhi.w	80018ac <selectChannel+0x1e8>
 80016d6:	a201      	add	r2, pc, #4	; (adr r2, 80016dc <selectChannel+0x18>)
 80016d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016dc:	080016fd 	.word	0x080016fd
 80016e0:	08001733 	.word	0x08001733
 80016e4:	08001769 	.word	0x08001769
 80016e8:	0800179f 	.word	0x0800179f
 80016ec:	080017d5 	.word	0x080017d5
 80016f0:	0800180b 	.word	0x0800180b
 80016f4:	08001841 	.word	0x08001841
 80016f8:	08001877 	.word	0x08001877
	switch (pin) {
		case 0:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_RESET);
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	b29b      	uxth	r3, r3
 8001702:	2200      	movs	r2, #0
 8001704:	4619      	mov	r1, r3
 8001706:	486b      	ldr	r0, [pc, #428]	; (80018b4 <selectChannel+0x1f0>)
 8001708:	f001 fc76 	bl	8002ff8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_RESET);
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	3304      	adds	r3, #4
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	b29b      	uxth	r3, r3
 8001714:	2200      	movs	r2, #0
 8001716:	4619      	mov	r1, r3
 8001718:	4866      	ldr	r0, [pc, #408]	; (80018b4 <selectChannel+0x1f0>)
 800171a:	f001 fc6d 	bl	8002ff8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_RESET);
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	3308      	adds	r3, #8
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	b29b      	uxth	r3, r3
 8001726:	2200      	movs	r2, #0
 8001728:	4619      	mov	r1, r3
 800172a:	4862      	ldr	r0, [pc, #392]	; (80018b4 <selectChannel+0x1f0>)
 800172c:	f001 fc64 	bl	8002ff8 <HAL_GPIO_WritePin>
			break;
 8001730:	e0bc      	b.n	80018ac <selectChannel+0x1e8>
		case 1:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_SET);
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	b29b      	uxth	r3, r3
 8001738:	2201      	movs	r2, #1
 800173a:	4619      	mov	r1, r3
 800173c:	485d      	ldr	r0, [pc, #372]	; (80018b4 <selectChannel+0x1f0>)
 800173e:	f001 fc5b 	bl	8002ff8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_RESET);
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	3304      	adds	r3, #4
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	b29b      	uxth	r3, r3
 800174a:	2200      	movs	r2, #0
 800174c:	4619      	mov	r1, r3
 800174e:	4859      	ldr	r0, [pc, #356]	; (80018b4 <selectChannel+0x1f0>)
 8001750:	f001 fc52 	bl	8002ff8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_RESET);
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	3308      	adds	r3, #8
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	b29b      	uxth	r3, r3
 800175c:	2200      	movs	r2, #0
 800175e:	4619      	mov	r1, r3
 8001760:	4854      	ldr	r0, [pc, #336]	; (80018b4 <selectChannel+0x1f0>)
 8001762:	f001 fc49 	bl	8002ff8 <HAL_GPIO_WritePin>
			break;
 8001766:	e0a1      	b.n	80018ac <selectChannel+0x1e8>
		case 2:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_RESET);
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	b29b      	uxth	r3, r3
 800176e:	2200      	movs	r2, #0
 8001770:	4619      	mov	r1, r3
 8001772:	4850      	ldr	r0, [pc, #320]	; (80018b4 <selectChannel+0x1f0>)
 8001774:	f001 fc40 	bl	8002ff8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_SET);
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	3304      	adds	r3, #4
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	b29b      	uxth	r3, r3
 8001780:	2201      	movs	r2, #1
 8001782:	4619      	mov	r1, r3
 8001784:	484b      	ldr	r0, [pc, #300]	; (80018b4 <selectChannel+0x1f0>)
 8001786:	f001 fc37 	bl	8002ff8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_RESET);
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	3308      	adds	r3, #8
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	b29b      	uxth	r3, r3
 8001792:	2200      	movs	r2, #0
 8001794:	4619      	mov	r1, r3
 8001796:	4847      	ldr	r0, [pc, #284]	; (80018b4 <selectChannel+0x1f0>)
 8001798:	f001 fc2e 	bl	8002ff8 <HAL_GPIO_WritePin>
			break;
 800179c:	e086      	b.n	80018ac <selectChannel+0x1e8>
		case 3:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_SET);
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	2201      	movs	r2, #1
 80017a6:	4619      	mov	r1, r3
 80017a8:	4842      	ldr	r0, [pc, #264]	; (80018b4 <selectChannel+0x1f0>)
 80017aa:	f001 fc25 	bl	8002ff8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_SET);
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	3304      	adds	r3, #4
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	b29b      	uxth	r3, r3
 80017b6:	2201      	movs	r2, #1
 80017b8:	4619      	mov	r1, r3
 80017ba:	483e      	ldr	r0, [pc, #248]	; (80018b4 <selectChannel+0x1f0>)
 80017bc:	f001 fc1c 	bl	8002ff8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_RESET);
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	3308      	adds	r3, #8
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	b29b      	uxth	r3, r3
 80017c8:	2200      	movs	r2, #0
 80017ca:	4619      	mov	r1, r3
 80017cc:	4839      	ldr	r0, [pc, #228]	; (80018b4 <selectChannel+0x1f0>)
 80017ce:	f001 fc13 	bl	8002ff8 <HAL_GPIO_WritePin>
			break;
 80017d2:	e06b      	b.n	80018ac <selectChannel+0x1e8>
		case 4:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_RESET);
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	b29b      	uxth	r3, r3
 80017da:	2200      	movs	r2, #0
 80017dc:	4619      	mov	r1, r3
 80017de:	4835      	ldr	r0, [pc, #212]	; (80018b4 <selectChannel+0x1f0>)
 80017e0:	f001 fc0a 	bl	8002ff8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_RESET);
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	3304      	adds	r3, #4
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	2200      	movs	r2, #0
 80017ee:	4619      	mov	r1, r3
 80017f0:	4830      	ldr	r0, [pc, #192]	; (80018b4 <selectChannel+0x1f0>)
 80017f2:	f001 fc01 	bl	8002ff8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_SET);
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	3308      	adds	r3, #8
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	2201      	movs	r2, #1
 8001800:	4619      	mov	r1, r3
 8001802:	482c      	ldr	r0, [pc, #176]	; (80018b4 <selectChannel+0x1f0>)
 8001804:	f001 fbf8 	bl	8002ff8 <HAL_GPIO_WritePin>
			break;
 8001808:	e050      	b.n	80018ac <selectChannel+0x1e8>
		case 5:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_SET);
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	b29b      	uxth	r3, r3
 8001810:	2201      	movs	r2, #1
 8001812:	4619      	mov	r1, r3
 8001814:	4827      	ldr	r0, [pc, #156]	; (80018b4 <selectChannel+0x1f0>)
 8001816:	f001 fbef 	bl	8002ff8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_RESET);
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	3304      	adds	r3, #4
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	b29b      	uxth	r3, r3
 8001822:	2200      	movs	r2, #0
 8001824:	4619      	mov	r1, r3
 8001826:	4823      	ldr	r0, [pc, #140]	; (80018b4 <selectChannel+0x1f0>)
 8001828:	f001 fbe6 	bl	8002ff8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_SET);
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	3308      	adds	r3, #8
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	b29b      	uxth	r3, r3
 8001834:	2201      	movs	r2, #1
 8001836:	4619      	mov	r1, r3
 8001838:	481e      	ldr	r0, [pc, #120]	; (80018b4 <selectChannel+0x1f0>)
 800183a:	f001 fbdd 	bl	8002ff8 <HAL_GPIO_WritePin>
			break;
 800183e:	e035      	b.n	80018ac <selectChannel+0x1e8>
		case 6:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_RESET);
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	b29b      	uxth	r3, r3
 8001846:	2200      	movs	r2, #0
 8001848:	4619      	mov	r1, r3
 800184a:	481a      	ldr	r0, [pc, #104]	; (80018b4 <selectChannel+0x1f0>)
 800184c:	f001 fbd4 	bl	8002ff8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_SET);
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	3304      	adds	r3, #4
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	b29b      	uxth	r3, r3
 8001858:	2201      	movs	r2, #1
 800185a:	4619      	mov	r1, r3
 800185c:	4815      	ldr	r0, [pc, #84]	; (80018b4 <selectChannel+0x1f0>)
 800185e:	f001 fbcb 	bl	8002ff8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_SET);
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	3308      	adds	r3, #8
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	b29b      	uxth	r3, r3
 800186a:	2201      	movs	r2, #1
 800186c:	4619      	mov	r1, r3
 800186e:	4811      	ldr	r0, [pc, #68]	; (80018b4 <selectChannel+0x1f0>)
 8001870:	f001 fbc2 	bl	8002ff8 <HAL_GPIO_WritePin>
			break;
 8001874:	e01a      	b.n	80018ac <selectChannel+0x1e8>
		case 7:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_SET);
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	b29b      	uxth	r3, r3
 800187c:	2201      	movs	r2, #1
 800187e:	4619      	mov	r1, r3
 8001880:	480c      	ldr	r0, [pc, #48]	; (80018b4 <selectChannel+0x1f0>)
 8001882:	f001 fbb9 	bl	8002ff8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_SET);
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	3304      	adds	r3, #4
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	b29b      	uxth	r3, r3
 800188e:	2201      	movs	r2, #1
 8001890:	4619      	mov	r1, r3
 8001892:	4808      	ldr	r0, [pc, #32]	; (80018b4 <selectChannel+0x1f0>)
 8001894:	f001 fbb0 	bl	8002ff8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_SET);
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	3308      	adds	r3, #8
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	b29b      	uxth	r3, r3
 80018a0:	2201      	movs	r2, #1
 80018a2:	4619      	mov	r1, r3
 80018a4:	4803      	ldr	r0, [pc, #12]	; (80018b4 <selectChannel+0x1f0>)
 80018a6:	f001 fba7 	bl	8002ff8 <HAL_GPIO_WritePin>
			break;
 80018aa:	bf00      	nop
	}
}
 80018ac:	bf00      	nop
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	40020000 	.word	0x40020000

080018b8 <enableMux>:
    * @brief
    * @param  :
    * @retval :
    */
void enableMux(GPIO_TypeDef *type, int pin)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(type,  pin,  GPIO_PIN_RESET);
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	b29b      	uxth	r3, r3
 80018c6:	2200      	movs	r2, #0
 80018c8:	4619      	mov	r1, r3
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f001 fb94 	bl	8002ff8 <HAL_GPIO_WritePin>
}
 80018d0:	bf00      	nop
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <disableMux>:
    * @brief
    * @param  :
    * @retval :
    */
void disableMux(GPIO_TypeDef *type, int pin)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(type,  pin,  GPIO_PIN_SET);
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	b29b      	uxth	r3, r3
 80018e6:	2201      	movs	r2, #1
 80018e8:	4619      	mov	r1, r3
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	f001 fb84 	bl	8002ff8 <HAL_GPIO_WritePin>
}
 80018f0:	bf00      	nop
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <readPressure>:
    * @brief  :
    * @param  :
    * @retval :
    */
int readPressure(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
    // ADCSelectCH9();
    HAL_ADC_Start(&hadc);
 80018fe:	480a      	ldr	r0, [pc, #40]	; (8001928 <readPressure+0x30>)
 8001900:	f000 fd4c 	bl	800239c <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8001904:	f04f 31ff 	mov.w	r1, #4294967295
 8001908:	4807      	ldr	r0, [pc, #28]	; (8001928 <readPressure+0x30>)
 800190a:	f000 fdd3 	bl	80024b4 <HAL_ADC_PollForConversion>
    int data = HAL_ADC_GetValue(&hadc);
 800190e:	4806      	ldr	r0, [pc, #24]	; (8001928 <readPressure+0x30>)
 8001910:	f000 fe60 	bl	80025d4 <HAL_ADC_GetValue>
 8001914:	4603      	mov	r3, r0
 8001916:	607b      	str	r3, [r7, #4]
    HAL_ADC_Stop(&hadc);
 8001918:	4803      	ldr	r0, [pc, #12]	; (8001928 <readPressure+0x30>)
 800191a:	f000 fd9f 	bl	800245c <HAL_ADC_Stop>
    return data;
 800191e:	687b      	ldr	r3, [r7, #4]
}
 8001920:	4618      	mov	r0, r3
 8001922:	3708      	adds	r7, #8
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	20001560 	.word	0x20001560

0800192c <sampleMat>:
    * @brief  :
    * @param  :
    * @retval :
    */
void sampleMat(int* data, int len)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b088      	sub	sp, #32
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	6039      	str	r1, [r7, #0]
    int array_cnt = 0;
 8001936:	2300      	movs	r3, #0
 8001938:	61fb      	str	r3, [r7, #28]

    if (len != NUM_NODES) 
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	f5b3 6fe4 	cmp.w	r3, #1824	; 0x720
 8001940:	f040 8082 	bne.w	8001a48 <sampleMat+0x11c>
    {
        /* Wrongly sized array */ 
        return;
    }

    for (int pwr_mux = 0; pwr_mux < 4; pwr_mux++) 
 8001944:	2300      	movs	r3, #0
 8001946:	61bb      	str	r3, [r7, #24]
 8001948:	e07a      	b.n	8001a40 <sampleMat+0x114>
    {
		enableMux(pwrMuxType[pwr_mux], pwrMuxEnable[pwr_mux]);
 800194a:	4a41      	ldr	r2, [pc, #260]	; (8001a50 <sampleMat+0x124>)
 800194c:	69bb      	ldr	r3, [r7, #24]
 800194e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001952:	4940      	ldr	r1, [pc, #256]	; (8001a54 <sampleMat+0x128>)
 8001954:	69bb      	ldr	r3, [r7, #24]
 8001956:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800195a:	4619      	mov	r1, r3
 800195c:	4610      	mov	r0, r2
 800195e:	f7ff ffab 	bl	80018b8 <enableMux>
		for (int pwr_sel = 0; pwr_sel < 8; pwr_sel++) 
 8001962:	2300      	movs	r3, #0
 8001964:	617b      	str	r3, [r7, #20]
 8001966:	e059      	b.n	8001a1c <sampleMat+0xf0>
        {
			selectChannel(pwr_sel, pwrMuxSelect);
 8001968:	493b      	ldr	r1, [pc, #236]	; (8001a58 <sampleMat+0x12c>)
 800196a:	6978      	ldr	r0, [r7, #20]
 800196c:	f7ff feaa 	bl	80016c4 <selectChannel>
			for (int sense_mux = 0; sense_mux < 8; sense_mux++) 
 8001970:	2300      	movs	r3, #0
 8001972:	613b      	str	r3, [r7, #16]
 8001974:	e04c      	b.n	8001a10 <sampleMat+0xe4>
            {
				enableMux(senseMuxType[sense_mux], senseMuxEnable[sense_mux]);
 8001976:	4a39      	ldr	r2, [pc, #228]	; (8001a5c <sampleMat+0x130>)
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800197e:	4938      	ldr	r1, [pc, #224]	; (8001a60 <sampleMat+0x134>)
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001986:	4619      	mov	r1, r3
 8001988:	4610      	mov	r0, r2
 800198a:	f7ff ff95 	bl	80018b8 <enableMux>
				for (int sense_sel = 0; sense_sel < 8; sense_sel++) 
 800198e:	2300      	movs	r3, #0
 8001990:	60fb      	str	r3, [r7, #12]
 8001992:	e02b      	b.n	80019ec <sampleMat+0xc0>
                {
				    if ((sense_mux == 0) && ((sense_sel == 0 ) || (sense_sel == 1)))
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d105      	bne.n	80019a6 <sampleMat+0x7a>
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d01f      	beq.n	80019e0 <sampleMat+0xb4>
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d01c      	beq.n	80019e0 <sampleMat+0xb4>
				    {
				       continue;
				    }

				    if ((sense_mux == 7) && (sense_sel > 2))
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	2b07      	cmp	r3, #7
 80019aa:	d102      	bne.n	80019b2 <sampleMat+0x86>
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	dc18      	bgt.n	80019e4 <sampleMat+0xb8>
				    {
				       continue;
				    }

					selectChannel(sense_sel, senseMuxSelect);
 80019b2:	492c      	ldr	r1, [pc, #176]	; (8001a64 <sampleMat+0x138>)
 80019b4:	68f8      	ldr	r0, [r7, #12]
 80019b6:	f7ff fe85 	bl	80016c4 <selectChannel>

					/* Read voltage */
					int raw_ADC_pressure = readPressure(); 
 80019ba:	f7ff ff9d 	bl	80018f8 <readPressure>
 80019be:	60b8      	str	r0, [r7, #8]
					data[array_cnt] += raw_ADC_pressure;
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	687a      	ldr	r2, [r7, #4]
 80019c6:	4413      	add	r3, r2
 80019c8:	6819      	ldr	r1, [r3, #0]
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	009b      	lsls	r3, r3, #2
 80019ce:	687a      	ldr	r2, [r7, #4]
 80019d0:	4413      	add	r3, r2
 80019d2:	68ba      	ldr	r2, [r7, #8]
 80019d4:	440a      	add	r2, r1
 80019d6:	601a      	str	r2, [r3, #0]
					array_cnt++;
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	3301      	adds	r3, #1
 80019dc:	61fb      	str	r3, [r7, #28]
 80019de:	e002      	b.n	80019e6 <sampleMat+0xba>
				       continue;
 80019e0:	bf00      	nop
 80019e2:	e000      	b.n	80019e6 <sampleMat+0xba>
				       continue;
 80019e4:	bf00      	nop
				for (int sense_sel = 0; sense_sel < 8; sense_sel++) 
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	3301      	adds	r3, #1
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	2b07      	cmp	r3, #7
 80019f0:	ddd0      	ble.n	8001994 <sampleMat+0x68>
				}
				disableMux(senseMuxType[sense_mux], senseMuxEnable[sense_mux]);
 80019f2:	4a1a      	ldr	r2, [pc, #104]	; (8001a5c <sampleMat+0x130>)
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80019fa:	4919      	ldr	r1, [pc, #100]	; (8001a60 <sampleMat+0x134>)
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001a02:	4619      	mov	r1, r3
 8001a04:	4610      	mov	r0, r2
 8001a06:	f7ff ff67 	bl	80018d8 <disableMux>
			for (int sense_mux = 0; sense_mux < 8; sense_mux++) 
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	613b      	str	r3, [r7, #16]
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	2b07      	cmp	r3, #7
 8001a14:	ddaf      	ble.n	8001976 <sampleMat+0x4a>
		for (int pwr_sel = 0; pwr_sel < 8; pwr_sel++) 
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	3301      	adds	r3, #1
 8001a1a:	617b      	str	r3, [r7, #20]
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	2b07      	cmp	r3, #7
 8001a20:	dda2      	ble.n	8001968 <sampleMat+0x3c>
			}
		}
		disableMux(pwrMuxType[pwr_mux], pwrMuxEnable[pwr_mux]);
 8001a22:	4a0b      	ldr	r2, [pc, #44]	; (8001a50 <sampleMat+0x124>)
 8001a24:	69bb      	ldr	r3, [r7, #24]
 8001a26:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001a2a:	490a      	ldr	r1, [pc, #40]	; (8001a54 <sampleMat+0x128>)
 8001a2c:	69bb      	ldr	r3, [r7, #24]
 8001a2e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001a32:	4619      	mov	r1, r3
 8001a34:	4610      	mov	r0, r2
 8001a36:	f7ff ff4f 	bl	80018d8 <disableMux>
    for (int pwr_mux = 0; pwr_mux < 4; pwr_mux++) 
 8001a3a:	69bb      	ldr	r3, [r7, #24]
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	61bb      	str	r3, [r7, #24]
 8001a40:	69bb      	ldr	r3, [r7, #24]
 8001a42:	2b03      	cmp	r3, #3
 8001a44:	dd81      	ble.n	800194a <sampleMat+0x1e>
 8001a46:	e000      	b.n	8001a4a <sampleMat+0x11e>
        return;
 8001a48:	bf00      	nop
	}
}
 8001a4a:	3720      	adds	r7, #32
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	20000004 	.word	0x20000004
 8001a54:	0800b7e4 	.word	0x0800b7e4
 8001a58:	20000040 	.word	0x20000040
 8001a5c:	20000014 	.word	0x20000014
 8001a60:	0800b7f4 	.word	0x0800b7f4
 8001a64:	20000034 	.word	0x20000034

08001a68 <checkTime>:
    }
//    HAL_GPIO_WritePin(GPIOA, MCU_PA12_Pin, GPIO_PIN_RESET);
    HAL_GPIO_WritePin(GPIOC, GPIO_RGB_B_Pin, GPIO_PIN_RESET);
}

bool checkTime(uint32_t start_time) {
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]

  if((HAL_GetTick() - start_time) >= 120000) // Run for 2 minutes
 8001a70:	f000 fb22 	bl	80020b8 <HAL_GetTick>
 8001a74:	4602      	mov	r2, r0
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	4a05      	ldr	r2, [pc, #20]	; (8001a90 <checkTime+0x28>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d901      	bls.n	8001a84 <checkTime+0x1c>
  {
	  return true;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e000      	b.n	8001a86 <checkTime+0x1e>
  }
  return false;
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	0001d4bf 	.word	0x0001d4bf

08001a94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a98:	b672      	cpsid	i
}
 8001a9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8001a9c:	e7fe      	b.n	8001a9c <Error_Handler+0x8>
	...

08001aa0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001aa6:	4b18      	ldr	r3, [pc, #96]	; (8001b08 <HAL_MspInit+0x68>)
 8001aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aaa:	4a17      	ldr	r2, [pc, #92]	; (8001b08 <HAL_MspInit+0x68>)
 8001aac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001ab0:	6253      	str	r3, [r2, #36]	; 0x24
 8001ab2:	4b15      	ldr	r3, [pc, #84]	; (8001b08 <HAL_MspInit+0x68>)
 8001ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001abe:	4b12      	ldr	r3, [pc, #72]	; (8001b08 <HAL_MspInit+0x68>)
 8001ac0:	6a1b      	ldr	r3, [r3, #32]
 8001ac2:	4a11      	ldr	r2, [pc, #68]	; (8001b08 <HAL_MspInit+0x68>)
 8001ac4:	f043 0301 	orr.w	r3, r3, #1
 8001ac8:	6213      	str	r3, [r2, #32]
 8001aca:	4b0f      	ldr	r3, [pc, #60]	; (8001b08 <HAL_MspInit+0x68>)
 8001acc:	6a1b      	ldr	r3, [r3, #32]
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	60bb      	str	r3, [r7, #8]
 8001ad4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ad6:	4b0c      	ldr	r3, [pc, #48]	; (8001b08 <HAL_MspInit+0x68>)
 8001ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ada:	4a0b      	ldr	r2, [pc, #44]	; (8001b08 <HAL_MspInit+0x68>)
 8001adc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ae0:	6253      	str	r3, [r2, #36]	; 0x24
 8001ae2:	4b09      	ldr	r3, [pc, #36]	; (8001b08 <HAL_MspInit+0x68>)
 8001ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ae6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aea:	607b      	str	r3, [r7, #4]
 8001aec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001aee:	2200      	movs	r2, #0
 8001af0:	2100      	movs	r1, #0
 8001af2:	2005      	movs	r0, #5
 8001af4:	f001 f83f 	bl	8002b76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001af8:	2005      	movs	r0, #5
 8001afa:	f001 f858 	bl	8002bae <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001afe:	bf00      	nop
 8001b00:	3710      	adds	r7, #16
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	40023800 	.word	0x40023800

08001b0c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b08c      	sub	sp, #48	; 0x30
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b14:	f107 031c 	add.w	r3, r7, #28
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	605a      	str	r2, [r3, #4]
 8001b1e:	609a      	str	r2, [r3, #8]
 8001b20:	60da      	str	r2, [r3, #12]
 8001b22:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a2d      	ldr	r2, [pc, #180]	; (8001be0 <HAL_ADC_MspInit+0xd4>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d153      	bne.n	8001bd6 <HAL_ADC_MspInit+0xca>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b2e:	4b2d      	ldr	r3, [pc, #180]	; (8001be4 <HAL_ADC_MspInit+0xd8>)
 8001b30:	6a1b      	ldr	r3, [r3, #32]
 8001b32:	4a2c      	ldr	r2, [pc, #176]	; (8001be4 <HAL_ADC_MspInit+0xd8>)
 8001b34:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b38:	6213      	str	r3, [r2, #32]
 8001b3a:	4b2a      	ldr	r3, [pc, #168]	; (8001be4 <HAL_ADC_MspInit+0xd8>)
 8001b3c:	6a1b      	ldr	r3, [r3, #32]
 8001b3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b42:	61bb      	str	r3, [r7, #24]
 8001b44:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b46:	4b27      	ldr	r3, [pc, #156]	; (8001be4 <HAL_ADC_MspInit+0xd8>)
 8001b48:	69db      	ldr	r3, [r3, #28]
 8001b4a:	4a26      	ldr	r2, [pc, #152]	; (8001be4 <HAL_ADC_MspInit+0xd8>)
 8001b4c:	f043 0304 	orr.w	r3, r3, #4
 8001b50:	61d3      	str	r3, [r2, #28]
 8001b52:	4b24      	ldr	r3, [pc, #144]	; (8001be4 <HAL_ADC_MspInit+0xd8>)
 8001b54:	69db      	ldr	r3, [r3, #28]
 8001b56:	f003 0304 	and.w	r3, r3, #4
 8001b5a:	617b      	str	r3, [r7, #20]
 8001b5c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5e:	4b21      	ldr	r3, [pc, #132]	; (8001be4 <HAL_ADC_MspInit+0xd8>)
 8001b60:	69db      	ldr	r3, [r3, #28]
 8001b62:	4a20      	ldr	r2, [pc, #128]	; (8001be4 <HAL_ADC_MspInit+0xd8>)
 8001b64:	f043 0301 	orr.w	r3, r3, #1
 8001b68:	61d3      	str	r3, [r2, #28]
 8001b6a:	4b1e      	ldr	r3, [pc, #120]	; (8001be4 <HAL_ADC_MspInit+0xd8>)
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	f003 0301 	and.w	r3, r3, #1
 8001b72:	613b      	str	r3, [r7, #16]
 8001b74:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b76:	4b1b      	ldr	r3, [pc, #108]	; (8001be4 <HAL_ADC_MspInit+0xd8>)
 8001b78:	69db      	ldr	r3, [r3, #28]
 8001b7a:	4a1a      	ldr	r2, [pc, #104]	; (8001be4 <HAL_ADC_MspInit+0xd8>)
 8001b7c:	f043 0302 	orr.w	r3, r3, #2
 8001b80:	61d3      	str	r3, [r2, #28]
 8001b82:	4b18      	ldr	r3, [pc, #96]	; (8001be4 <HAL_ADC_MspInit+0xd8>)
 8001b84:	69db      	ldr	r3, [r3, #28]
 8001b86:	f003 0302 	and.w	r3, r3, #2
 8001b8a:	60fb      	str	r3, [r7, #12]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PC2     ------> ADC_IN12
    PA3     ------> ADC_IN3
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b8e:	2304      	movs	r3, #4
 8001b90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b92:	2303      	movs	r3, #3
 8001b94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b96:	2300      	movs	r3, #0
 8001b98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b9a:	f107 031c 	add.w	r3, r7, #28
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	4811      	ldr	r0, [pc, #68]	; (8001be8 <HAL_ADC_MspInit+0xdc>)
 8001ba2:	f001 f8a9 	bl	8002cf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ba6:	2308      	movs	r3, #8
 8001ba8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001baa:	2303      	movs	r3, #3
 8001bac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb2:	f107 031c 	add.w	r3, r7, #28
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	480c      	ldr	r0, [pc, #48]	; (8001bec <HAL_ADC_MspInit+0xe0>)
 8001bba:	f001 f89d 	bl	8002cf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SENSE_OUT_Pin;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SENSE_OUT_GPIO_Port, &GPIO_InitStruct);
 8001bca:	f107 031c 	add.w	r3, r7, #28
 8001bce:	4619      	mov	r1, r3
 8001bd0:	4807      	ldr	r0, [pc, #28]	; (8001bf0 <HAL_ADC_MspInit+0xe4>)
 8001bd2:	f001 f891 	bl	8002cf8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001bd6:	bf00      	nop
 8001bd8:	3730      	adds	r7, #48	; 0x30
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	40012400 	.word	0x40012400
 8001be4:	40023800 	.word	0x40023800
 8001be8:	40020800 	.word	0x40020800
 8001bec:	40020000 	.word	0x40020000
 8001bf0:	40020400 	.word	0x40020400

08001bf4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b08a      	sub	sp, #40	; 0x28
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bfc:	f107 0314 	add.w	r3, r7, #20
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
 8001c04:	605a      	str	r2, [r3, #4]
 8001c06:	609a      	str	r2, [r3, #8]
 8001c08:	60da      	str	r2, [r3, #12]
 8001c0a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a1f      	ldr	r2, [pc, #124]	; (8001c90 <HAL_I2C_MspInit+0x9c>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d138      	bne.n	8001c88 <HAL_I2C_MspInit+0x94>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c16:	4b1f      	ldr	r3, [pc, #124]	; (8001c94 <HAL_I2C_MspInit+0xa0>)
 8001c18:	69db      	ldr	r3, [r3, #28]
 8001c1a:	4a1e      	ldr	r2, [pc, #120]	; (8001c94 <HAL_I2C_MspInit+0xa0>)
 8001c1c:	f043 0302 	orr.w	r3, r3, #2
 8001c20:	61d3      	str	r3, [r2, #28]
 8001c22:	4b1c      	ldr	r3, [pc, #112]	; (8001c94 <HAL_I2C_MspInit+0xa0>)
 8001c24:	69db      	ldr	r3, [r3, #28]
 8001c26:	f003 0302 	and.w	r3, r3, #2
 8001c2a:	613b      	str	r3, [r7, #16]
 8001c2c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_SDA_Pin|I2C_SCL_Pin;
 8001c2e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c34:	2312      	movs	r3, #18
 8001c36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c40:	2304      	movs	r3, #4
 8001c42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c44:	f107 0314 	add.w	r3, r7, #20
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4813      	ldr	r0, [pc, #76]	; (8001c98 <HAL_I2C_MspInit+0xa4>)
 8001c4c:	f001 f854 	bl	8002cf8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c50:	4b10      	ldr	r3, [pc, #64]	; (8001c94 <HAL_I2C_MspInit+0xa0>)
 8001c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c54:	4a0f      	ldr	r2, [pc, #60]	; (8001c94 <HAL_I2C_MspInit+0xa0>)
 8001c56:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c5a:	6253      	str	r3, [r2, #36]	; 0x24
 8001c5c:	4b0d      	ldr	r3, [pc, #52]	; (8001c94 <HAL_I2C_MspInit+0xa0>)
 8001c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c64:	60fb      	str	r3, [r7, #12]
 8001c66:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001c68:	2200      	movs	r2, #0
 8001c6a:	2100      	movs	r1, #0
 8001c6c:	201f      	movs	r0, #31
 8001c6e:	f000 ff82 	bl	8002b76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001c72:	201f      	movs	r0, #31
 8001c74:	f000 ff9b 	bl	8002bae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001c78:	2200      	movs	r2, #0
 8001c7a:	2100      	movs	r1, #0
 8001c7c:	2020      	movs	r0, #32
 8001c7e:	f000 ff7a 	bl	8002b76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001c82:	2020      	movs	r0, #32
 8001c84:	f000 ff93 	bl	8002bae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c88:	bf00      	nop
 8001c8a:	3728      	adds	r7, #40	; 0x28
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	40005400 	.word	0x40005400
 8001c94:	40023800 	.word	0x40023800
 8001c98:	40020400 	.word	0x40020400

08001c9c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a08      	ldr	r2, [pc, #32]	; (8001ccc <HAL_RTC_MspInit+0x30>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d10a      	bne.n	8001cc4 <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001cae:	4b08      	ldr	r3, [pc, #32]	; (8001cd0 <HAL_RTC_MspInit+0x34>)
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	2029      	movs	r0, #41	; 0x29
 8001cba:	f000 ff5c 	bl	8002b76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001cbe:	2029      	movs	r0, #41	; 0x29
 8001cc0:	f000 ff75 	bl	8002bae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001cc4:	bf00      	nop
 8001cc6:	3708      	adds	r7, #8
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	40002800 	.word	0x40002800
 8001cd0:	424706d8 	.word	0x424706d8

08001cd4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b08a      	sub	sp, #40	; 0x28
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cdc:	f107 0314 	add.w	r3, r7, #20
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]
 8001ce4:	605a      	str	r2, [r3, #4]
 8001ce6:	609a      	str	r2, [r3, #8]
 8001ce8:	60da      	str	r2, [r3, #12]
 8001cea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a1b      	ldr	r2, [pc, #108]	; (8001d60 <HAL_SPI_MspInit+0x8c>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d130      	bne.n	8001d58 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001cf6:	4b1b      	ldr	r3, [pc, #108]	; (8001d64 <HAL_SPI_MspInit+0x90>)
 8001cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cfa:	4a1a      	ldr	r2, [pc, #104]	; (8001d64 <HAL_SPI_MspInit+0x90>)
 8001cfc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d00:	6253      	str	r3, [r2, #36]	; 0x24
 8001d02:	4b18      	ldr	r3, [pc, #96]	; (8001d64 <HAL_SPI_MspInit+0x90>)
 8001d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d0a:	613b      	str	r3, [r7, #16]
 8001d0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d0e:	4b15      	ldr	r3, [pc, #84]	; (8001d64 <HAL_SPI_MspInit+0x90>)
 8001d10:	69db      	ldr	r3, [r3, #28]
 8001d12:	4a14      	ldr	r2, [pc, #80]	; (8001d64 <HAL_SPI_MspInit+0x90>)
 8001d14:	f043 0302 	orr.w	r3, r3, #2
 8001d18:	61d3      	str	r3, [r2, #28]
 8001d1a:	4b12      	ldr	r3, [pc, #72]	; (8001d64 <HAL_SPI_MspInit+0x90>)
 8001d1c:	69db      	ldr	r3, [r3, #28]
 8001d1e:	f003 0302 	and.w	r3, r3, #2
 8001d22:	60fb      	str	r3, [r7, #12]
 8001d24:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001d26:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001d2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d30:	2300      	movs	r3, #0
 8001d32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d34:	2303      	movs	r3, #3
 8001d36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d38:	2305      	movs	r3, #5
 8001d3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d3c:	f107 0314 	add.w	r3, r7, #20
 8001d40:	4619      	mov	r1, r3
 8001d42:	4809      	ldr	r0, [pc, #36]	; (8001d68 <HAL_SPI_MspInit+0x94>)
 8001d44:	f000 ffd8 	bl	8002cf8 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8001d48:	2200      	movs	r2, #0
 8001d4a:	2100      	movs	r1, #0
 8001d4c:	2024      	movs	r0, #36	; 0x24
 8001d4e:	f000 ff12 	bl	8002b76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001d52:	2024      	movs	r0, #36	; 0x24
 8001d54:	f000 ff2b 	bl	8002bae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001d58:	bf00      	nop
 8001d5a:	3728      	adds	r7, #40	; 0x28
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	40003800 	.word	0x40003800
 8001d64:	40023800 	.word	0x40023800
 8001d68:	40020400 	.word	0x40020400

08001d6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b08a      	sub	sp, #40	; 0x28
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d74:	f107 0314 	add.w	r3, r7, #20
 8001d78:	2200      	movs	r2, #0
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	605a      	str	r2, [r3, #4]
 8001d7e:	609a      	str	r2, [r3, #8]
 8001d80:	60da      	str	r2, [r3, #12]
 8001d82:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a1b      	ldr	r2, [pc, #108]	; (8001df8 <HAL_UART_MspInit+0x8c>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d130      	bne.n	8001df0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d8e:	4b1b      	ldr	r3, [pc, #108]	; (8001dfc <HAL_UART_MspInit+0x90>)
 8001d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d92:	4a1a      	ldr	r2, [pc, #104]	; (8001dfc <HAL_UART_MspInit+0x90>)
 8001d94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d98:	6253      	str	r3, [r2, #36]	; 0x24
 8001d9a:	4b18      	ldr	r3, [pc, #96]	; (8001dfc <HAL_UART_MspInit+0x90>)
 8001d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001da2:	613b      	str	r3, [r7, #16]
 8001da4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001da6:	4b15      	ldr	r3, [pc, #84]	; (8001dfc <HAL_UART_MspInit+0x90>)
 8001da8:	69db      	ldr	r3, [r3, #28]
 8001daa:	4a14      	ldr	r2, [pc, #80]	; (8001dfc <HAL_UART_MspInit+0x90>)
 8001dac:	f043 0304 	orr.w	r3, r3, #4
 8001db0:	61d3      	str	r3, [r2, #28]
 8001db2:	4b12      	ldr	r3, [pc, #72]	; (8001dfc <HAL_UART_MspInit+0x90>)
 8001db4:	69db      	ldr	r3, [r3, #28]
 8001db6:	f003 0304 	and.w	r3, r3, #4
 8001dba:	60fb      	str	r3, [r7, #12]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = UART_RX_Pin|UART_TX_Pin;
 8001dbe:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001dc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001dd0:	2307      	movs	r3, #7
 8001dd2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dd4:	f107 0314 	add.w	r3, r7, #20
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4809      	ldr	r0, [pc, #36]	; (8001e00 <HAL_UART_MspInit+0x94>)
 8001ddc:	f000 ff8c 	bl	8002cf8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001de0:	2200      	movs	r2, #0
 8001de2:	2100      	movs	r1, #0
 8001de4:	2027      	movs	r0, #39	; 0x27
 8001de6:	f000 fec6 	bl	8002b76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001dea:	2027      	movs	r0, #39	; 0x27
 8001dec:	f000 fedf 	bl	8002bae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001df0:	bf00      	nop
 8001df2:	3728      	adds	r7, #40	; 0x28
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	40004800 	.word	0x40004800
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	40020800 	.word	0x40020800

08001e04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e08:	e7fe      	b.n	8001e08 <NMI_Handler+0x4>

08001e0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e0e:	e7fe      	b.n	8001e0e <HardFault_Handler+0x4>

08001e10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e14:	e7fe      	b.n	8001e14 <MemManage_Handler+0x4>

08001e16 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e16:	b480      	push	{r7}
 8001e18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e1a:	e7fe      	b.n	8001e1a <BusFault_Handler+0x4>

08001e1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e20:	e7fe      	b.n	8001e20 <UsageFault_Handler+0x4>

08001e22 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e22:	b480      	push	{r7}
 8001e24:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001e26:	bf00      	nop
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bc80      	pop	{r7}
 8001e2c:	4770      	bx	lr

08001e2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e2e:	b480      	push	{r7}
 8001e30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e32:	bf00      	nop
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bc80      	pop	{r7}
 8001e38:	4770      	bx	lr

08001e3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e3e:	bf00      	nop
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bc80      	pop	{r7}
 8001e44:	4770      	bx	lr
	...

08001e48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(Timer1 > 0)
 8001e4c:	4b0b      	ldr	r3, [pc, #44]	; (8001e7c <SysTick_Handler+0x34>)
 8001e4e:	881b      	ldrh	r3, [r3, #0]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d005      	beq.n	8001e60 <SysTick_Handler+0x18>
		Timer1--;
 8001e54:	4b09      	ldr	r3, [pc, #36]	; (8001e7c <SysTick_Handler+0x34>)
 8001e56:	881b      	ldrh	r3, [r3, #0]
 8001e58:	3b01      	subs	r3, #1
 8001e5a:	b29a      	uxth	r2, r3
 8001e5c:	4b07      	ldr	r3, [pc, #28]	; (8001e7c <SysTick_Handler+0x34>)
 8001e5e:	801a      	strh	r2, [r3, #0]

	if(Timer2 > 0)
 8001e60:	4b07      	ldr	r3, [pc, #28]	; (8001e80 <SysTick_Handler+0x38>)
 8001e62:	881b      	ldrh	r3, [r3, #0]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d005      	beq.n	8001e74 <SysTick_Handler+0x2c>
		Timer2--;
 8001e68:	4b05      	ldr	r3, [pc, #20]	; (8001e80 <SysTick_Handler+0x38>)
 8001e6a:	881b      	ldrh	r3, [r3, #0]
 8001e6c:	3b01      	subs	r3, #1
 8001e6e:	b29a      	uxth	r2, r3
 8001e70:	4b03      	ldr	r3, [pc, #12]	; (8001e80 <SysTick_Handler+0x38>)
 8001e72:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e74:	f000 f90e 	bl	8002094 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e78:	bf00      	nop
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	200003c6 	.word	0x200003c6
 8001e80:	200003c4 	.word	0x200003c4

08001e84 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8001e88:	bf00      	nop
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bc80      	pop	{r7}
 8001e8e:	4770      	bx	lr

08001e90 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001e94:	4802      	ldr	r0, [pc, #8]	; (8001ea0 <I2C1_EV_IRQHandler+0x10>)
 8001e96:	f001 fa0b 	bl	80032b0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001e9a:	bf00      	nop
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	2000145c 	.word	0x2000145c

08001ea4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001ea8:	4802      	ldr	r0, [pc, #8]	; (8001eb4 <I2C1_ER_IRQHandler+0x10>)
 8001eaa:	f001 fb72 	bl	8003592 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001eae:	bf00      	nop
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	2000145c 	.word	0x2000145c

08001eb8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001ebc:	4802      	ldr	r0, [pc, #8]	; (8001ec8 <SPI2_IRQHandler+0x10>)
 8001ebe:	f004 fd3b 	bl	8006938 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001ec2:	bf00      	nop
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	200003cc 	.word	0x200003cc

08001ecc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
  Uart_isr(&huart3);
 8001ed0:	4803      	ldr	r0, [pc, #12]	; (8001ee0 <USART3_IRQHandler+0x14>)
 8001ed2:	f7fe faed 	bl	80004b0 <Uart_isr>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001ed6:	4802      	ldr	r0, [pc, #8]	; (8001ee0 <USART3_IRQHandler+0x14>)
 8001ed8:	f004 ff4a 	bl	8006d70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001edc:	bf00      	nop
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	20000378 	.word	0x20000378

08001ee4 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupts through EXTI line17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001ee8:	4802      	ldr	r0, [pc, #8]	; (8001ef4 <RTC_Alarm_IRQHandler+0x10>)
 8001eea:	f004 f8e9 	bl	80060c0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001eee:	bf00      	nop
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	2000151c 	.word	0x2000151c

08001ef8 <_kill>:
{
	return 1;
}

int _kill(int pid, int sig)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001f02:	f008 ff97 	bl	800ae34 <__errno>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2216      	movs	r2, #22
 8001f0a:	601a      	str	r2, [r3, #0]
	return -1;
 8001f0c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3708      	adds	r7, #8
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <_exit>:

void _exit (int status)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001f20:	f04f 31ff 	mov.w	r1, #4294967295
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f7ff ffe7 	bl	8001ef8 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001f2a:	e7fe      	b.n	8001f2a <_exit+0x12>

08001f2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b086      	sub	sp, #24
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f34:	4a14      	ldr	r2, [pc, #80]	; (8001f88 <_sbrk+0x5c>)
 8001f36:	4b15      	ldr	r3, [pc, #84]	; (8001f8c <_sbrk+0x60>)
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f40:	4b13      	ldr	r3, [pc, #76]	; (8001f90 <_sbrk+0x64>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d102      	bne.n	8001f4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f48:	4b11      	ldr	r3, [pc, #68]	; (8001f90 <_sbrk+0x64>)
 8001f4a:	4a12      	ldr	r2, [pc, #72]	; (8001f94 <_sbrk+0x68>)
 8001f4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f4e:	4b10      	ldr	r3, [pc, #64]	; (8001f90 <_sbrk+0x64>)
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4413      	add	r3, r2
 8001f56:	693a      	ldr	r2, [r7, #16]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d207      	bcs.n	8001f6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f5c:	f008 ff6a 	bl	800ae34 <__errno>
 8001f60:	4603      	mov	r3, r0
 8001f62:	220c      	movs	r2, #12
 8001f64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f66:	f04f 33ff 	mov.w	r3, #4294967295
 8001f6a:	e009      	b.n	8001f80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f6c:	4b08      	ldr	r3, [pc, #32]	; (8001f90 <_sbrk+0x64>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f72:	4b07      	ldr	r3, [pc, #28]	; (8001f90 <_sbrk+0x64>)
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4413      	add	r3, r2
 8001f7a:	4a05      	ldr	r2, [pc, #20]	; (8001f90 <_sbrk+0x64>)
 8001f7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3718      	adds	r7, #24
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	20008000 	.word	0x20008000
 8001f8c:	00000800 	.word	0x00000800
 8001f90:	20000138 	.word	0x20000138
 8001f94:	20004668 	.word	0x20004668

08001f98 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f9c:	bf00      	nop
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr

08001fa4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fa4:	480c      	ldr	r0, [pc, #48]	; (8001fd8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001fa6:	490d      	ldr	r1, [pc, #52]	; (8001fdc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001fa8:	4a0d      	ldr	r2, [pc, #52]	; (8001fe0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001faa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fac:	e002      	b.n	8001fb4 <LoopCopyDataInit>

08001fae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fb2:	3304      	adds	r3, #4

08001fb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fb8:	d3f9      	bcc.n	8001fae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fba:	4a0a      	ldr	r2, [pc, #40]	; (8001fe4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001fbc:	4c0a      	ldr	r4, [pc, #40]	; (8001fe8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001fbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fc0:	e001      	b.n	8001fc6 <LoopFillZerobss>

08001fc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fc4:	3204      	adds	r2, #4

08001fc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fc8:	d3fb      	bcc.n	8001fc2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001fca:	f7ff ffe5 	bl	8001f98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fce:	f008 ff4b 	bl	800ae68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001fd2:	f7fe ff8d 	bl	8000ef0 <main>
  bx lr
 8001fd6:	4770      	bx	lr
  ldr r0, =_sdata
 8001fd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fdc:	200000d0 	.word	0x200000d0
  ldr r2, =_sidata
 8001fe0:	0800bcc0 	.word	0x0800bcc0
  ldr r2, =_sbss
 8001fe4:	200000d0 	.word	0x200000d0
  ldr r4, =_ebss
 8001fe8:	20004668 	.word	0x20004668

08001fec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fec:	e7fe      	b.n	8001fec <ADC1_IRQHandler>

08001fee <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	b082      	sub	sp, #8
 8001ff2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ff8:	2003      	movs	r0, #3
 8001ffa:	f000 fdb1 	bl	8002b60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ffe:	200f      	movs	r0, #15
 8002000:	f000 f80e 	bl	8002020 <HAL_InitTick>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d002      	beq.n	8002010 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	71fb      	strb	r3, [r7, #7]
 800200e:	e001      	b.n	8002014 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002010:	f7ff fd46 	bl	8001aa0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002014:	79fb      	ldrb	r3, [r7, #7]
}
 8002016:	4618      	mov	r0, r3
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
	...

08002020 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002028:	2300      	movs	r3, #0
 800202a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800202c:	4b16      	ldr	r3, [pc, #88]	; (8002088 <HAL_InitTick+0x68>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d022      	beq.n	800207a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002034:	4b15      	ldr	r3, [pc, #84]	; (800208c <HAL_InitTick+0x6c>)
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	4b13      	ldr	r3, [pc, #76]	; (8002088 <HAL_InitTick+0x68>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002040:	fbb1 f3f3 	udiv	r3, r1, r3
 8002044:	fbb2 f3f3 	udiv	r3, r2, r3
 8002048:	4618      	mov	r0, r3
 800204a:	f000 fdbe 	bl	8002bca <HAL_SYSTICK_Config>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d10f      	bne.n	8002074 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2b0f      	cmp	r3, #15
 8002058:	d809      	bhi.n	800206e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800205a:	2200      	movs	r2, #0
 800205c:	6879      	ldr	r1, [r7, #4]
 800205e:	f04f 30ff 	mov.w	r0, #4294967295
 8002062:	f000 fd88 	bl	8002b76 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002066:	4a0a      	ldr	r2, [pc, #40]	; (8002090 <HAL_InitTick+0x70>)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6013      	str	r3, [r2, #0]
 800206c:	e007      	b.n	800207e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	73fb      	strb	r3, [r7, #15]
 8002072:	e004      	b.n	800207e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	73fb      	strb	r3, [r7, #15]
 8002078:	e001      	b.n	800207e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800207e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002080:	4618      	mov	r0, r3
 8002082:	3710      	adds	r7, #16
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	20000054 	.word	0x20000054
 800208c:	2000004c 	.word	0x2000004c
 8002090:	20000050 	.word	0x20000050

08002094 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002098:	4b05      	ldr	r3, [pc, #20]	; (80020b0 <HAL_IncTick+0x1c>)
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	4b05      	ldr	r3, [pc, #20]	; (80020b4 <HAL_IncTick+0x20>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4413      	add	r3, r2
 80020a2:	4a03      	ldr	r2, [pc, #12]	; (80020b0 <HAL_IncTick+0x1c>)
 80020a4:	6013      	str	r3, [r2, #0]
}
 80020a6:	bf00      	nop
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bc80      	pop	{r7}
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	200025e4 	.word	0x200025e4
 80020b4:	20000054 	.word	0x20000054

080020b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  return uwTick;
 80020bc:	4b02      	ldr	r3, [pc, #8]	; (80020c8 <HAL_GetTick+0x10>)
 80020be:	681b      	ldr	r3, [r3, #0]
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bc80      	pop	{r7}
 80020c6:	4770      	bx	lr
 80020c8:	200025e4 	.word	0x200025e4

080020cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020d4:	f7ff fff0 	bl	80020b8 <HAL_GetTick>
 80020d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020e4:	d004      	beq.n	80020f0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80020e6:	4b09      	ldr	r3, [pc, #36]	; (800210c <HAL_Delay+0x40>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	68fa      	ldr	r2, [r7, #12]
 80020ec:	4413      	add	r3, r2
 80020ee:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80020f0:	bf00      	nop
 80020f2:	f7ff ffe1 	bl	80020b8 <HAL_GetTick>
 80020f6:	4602      	mov	r2, r0
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	68fa      	ldr	r2, [r7, #12]
 80020fe:	429a      	cmp	r2, r3
 8002100:	d8f7      	bhi.n	80020f2 <HAL_Delay+0x26>
  {
  }
}
 8002102:	bf00      	nop
 8002104:	bf00      	nop
 8002106:	3710      	adds	r7, #16
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	20000054 	.word	0x20000054

08002110 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b08e      	sub	sp, #56	; 0x38
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002118:	2300      	movs	r3, #0
 800211a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 800211e:	2300      	movs	r3, #0
 8002120:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 8002122:	2300      	movs	r3, #0
 8002124:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d101      	bne.n	8002130 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 800212c:	2301      	movs	r3, #1
 800212e:	e127      	b.n	8002380 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	691b      	ldr	r3, [r3, #16]
 8002134:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800213a:	2b00      	cmp	r3, #0
 800213c:	d115      	bne.n	800216a <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2200      	movs	r2, #0
 8002142:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2200      	movs	r2, #0
 8002148:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 800214c:	4b8e      	ldr	r3, [pc, #568]	; (8002388 <HAL_ADC_Init+0x278>)
 800214e:	6a1b      	ldr	r3, [r3, #32]
 8002150:	4a8d      	ldr	r2, [pc, #564]	; (8002388 <HAL_ADC_Init+0x278>)
 8002152:	f043 0301 	orr.w	r3, r3, #1
 8002156:	6213      	str	r3, [r2, #32]
 8002158:	4b8b      	ldr	r3, [pc, #556]	; (8002388 <HAL_ADC_Init+0x278>)
 800215a:	6a1b      	ldr	r3, [r3, #32]
 800215c:	f003 0301 	and.w	r3, r3, #1
 8002160:	60bb      	str	r3, [r7, #8]
 8002162:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	f7ff fcd1 	bl	8001b0c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800216e:	f003 0310 	and.w	r3, r3, #16
 8002172:	2b00      	cmp	r3, #0
 8002174:	f040 80ff 	bne.w	8002376 <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800217c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002180:	f023 0302 	bic.w	r3, r3, #2
 8002184:	f043 0202 	orr.w	r2, r3, #2
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 800218c:	4b7f      	ldr	r3, [pc, #508]	; (800238c <HAL_ADC_Init+0x27c>)
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	497c      	ldr	r1, [pc, #496]	; (800238c <HAL_ADC_Init+0x27c>)
 800219a:	4313      	orrs	r3, r2
 800219c:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80021a6:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021ae:	4619      	mov	r1, r3
 80021b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021b4:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b6:	6a3b      	ldr	r3, [r7, #32]
 80021b8:	fa93 f3a3 	rbit	r3, r3
 80021bc:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	fab3 f383 	clz	r3, r3
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 80021ca:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80021d0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80021d8:	4619      	mov	r1, r3
 80021da:	2302      	movs	r3, #2
 80021dc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021e0:	fa93 f3a3 	rbit	r3, r3
 80021e4:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80021e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021e8:	fab3 f383 	clz	r3, r3
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 80021f2:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80021f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80021f6:	4313      	orrs	r3, r2
 80021f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021fe:	2b10      	cmp	r3, #16
 8002200:	d007      	beq.n	8002212 <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 800220a:	4313      	orrs	r3, r2
 800220c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800220e:	4313      	orrs	r3, r2
 8002210:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800221c:	2b40      	cmp	r3, #64	; 0x40
 800221e:	d04f      	beq.n	80022c0 <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	699b      	ldr	r3, [r3, #24]
 8002224:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002226:	4313      	orrs	r3, r2
 8002228:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8002232:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8002234:	687a      	ldr	r2, [r7, #4]
 8002236:	6912      	ldr	r2, [r2, #16]
 8002238:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800223c:	d003      	beq.n	8002246 <HAL_ADC_Init+0x136>
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	6912      	ldr	r2, [r2, #16]
 8002242:	2a01      	cmp	r2, #1
 8002244:	d102      	bne.n	800224c <HAL_ADC_Init+0x13c>
 8002246:	f44f 7280 	mov.w	r2, #256	; 0x100
 800224a:	e000      	b.n	800224e <HAL_ADC_Init+0x13e>
 800224c:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 800224e:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8002250:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002252:	4313      	orrs	r3, r2
 8002254:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800225c:	2b01      	cmp	r3, #1
 800225e:	d125      	bne.n	80022ac <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002266:	2b00      	cmp	r3, #0
 8002268:	d114      	bne.n	8002294 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226e:	3b01      	subs	r3, #1
 8002270:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8002274:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002276:	69ba      	ldr	r2, [r7, #24]
 8002278:	fa92 f2a2 	rbit	r2, r2
 800227c:	617a      	str	r2, [r7, #20]
  return result;
 800227e:	697a      	ldr	r2, [r7, #20]
 8002280:	fab2 f282 	clz	r2, r2
 8002284:	b2d2      	uxtb	r2, r2
 8002286:	4093      	lsls	r3, r2
 8002288:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800228c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800228e:	4313      	orrs	r3, r2
 8002290:	633b      	str	r3, [r7, #48]	; 0x30
 8002292:	e00b      	b.n	80022ac <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002298:	f043 0220 	orr.w	r2, r3, #32
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022a4:	f043 0201 	orr.w	r2, r3, #1
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	685a      	ldr	r2, [r3, #4]
 80022b2:	4b37      	ldr	r3, [pc, #220]	; (8002390 <HAL_ADC_Init+0x280>)
 80022b4:	4013      	ands	r3, r2
 80022b6:	687a      	ldr	r2, [r7, #4]
 80022b8:	6812      	ldr	r2, [r2, #0]
 80022ba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80022bc:	430b      	orrs	r3, r1
 80022be:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	689a      	ldr	r2, [r3, #8]
 80022c6:	4b33      	ldr	r3, [pc, #204]	; (8002394 <HAL_ADC_Init+0x284>)
 80022c8:	4013      	ands	r3, r2
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	6812      	ldr	r2, [r2, #0]
 80022ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80022d0:	430b      	orrs	r3, r1
 80022d2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	691b      	ldr	r3, [r3, #16]
 80022d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80022dc:	d003      	beq.n	80022e6 <HAL_ADC_Init+0x1d6>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	691b      	ldr	r3, [r3, #16]
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d119      	bne.n	800231a <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ec:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022f4:	3b01      	subs	r3, #1
 80022f6:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 80022fa:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022fc:	693a      	ldr	r2, [r7, #16]
 80022fe:	fa92 f2a2 	rbit	r2, r2
 8002302:	60fa      	str	r2, [r7, #12]
  return result;
 8002304:	68fa      	ldr	r2, [r7, #12]
 8002306:	fab2 f282 	clz	r2, r2
 800230a:	b2d2      	uxtb	r2, r2
 800230c:	fa03 f202 	lsl.w	r2, r3, r2
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	430a      	orrs	r2, r1
 8002316:	631a      	str	r2, [r3, #48]	; 0x30
 8002318:	e007      	b.n	800232a <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 8002328:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	689a      	ldr	r2, [r3, #8]
 8002330:	4b19      	ldr	r3, [pc, #100]	; (8002398 <HAL_ADC_Init+0x288>)
 8002332:	4013      	ands	r3, r2
 8002334:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002336:	429a      	cmp	r2, r3
 8002338:	d10b      	bne.n	8002352 <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002344:	f023 0303 	bic.w	r3, r3, #3
 8002348:	f043 0201 	orr.w	r2, r3, #1
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	64da      	str	r2, [r3, #76]	; 0x4c
 8002350:	e014      	b.n	800237c <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002356:	f023 0312 	bic.w	r3, r3, #18
 800235a:	f043 0210 	orr.w	r2, r3, #16
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002366:	f043 0201 	orr.w	r2, r3, #1
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002374:	e002      	b.n	800237c <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 800237c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8002380:	4618      	mov	r0, r3
 8002382:	3738      	adds	r7, #56	; 0x38
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	40023800 	.word	0x40023800
 800238c:	40012700 	.word	0x40012700
 8002390:	fcfc16ff 	.word	0xfcfc16ff
 8002394:	c0fff18d 	.word	0xc0fff18d
 8002398:	bf80fffe 	.word	0xbf80fffe

0800239c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023a4:	2300      	movs	r3, #0
 80023a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d101      	bne.n	80023b6 <HAL_ADC_Start+0x1a>
 80023b2:	2302      	movs	r3, #2
 80023b4:	e04e      	b.n	8002454 <HAL_ADC_Start+0xb8>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2201      	movs	r2, #1
 80023ba:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f000 fa64 	bl	800288c <ADC_Enable>
 80023c4:	4603      	mov	r3, r0
 80023c6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80023c8:	7bfb      	ldrb	r3, [r7, #15]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d141      	bne.n	8002452 <HAL_ADC_Start+0xb6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023d2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80023d6:	f023 0301 	bic.w	r3, r3, #1
 80023da:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	64da      	str	r2, [r3, #76]	; 0x4c
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d007      	beq.n	8002400 <HAL_ADC_Start+0x64>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023f4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80023f8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002404:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002408:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800240c:	d106      	bne.n	800241c <HAL_ADC_Start+0x80>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002412:	f023 0206 	bic.w	r2, r3, #6
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	651a      	str	r2, [r3, #80]	; 0x50
 800241a:	e002      	b.n	8002422 <HAL_ADC_Start+0x86>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2200      	movs	r2, #0
 8002420:	651a      	str	r2, [r3, #80]	; 0x50
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2200      	movs	r2, #0
 8002426:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002432:	601a      	str	r2, [r3, #0]
    
    /* Enable conversion of regular group.                                    */
    /* If software start has been selected, conversion starts immediately.    */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800243e:	2b00      	cmp	r3, #0
 8002440:	d107      	bne.n	8002452 <HAL_ADC_Start+0xb6>
    {
      /* Start ADC conversion on regular group */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_SWSTART);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	689a      	ldr	r2, [r3, #8]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002450:	609a      	str	r2, [r3, #8]
    }
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002452:	7bfb      	ldrb	r3, [r7, #15]
}
 8002454:	4618      	mov	r0, r3
 8002456:	3710      	adds	r7, #16
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}

0800245c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b084      	sub	sp, #16
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002464:	2300      	movs	r3, #0
 8002466:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800246e:	2b01      	cmp	r3, #1
 8002470:	d101      	bne.n	8002476 <HAL_ADC_Stop+0x1a>
 8002472:	2302      	movs	r3, #2
 8002474:	e01a      	b.n	80024ac <HAL_ADC_Stop+0x50>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2201      	movs	r2, #1
 800247a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f000 fa60 	bl	8002944 <ADC_ConversionStop_Disable>
 8002484:	4603      	mov	r3, r0
 8002486:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002488:	7bfb      	ldrb	r3, [r7, #15]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d109      	bne.n	80024a2 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002492:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002496:	f023 0301 	bic.w	r3, r3, #1
 800249a:	f043 0201 	orr.w	r2, r3, #1
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	64da      	str	r2, [r3, #76]	; 0x4c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 80024aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3710      	adds	r7, #16
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80024be:	2300      	movs	r3, #0
 80024c0:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and and polling for end of each conversion. */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024d0:	d113      	bne.n	80024fa <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80024dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024e0:	d10b      	bne.n	80024fa <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024e6:	f043 0220 	orr.w	r2, r3, #32
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e068      	b.n	80025cc <HAL_ADC_PollForConversion+0x118>
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80024fa:	f7ff fddd 	bl	80020b8 <HAL_GetTick>
 80024fe:	60f8      	str	r0, [r7, #12]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002500:	e021      	b.n	8002546 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002508:	d01d      	beq.n	8002546 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d007      	beq.n	8002520 <HAL_ADC_PollForConversion+0x6c>
 8002510:	f7ff fdd2 	bl	80020b8 <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	683a      	ldr	r2, [r7, #0]
 800251c:	429a      	cmp	r2, r3
 800251e:	d212      	bcs.n	8002546 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 0302 	and.w	r3, r3, #2
 800252a:	2b00      	cmp	r3, #0
 800252c:	d10b      	bne.n	8002546 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002532:	f043 0204 	orr.w	r2, r3, #4
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	64da      	str	r2, [r3, #76]	; 0x4c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2200      	movs	r2, #0
 800253e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

          return HAL_TIMEOUT;
 8002542:	2303      	movs	r3, #3
 8002544:	e042      	b.n	80025cc <HAL_ADC_PollForConversion+0x118>
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0302 	and.w	r3, r3, #2
 8002550:	2b00      	cmp	r3, #0
 8002552:	d0d6      	beq.n	8002502 <HAL_ADC_PollForConversion+0x4e>
  }
  
  /* Clear end of conversion flag of regular group if low power feature     */
  /* "Auto Wait" is disabled, to not interfere with this feature until data */
  /* register is read using function HAL_ADC_GetValue().                    */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	699b      	ldr	r3, [r3, #24]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d104      	bne.n	8002566 <HAL_ADC_PollForConversion+0xb2>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f06f 0212 	mvn.w	r2, #18
 8002564:	601a      	str	r2, [r3, #0]
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800256a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	64da      	str	r2, [r3, #76]	; 0x4c
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32L1, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d124      	bne.n	80025ca <HAL_ADC_PollForConversion+0x116>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002586:	2b00      	cmp	r3, #0
 8002588:	d11f      	bne.n	80025ca <HAL_ADC_PollForConversion+0x116>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002590:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002594:	2b00      	cmp	r3, #0
 8002596:	d006      	beq.n	80025a6 <HAL_ADC_PollForConversion+0xf2>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d111      	bne.n	80025ca <HAL_ADC_PollForConversion+0x116>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	64da      	str	r2, [r3, #76]	; 0x4c
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d105      	bne.n	80025ca <HAL_ADC_PollForConversion+0x116>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025c2:	f043 0201 	orr.w	r2, r3, #1
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	64da      	str	r2, [r3, #76]	; 0x4c
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80025ca:	2300      	movs	r3, #0
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	3710      	adds	r7, #16
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}

080025d4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	370c      	adds	r7, #12
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bc80      	pop	{r7}
 80025ea:	4770      	bx	lr

080025ec <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b085      	sub	sp, #20
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025f6:	2300      	movs	r3, #0
 80025f8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 80025fa:	2300      	movs	r3, #0
 80025fc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8002604:	2b01      	cmp	r3, #1
 8002606:	d101      	bne.n	800260c <HAL_ADC_ConfigChannel+0x20>
 8002608:	2302      	movs	r3, #2
 800260a:	e134      	b.n	8002876 <HAL_ADC_ConfigChannel+0x28a>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2201      	movs	r2, #1
 8002610:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	2b06      	cmp	r3, #6
 800261a:	d81c      	bhi.n	8002656 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	685a      	ldr	r2, [r3, #4]
 8002626:	4613      	mov	r3, r2
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	4413      	add	r3, r2
 800262c:	3b05      	subs	r3, #5
 800262e:	221f      	movs	r2, #31
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	43db      	mvns	r3, r3
 8002636:	4019      	ands	r1, r3
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	6818      	ldr	r0, [r3, #0]
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	685a      	ldr	r2, [r3, #4]
 8002640:	4613      	mov	r3, r2
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	4413      	add	r3, r2
 8002646:	3b05      	subs	r3, #5
 8002648:	fa00 f203 	lsl.w	r2, r0, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	430a      	orrs	r2, r1
 8002652:	641a      	str	r2, [r3, #64]	; 0x40
 8002654:	e07e      	b.n	8002754 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	2b0c      	cmp	r3, #12
 800265c:	d81c      	bhi.n	8002698 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	685a      	ldr	r2, [r3, #4]
 8002668:	4613      	mov	r3, r2
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	4413      	add	r3, r2
 800266e:	3b23      	subs	r3, #35	; 0x23
 8002670:	221f      	movs	r2, #31
 8002672:	fa02 f303 	lsl.w	r3, r2, r3
 8002676:	43db      	mvns	r3, r3
 8002678:	4019      	ands	r1, r3
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	6818      	ldr	r0, [r3, #0]
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	685a      	ldr	r2, [r3, #4]
 8002682:	4613      	mov	r3, r2
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	4413      	add	r3, r2
 8002688:	3b23      	subs	r3, #35	; 0x23
 800268a:	fa00 f203 	lsl.w	r2, r0, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	430a      	orrs	r2, r1
 8002694:	63da      	str	r2, [r3, #60]	; 0x3c
 8002696:	e05d      	b.n	8002754 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	2b12      	cmp	r3, #18
 800269e:	d81c      	bhi.n	80026da <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	685a      	ldr	r2, [r3, #4]
 80026aa:	4613      	mov	r3, r2
 80026ac:	009b      	lsls	r3, r3, #2
 80026ae:	4413      	add	r3, r2
 80026b0:	3b41      	subs	r3, #65	; 0x41
 80026b2:	221f      	movs	r2, #31
 80026b4:	fa02 f303 	lsl.w	r3, r2, r3
 80026b8:	43db      	mvns	r3, r3
 80026ba:	4019      	ands	r1, r3
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	6818      	ldr	r0, [r3, #0]
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	685a      	ldr	r2, [r3, #4]
 80026c4:	4613      	mov	r3, r2
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	4413      	add	r3, r2
 80026ca:	3b41      	subs	r3, #65	; 0x41
 80026cc:	fa00 f203 	lsl.w	r2, r0, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	430a      	orrs	r2, r1
 80026d6:	639a      	str	r2, [r3, #56]	; 0x38
 80026d8:	e03c      	b.n	8002754 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	2b18      	cmp	r3, #24
 80026e0:	d81c      	bhi.n	800271c <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685a      	ldr	r2, [r3, #4]
 80026ec:	4613      	mov	r3, r2
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	4413      	add	r3, r2
 80026f2:	3b5f      	subs	r3, #95	; 0x5f
 80026f4:	221f      	movs	r2, #31
 80026f6:	fa02 f303 	lsl.w	r3, r2, r3
 80026fa:	43db      	mvns	r3, r3
 80026fc:	4019      	ands	r1, r3
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	6818      	ldr	r0, [r3, #0]
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	685a      	ldr	r2, [r3, #4]
 8002706:	4613      	mov	r3, r2
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	4413      	add	r3, r2
 800270c:	3b5f      	subs	r3, #95	; 0x5f
 800270e:	fa00 f203 	lsl.w	r2, r0, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	430a      	orrs	r2, r1
 8002718:	635a      	str	r2, [r3, #52]	; 0x34
 800271a:	e01b      	b.n	8002754 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685a      	ldr	r2, [r3, #4]
 8002726:	4613      	mov	r3, r2
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	4413      	add	r3, r2
 800272c:	3b7d      	subs	r3, #125	; 0x7d
 800272e:	221f      	movs	r2, #31
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	43db      	mvns	r3, r3
 8002736:	4019      	ands	r1, r3
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	6818      	ldr	r0, [r3, #0]
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	685a      	ldr	r2, [r3, #4]
 8002740:	4613      	mov	r3, r2
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	4413      	add	r3, r2
 8002746:	3b7d      	subs	r3, #125	; 0x7d
 8002748:	fa00 f203 	lsl.w	r2, r0, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	430a      	orrs	r2, r1
 8002752:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2b09      	cmp	r3, #9
 800275a:	d81a      	bhi.n	8002792 <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	6959      	ldr	r1, [r3, #20]
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	4613      	mov	r3, r2
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	4413      	add	r3, r2
 800276c:	2207      	movs	r2, #7
 800276e:	fa02 f303 	lsl.w	r3, r2, r3
 8002772:	43db      	mvns	r3, r3
 8002774:	4019      	ands	r1, r3
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	6898      	ldr	r0, [r3, #8]
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	4613      	mov	r3, r2
 8002780:	005b      	lsls	r3, r3, #1
 8002782:	4413      	add	r3, r2
 8002784:	fa00 f203 	lsl.w	r2, r0, r3
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	430a      	orrs	r2, r1
 800278e:	615a      	str	r2, [r3, #20]
 8002790:	e042      	b.n	8002818 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	2b13      	cmp	r3, #19
 8002798:	d81c      	bhi.n	80027d4 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	6919      	ldr	r1, [r3, #16]
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	4613      	mov	r3, r2
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	4413      	add	r3, r2
 80027aa:	3b1e      	subs	r3, #30
 80027ac:	2207      	movs	r2, #7
 80027ae:	fa02 f303 	lsl.w	r3, r2, r3
 80027b2:	43db      	mvns	r3, r3
 80027b4:	4019      	ands	r1, r3
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	6898      	ldr	r0, [r3, #8]
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	4613      	mov	r3, r2
 80027c0:	005b      	lsls	r3, r3, #1
 80027c2:	4413      	add	r3, r2
 80027c4:	3b1e      	subs	r3, #30
 80027c6:	fa00 f203 	lsl.w	r2, r0, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	430a      	orrs	r2, r1
 80027d0:	611a      	str	r2, [r3, #16]
 80027d2:	e021      	b.n	8002818 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2b1a      	cmp	r3, #26
 80027da:	d81c      	bhi.n	8002816 <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	68d9      	ldr	r1, [r3, #12]
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	4613      	mov	r3, r2
 80027e8:	005b      	lsls	r3, r3, #1
 80027ea:	4413      	add	r3, r2
 80027ec:	3b3c      	subs	r3, #60	; 0x3c
 80027ee:	2207      	movs	r2, #7
 80027f0:	fa02 f303 	lsl.w	r3, r2, r3
 80027f4:	43db      	mvns	r3, r3
 80027f6:	4019      	ands	r1, r3
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	6898      	ldr	r0, [r3, #8]
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	4613      	mov	r3, r2
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	4413      	add	r3, r2
 8002806:	3b3c      	subs	r3, #60	; 0x3c
 8002808:	fa00 f203 	lsl.w	r2, r0, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	430a      	orrs	r2, r1
 8002812:	60da      	str	r2, [r3, #12]
 8002814:	e000      	b.n	8002818 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 8002816:	bf00      	nop
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2b10      	cmp	r3, #16
 800281e:	d003      	beq.n	8002828 <HAL_ADC_ConfigChannel+0x23c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002824:	2b11      	cmp	r3, #17
 8002826:	d121      	bne.n	800286c <HAL_ADC_ConfigChannel+0x280>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8002828:	4b15      	ldr	r3, [pc, #84]	; (8002880 <HAL_ADC_ConfigChannel+0x294>)
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d11b      	bne.n	800286c <HAL_ADC_ConfigChannel+0x280>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8002834:	4b12      	ldr	r3, [pc, #72]	; (8002880 <HAL_ADC_ConfigChannel+0x294>)
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	4a11      	ldr	r2, [pc, #68]	; (8002880 <HAL_ADC_ConfigChannel+0x294>)
 800283a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800283e:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2b10      	cmp	r3, #16
 8002846:	d111      	bne.n	800286c <HAL_ADC_ConfigChannel+0x280>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002848:	4b0e      	ldr	r3, [pc, #56]	; (8002884 <HAL_ADC_ConfigChannel+0x298>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a0e      	ldr	r2, [pc, #56]	; (8002888 <HAL_ADC_ConfigChannel+0x29c>)
 800284e:	fba2 2303 	umull	r2, r3, r2, r3
 8002852:	0c9a      	lsrs	r2, r3, #18
 8002854:	4613      	mov	r3, r2
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	4413      	add	r3, r2
 800285a:	005b      	lsls	r3, r3, #1
 800285c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 800285e:	e002      	b.n	8002866 <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	3b01      	subs	r3, #1
 8002864:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d1f9      	bne.n	8002860 <HAL_ADC_ConfigChannel+0x274>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2200      	movs	r2, #0
 8002870:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8002874:	7bfb      	ldrb	r3, [r7, #15]
}
 8002876:	4618      	mov	r0, r3
 8002878:	3714      	adds	r7, #20
 800287a:	46bd      	mov	sp, r7
 800287c:	bc80      	pop	{r7}
 800287e:	4770      	bx	lr
 8002880:	40012700 	.word	0x40012700
 8002884:	2000004c 	.word	0x2000004c
 8002888:	431bde83 	.word	0x431bde83

0800288c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002894:	2300      	movs	r3, #0
 8002896:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0;
 8002898:	2300      	movs	r3, #0
 800289a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028a6:	2b40      	cmp	r3, #64	; 0x40
 80028a8:	d043      	beq.n	8002932 <ADC_Enable+0xa6>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	689a      	ldr	r2, [r3, #8]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f042 0201 	orr.w	r2, r2, #1
 80028b8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80028ba:	4b20      	ldr	r3, [pc, #128]	; (800293c <ADC_Enable+0xb0>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a20      	ldr	r2, [pc, #128]	; (8002940 <ADC_Enable+0xb4>)
 80028c0:	fba2 2303 	umull	r2, r3, r2, r3
 80028c4:	0c9a      	lsrs	r2, r3, #18
 80028c6:	4613      	mov	r3, r2
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	4413      	add	r3, r2
 80028cc:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 80028ce:	e002      	b.n	80028d6 <ADC_Enable+0x4a>
    {
      wait_loop_index--;
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	3b01      	subs	r3, #1
 80028d4:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d1f9      	bne.n	80028d0 <ADC_Enable+0x44>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();    
 80028dc:	f7ff fbec 	bl	80020b8 <HAL_GetTick>
 80028e0:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80028e2:	e01f      	b.n	8002924 <ADC_Enable+0x98>
    {
      if((HAL_GetTick() - tickstart ) > ADC_ENABLE_TIMEOUT)
 80028e4:	f7ff fbe8 	bl	80020b8 <HAL_GetTick>
 80028e8:	4602      	mov	r2, r0
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	2b02      	cmp	r3, #2
 80028f0:	d918      	bls.n	8002924 <ADC_Enable+0x98>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028fc:	2b40      	cmp	r3, #64	; 0x40
 80028fe:	d011      	beq.n	8002924 <ADC_Enable+0x98>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002904:	f043 0210 	orr.w	r2, r3, #16
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	64da      	str	r2, [r3, #76]	; 0x4c

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002910:	f043 0201 	orr.w	r2, r3, #1
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	651a      	str	r2, [r3, #80]	; 0x50

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2200      	movs	r2, #0
 800291c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

          return HAL_ERROR;
 8002920:	2301      	movs	r3, #1
 8002922:	e007      	b.n	8002934 <ADC_Enable+0xa8>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800292e:	2b40      	cmp	r3, #64	; 0x40
 8002930:	d1d8      	bne.n	80028e4 <ADC_Enable+0x58>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002932:	2300      	movs	r3, #0
}
 8002934:	4618      	mov	r0, r3
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	2000004c 	.word	0x2000004c
 8002940:	431bde83 	.word	0x431bde83

08002944 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800294c:	2300      	movs	r3, #0
 800294e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800295a:	2b40      	cmp	r3, #64	; 0x40
 800295c:	d12e      	bne.n	80029bc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	689a      	ldr	r2, [r3, #8]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f022 0201 	bic.w	r2, r2, #1
 800296c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800296e:	f7ff fba3 	bl	80020b8 <HAL_GetTick>
 8002972:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */    
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002974:	e01b      	b.n	80029ae <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart ) > ADC_DISABLE_TIMEOUT)
 8002976:	f7ff fb9f 	bl	80020b8 <HAL_GetTick>
 800297a:	4602      	mov	r2, r0
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	1ad3      	subs	r3, r2, r3
 8002980:	2b02      	cmp	r3, #2
 8002982:	d914      	bls.n	80029ae <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800298e:	2b40      	cmp	r3, #64	; 0x40
 8002990:	d10d      	bne.n	80029ae <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002996:	f043 0210 	orr.w	r2, r3, #16
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	64da      	str	r2, [r3, #76]	; 0x4c

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029a2:	f043 0201 	orr.w	r2, r3, #1
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	651a      	str	r2, [r3, #80]	; 0x50

          return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e007      	b.n	80029be <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029b8:	2b40      	cmp	r3, #64	; 0x40
 80029ba:	d0dc      	beq.n	8002976 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80029bc:	2300      	movs	r3, #0
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
	...

080029c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b085      	sub	sp, #20
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f003 0307 	and.w	r3, r3, #7
 80029d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029d8:	4b0c      	ldr	r3, [pc, #48]	; (8002a0c <__NVIC_SetPriorityGrouping+0x44>)
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029de:	68ba      	ldr	r2, [r7, #8]
 80029e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029e4:	4013      	ands	r3, r2
 80029e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029fa:	4a04      	ldr	r2, [pc, #16]	; (8002a0c <__NVIC_SetPriorityGrouping+0x44>)
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	60d3      	str	r3, [r2, #12]
}
 8002a00:	bf00      	nop
 8002a02:	3714      	adds	r7, #20
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bc80      	pop	{r7}
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	e000ed00 	.word	0xe000ed00

08002a10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a14:	4b04      	ldr	r3, [pc, #16]	; (8002a28 <__NVIC_GetPriorityGrouping+0x18>)
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	0a1b      	lsrs	r3, r3, #8
 8002a1a:	f003 0307 	and.w	r3, r3, #7
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bc80      	pop	{r7}
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop
 8002a28:	e000ed00 	.word	0xe000ed00

08002a2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	db0b      	blt.n	8002a56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a3e:	79fb      	ldrb	r3, [r7, #7]
 8002a40:	f003 021f 	and.w	r2, r3, #31
 8002a44:	4906      	ldr	r1, [pc, #24]	; (8002a60 <__NVIC_EnableIRQ+0x34>)
 8002a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4a:	095b      	lsrs	r3, r3, #5
 8002a4c:	2001      	movs	r0, #1
 8002a4e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a56:	bf00      	nop
 8002a58:	370c      	adds	r7, #12
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bc80      	pop	{r7}
 8002a5e:	4770      	bx	lr
 8002a60:	e000e100 	.word	0xe000e100

08002a64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	6039      	str	r1, [r7, #0]
 8002a6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	db0a      	blt.n	8002a8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	b2da      	uxtb	r2, r3
 8002a7c:	490c      	ldr	r1, [pc, #48]	; (8002ab0 <__NVIC_SetPriority+0x4c>)
 8002a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a82:	0112      	lsls	r2, r2, #4
 8002a84:	b2d2      	uxtb	r2, r2
 8002a86:	440b      	add	r3, r1
 8002a88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a8c:	e00a      	b.n	8002aa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	b2da      	uxtb	r2, r3
 8002a92:	4908      	ldr	r1, [pc, #32]	; (8002ab4 <__NVIC_SetPriority+0x50>)
 8002a94:	79fb      	ldrb	r3, [r7, #7]
 8002a96:	f003 030f 	and.w	r3, r3, #15
 8002a9a:	3b04      	subs	r3, #4
 8002a9c:	0112      	lsls	r2, r2, #4
 8002a9e:	b2d2      	uxtb	r2, r2
 8002aa0:	440b      	add	r3, r1
 8002aa2:	761a      	strb	r2, [r3, #24]
}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bc80      	pop	{r7}
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	e000e100 	.word	0xe000e100
 8002ab4:	e000ed00 	.word	0xe000ed00

08002ab8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b089      	sub	sp, #36	; 0x24
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	60b9      	str	r1, [r7, #8]
 8002ac2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f003 0307 	and.w	r3, r3, #7
 8002aca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	f1c3 0307 	rsb	r3, r3, #7
 8002ad2:	2b04      	cmp	r3, #4
 8002ad4:	bf28      	it	cs
 8002ad6:	2304      	movcs	r3, #4
 8002ad8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	3304      	adds	r3, #4
 8002ade:	2b06      	cmp	r3, #6
 8002ae0:	d902      	bls.n	8002ae8 <NVIC_EncodePriority+0x30>
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	3b03      	subs	r3, #3
 8002ae6:	e000      	b.n	8002aea <NVIC_EncodePriority+0x32>
 8002ae8:	2300      	movs	r3, #0
 8002aea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002aec:	f04f 32ff 	mov.w	r2, #4294967295
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	fa02 f303 	lsl.w	r3, r2, r3
 8002af6:	43da      	mvns	r2, r3
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	401a      	ands	r2, r3
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b00:	f04f 31ff 	mov.w	r1, #4294967295
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	fa01 f303 	lsl.w	r3, r1, r3
 8002b0a:	43d9      	mvns	r1, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b10:	4313      	orrs	r3, r2
         );
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3724      	adds	r7, #36	; 0x24
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bc80      	pop	{r7}
 8002b1a:	4770      	bx	lr

08002b1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	3b01      	subs	r3, #1
 8002b28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b2c:	d301      	bcc.n	8002b32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e00f      	b.n	8002b52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b32:	4a0a      	ldr	r2, [pc, #40]	; (8002b5c <SysTick_Config+0x40>)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	3b01      	subs	r3, #1
 8002b38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b3a:	210f      	movs	r1, #15
 8002b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b40:	f7ff ff90 	bl	8002a64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b44:	4b05      	ldr	r3, [pc, #20]	; (8002b5c <SysTick_Config+0x40>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b4a:	4b04      	ldr	r3, [pc, #16]	; (8002b5c <SysTick_Config+0x40>)
 8002b4c:	2207      	movs	r2, #7
 8002b4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3708      	adds	r7, #8
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	e000e010 	.word	0xe000e010

08002b60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f7ff ff2d 	bl	80029c8 <__NVIC_SetPriorityGrouping>
}
 8002b6e:	bf00      	nop
 8002b70:	3708      	adds	r7, #8
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}

08002b76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b76:	b580      	push	{r7, lr}
 8002b78:	b086      	sub	sp, #24
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	60b9      	str	r1, [r7, #8]
 8002b80:	607a      	str	r2, [r7, #4]
 8002b82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002b84:	2300      	movs	r3, #0
 8002b86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b88:	f7ff ff42 	bl	8002a10 <__NVIC_GetPriorityGrouping>
 8002b8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	68b9      	ldr	r1, [r7, #8]
 8002b92:	6978      	ldr	r0, [r7, #20]
 8002b94:	f7ff ff90 	bl	8002ab8 <NVIC_EncodePriority>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b9e:	4611      	mov	r1, r2
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff ff5f 	bl	8002a64 <__NVIC_SetPriority>
}
 8002ba6:	bf00      	nop
 8002ba8:	3718      	adds	r7, #24
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}

08002bae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bae:	b580      	push	{r7, lr}
 8002bb0:	b082      	sub	sp, #8
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7ff ff35 	bl	8002a2c <__NVIC_EnableIRQ>
}
 8002bc2:	bf00      	nop
 8002bc4:	3708      	adds	r7, #8
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b082      	sub	sp, #8
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f7ff ffa2 	bl	8002b1c <SysTick_Config>
 8002bd8:	4603      	mov	r3, r0
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3708      	adds	r7, #8
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}

08002be2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002be2:	b480      	push	{r7}
 8002be4:	b085      	sub	sp, #20
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bea:	2300      	movs	r3, #0
 8002bec:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d008      	beq.n	8002c0c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2204      	movs	r2, #4
 8002bfe:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2200      	movs	r2, #0
 8002c04:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e022      	b.n	8002c52 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f022 020e 	bic.w	r2, r2, #14
 8002c1a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f022 0201 	bic.w	r2, r2, #1
 8002c2a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c30:	f003 021c 	and.w	r2, r3, #28
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c38:	2101      	movs	r1, #1
 8002c3a:	fa01 f202 	lsl.w	r2, r1, r2
 8002c3e:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2201      	movs	r2, #1
 8002c44:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	f883 2020 	strb.w	r2, [r3, #32]

    return status;
 8002c50:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3714      	adds	r7, #20
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bc80      	pop	{r7}
 8002c5a:	4770      	bx	lr

08002c5c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b084      	sub	sp, #16
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c64:	2300      	movs	r3, #0
 8002c66:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d005      	beq.n	8002c80 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2204      	movs	r2, #4
 8002c78:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	73fb      	strb	r3, [r7, #15]
 8002c7e:	e029      	b.n	8002cd4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f022 020e 	bic.w	r2, r2, #14
 8002c8e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f022 0201 	bic.w	r2, r2, #1
 8002c9e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca4:	f003 021c 	and.w	r2, r3, #28
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cac:	2101      	movs	r1, #1
 8002cae:	fa01 f202 	lsl.w	r2, r1, r2
 8002cb2:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d003      	beq.n	8002cd4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cd0:	6878      	ldr	r0, [r7, #4]
 8002cd2:	4798      	blx	r3
    }
  }
  return status;
 8002cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3710      	adds	r7, #16
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}

08002cde <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002cde:	b480      	push	{r7}
 8002ce0:	b083      	sub	sp, #12
 8002ce2:	af00      	add	r7, sp, #0
 8002ce4:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002cec:	b2db      	uxtb	r3, r3
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	370c      	adds	r7, #12
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bc80      	pop	{r7}
 8002cf6:	4770      	bx	lr

08002cf8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b087      	sub	sp, #28
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002d02:	2300      	movs	r3, #0
 8002d04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002d06:	2300      	movs	r3, #0
 8002d08:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002d0e:	e154      	b.n	8002fba <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	2101      	movs	r1, #1
 8002d16:	697b      	ldr	r3, [r7, #20]
 8002d18:	fa01 f303 	lsl.w	r3, r1, r3
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	f000 8146 	beq.w	8002fb4 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f003 0303 	and.w	r3, r3, #3
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d005      	beq.n	8002d40 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	d130      	bne.n	8002da2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	005b      	lsls	r3, r3, #1
 8002d4a:	2203      	movs	r2, #3
 8002d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d50:	43db      	mvns	r3, r3
 8002d52:	693a      	ldr	r2, [r7, #16]
 8002d54:	4013      	ands	r3, r2
 8002d56:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	68da      	ldr	r2, [r3, #12]
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	005b      	lsls	r3, r3, #1
 8002d60:	fa02 f303 	lsl.w	r3, r2, r3
 8002d64:	693a      	ldr	r2, [r7, #16]
 8002d66:	4313      	orrs	r3, r2
 8002d68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	693a      	ldr	r2, [r7, #16]
 8002d6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8002d76:	2201      	movs	r2, #1
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7e:	43db      	mvns	r3, r3
 8002d80:	693a      	ldr	r2, [r7, #16]
 8002d82:	4013      	ands	r3, r2
 8002d84:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	091b      	lsrs	r3, r3, #4
 8002d8c:	f003 0201 	and.w	r2, r3, #1
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	fa02 f303 	lsl.w	r3, r2, r3
 8002d96:	693a      	ldr	r2, [r7, #16]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	693a      	ldr	r2, [r7, #16]
 8002da0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	f003 0303 	and.w	r3, r3, #3
 8002daa:	2b03      	cmp	r3, #3
 8002dac:	d017      	beq.n	8002dde <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	68db      	ldr	r3, [r3, #12]
 8002db2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	005b      	lsls	r3, r3, #1
 8002db8:	2203      	movs	r2, #3
 8002dba:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbe:	43db      	mvns	r3, r3
 8002dc0:	693a      	ldr	r2, [r7, #16]
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	689a      	ldr	r2, [r3, #8]
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	005b      	lsls	r3, r3, #1
 8002dce:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd2:	693a      	ldr	r2, [r7, #16]
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	693a      	ldr	r2, [r7, #16]
 8002ddc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	f003 0303 	and.w	r3, r3, #3
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	d123      	bne.n	8002e32 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	08da      	lsrs	r2, r3, #3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	3208      	adds	r2, #8
 8002df2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002df6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	f003 0307 	and.w	r3, r3, #7
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	220f      	movs	r2, #15
 8002e02:	fa02 f303 	lsl.w	r3, r2, r3
 8002e06:	43db      	mvns	r3, r3
 8002e08:	693a      	ldr	r2, [r7, #16]
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	691a      	ldr	r2, [r3, #16]
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	f003 0307 	and.w	r3, r3, #7
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1e:	693a      	ldr	r2, [r7, #16]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	08da      	lsrs	r2, r3, #3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	3208      	adds	r2, #8
 8002e2c:	6939      	ldr	r1, [r7, #16]
 8002e2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	005b      	lsls	r3, r3, #1
 8002e3c:	2203      	movs	r2, #3
 8002e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e42:	43db      	mvns	r3, r3
 8002e44:	693a      	ldr	r2, [r7, #16]
 8002e46:	4013      	ands	r3, r2
 8002e48:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	f003 0203 	and.w	r2, r3, #3
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5a:	693a      	ldr	r2, [r7, #16]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	693a      	ldr	r2, [r7, #16]
 8002e64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	f000 80a0 	beq.w	8002fb4 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e74:	4b58      	ldr	r3, [pc, #352]	; (8002fd8 <HAL_GPIO_Init+0x2e0>)
 8002e76:	6a1b      	ldr	r3, [r3, #32]
 8002e78:	4a57      	ldr	r2, [pc, #348]	; (8002fd8 <HAL_GPIO_Init+0x2e0>)
 8002e7a:	f043 0301 	orr.w	r3, r3, #1
 8002e7e:	6213      	str	r3, [r2, #32]
 8002e80:	4b55      	ldr	r3, [pc, #340]	; (8002fd8 <HAL_GPIO_Init+0x2e0>)
 8002e82:	6a1b      	ldr	r3, [r3, #32]
 8002e84:	f003 0301 	and.w	r3, r3, #1
 8002e88:	60bb      	str	r3, [r7, #8]
 8002e8a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002e8c:	4a53      	ldr	r2, [pc, #332]	; (8002fdc <HAL_GPIO_Init+0x2e4>)
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	089b      	lsrs	r3, r3, #2
 8002e92:	3302      	adds	r3, #2
 8002e94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e98:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	f003 0303 	and.w	r3, r3, #3
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	220f      	movs	r2, #15
 8002ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea8:	43db      	mvns	r3, r3
 8002eaa:	693a      	ldr	r2, [r7, #16]
 8002eac:	4013      	ands	r3, r2
 8002eae:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	4a4b      	ldr	r2, [pc, #300]	; (8002fe0 <HAL_GPIO_Init+0x2e8>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d019      	beq.n	8002eec <HAL_GPIO_Init+0x1f4>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	4a4a      	ldr	r2, [pc, #296]	; (8002fe4 <HAL_GPIO_Init+0x2ec>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d013      	beq.n	8002ee8 <HAL_GPIO_Init+0x1f0>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	4a49      	ldr	r2, [pc, #292]	; (8002fe8 <HAL_GPIO_Init+0x2f0>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d00d      	beq.n	8002ee4 <HAL_GPIO_Init+0x1ec>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	4a48      	ldr	r2, [pc, #288]	; (8002fec <HAL_GPIO_Init+0x2f4>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d007      	beq.n	8002ee0 <HAL_GPIO_Init+0x1e8>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	4a47      	ldr	r2, [pc, #284]	; (8002ff0 <HAL_GPIO_Init+0x2f8>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d101      	bne.n	8002edc <HAL_GPIO_Init+0x1e4>
 8002ed8:	2304      	movs	r3, #4
 8002eda:	e008      	b.n	8002eee <HAL_GPIO_Init+0x1f6>
 8002edc:	2305      	movs	r3, #5
 8002ede:	e006      	b.n	8002eee <HAL_GPIO_Init+0x1f6>
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	e004      	b.n	8002eee <HAL_GPIO_Init+0x1f6>
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	e002      	b.n	8002eee <HAL_GPIO_Init+0x1f6>
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e000      	b.n	8002eee <HAL_GPIO_Init+0x1f6>
 8002eec:	2300      	movs	r3, #0
 8002eee:	697a      	ldr	r2, [r7, #20]
 8002ef0:	f002 0203 	and.w	r2, r2, #3
 8002ef4:	0092      	lsls	r2, r2, #2
 8002ef6:	4093      	lsls	r3, r2
 8002ef8:	693a      	ldr	r2, [r7, #16]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002efe:	4937      	ldr	r1, [pc, #220]	; (8002fdc <HAL_GPIO_Init+0x2e4>)
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	089b      	lsrs	r3, r3, #2
 8002f04:	3302      	adds	r3, #2
 8002f06:	693a      	ldr	r2, [r7, #16]
 8002f08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f0c:	4b39      	ldr	r3, [pc, #228]	; (8002ff4 <HAL_GPIO_Init+0x2fc>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	43db      	mvns	r3, r3
 8002f16:	693a      	ldr	r2, [r7, #16]
 8002f18:	4013      	ands	r3, r2
 8002f1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d003      	beq.n	8002f30 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 8002f28:	693a      	ldr	r2, [r7, #16]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002f30:	4a30      	ldr	r2, [pc, #192]	; (8002ff4 <HAL_GPIO_Init+0x2fc>)
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002f36:	4b2f      	ldr	r3, [pc, #188]	; (8002ff4 <HAL_GPIO_Init+0x2fc>)
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	43db      	mvns	r3, r3
 8002f40:	693a      	ldr	r2, [r7, #16]
 8002f42:	4013      	ands	r3, r2
 8002f44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d003      	beq.n	8002f5a <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8002f52:	693a      	ldr	r2, [r7, #16]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002f5a:	4a26      	ldr	r2, [pc, #152]	; (8002ff4 <HAL_GPIO_Init+0x2fc>)
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f60:	4b24      	ldr	r3, [pc, #144]	; (8002ff4 <HAL_GPIO_Init+0x2fc>)
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	43db      	mvns	r3, r3
 8002f6a:	693a      	ldr	r2, [r7, #16]
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d003      	beq.n	8002f84 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 8002f7c:	693a      	ldr	r2, [r7, #16]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002f84:	4a1b      	ldr	r2, [pc, #108]	; (8002ff4 <HAL_GPIO_Init+0x2fc>)
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f8a:	4b1a      	ldr	r3, [pc, #104]	; (8002ff4 <HAL_GPIO_Init+0x2fc>)
 8002f8c:	68db      	ldr	r3, [r3, #12]
 8002f8e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	43db      	mvns	r3, r3
 8002f94:	693a      	ldr	r2, [r7, #16]
 8002f96:	4013      	ands	r3, r2
 8002f98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d003      	beq.n	8002fae <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 8002fa6:	693a      	ldr	r2, [r7, #16]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002fae:	4a11      	ldr	r2, [pc, #68]	; (8002ff4 <HAL_GPIO_Init+0x2fc>)
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	fa22 f303 	lsr.w	r3, r2, r3
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	f47f aea3 	bne.w	8002d10 <HAL_GPIO_Init+0x18>
  }
}
 8002fca:	bf00      	nop
 8002fcc:	bf00      	nop
 8002fce:	371c      	adds	r7, #28
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bc80      	pop	{r7}
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	40023800 	.word	0x40023800
 8002fdc:	40010000 	.word	0x40010000
 8002fe0:	40020000 	.word	0x40020000
 8002fe4:	40020400 	.word	0x40020400
 8002fe8:	40020800 	.word	0x40020800
 8002fec:	40020c00 	.word	0x40020c00
 8002ff0:	40021000 	.word	0x40021000
 8002ff4:	40010400 	.word	0x40010400

08002ff8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	460b      	mov	r3, r1
 8003002:	807b      	strh	r3, [r7, #2]
 8003004:	4613      	mov	r3, r2
 8003006:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003008:	787b      	ldrb	r3, [r7, #1]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d003      	beq.n	8003016 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800300e:	887a      	ldrh	r2, [r7, #2]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8003014:	e003      	b.n	800301e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8003016:	887b      	ldrh	r3, [r7, #2]
 8003018:	041a      	lsls	r2, r3, #16
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	619a      	str	r2, [r3, #24]
}
 800301e:	bf00      	nop
 8003020:	370c      	adds	r7, #12
 8003022:	46bd      	mov	sp, r7
 8003024:	bc80      	pop	{r7}
 8003026:	4770      	bx	lr

08003028 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d101      	bne.n	800303a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e12b      	b.n	8003292 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003040:	b2db      	uxtb	r3, r3
 8003042:	2b00      	cmp	r3, #0
 8003044:	d106      	bne.n	8003054 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f7fe fdd0 	bl	8001bf4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2224      	movs	r2, #36	; 0x24
 8003058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f022 0201 	bic.w	r2, r2, #1
 800306a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800307a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800308a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800308c:	f002 fae6 	bl	800565c <HAL_RCC_GetPCLK1Freq>
 8003090:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	4a81      	ldr	r2, [pc, #516]	; (800329c <HAL_I2C_Init+0x274>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d807      	bhi.n	80030ac <HAL_I2C_Init+0x84>
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	4a80      	ldr	r2, [pc, #512]	; (80032a0 <HAL_I2C_Init+0x278>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	bf94      	ite	ls
 80030a4:	2301      	movls	r3, #1
 80030a6:	2300      	movhi	r3, #0
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	e006      	b.n	80030ba <HAL_I2C_Init+0x92>
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	4a7d      	ldr	r2, [pc, #500]	; (80032a4 <HAL_I2C_Init+0x27c>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	bf94      	ite	ls
 80030b4:	2301      	movls	r3, #1
 80030b6:	2300      	movhi	r3, #0
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d001      	beq.n	80030c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e0e7      	b.n	8003292 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	4a78      	ldr	r2, [pc, #480]	; (80032a8 <HAL_I2C_Init+0x280>)
 80030c6:	fba2 2303 	umull	r2, r3, r2, r3
 80030ca:	0c9b      	lsrs	r3, r3, #18
 80030cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	68ba      	ldr	r2, [r7, #8]
 80030de:	430a      	orrs	r2, r1
 80030e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	6a1b      	ldr	r3, [r3, #32]
 80030e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	4a6a      	ldr	r2, [pc, #424]	; (800329c <HAL_I2C_Init+0x274>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d802      	bhi.n	80030fc <HAL_I2C_Init+0xd4>
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	3301      	adds	r3, #1
 80030fa:	e009      	b.n	8003110 <HAL_I2C_Init+0xe8>
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003102:	fb02 f303 	mul.w	r3, r2, r3
 8003106:	4a69      	ldr	r2, [pc, #420]	; (80032ac <HAL_I2C_Init+0x284>)
 8003108:	fba2 2303 	umull	r2, r3, r2, r3
 800310c:	099b      	lsrs	r3, r3, #6
 800310e:	3301      	adds	r3, #1
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	6812      	ldr	r2, [r2, #0]
 8003114:	430b      	orrs	r3, r1
 8003116:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	69db      	ldr	r3, [r3, #28]
 800311e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003122:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	495c      	ldr	r1, [pc, #368]	; (800329c <HAL_I2C_Init+0x274>)
 800312c:	428b      	cmp	r3, r1
 800312e:	d819      	bhi.n	8003164 <HAL_I2C_Init+0x13c>
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	1e59      	subs	r1, r3, #1
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	005b      	lsls	r3, r3, #1
 800313a:	fbb1 f3f3 	udiv	r3, r1, r3
 800313e:	1c59      	adds	r1, r3, #1
 8003140:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003144:	400b      	ands	r3, r1
 8003146:	2b00      	cmp	r3, #0
 8003148:	d00a      	beq.n	8003160 <HAL_I2C_Init+0x138>
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	1e59      	subs	r1, r3, #1
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	005b      	lsls	r3, r3, #1
 8003154:	fbb1 f3f3 	udiv	r3, r1, r3
 8003158:	3301      	adds	r3, #1
 800315a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800315e:	e051      	b.n	8003204 <HAL_I2C_Init+0x1dc>
 8003160:	2304      	movs	r3, #4
 8003162:	e04f      	b.n	8003204 <HAL_I2C_Init+0x1dc>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d111      	bne.n	8003190 <HAL_I2C_Init+0x168>
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	1e58      	subs	r0, r3, #1
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6859      	ldr	r1, [r3, #4]
 8003174:	460b      	mov	r3, r1
 8003176:	005b      	lsls	r3, r3, #1
 8003178:	440b      	add	r3, r1
 800317a:	fbb0 f3f3 	udiv	r3, r0, r3
 800317e:	3301      	adds	r3, #1
 8003180:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003184:	2b00      	cmp	r3, #0
 8003186:	bf0c      	ite	eq
 8003188:	2301      	moveq	r3, #1
 800318a:	2300      	movne	r3, #0
 800318c:	b2db      	uxtb	r3, r3
 800318e:	e012      	b.n	80031b6 <HAL_I2C_Init+0x18e>
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	1e58      	subs	r0, r3, #1
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6859      	ldr	r1, [r3, #4]
 8003198:	460b      	mov	r3, r1
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	440b      	add	r3, r1
 800319e:	0099      	lsls	r1, r3, #2
 80031a0:	440b      	add	r3, r1
 80031a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80031a6:	3301      	adds	r3, #1
 80031a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	bf0c      	ite	eq
 80031b0:	2301      	moveq	r3, #1
 80031b2:	2300      	movne	r3, #0
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d001      	beq.n	80031be <HAL_I2C_Init+0x196>
 80031ba:	2301      	movs	r3, #1
 80031bc:	e022      	b.n	8003204 <HAL_I2C_Init+0x1dc>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d10e      	bne.n	80031e4 <HAL_I2C_Init+0x1bc>
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	1e58      	subs	r0, r3, #1
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6859      	ldr	r1, [r3, #4]
 80031ce:	460b      	mov	r3, r1
 80031d0:	005b      	lsls	r3, r3, #1
 80031d2:	440b      	add	r3, r1
 80031d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80031d8:	3301      	adds	r3, #1
 80031da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031e2:	e00f      	b.n	8003204 <HAL_I2C_Init+0x1dc>
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	1e58      	subs	r0, r3, #1
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6859      	ldr	r1, [r3, #4]
 80031ec:	460b      	mov	r3, r1
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	440b      	add	r3, r1
 80031f2:	0099      	lsls	r1, r3, #2
 80031f4:	440b      	add	r3, r1
 80031f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80031fa:	3301      	adds	r3, #1
 80031fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003200:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003204:	6879      	ldr	r1, [r7, #4]
 8003206:	6809      	ldr	r1, [r1, #0]
 8003208:	4313      	orrs	r3, r2
 800320a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	69da      	ldr	r2, [r3, #28]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6a1b      	ldr	r3, [r3, #32]
 800321e:	431a      	orrs	r2, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	430a      	orrs	r2, r1
 8003226:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003232:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003236:	687a      	ldr	r2, [r7, #4]
 8003238:	6911      	ldr	r1, [r2, #16]
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	68d2      	ldr	r2, [r2, #12]
 800323e:	4311      	orrs	r1, r2
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	6812      	ldr	r2, [r2, #0]
 8003244:	430b      	orrs	r3, r1
 8003246:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68db      	ldr	r3, [r3, #12]
 800324e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	695a      	ldr	r2, [r3, #20]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	699b      	ldr	r3, [r3, #24]
 800325a:	431a      	orrs	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	430a      	orrs	r2, r1
 8003262:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f042 0201 	orr.w	r2, r2, #1
 8003272:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2220      	movs	r2, #32
 800327e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2200      	movs	r2, #0
 8003286:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2200      	movs	r2, #0
 800328c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003290:	2300      	movs	r3, #0
}
 8003292:	4618      	mov	r0, r3
 8003294:	3710      	adds	r7, #16
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}
 800329a:	bf00      	nop
 800329c:	000186a0 	.word	0x000186a0
 80032a0:	001e847f 	.word	0x001e847f
 80032a4:	003d08ff 	.word	0x003d08ff
 80032a8:	431bde83 	.word	0x431bde83
 80032ac:	10624dd3 	.word	0x10624dd3

080032b0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b088      	sub	sp, #32
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80032b8:	2300      	movs	r3, #0
 80032ba:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032c8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80032d0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032d8:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80032da:	7bfb      	ldrb	r3, [r7, #15]
 80032dc:	2b10      	cmp	r3, #16
 80032de:	d003      	beq.n	80032e8 <HAL_I2C_EV_IRQHandler+0x38>
 80032e0:	7bfb      	ldrb	r3, [r7, #15]
 80032e2:	2b40      	cmp	r3, #64	; 0x40
 80032e4:	f040 80c1 	bne.w	800346a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	699b      	ldr	r3, [r3, #24]
 80032ee:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	695b      	ldr	r3, [r3, #20]
 80032f6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	f003 0301 	and.w	r3, r3, #1
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d10d      	bne.n	800331e <HAL_I2C_EV_IRQHandler+0x6e>
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003308:	d003      	beq.n	8003312 <HAL_I2C_EV_IRQHandler+0x62>
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003310:	d101      	bne.n	8003316 <HAL_I2C_EV_IRQHandler+0x66>
 8003312:	2301      	movs	r3, #1
 8003314:	e000      	b.n	8003318 <HAL_I2C_EV_IRQHandler+0x68>
 8003316:	2300      	movs	r3, #0
 8003318:	2b01      	cmp	r3, #1
 800331a:	f000 8132 	beq.w	8003582 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	f003 0301 	and.w	r3, r3, #1
 8003324:	2b00      	cmp	r3, #0
 8003326:	d00c      	beq.n	8003342 <HAL_I2C_EV_IRQHandler+0x92>
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	0a5b      	lsrs	r3, r3, #9
 800332c:	f003 0301 	and.w	r3, r3, #1
 8003330:	2b00      	cmp	r3, #0
 8003332:	d006      	beq.n	8003342 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f001 fc63 	bl	8004c00 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f000 fd6f 	bl	8003e1e <I2C_Master_SB>
 8003340:	e092      	b.n	8003468 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	08db      	lsrs	r3, r3, #3
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	2b00      	cmp	r3, #0
 800334c:	d009      	beq.n	8003362 <HAL_I2C_EV_IRQHandler+0xb2>
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	0a5b      	lsrs	r3, r3, #9
 8003352:	f003 0301 	and.w	r3, r3, #1
 8003356:	2b00      	cmp	r3, #0
 8003358:	d003      	beq.n	8003362 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f000 fde4 	bl	8003f28 <I2C_Master_ADD10>
 8003360:	e082      	b.n	8003468 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	085b      	lsrs	r3, r3, #1
 8003366:	f003 0301 	and.w	r3, r3, #1
 800336a:	2b00      	cmp	r3, #0
 800336c:	d009      	beq.n	8003382 <HAL_I2C_EV_IRQHandler+0xd2>
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	0a5b      	lsrs	r3, r3, #9
 8003372:	f003 0301 	and.w	r3, r3, #1
 8003376:	2b00      	cmp	r3, #0
 8003378:	d003      	beq.n	8003382 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f000 fdfd 	bl	8003f7a <I2C_Master_ADDR>
 8003380:	e072      	b.n	8003468 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003382:	69bb      	ldr	r3, [r7, #24]
 8003384:	089b      	lsrs	r3, r3, #2
 8003386:	f003 0301 	and.w	r3, r3, #1
 800338a:	2b00      	cmp	r3, #0
 800338c:	d03b      	beq.n	8003406 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003398:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800339c:	f000 80f3 	beq.w	8003586 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	09db      	lsrs	r3, r3, #7
 80033a4:	f003 0301 	and.w	r3, r3, #1
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d00f      	beq.n	80033cc <HAL_I2C_EV_IRQHandler+0x11c>
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	0a9b      	lsrs	r3, r3, #10
 80033b0:	f003 0301 	and.w	r3, r3, #1
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d009      	beq.n	80033cc <HAL_I2C_EV_IRQHandler+0x11c>
 80033b8:	69fb      	ldr	r3, [r7, #28]
 80033ba:	089b      	lsrs	r3, r3, #2
 80033bc:	f003 0301 	and.w	r3, r3, #1
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d103      	bne.n	80033cc <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80033c4:	6878      	ldr	r0, [r7, #4]
 80033c6:	f000 f9e9 	bl	800379c <I2C_MasterTransmit_TXE>
 80033ca:	e04d      	b.n	8003468 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	089b      	lsrs	r3, r3, #2
 80033d0:	f003 0301 	and.w	r3, r3, #1
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	f000 80d6 	beq.w	8003586 <HAL_I2C_EV_IRQHandler+0x2d6>
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	0a5b      	lsrs	r3, r3, #9
 80033de:	f003 0301 	and.w	r3, r3, #1
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	f000 80cf 	beq.w	8003586 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80033e8:	7bbb      	ldrb	r3, [r7, #14]
 80033ea:	2b21      	cmp	r3, #33	; 0x21
 80033ec:	d103      	bne.n	80033f6 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f000 fa70 	bl	80038d4 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80033f4:	e0c7      	b.n	8003586 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80033f6:	7bfb      	ldrb	r3, [r7, #15]
 80033f8:	2b40      	cmp	r3, #64	; 0x40
 80033fa:	f040 80c4 	bne.w	8003586 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f000 fade 	bl	80039c0 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003404:	e0bf      	b.n	8003586 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003410:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003414:	f000 80b7 	beq.w	8003586 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	099b      	lsrs	r3, r3, #6
 800341c:	f003 0301 	and.w	r3, r3, #1
 8003420:	2b00      	cmp	r3, #0
 8003422:	d00f      	beq.n	8003444 <HAL_I2C_EV_IRQHandler+0x194>
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	0a9b      	lsrs	r3, r3, #10
 8003428:	f003 0301 	and.w	r3, r3, #1
 800342c:	2b00      	cmp	r3, #0
 800342e:	d009      	beq.n	8003444 <HAL_I2C_EV_IRQHandler+0x194>
 8003430:	69fb      	ldr	r3, [r7, #28]
 8003432:	089b      	lsrs	r3, r3, #2
 8003434:	f003 0301 	and.w	r3, r3, #1
 8003438:	2b00      	cmp	r3, #0
 800343a:	d103      	bne.n	8003444 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800343c:	6878      	ldr	r0, [r7, #4]
 800343e:	f000 fb53 	bl	8003ae8 <I2C_MasterReceive_RXNE>
 8003442:	e011      	b.n	8003468 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	089b      	lsrs	r3, r3, #2
 8003448:	f003 0301 	and.w	r3, r3, #1
 800344c:	2b00      	cmp	r3, #0
 800344e:	f000 809a 	beq.w	8003586 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	0a5b      	lsrs	r3, r3, #9
 8003456:	f003 0301 	and.w	r3, r3, #1
 800345a:	2b00      	cmp	r3, #0
 800345c:	f000 8093 	beq.w	8003586 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f000 fbf2 	bl	8003c4a <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003466:	e08e      	b.n	8003586 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003468:	e08d      	b.n	8003586 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800346e:	2b00      	cmp	r3, #0
 8003470:	d004      	beq.n	800347c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	695b      	ldr	r3, [r3, #20]
 8003478:	61fb      	str	r3, [r7, #28]
 800347a:	e007      	b.n	800348c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	699b      	ldr	r3, [r3, #24]
 8003482:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	695b      	ldr	r3, [r3, #20]
 800348a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	085b      	lsrs	r3, r3, #1
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b00      	cmp	r3, #0
 8003496:	d012      	beq.n	80034be <HAL_I2C_EV_IRQHandler+0x20e>
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	0a5b      	lsrs	r3, r3, #9
 800349c:	f003 0301 	and.w	r3, r3, #1
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d00c      	beq.n	80034be <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d003      	beq.n	80034b4 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	699b      	ldr	r3, [r3, #24]
 80034b2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80034b4:	69b9      	ldr	r1, [r7, #24]
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f000 ffab 	bl	8004412 <I2C_Slave_ADDR>
 80034bc:	e066      	b.n	800358c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	091b      	lsrs	r3, r3, #4
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d009      	beq.n	80034de <HAL_I2C_EV_IRQHandler+0x22e>
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	0a5b      	lsrs	r3, r3, #9
 80034ce:	f003 0301 	and.w	r3, r3, #1
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d003      	beq.n	80034de <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f000 ffe6 	bl	80044a8 <I2C_Slave_STOPF>
 80034dc:	e056      	b.n	800358c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80034de:	7bbb      	ldrb	r3, [r7, #14]
 80034e0:	2b21      	cmp	r3, #33	; 0x21
 80034e2:	d002      	beq.n	80034ea <HAL_I2C_EV_IRQHandler+0x23a>
 80034e4:	7bbb      	ldrb	r3, [r7, #14]
 80034e6:	2b29      	cmp	r3, #41	; 0x29
 80034e8:	d125      	bne.n	8003536 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	09db      	lsrs	r3, r3, #7
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00f      	beq.n	8003516 <HAL_I2C_EV_IRQHandler+0x266>
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	0a9b      	lsrs	r3, r3, #10
 80034fa:	f003 0301 	and.w	r3, r3, #1
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d009      	beq.n	8003516 <HAL_I2C_EV_IRQHandler+0x266>
 8003502:	69fb      	ldr	r3, [r7, #28]
 8003504:	089b      	lsrs	r3, r3, #2
 8003506:	f003 0301 	and.w	r3, r3, #1
 800350a:	2b00      	cmp	r3, #0
 800350c:	d103      	bne.n	8003516 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f000 fec3 	bl	800429a <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003514:	e039      	b.n	800358a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	089b      	lsrs	r3, r3, #2
 800351a:	f003 0301 	and.w	r3, r3, #1
 800351e:	2b00      	cmp	r3, #0
 8003520:	d033      	beq.n	800358a <HAL_I2C_EV_IRQHandler+0x2da>
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	0a5b      	lsrs	r3, r3, #9
 8003526:	f003 0301 	and.w	r3, r3, #1
 800352a:	2b00      	cmp	r3, #0
 800352c:	d02d      	beq.n	800358a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f000 fef0 	bl	8004314 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003534:	e029      	b.n	800358a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	099b      	lsrs	r3, r3, #6
 800353a:	f003 0301 	and.w	r3, r3, #1
 800353e:	2b00      	cmp	r3, #0
 8003540:	d00f      	beq.n	8003562 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	0a9b      	lsrs	r3, r3, #10
 8003546:	f003 0301 	and.w	r3, r3, #1
 800354a:	2b00      	cmp	r3, #0
 800354c:	d009      	beq.n	8003562 <HAL_I2C_EV_IRQHandler+0x2b2>
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	089b      	lsrs	r3, r3, #2
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	2b00      	cmp	r3, #0
 8003558:	d103      	bne.n	8003562 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 fefa 	bl	8004354 <I2C_SlaveReceive_RXNE>
 8003560:	e014      	b.n	800358c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	089b      	lsrs	r3, r3, #2
 8003566:	f003 0301 	and.w	r3, r3, #1
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00e      	beq.n	800358c <HAL_I2C_EV_IRQHandler+0x2dc>
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	0a5b      	lsrs	r3, r3, #9
 8003572:	f003 0301 	and.w	r3, r3, #1
 8003576:	2b00      	cmp	r3, #0
 8003578:	d008      	beq.n	800358c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f000 ff28 	bl	80043d0 <I2C_SlaveReceive_BTF>
 8003580:	e004      	b.n	800358c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003582:	bf00      	nop
 8003584:	e002      	b.n	800358c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003586:	bf00      	nop
 8003588:	e000      	b.n	800358c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800358a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800358c:	3720      	adds	r7, #32
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}

08003592 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003592:	b580      	push	{r7, lr}
 8003594:	b08a      	sub	sp, #40	; 0x28
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	695b      	ldr	r3, [r3, #20]
 80035a0:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80035aa:	2300      	movs	r3, #0
 80035ac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80035b4:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80035b6:	6a3b      	ldr	r3, [r7, #32]
 80035b8:	0a1b      	lsrs	r3, r3, #8
 80035ba:	f003 0301 	and.w	r3, r3, #1
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00e      	beq.n	80035e0 <HAL_I2C_ER_IRQHandler+0x4e>
 80035c2:	69fb      	ldr	r3, [r7, #28]
 80035c4:	0a1b      	lsrs	r3, r3, #8
 80035c6:	f003 0301 	and.w	r3, r3, #1
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d008      	beq.n	80035e0 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80035ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d0:	f043 0301 	orr.w	r3, r3, #1
 80035d4:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80035de:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80035e0:	6a3b      	ldr	r3, [r7, #32]
 80035e2:	0a5b      	lsrs	r3, r3, #9
 80035e4:	f003 0301 	and.w	r3, r3, #1
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d00e      	beq.n	800360a <HAL_I2C_ER_IRQHandler+0x78>
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	0a1b      	lsrs	r3, r3, #8
 80035f0:	f003 0301 	and.w	r3, r3, #1
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d008      	beq.n	800360a <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80035f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035fa:	f043 0302 	orr.w	r3, r3, #2
 80035fe:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8003608:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800360a:	6a3b      	ldr	r3, [r7, #32]
 800360c:	0a9b      	lsrs	r3, r3, #10
 800360e:	f003 0301 	and.w	r3, r3, #1
 8003612:	2b00      	cmp	r3, #0
 8003614:	d03f      	beq.n	8003696 <HAL_I2C_ER_IRQHandler+0x104>
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	0a1b      	lsrs	r3, r3, #8
 800361a:	f003 0301 	and.w	r3, r3, #1
 800361e:	2b00      	cmp	r3, #0
 8003620:	d039      	beq.n	8003696 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8003622:	7efb      	ldrb	r3, [r7, #27]
 8003624:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800362a:	b29b      	uxth	r3, r3
 800362c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003634:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800363c:	7ebb      	ldrb	r3, [r7, #26]
 800363e:	2b20      	cmp	r3, #32
 8003640:	d112      	bne.n	8003668 <HAL_I2C_ER_IRQHandler+0xd6>
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d10f      	bne.n	8003668 <HAL_I2C_ER_IRQHandler+0xd6>
 8003648:	7cfb      	ldrb	r3, [r7, #19]
 800364a:	2b21      	cmp	r3, #33	; 0x21
 800364c:	d008      	beq.n	8003660 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800364e:	7cfb      	ldrb	r3, [r7, #19]
 8003650:	2b29      	cmp	r3, #41	; 0x29
 8003652:	d005      	beq.n	8003660 <HAL_I2C_ER_IRQHandler+0xce>
 8003654:	7cfb      	ldrb	r3, [r7, #19]
 8003656:	2b28      	cmp	r3, #40	; 0x28
 8003658:	d106      	bne.n	8003668 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2b21      	cmp	r3, #33	; 0x21
 800365e:	d103      	bne.n	8003668 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f001 f851 	bl	8004708 <I2C_Slave_AF>
 8003666:	e016      	b.n	8003696 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003670:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003674:	f043 0304 	orr.w	r3, r3, #4
 8003678:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800367a:	7efb      	ldrb	r3, [r7, #27]
 800367c:	2b10      	cmp	r3, #16
 800367e:	d002      	beq.n	8003686 <HAL_I2C_ER_IRQHandler+0xf4>
 8003680:	7efb      	ldrb	r3, [r7, #27]
 8003682:	2b40      	cmp	r3, #64	; 0x40
 8003684:	d107      	bne.n	8003696 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003694:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003696:	6a3b      	ldr	r3, [r7, #32]
 8003698:	0adb      	lsrs	r3, r3, #11
 800369a:	f003 0301 	and.w	r3, r3, #1
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d00e      	beq.n	80036c0 <HAL_I2C_ER_IRQHandler+0x12e>
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	0a1b      	lsrs	r3, r3, #8
 80036a6:	f003 0301 	and.w	r3, r3, #1
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d008      	beq.n	80036c0 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80036ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b0:	f043 0308 	orr.w	r3, r3, #8
 80036b4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80036be:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80036c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d008      	beq.n	80036d8 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036cc:	431a      	orrs	r2, r3
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	f001 f888 	bl	80047e8 <I2C_ITError>
  }
}
 80036d8:	bf00      	nop
 80036da:	3728      	adds	r7, #40	; 0x28
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}

080036e0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80036e8:	bf00      	nop
 80036ea:	370c      	adds	r7, #12
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bc80      	pop	{r7}
 80036f0:	4770      	bx	lr

080036f2 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036f2:	b480      	push	{r7}
 80036f4:	b083      	sub	sp, #12
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80036fa:	bf00      	nop
 80036fc:	370c      	adds	r7, #12
 80036fe:	46bd      	mov	sp, r7
 8003700:	bc80      	pop	{r7}
 8003702:	4770      	bx	lr

08003704 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003704:	b480      	push	{r7}
 8003706:	b083      	sub	sp, #12
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800370c:	bf00      	nop
 800370e:	370c      	adds	r7, #12
 8003710:	46bd      	mov	sp, r7
 8003712:	bc80      	pop	{r7}
 8003714:	4770      	bx	lr

08003716 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003716:	b480      	push	{r7}
 8003718:	b083      	sub	sp, #12
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800371e:	bf00      	nop
 8003720:	370c      	adds	r7, #12
 8003722:	46bd      	mov	sp, r7
 8003724:	bc80      	pop	{r7}
 8003726:	4770      	bx	lr

08003728 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
 8003730:	460b      	mov	r3, r1
 8003732:	70fb      	strb	r3, [r7, #3]
 8003734:	4613      	mov	r3, r2
 8003736:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003738:	bf00      	nop
 800373a:	370c      	adds	r7, #12
 800373c:	46bd      	mov	sp, r7
 800373e:	bc80      	pop	{r7}
 8003740:	4770      	bx	lr

08003742 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003742:	b480      	push	{r7}
 8003744:	b083      	sub	sp, #12
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800374a:	bf00      	nop
 800374c:	370c      	adds	r7, #12
 800374e:	46bd      	mov	sp, r7
 8003750:	bc80      	pop	{r7}
 8003752:	4770      	bx	lr

08003754 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003754:	b480      	push	{r7}
 8003756:	b083      	sub	sp, #12
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800375c:	bf00      	nop
 800375e:	370c      	adds	r7, #12
 8003760:	46bd      	mov	sp, r7
 8003762:	bc80      	pop	{r7}
 8003764:	4770      	bx	lr

08003766 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003766:	b480      	push	{r7}
 8003768:	b083      	sub	sp, #12
 800376a:	af00      	add	r7, sp, #0
 800376c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800376e:	bf00      	nop
 8003770:	370c      	adds	r7, #12
 8003772:	46bd      	mov	sp, r7
 8003774:	bc80      	pop	{r7}
 8003776:	4770      	bx	lr

08003778 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003780:	bf00      	nop
 8003782:	370c      	adds	r7, #12
 8003784:	46bd      	mov	sp, r7
 8003786:	bc80      	pop	{r7}
 8003788:	4770      	bx	lr

0800378a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800378a:	b480      	push	{r7}
 800378c:	b083      	sub	sp, #12
 800378e:	af00      	add	r7, sp, #0
 8003790:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003792:	bf00      	nop
 8003794:	370c      	adds	r7, #12
 8003796:	46bd      	mov	sp, r7
 8003798:	bc80      	pop	{r7}
 800379a:	4770      	bx	lr

0800379c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037aa:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037b2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b8:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d150      	bne.n	8003864 <I2C_MasterTransmit_TXE+0xc8>
 80037c2:	7bfb      	ldrb	r3, [r7, #15]
 80037c4:	2b21      	cmp	r3, #33	; 0x21
 80037c6:	d14d      	bne.n	8003864 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	2b08      	cmp	r3, #8
 80037cc:	d01d      	beq.n	800380a <I2C_MasterTransmit_TXE+0x6e>
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	2b20      	cmp	r3, #32
 80037d2:	d01a      	beq.n	800380a <I2C_MasterTransmit_TXE+0x6e>
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80037da:	d016      	beq.n	800380a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	685a      	ldr	r2, [r3, #4]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80037ea:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2211      	movs	r2, #17
 80037f0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2220      	movs	r2, #32
 80037fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	f7ff ff6c 	bl	80036e0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003808:	e060      	b.n	80038cc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	685a      	ldr	r2, [r3, #4]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003818:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003828:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2220      	movs	r2, #32
 8003834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800383e:	b2db      	uxtb	r3, r3
 8003840:	2b40      	cmp	r3, #64	; 0x40
 8003842:	d107      	bne.n	8003854 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f7ff ff81 	bl	8003754 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003852:	e03b      	b.n	80038cc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	f7ff ff3f 	bl	80036e0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003862:	e033      	b.n	80038cc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003864:	7bfb      	ldrb	r3, [r7, #15]
 8003866:	2b21      	cmp	r3, #33	; 0x21
 8003868:	d005      	beq.n	8003876 <I2C_MasterTransmit_TXE+0xda>
 800386a:	7bbb      	ldrb	r3, [r7, #14]
 800386c:	2b40      	cmp	r3, #64	; 0x40
 800386e:	d12d      	bne.n	80038cc <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003870:	7bfb      	ldrb	r3, [r7, #15]
 8003872:	2b22      	cmp	r3, #34	; 0x22
 8003874:	d12a      	bne.n	80038cc <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800387a:	b29b      	uxth	r3, r3
 800387c:	2b00      	cmp	r3, #0
 800387e:	d108      	bne.n	8003892 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	685a      	ldr	r2, [r3, #4]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800388e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003890:	e01c      	b.n	80038cc <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003898:	b2db      	uxtb	r3, r3
 800389a:	2b40      	cmp	r3, #64	; 0x40
 800389c:	d103      	bne.n	80038a6 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f000 f88e 	bl	80039c0 <I2C_MemoryTransmit_TXE_BTF>
}
 80038a4:	e012      	b.n	80038cc <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038aa:	781a      	ldrb	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b6:	1c5a      	adds	r2, r3, #1
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038c0:	b29b      	uxth	r3, r3
 80038c2:	3b01      	subs	r3, #1
 80038c4:	b29a      	uxth	r2, r3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80038ca:	e7ff      	b.n	80038cc <I2C_MasterTransmit_TXE+0x130>
 80038cc:	bf00      	nop
 80038ce:	3710      	adds	r7, #16
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b084      	sub	sp, #16
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038e0:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	2b21      	cmp	r3, #33	; 0x21
 80038ec:	d164      	bne.n	80039b8 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d012      	beq.n	800391e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038fc:	781a      	ldrb	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003908:	1c5a      	adds	r2, r3, #1
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003912:	b29b      	uxth	r3, r3
 8003914:	3b01      	subs	r3, #1
 8003916:	b29a      	uxth	r2, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800391c:	e04c      	b.n	80039b8 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2b08      	cmp	r3, #8
 8003922:	d01d      	beq.n	8003960 <I2C_MasterTransmit_BTF+0x8c>
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2b20      	cmp	r3, #32
 8003928:	d01a      	beq.n	8003960 <I2C_MasterTransmit_BTF+0x8c>
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003930:	d016      	beq.n	8003960 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	685a      	ldr	r2, [r3, #4]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003940:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2211      	movs	r2, #17
 8003946:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2220      	movs	r2, #32
 8003954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	f7ff fec1 	bl	80036e0 <HAL_I2C_MasterTxCpltCallback>
}
 800395e:	e02b      	b.n	80039b8 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	685a      	ldr	r2, [r3, #4]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800396e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800397e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2200      	movs	r2, #0
 8003984:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2220      	movs	r2, #32
 800398a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003994:	b2db      	uxtb	r3, r3
 8003996:	2b40      	cmp	r3, #64	; 0x40
 8003998:	d107      	bne.n	80039aa <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2200      	movs	r2, #0
 800399e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f7ff fed6 	bl	8003754 <HAL_I2C_MemTxCpltCallback>
}
 80039a8:	e006      	b.n	80039b8 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2200      	movs	r2, #0
 80039ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f7ff fe94 	bl	80036e0 <HAL_I2C_MasterTxCpltCallback>
}
 80039b8:	bf00      	nop
 80039ba:	3710      	adds	r7, #16
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039ce:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d11d      	bne.n	8003a14 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d10b      	bne.n	80039f8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039e4:	b2da      	uxtb	r2, r3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039f0:	1c9a      	adds	r2, r3, #2
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80039f6:	e073      	b.n	8003ae0 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039fc:	b29b      	uxth	r3, r3
 80039fe:	121b      	asrs	r3, r3, #8
 8003a00:	b2da      	uxtb	r2, r3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a0c:	1c5a      	adds	r2, r3, #1
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003a12:	e065      	b.n	8003ae0 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d10b      	bne.n	8003a34 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a20:	b2da      	uxtb	r2, r3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a2c:	1c5a      	adds	r2, r3, #1
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003a32:	e055      	b.n	8003ae0 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a38:	2b02      	cmp	r3, #2
 8003a3a:	d151      	bne.n	8003ae0 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003a3c:	7bfb      	ldrb	r3, [r7, #15]
 8003a3e:	2b22      	cmp	r3, #34	; 0x22
 8003a40:	d10d      	bne.n	8003a5e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a50:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a56:	1c5a      	adds	r2, r3, #1
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003a5c:	e040      	b.n	8003ae0 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a62:	b29b      	uxth	r3, r3
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d015      	beq.n	8003a94 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003a68:	7bfb      	ldrb	r3, [r7, #15]
 8003a6a:	2b21      	cmp	r3, #33	; 0x21
 8003a6c:	d112      	bne.n	8003a94 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a72:	781a      	ldrb	r2, [r3, #0]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7e:	1c5a      	adds	r2, r3, #1
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	b29a      	uxth	r2, r3
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003a92:	e025      	b.n	8003ae0 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a98:	b29b      	uxth	r3, r3
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d120      	bne.n	8003ae0 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8003a9e:	7bfb      	ldrb	r3, [r7, #15]
 8003aa0:	2b21      	cmp	r3, #33	; 0x21
 8003aa2:	d11d      	bne.n	8003ae0 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	685a      	ldr	r2, [r3, #4]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003ab2:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ac2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2220      	movs	r2, #32
 8003ace:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f7ff fe3a 	bl	8003754 <HAL_I2C_MemTxCpltCallback>
}
 8003ae0:	bf00      	nop
 8003ae2:	3710      	adds	r7, #16
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	2b22      	cmp	r3, #34	; 0x22
 8003afa:	f040 80a2 	bne.w	8003c42 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2b03      	cmp	r3, #3
 8003b0a:	d921      	bls.n	8003b50 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	691a      	ldr	r2, [r3, #16]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b16:	b2d2      	uxtb	r2, r2
 8003b18:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1e:	1c5a      	adds	r2, r3, #1
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b28:	b29b      	uxth	r3, r3
 8003b2a:	3b01      	subs	r3, #1
 8003b2c:	b29a      	uxth	r2, r3
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	2b03      	cmp	r3, #3
 8003b3a:	f040 8082 	bne.w	8003c42 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	685a      	ldr	r2, [r3, #4]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b4c:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8003b4e:	e078      	b.n	8003c42 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b54:	2b02      	cmp	r3, #2
 8003b56:	d074      	beq.n	8003c42 <I2C_MasterReceive_RXNE+0x15a>
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d002      	beq.n	8003b64 <I2C_MasterReceive_RXNE+0x7c>
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d16e      	bne.n	8003c42 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	f001 f819 	bl	8004b9c <I2C_WaitOnSTOPRequestThroughIT>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d142      	bne.n	8003bf6 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b7e:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	685a      	ldr	r2, [r3, #4]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003b8e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	691a      	ldr	r2, [r3, #16]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9a:	b2d2      	uxtb	r2, r2
 8003b9c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba2:	1c5a      	adds	r2, r3, #1
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	3b01      	subs	r3, #1
 8003bb0:	b29a      	uxth	r2, r3
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2220      	movs	r2, #32
 8003bba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003bc4:	b2db      	uxtb	r3, r3
 8003bc6:	2b40      	cmp	r3, #64	; 0x40
 8003bc8:	d10a      	bne.n	8003be0 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003bd8:	6878      	ldr	r0, [r7, #4]
 8003bda:	f7ff fdc4 	bl	8003766 <HAL_I2C_MemRxCpltCallback>
}
 8003bde:	e030      	b.n	8003c42 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2212      	movs	r2, #18
 8003bec:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f7ff fd7f 	bl	80036f2 <HAL_I2C_MasterRxCpltCallback>
}
 8003bf4:	e025      	b.n	8003c42 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	685a      	ldr	r2, [r3, #4]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003c04:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	691a      	ldr	r2, [r3, #16]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c10:	b2d2      	uxtb	r2, r2
 8003c12:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c18:	1c5a      	adds	r2, r3, #1
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	3b01      	subs	r3, #1
 8003c26:	b29a      	uxth	r2, r3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2220      	movs	r2, #32
 8003c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f7ff fd9b 	bl	8003778 <HAL_I2C_ErrorCallback>
}
 8003c42:	bf00      	nop
 8003c44:	3710      	adds	r7, #16
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}

08003c4a <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003c4a:	b580      	push	{r7, lr}
 8003c4c:	b084      	sub	sp, #16
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c56:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	2b04      	cmp	r3, #4
 8003c60:	d11b      	bne.n	8003c9a <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	685a      	ldr	r2, [r3, #4]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c70:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	691a      	ldr	r2, [r3, #16]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c7c:	b2d2      	uxtb	r2, r2
 8003c7e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c84:	1c5a      	adds	r2, r3, #1
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	3b01      	subs	r3, #1
 8003c92:	b29a      	uxth	r2, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003c98:	e0bd      	b.n	8003e16 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c9e:	b29b      	uxth	r3, r3
 8003ca0:	2b03      	cmp	r3, #3
 8003ca2:	d129      	bne.n	8003cf8 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	685a      	ldr	r2, [r3, #4]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cb2:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2b04      	cmp	r3, #4
 8003cb8:	d00a      	beq.n	8003cd0 <I2C_MasterReceive_BTF+0x86>
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2b02      	cmp	r3, #2
 8003cbe:	d007      	beq.n	8003cd0 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cce:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	691a      	ldr	r2, [r3, #16]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cda:	b2d2      	uxtb	r2, r2
 8003cdc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce2:	1c5a      	adds	r2, r3, #1
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cec:	b29b      	uxth	r3, r3
 8003cee:	3b01      	subs	r3, #1
 8003cf0:	b29a      	uxth	r2, r3
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003cf6:	e08e      	b.n	8003e16 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	2b02      	cmp	r3, #2
 8003d00:	d176      	bne.n	8003df0 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d002      	beq.n	8003d0e <I2C_MasterReceive_BTF+0xc4>
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2b10      	cmp	r3, #16
 8003d0c:	d108      	bne.n	8003d20 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d1c:	601a      	str	r2, [r3, #0]
 8003d1e:	e019      	b.n	8003d54 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2b04      	cmp	r3, #4
 8003d24:	d002      	beq.n	8003d2c <I2C_MasterReceive_BTF+0xe2>
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	d108      	bne.n	8003d3e <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003d3a:	601a      	str	r2, [r3, #0]
 8003d3c:	e00a      	b.n	8003d54 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2b10      	cmp	r3, #16
 8003d42:	d007      	beq.n	8003d54 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d52:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	691a      	ldr	r2, [r3, #16]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5e:	b2d2      	uxtb	r2, r2
 8003d60:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d66:	1c5a      	adds	r2, r3, #1
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	3b01      	subs	r3, #1
 8003d74:	b29a      	uxth	r2, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	691a      	ldr	r2, [r3, #16]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d84:	b2d2      	uxtb	r2, r2
 8003d86:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8c:	1c5a      	adds	r2, r3, #1
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d96:	b29b      	uxth	r3, r3
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	b29a      	uxth	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	685a      	ldr	r2, [r3, #4]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003dae:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2220      	movs	r2, #32
 8003db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	2b40      	cmp	r3, #64	; 0x40
 8003dc2:	d10a      	bne.n	8003dda <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	f7ff fcc7 	bl	8003766 <HAL_I2C_MemRxCpltCallback>
}
 8003dd8:	e01d      	b.n	8003e16 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2212      	movs	r2, #18
 8003de6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	f7ff fc82 	bl	80036f2 <HAL_I2C_MasterRxCpltCallback>
}
 8003dee:	e012      	b.n	8003e16 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	691a      	ldr	r2, [r3, #16]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfa:	b2d2      	uxtb	r2, r2
 8003dfc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e02:	1c5a      	adds	r2, r3, #1
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	3b01      	subs	r3, #1
 8003e10:	b29a      	uxth	r2, r3
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003e16:	bf00      	nop
 8003e18:	3710      	adds	r7, #16
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}

08003e1e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003e1e:	b480      	push	{r7}
 8003e20:	b083      	sub	sp, #12
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	2b40      	cmp	r3, #64	; 0x40
 8003e30:	d117      	bne.n	8003e62 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d109      	bne.n	8003e4e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	461a      	mov	r2, r3
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003e4a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003e4c:	e067      	b.n	8003f1e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	f043 0301 	orr.w	r3, r3, #1
 8003e58:	b2da      	uxtb	r2, r3
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	611a      	str	r2, [r3, #16]
}
 8003e60:	e05d      	b.n	8003f1e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	691b      	ldr	r3, [r3, #16]
 8003e66:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e6a:	d133      	bne.n	8003ed4 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	2b21      	cmp	r3, #33	; 0x21
 8003e76:	d109      	bne.n	8003e8c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	461a      	mov	r2, r3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003e88:	611a      	str	r2, [r3, #16]
 8003e8a:	e008      	b.n	8003e9e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	f043 0301 	orr.w	r3, r3, #1
 8003e96:	b2da      	uxtb	r2, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d004      	beq.n	8003eb0 <I2C_Master_SB+0x92>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d108      	bne.n	8003ec2 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d032      	beq.n	8003f1e <I2C_Master_SB+0x100>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d02d      	beq.n	8003f1e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	685a      	ldr	r2, [r3, #4]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ed0:	605a      	str	r2, [r3, #4]
}
 8003ed2:	e024      	b.n	8003f1e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d10e      	bne.n	8003efa <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ee0:	b29b      	uxth	r3, r3
 8003ee2:	11db      	asrs	r3, r3, #7
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	f003 0306 	and.w	r3, r3, #6
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	f063 030f 	orn	r3, r3, #15
 8003ef0:	b2da      	uxtb	r2, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	611a      	str	r2, [r3, #16]
}
 8003ef8:	e011      	b.n	8003f1e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d10d      	bne.n	8003f1e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	11db      	asrs	r3, r3, #7
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	f003 0306 	and.w	r3, r3, #6
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	f063 030e 	orn	r3, r3, #14
 8003f16:	b2da      	uxtb	r2, r3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	611a      	str	r2, [r3, #16]
}
 8003f1e:	bf00      	nop
 8003f20:	370c      	adds	r7, #12
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bc80      	pop	{r7}
 8003f26:	4770      	bx	lr

08003f28 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b083      	sub	sp, #12
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f34:	b2da      	uxtb	r2, r3
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d004      	beq.n	8003f4e <I2C_Master_ADD10+0x26>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d108      	bne.n	8003f60 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d00c      	beq.n	8003f70 <I2C_Master_ADD10+0x48>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d007      	beq.n	8003f70 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	685a      	ldr	r2, [r3, #4]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f6e:	605a      	str	r2, [r3, #4]
  }
}
 8003f70:	bf00      	nop
 8003f72:	370c      	adds	r7, #12
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bc80      	pop	{r7}
 8003f78:	4770      	bx	lr

08003f7a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003f7a:	b480      	push	{r7}
 8003f7c:	b091      	sub	sp, #68	; 0x44
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f88:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f90:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f96:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	2b22      	cmp	r3, #34	; 0x22
 8003fa2:	f040 8169 	bne.w	8004278 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d10f      	bne.n	8003fce <I2C_Master_ADDR+0x54>
 8003fae:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003fb2:	2b40      	cmp	r3, #64	; 0x40
 8003fb4:	d10b      	bne.n	8003fce <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	633b      	str	r3, [r7, #48]	; 0x30
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	695b      	ldr	r3, [r3, #20]
 8003fc0:	633b      	str	r3, [r7, #48]	; 0x30
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	699b      	ldr	r3, [r3, #24]
 8003fc8:	633b      	str	r3, [r7, #48]	; 0x30
 8003fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fcc:	e160      	b.n	8004290 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d11d      	bne.n	8004012 <I2C_Master_ADDR+0x98>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	691b      	ldr	r3, [r3, #16]
 8003fda:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003fde:	d118      	bne.n	8004012 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	695b      	ldr	r3, [r3, #20]
 8003fea:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	699b      	ldr	r3, [r3, #24]
 8003ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004004:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800400a:	1c5a      	adds	r2, r3, #1
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	651a      	str	r2, [r3, #80]	; 0x50
 8004010:	e13e      	b.n	8004290 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004016:	b29b      	uxth	r3, r3
 8004018:	2b00      	cmp	r3, #0
 800401a:	d113      	bne.n	8004044 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800401c:	2300      	movs	r3, #0
 800401e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	695b      	ldr	r3, [r3, #20]
 8004026:	62bb      	str	r3, [r7, #40]	; 0x28
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	699b      	ldr	r3, [r3, #24]
 800402e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004030:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004040:	601a      	str	r2, [r3, #0]
 8004042:	e115      	b.n	8004270 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004048:	b29b      	uxth	r3, r3
 800404a:	2b01      	cmp	r3, #1
 800404c:	f040 808a 	bne.w	8004164 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004050:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004052:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004056:	d137      	bne.n	80040c8 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004066:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004072:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004076:	d113      	bne.n	80040a0 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004086:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004088:	2300      	movs	r3, #0
 800408a:	627b      	str	r3, [r7, #36]	; 0x24
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	695b      	ldr	r3, [r3, #20]
 8004092:	627b      	str	r3, [r7, #36]	; 0x24
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	627b      	str	r3, [r7, #36]	; 0x24
 800409c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800409e:	e0e7      	b.n	8004270 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040a0:	2300      	movs	r3, #0
 80040a2:	623b      	str	r3, [r7, #32]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	695b      	ldr	r3, [r3, #20]
 80040aa:	623b      	str	r3, [r7, #32]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	699b      	ldr	r3, [r3, #24]
 80040b2:	623b      	str	r3, [r7, #32]
 80040b4:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040c4:	601a      	str	r2, [r3, #0]
 80040c6:	e0d3      	b.n	8004270 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80040c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040ca:	2b08      	cmp	r3, #8
 80040cc:	d02e      	beq.n	800412c <I2C_Master_ADDR+0x1b2>
 80040ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040d0:	2b20      	cmp	r3, #32
 80040d2:	d02b      	beq.n	800412c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80040d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040d6:	2b12      	cmp	r3, #18
 80040d8:	d102      	bne.n	80040e0 <I2C_Master_ADDR+0x166>
 80040da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d125      	bne.n	800412c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80040e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040e2:	2b04      	cmp	r3, #4
 80040e4:	d00e      	beq.n	8004104 <I2C_Master_ADDR+0x18a>
 80040e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040e8:	2b02      	cmp	r3, #2
 80040ea:	d00b      	beq.n	8004104 <I2C_Master_ADDR+0x18a>
 80040ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040ee:	2b10      	cmp	r3, #16
 80040f0:	d008      	beq.n	8004104 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004100:	601a      	str	r2, [r3, #0]
 8004102:	e007      	b.n	8004114 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004112:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004114:	2300      	movs	r3, #0
 8004116:	61fb      	str	r3, [r7, #28]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	695b      	ldr	r3, [r3, #20]
 800411e:	61fb      	str	r3, [r7, #28]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	699b      	ldr	r3, [r3, #24]
 8004126:	61fb      	str	r3, [r7, #28]
 8004128:	69fb      	ldr	r3, [r7, #28]
 800412a:	e0a1      	b.n	8004270 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800413a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800413c:	2300      	movs	r3, #0
 800413e:	61bb      	str	r3, [r7, #24]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	695b      	ldr	r3, [r3, #20]
 8004146:	61bb      	str	r3, [r7, #24]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	699b      	ldr	r3, [r3, #24]
 800414e:	61bb      	str	r3, [r7, #24]
 8004150:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004160:	601a      	str	r2, [r3, #0]
 8004162:	e085      	b.n	8004270 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004168:	b29b      	uxth	r3, r3
 800416a:	2b02      	cmp	r3, #2
 800416c:	d14d      	bne.n	800420a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800416e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004170:	2b04      	cmp	r3, #4
 8004172:	d016      	beq.n	80041a2 <I2C_Master_ADDR+0x228>
 8004174:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004176:	2b02      	cmp	r3, #2
 8004178:	d013      	beq.n	80041a2 <I2C_Master_ADDR+0x228>
 800417a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800417c:	2b10      	cmp	r3, #16
 800417e:	d010      	beq.n	80041a2 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800418e:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800419e:	601a      	str	r2, [r3, #0]
 80041a0:	e007      	b.n	80041b2 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80041b0:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041c0:	d117      	bne.n	80041f2 <I2C_Master_ADDR+0x278>
 80041c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041c4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80041c8:	d00b      	beq.n	80041e2 <I2C_Master_ADDR+0x268>
 80041ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d008      	beq.n	80041e2 <I2C_Master_ADDR+0x268>
 80041d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041d2:	2b08      	cmp	r3, #8
 80041d4:	d005      	beq.n	80041e2 <I2C_Master_ADDR+0x268>
 80041d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041d8:	2b10      	cmp	r3, #16
 80041da:	d002      	beq.n	80041e2 <I2C_Master_ADDR+0x268>
 80041dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041de:	2b20      	cmp	r3, #32
 80041e0:	d107      	bne.n	80041f2 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	685a      	ldr	r2, [r3, #4]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80041f0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041f2:	2300      	movs	r3, #0
 80041f4:	617b      	str	r3, [r7, #20]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	695b      	ldr	r3, [r3, #20]
 80041fc:	617b      	str	r3, [r7, #20]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	617b      	str	r3, [r7, #20]
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	e032      	b.n	8004270 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004218:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004224:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004228:	d117      	bne.n	800425a <I2C_Master_ADDR+0x2e0>
 800422a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800422c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004230:	d00b      	beq.n	800424a <I2C_Master_ADDR+0x2d0>
 8004232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004234:	2b01      	cmp	r3, #1
 8004236:	d008      	beq.n	800424a <I2C_Master_ADDR+0x2d0>
 8004238:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800423a:	2b08      	cmp	r3, #8
 800423c:	d005      	beq.n	800424a <I2C_Master_ADDR+0x2d0>
 800423e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004240:	2b10      	cmp	r3, #16
 8004242:	d002      	beq.n	800424a <I2C_Master_ADDR+0x2d0>
 8004244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004246:	2b20      	cmp	r3, #32
 8004248:	d107      	bne.n	800425a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	685a      	ldr	r2, [r3, #4]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004258:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800425a:	2300      	movs	r3, #0
 800425c:	613b      	str	r3, [r7, #16]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	695b      	ldr	r3, [r3, #20]
 8004264:	613b      	str	r3, [r7, #16]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	699b      	ldr	r3, [r3, #24]
 800426c:	613b      	str	r3, [r7, #16]
 800426e:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2200      	movs	r2, #0
 8004274:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004276:	e00b      	b.n	8004290 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004278:	2300      	movs	r3, #0
 800427a:	60fb      	str	r3, [r7, #12]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	695b      	ldr	r3, [r3, #20]
 8004282:	60fb      	str	r3, [r7, #12]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	699b      	ldr	r3, [r3, #24]
 800428a:	60fb      	str	r3, [r7, #12]
 800428c:	68fb      	ldr	r3, [r7, #12]
}
 800428e:	e7ff      	b.n	8004290 <I2C_Master_ADDR+0x316>
 8004290:	bf00      	nop
 8004292:	3744      	adds	r7, #68	; 0x44
 8004294:	46bd      	mov	sp, r7
 8004296:	bc80      	pop	{r7}
 8004298:	4770      	bx	lr

0800429a <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800429a:	b580      	push	{r7, lr}
 800429c:	b084      	sub	sp, #16
 800429e:	af00      	add	r7, sp, #0
 80042a0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042a8:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d02b      	beq.n	800430c <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b8:	781a      	ldrb	r2, [r3, #0]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c4:	1c5a      	adds	r2, r3, #1
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	3b01      	subs	r3, #1
 80042d2:	b29a      	uxth	r2, r3
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042dc:	b29b      	uxth	r3, r3
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d114      	bne.n	800430c <I2C_SlaveTransmit_TXE+0x72>
 80042e2:	7bfb      	ldrb	r3, [r7, #15]
 80042e4:	2b29      	cmp	r3, #41	; 0x29
 80042e6:	d111      	bne.n	800430c <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	685a      	ldr	r2, [r3, #4]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042f6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2221      	movs	r2, #33	; 0x21
 80042fc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2228      	movs	r2, #40	; 0x28
 8004302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f7ff f9fc 	bl	8003704 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800430c:	bf00      	nop
 800430e:	3710      	adds	r7, #16
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}

08004314 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004314:	b480      	push	{r7}
 8004316:	b083      	sub	sp, #12
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004320:	b29b      	uxth	r3, r3
 8004322:	2b00      	cmp	r3, #0
 8004324:	d011      	beq.n	800434a <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432a:	781a      	ldrb	r2, [r3, #0]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004336:	1c5a      	adds	r2, r3, #1
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004340:	b29b      	uxth	r3, r3
 8004342:	3b01      	subs	r3, #1
 8004344:	b29a      	uxth	r2, r3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800434a:	bf00      	nop
 800434c:	370c      	adds	r7, #12
 800434e:	46bd      	mov	sp, r7
 8004350:	bc80      	pop	{r7}
 8004352:	4770      	bx	lr

08004354 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b084      	sub	sp, #16
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004362:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004368:	b29b      	uxth	r3, r3
 800436a:	2b00      	cmp	r3, #0
 800436c:	d02c      	beq.n	80043c8 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	691a      	ldr	r2, [r3, #16]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004378:	b2d2      	uxtb	r2, r2
 800437a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004380:	1c5a      	adds	r2, r3, #1
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800438a:	b29b      	uxth	r3, r3
 800438c:	3b01      	subs	r3, #1
 800438e:	b29a      	uxth	r2, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004398:	b29b      	uxth	r3, r3
 800439a:	2b00      	cmp	r3, #0
 800439c:	d114      	bne.n	80043c8 <I2C_SlaveReceive_RXNE+0x74>
 800439e:	7bfb      	ldrb	r3, [r7, #15]
 80043a0:	2b2a      	cmp	r3, #42	; 0x2a
 80043a2:	d111      	bne.n	80043c8 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	685a      	ldr	r2, [r3, #4]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043b2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2222      	movs	r2, #34	; 0x22
 80043b8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2228      	movs	r2, #40	; 0x28
 80043be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f7ff f9a7 	bl	8003716 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80043c8:	bf00      	nop
 80043ca:	3710      	adds	r7, #16
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}

080043d0 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043dc:	b29b      	uxth	r3, r3
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d012      	beq.n	8004408 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	691a      	ldr	r2, [r3, #16]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ec:	b2d2      	uxtb	r2, r2
 80043ee:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f4:	1c5a      	adds	r2, r3, #1
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043fe:	b29b      	uxth	r3, r3
 8004400:	3b01      	subs	r3, #1
 8004402:	b29a      	uxth	r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004408:	bf00      	nop
 800440a:	370c      	adds	r7, #12
 800440c:	46bd      	mov	sp, r7
 800440e:	bc80      	pop	{r7}
 8004410:	4770      	bx	lr

08004412 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004412:	b580      	push	{r7, lr}
 8004414:	b084      	sub	sp, #16
 8004416:	af00      	add	r7, sp, #0
 8004418:	6078      	str	r0, [r7, #4]
 800441a:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800441c:	2300      	movs	r3, #0
 800441e:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004426:	b2db      	uxtb	r3, r3
 8004428:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800442c:	2b28      	cmp	r3, #40	; 0x28
 800442e:	d127      	bne.n	8004480 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	685a      	ldr	r2, [r3, #4]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800443e:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	089b      	lsrs	r3, r3, #2
 8004444:	f003 0301 	and.w	r3, r3, #1
 8004448:	2b00      	cmp	r3, #0
 800444a:	d101      	bne.n	8004450 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800444c:	2301      	movs	r3, #1
 800444e:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	09db      	lsrs	r3, r3, #7
 8004454:	f003 0301 	and.w	r3, r3, #1
 8004458:	2b00      	cmp	r3, #0
 800445a:	d103      	bne.n	8004464 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	81bb      	strh	r3, [r7, #12]
 8004462:	e002      	b.n	800446a <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	699b      	ldr	r3, [r3, #24]
 8004468:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004472:	89ba      	ldrh	r2, [r7, #12]
 8004474:	7bfb      	ldrb	r3, [r7, #15]
 8004476:	4619      	mov	r1, r3
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	f7ff f955 	bl	8003728 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800447e:	e00e      	b.n	800449e <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004480:	2300      	movs	r3, #0
 8004482:	60bb      	str	r3, [r7, #8]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	695b      	ldr	r3, [r3, #20]
 800448a:	60bb      	str	r3, [r7, #8]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	699b      	ldr	r3, [r3, #24]
 8004492:	60bb      	str	r3, [r7, #8]
 8004494:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800449e:	bf00      	nop
 80044a0:	3710      	adds	r7, #16
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
	...

080044a8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b084      	sub	sp, #16
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044b6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	685a      	ldr	r2, [r3, #4]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80044c6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80044c8:	2300      	movs	r3, #0
 80044ca:	60bb      	str	r3, [r7, #8]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	695b      	ldr	r3, [r3, #20]
 80044d2:	60bb      	str	r3, [r7, #8]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f042 0201 	orr.w	r2, r2, #1
 80044e2:	601a      	str	r2, [r3, #0]
 80044e4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044f4:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004500:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004504:	d172      	bne.n	80045ec <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004506:	7bfb      	ldrb	r3, [r7, #15]
 8004508:	2b22      	cmp	r3, #34	; 0x22
 800450a:	d002      	beq.n	8004512 <I2C_Slave_STOPF+0x6a>
 800450c:	7bfb      	ldrb	r3, [r7, #15]
 800450e:	2b2a      	cmp	r3, #42	; 0x2a
 8004510:	d135      	bne.n	800457e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	b29a      	uxth	r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004524:	b29b      	uxth	r3, r3
 8004526:	2b00      	cmp	r3, #0
 8004528:	d005      	beq.n	8004536 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800452e:	f043 0204 	orr.w	r2, r3, #4
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	685a      	ldr	r2, [r3, #4]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004544:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800454a:	4618      	mov	r0, r3
 800454c:	f7fe fbc7 	bl	8002cde <HAL_DMA_GetState>
 8004550:	4603      	mov	r3, r0
 8004552:	2b01      	cmp	r3, #1
 8004554:	d049      	beq.n	80045ea <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800455a:	4a69      	ldr	r2, [pc, #420]	; (8004700 <I2C_Slave_STOPF+0x258>)
 800455c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004562:	4618      	mov	r0, r3
 8004564:	f7fe fb7a 	bl	8002c5c <HAL_DMA_Abort_IT>
 8004568:	4603      	mov	r3, r0
 800456a:	2b00      	cmp	r3, #0
 800456c:	d03d      	beq.n	80045ea <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004572:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004574:	687a      	ldr	r2, [r7, #4]
 8004576:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004578:	4610      	mov	r0, r2
 800457a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800457c:	e035      	b.n	80045ea <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	b29a      	uxth	r2, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004590:	b29b      	uxth	r3, r3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d005      	beq.n	80045a2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800459a:	f043 0204 	orr.w	r2, r3, #4
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	685a      	ldr	r2, [r3, #4]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80045b0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045b6:	4618      	mov	r0, r3
 80045b8:	f7fe fb91 	bl	8002cde <HAL_DMA_GetState>
 80045bc:	4603      	mov	r3, r0
 80045be:	2b01      	cmp	r3, #1
 80045c0:	d014      	beq.n	80045ec <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045c6:	4a4e      	ldr	r2, [pc, #312]	; (8004700 <I2C_Slave_STOPF+0x258>)
 80045c8:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045ce:	4618      	mov	r0, r3
 80045d0:	f7fe fb44 	bl	8002c5c <HAL_DMA_Abort_IT>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d008      	beq.n	80045ec <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045e0:	687a      	ldr	r2, [r7, #4]
 80045e2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80045e4:	4610      	mov	r0, r2
 80045e6:	4798      	blx	r3
 80045e8:	e000      	b.n	80045ec <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80045ea:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d03e      	beq.n	8004674 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	695b      	ldr	r3, [r3, #20]
 80045fc:	f003 0304 	and.w	r3, r3, #4
 8004600:	2b04      	cmp	r3, #4
 8004602:	d112      	bne.n	800462a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	691a      	ldr	r2, [r3, #16]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800460e:	b2d2      	uxtb	r2, r2
 8004610:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004616:	1c5a      	adds	r2, r3, #1
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004620:	b29b      	uxth	r3, r3
 8004622:	3b01      	subs	r3, #1
 8004624:	b29a      	uxth	r2, r3
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	695b      	ldr	r3, [r3, #20]
 8004630:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004634:	2b40      	cmp	r3, #64	; 0x40
 8004636:	d112      	bne.n	800465e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	691a      	ldr	r2, [r3, #16]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004642:	b2d2      	uxtb	r2, r2
 8004644:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800464a:	1c5a      	adds	r2, r3, #1
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004654:	b29b      	uxth	r3, r3
 8004656:	3b01      	subs	r3, #1
 8004658:	b29a      	uxth	r2, r3
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004662:	b29b      	uxth	r3, r3
 8004664:	2b00      	cmp	r3, #0
 8004666:	d005      	beq.n	8004674 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466c:	f043 0204 	orr.w	r2, r3, #4
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004678:	2b00      	cmp	r3, #0
 800467a:	d003      	beq.n	8004684 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f000 f8b3 	bl	80047e8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004682:	e039      	b.n	80046f8 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004684:	7bfb      	ldrb	r3, [r7, #15]
 8004686:	2b2a      	cmp	r3, #42	; 0x2a
 8004688:	d109      	bne.n	800469e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2200      	movs	r2, #0
 800468e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2228      	movs	r2, #40	; 0x28
 8004694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	f7ff f83c 	bl	8003716 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	2b28      	cmp	r3, #40	; 0x28
 80046a8:	d111      	bne.n	80046ce <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	4a15      	ldr	r2, [pc, #84]	; (8004704 <I2C_Slave_STOPF+0x25c>)
 80046ae:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2200      	movs	r2, #0
 80046b4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2220      	movs	r2, #32
 80046ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f7ff f83b 	bl	8003742 <HAL_I2C_ListenCpltCallback>
}
 80046cc:	e014      	b.n	80046f8 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d2:	2b22      	cmp	r3, #34	; 0x22
 80046d4:	d002      	beq.n	80046dc <I2C_Slave_STOPF+0x234>
 80046d6:	7bfb      	ldrb	r3, [r7, #15]
 80046d8:	2b22      	cmp	r3, #34	; 0x22
 80046da:	d10d      	bne.n	80046f8 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2200      	movs	r2, #0
 80046e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2220      	movs	r2, #32
 80046e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2200      	movs	r2, #0
 80046ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f7ff f80f 	bl	8003716 <HAL_I2C_SlaveRxCpltCallback>
}
 80046f8:	bf00      	nop
 80046fa:	3710      	adds	r7, #16
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}
 8004700:	08004a4d 	.word	0x08004a4d
 8004704:	ffff0000 	.word	0xffff0000

08004708 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b084      	sub	sp, #16
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004716:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800471c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	2b08      	cmp	r3, #8
 8004722:	d002      	beq.n	800472a <I2C_Slave_AF+0x22>
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	2b20      	cmp	r3, #32
 8004728:	d129      	bne.n	800477e <I2C_Slave_AF+0x76>
 800472a:	7bfb      	ldrb	r3, [r7, #15]
 800472c:	2b28      	cmp	r3, #40	; 0x28
 800472e:	d126      	bne.n	800477e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a2c      	ldr	r2, [pc, #176]	; (80047e4 <I2C_Slave_AF+0xdc>)
 8004734:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	685a      	ldr	r2, [r3, #4]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004744:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800474e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800475e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2220      	movs	r2, #32
 800476a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004776:	6878      	ldr	r0, [r7, #4]
 8004778:	f7fe ffe3 	bl	8003742 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800477c:	e02e      	b.n	80047dc <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800477e:	7bfb      	ldrb	r3, [r7, #15]
 8004780:	2b21      	cmp	r3, #33	; 0x21
 8004782:	d126      	bne.n	80047d2 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	4a17      	ldr	r2, [pc, #92]	; (80047e4 <I2C_Slave_AF+0xdc>)
 8004788:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2221      	movs	r2, #33	; 0x21
 800478e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2220      	movs	r2, #32
 8004794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	685a      	ldr	r2, [r3, #4]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80047ae:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80047b8:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047c8:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f7fe ff9a 	bl	8003704 <HAL_I2C_SlaveTxCpltCallback>
}
 80047d0:	e004      	b.n	80047dc <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80047da:	615a      	str	r2, [r3, #20]
}
 80047dc:	bf00      	nop
 80047de:	3710      	adds	r7, #16
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}
 80047e4:	ffff0000 	.word	0xffff0000

080047e8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b084      	sub	sp, #16
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047f6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80047fe:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004800:	7bbb      	ldrb	r3, [r7, #14]
 8004802:	2b10      	cmp	r3, #16
 8004804:	d002      	beq.n	800480c <I2C_ITError+0x24>
 8004806:	7bbb      	ldrb	r3, [r7, #14]
 8004808:	2b40      	cmp	r3, #64	; 0x40
 800480a:	d10a      	bne.n	8004822 <I2C_ITError+0x3a>
 800480c:	7bfb      	ldrb	r3, [r7, #15]
 800480e:	2b22      	cmp	r3, #34	; 0x22
 8004810:	d107      	bne.n	8004822 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004820:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004822:	7bfb      	ldrb	r3, [r7, #15]
 8004824:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004828:	2b28      	cmp	r3, #40	; 0x28
 800482a:	d107      	bne.n	800483c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2200      	movs	r2, #0
 8004830:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2228      	movs	r2, #40	; 0x28
 8004836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800483a:	e015      	b.n	8004868 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004846:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800484a:	d00a      	beq.n	8004862 <I2C_ITError+0x7a>
 800484c:	7bfb      	ldrb	r3, [r7, #15]
 800484e:	2b60      	cmp	r3, #96	; 0x60
 8004850:	d007      	beq.n	8004862 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2220      	movs	r2, #32
 8004856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2200      	movs	r2, #0
 800485e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004872:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004876:	d162      	bne.n	800493e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	685a      	ldr	r2, [r3, #4]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004886:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800488c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004890:	b2db      	uxtb	r3, r3
 8004892:	2b01      	cmp	r3, #1
 8004894:	d020      	beq.n	80048d8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800489a:	4a6a      	ldr	r2, [pc, #424]	; (8004a44 <I2C_ITError+0x25c>)
 800489c:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048a2:	4618      	mov	r0, r3
 80048a4:	f7fe f9da 	bl	8002c5c <HAL_DMA_Abort_IT>
 80048a8:	4603      	mov	r3, r0
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	f000 8089 	beq.w	80049c2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f022 0201 	bic.w	r2, r2, #1
 80048be:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2220      	movs	r2, #32
 80048c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048ce:	687a      	ldr	r2, [r7, #4]
 80048d0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80048d2:	4610      	mov	r0, r2
 80048d4:	4798      	blx	r3
 80048d6:	e074      	b.n	80049c2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048dc:	4a59      	ldr	r2, [pc, #356]	; (8004a44 <I2C_ITError+0x25c>)
 80048de:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048e4:	4618      	mov	r0, r3
 80048e6:	f7fe f9b9 	bl	8002c5c <HAL_DMA_Abort_IT>
 80048ea:	4603      	mov	r3, r0
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d068      	beq.n	80049c2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	695b      	ldr	r3, [r3, #20]
 80048f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048fa:	2b40      	cmp	r3, #64	; 0x40
 80048fc:	d10b      	bne.n	8004916 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	691a      	ldr	r2, [r3, #16]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004908:	b2d2      	uxtb	r2, r2
 800490a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004910:	1c5a      	adds	r2, r3, #1
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f022 0201 	bic.w	r2, r2, #1
 8004924:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2220      	movs	r2, #32
 800492a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004932:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004934:	687a      	ldr	r2, [r7, #4]
 8004936:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004938:	4610      	mov	r0, r2
 800493a:	4798      	blx	r3
 800493c:	e041      	b.n	80049c2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004944:	b2db      	uxtb	r3, r3
 8004946:	2b60      	cmp	r3, #96	; 0x60
 8004948:	d125      	bne.n	8004996 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2220      	movs	r2, #32
 800494e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004962:	2b40      	cmp	r3, #64	; 0x40
 8004964:	d10b      	bne.n	800497e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	691a      	ldr	r2, [r3, #16]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004970:	b2d2      	uxtb	r2, r2
 8004972:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004978:	1c5a      	adds	r2, r3, #1
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f022 0201 	bic.w	r2, r2, #1
 800498c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f7fe fefb 	bl	800378a <HAL_I2C_AbortCpltCallback>
 8004994:	e015      	b.n	80049c2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	695b      	ldr	r3, [r3, #20]
 800499c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049a0:	2b40      	cmp	r3, #64	; 0x40
 80049a2:	d10b      	bne.n	80049bc <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	691a      	ldr	r2, [r3, #16]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ae:	b2d2      	uxtb	r2, r2
 80049b0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b6:	1c5a      	adds	r2, r3, #1
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80049bc:	6878      	ldr	r0, [r7, #4]
 80049be:	f7fe fedb 	bl	8003778 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	f003 0301 	and.w	r3, r3, #1
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d10e      	bne.n	80049f0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d109      	bne.n	80049f0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d104      	bne.n	80049f0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d007      	beq.n	8004a00 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	685a      	ldr	r2, [r3, #4]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80049fe:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a06:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a0c:	f003 0304 	and.w	r3, r3, #4
 8004a10:	2b04      	cmp	r3, #4
 8004a12:	d113      	bne.n	8004a3c <I2C_ITError+0x254>
 8004a14:	7bfb      	ldrb	r3, [r7, #15]
 8004a16:	2b28      	cmp	r3, #40	; 0x28
 8004a18:	d110      	bne.n	8004a3c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a0a      	ldr	r2, [pc, #40]	; (8004a48 <I2C_ITError+0x260>)
 8004a1e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2220      	movs	r2, #32
 8004a2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2200      	movs	r2, #0
 8004a32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	f7fe fe83 	bl	8003742 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004a3c:	bf00      	nop
 8004a3e:	3710      	adds	r7, #16
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}
 8004a44:	08004a4d 	.word	0x08004a4d
 8004a48:	ffff0000 	.word	0xffff0000

08004a4c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b086      	sub	sp, #24
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004a54:	2300      	movs	r3, #0
 8004a56:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a5c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a64:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004a66:	4b4b      	ldr	r3, [pc, #300]	; (8004b94 <I2C_DMAAbort+0x148>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	08db      	lsrs	r3, r3, #3
 8004a6c:	4a4a      	ldr	r2, [pc, #296]	; (8004b98 <I2C_DMAAbort+0x14c>)
 8004a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a72:	0a1a      	lsrs	r2, r3, #8
 8004a74:	4613      	mov	r3, r2
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	4413      	add	r3, r2
 8004a7a:	00da      	lsls	r2, r3, #3
 8004a7c:	1ad3      	subs	r3, r2, r3
 8004a7e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d106      	bne.n	8004a94 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a8a:	f043 0220 	orr.w	r2, r3, #32
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8004a92:	e00a      	b.n	8004aaa <I2C_DMAAbort+0x5e>
    }
    count--;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	3b01      	subs	r3, #1
 8004a98:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004aa4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004aa8:	d0ea      	beq.n	8004a80 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d003      	beq.n	8004aba <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d003      	beq.n	8004aca <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ad8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	2200      	movs	r2, #0
 8004ade:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d003      	beq.n	8004af0 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004aec:	2200      	movs	r2, #0
 8004aee:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d003      	beq.n	8004b00 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004afc:	2200      	movs	r2, #0
 8004afe:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f022 0201 	bic.w	r2, r2, #1
 8004b0e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	2b60      	cmp	r3, #96	; 0x60
 8004b1a:	d10e      	bne.n	8004b3a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	2220      	movs	r2, #32
 8004b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	2200      	movs	r2, #0
 8004b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004b32:	6978      	ldr	r0, [r7, #20]
 8004b34:	f7fe fe29 	bl	800378a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004b38:	e027      	b.n	8004b8a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b3a:	7cfb      	ldrb	r3, [r7, #19]
 8004b3c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004b40:	2b28      	cmp	r3, #40	; 0x28
 8004b42:	d117      	bne.n	8004b74 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	681a      	ldr	r2, [r3, #0]
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f042 0201 	orr.w	r2, r2, #1
 8004b52:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004b62:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	2200      	movs	r2, #0
 8004b68:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	2228      	movs	r2, #40	; 0x28
 8004b6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004b72:	e007      	b.n	8004b84 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	2220      	movs	r2, #32
 8004b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004b84:	6978      	ldr	r0, [r7, #20]
 8004b86:	f7fe fdf7 	bl	8003778 <HAL_I2C_ErrorCallback>
}
 8004b8a:	bf00      	nop
 8004b8c:	3718      	adds	r7, #24
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	2000004c 	.word	0x2000004c
 8004b98:	14f8b589 	.word	0x14f8b589

08004b9c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b085      	sub	sp, #20
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004ba8:	4b13      	ldr	r3, [pc, #76]	; (8004bf8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	08db      	lsrs	r3, r3, #3
 8004bae:	4a13      	ldr	r2, [pc, #76]	; (8004bfc <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004bb0:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb4:	0a1a      	lsrs	r2, r3, #8
 8004bb6:	4613      	mov	r3, r2
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	4413      	add	r3, r2
 8004bbc:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	3b01      	subs	r3, #1
 8004bc2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d107      	bne.n	8004bda <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bce:	f043 0220 	orr.w	r2, r3, #32
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e008      	b.n	8004bec <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004be4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004be8:	d0e9      	beq.n	8004bbe <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004bea:	2300      	movs	r3, #0
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3714      	adds	r7, #20
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bc80      	pop	{r7}
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop
 8004bf8:	2000004c 	.word	0x2000004c
 8004bfc:	14f8b589 	.word	0x14f8b589

08004c00 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b083      	sub	sp, #12
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c0c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004c10:	d103      	bne.n	8004c1a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2201      	movs	r2, #1
 8004c16:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004c18:	e007      	b.n	8004c2a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c1e:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004c22:	d102      	bne.n	8004c2a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2208      	movs	r2, #8
 8004c28:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004c2a:	bf00      	nop
 8004c2c:	370c      	adds	r7, #12
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bc80      	pop	{r7}
 8004c32:	4770      	bx	lr

08004c34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b088      	sub	sp, #32
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d101      	bne.n	8004c46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e31d      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c46:	4b94      	ldr	r3, [pc, #592]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f003 030c 	and.w	r3, r3, #12
 8004c4e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c50:	4b91      	ldr	r3, [pc, #580]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c58:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f003 0301 	and.w	r3, r3, #1
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d07b      	beq.n	8004d5e <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c66:	69bb      	ldr	r3, [r7, #24]
 8004c68:	2b08      	cmp	r3, #8
 8004c6a:	d006      	beq.n	8004c7a <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004c6c:	69bb      	ldr	r3, [r7, #24]
 8004c6e:	2b0c      	cmp	r3, #12
 8004c70:	d10f      	bne.n	8004c92 <HAL_RCC_OscConfig+0x5e>
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c78:	d10b      	bne.n	8004c92 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c7a:	4b87      	ldr	r3, [pc, #540]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d06a      	beq.n	8004d5c <HAL_RCC_OscConfig+0x128>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d166      	bne.n	8004d5c <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e2f7      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d106      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x74>
 8004c9a:	4b7f      	ldr	r3, [pc, #508]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a7e      	ldr	r2, [pc, #504]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004ca0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ca4:	6013      	str	r3, [r2, #0]
 8004ca6:	e02d      	b.n	8004d04 <HAL_RCC_OscConfig+0xd0>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d10c      	bne.n	8004cca <HAL_RCC_OscConfig+0x96>
 8004cb0:	4b79      	ldr	r3, [pc, #484]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a78      	ldr	r2, [pc, #480]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004cb6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cba:	6013      	str	r3, [r2, #0]
 8004cbc:	4b76      	ldr	r3, [pc, #472]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a75      	ldr	r2, [pc, #468]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004cc2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cc6:	6013      	str	r3, [r2, #0]
 8004cc8:	e01c      	b.n	8004d04 <HAL_RCC_OscConfig+0xd0>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	2b05      	cmp	r3, #5
 8004cd0:	d10c      	bne.n	8004cec <HAL_RCC_OscConfig+0xb8>
 8004cd2:	4b71      	ldr	r3, [pc, #452]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a70      	ldr	r2, [pc, #448]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004cd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004cdc:	6013      	str	r3, [r2, #0]
 8004cde:	4b6e      	ldr	r3, [pc, #440]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a6d      	ldr	r2, [pc, #436]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004ce4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ce8:	6013      	str	r3, [r2, #0]
 8004cea:	e00b      	b.n	8004d04 <HAL_RCC_OscConfig+0xd0>
 8004cec:	4b6a      	ldr	r3, [pc, #424]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a69      	ldr	r2, [pc, #420]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004cf2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cf6:	6013      	str	r3, [r2, #0]
 8004cf8:	4b67      	ldr	r3, [pc, #412]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a66      	ldr	r2, [pc, #408]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004cfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d013      	beq.n	8004d34 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d0c:	f7fd f9d4 	bl	80020b8 <HAL_GetTick>
 8004d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004d12:	e008      	b.n	8004d26 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d14:	f7fd f9d0 	bl	80020b8 <HAL_GetTick>
 8004d18:	4602      	mov	r2, r0
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	1ad3      	subs	r3, r2, r3
 8004d1e:	2b64      	cmp	r3, #100	; 0x64
 8004d20:	d901      	bls.n	8004d26 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8004d22:	2303      	movs	r3, #3
 8004d24:	e2ad      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004d26:	4b5c      	ldr	r3, [pc, #368]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d0f0      	beq.n	8004d14 <HAL_RCC_OscConfig+0xe0>
 8004d32:	e014      	b.n	8004d5e <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d34:	f7fd f9c0 	bl	80020b8 <HAL_GetTick>
 8004d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004d3a:	e008      	b.n	8004d4e <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d3c:	f7fd f9bc 	bl	80020b8 <HAL_GetTick>
 8004d40:	4602      	mov	r2, r0
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	1ad3      	subs	r3, r2, r3
 8004d46:	2b64      	cmp	r3, #100	; 0x64
 8004d48:	d901      	bls.n	8004d4e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	e299      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004d4e:	4b52      	ldr	r3, [pc, #328]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d1f0      	bne.n	8004d3c <HAL_RCC_OscConfig+0x108>
 8004d5a:	e000      	b.n	8004d5e <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 0302 	and.w	r3, r3, #2
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d05a      	beq.n	8004e20 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	2b04      	cmp	r3, #4
 8004d6e:	d005      	beq.n	8004d7c <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004d70:	69bb      	ldr	r3, [r7, #24]
 8004d72:	2b0c      	cmp	r3, #12
 8004d74:	d119      	bne.n	8004daa <HAL_RCC_OscConfig+0x176>
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d116      	bne.n	8004daa <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d7c:	4b46      	ldr	r3, [pc, #280]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 0302 	and.w	r3, r3, #2
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d005      	beq.n	8004d94 <HAL_RCC_OscConfig+0x160>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d001      	beq.n	8004d94 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	e276      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d94:	4b40      	ldr	r3, [pc, #256]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	691b      	ldr	r3, [r3, #16]
 8004da0:	021b      	lsls	r3, r3, #8
 8004da2:	493d      	ldr	r1, [pc, #244]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004da4:	4313      	orrs	r3, r2
 8004da6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004da8:	e03a      	b.n	8004e20 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	68db      	ldr	r3, [r3, #12]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d020      	beq.n	8004df4 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004db2:	4b3a      	ldr	r3, [pc, #232]	; (8004e9c <HAL_RCC_OscConfig+0x268>)
 8004db4:	2201      	movs	r2, #1
 8004db6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004db8:	f7fd f97e 	bl	80020b8 <HAL_GetTick>
 8004dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004dbe:	e008      	b.n	8004dd2 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004dc0:	f7fd f97a 	bl	80020b8 <HAL_GetTick>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d901      	bls.n	8004dd2 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e257      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004dd2:	4b31      	ldr	r3, [pc, #196]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f003 0302 	and.w	r3, r3, #2
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d0f0      	beq.n	8004dc0 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dde:	4b2e      	ldr	r3, [pc, #184]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	691b      	ldr	r3, [r3, #16]
 8004dea:	021b      	lsls	r3, r3, #8
 8004dec:	492a      	ldr	r1, [pc, #168]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004dee:	4313      	orrs	r3, r2
 8004df0:	604b      	str	r3, [r1, #4]
 8004df2:	e015      	b.n	8004e20 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004df4:	4b29      	ldr	r3, [pc, #164]	; (8004e9c <HAL_RCC_OscConfig+0x268>)
 8004df6:	2200      	movs	r2, #0
 8004df8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dfa:	f7fd f95d 	bl	80020b8 <HAL_GetTick>
 8004dfe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004e00:	e008      	b.n	8004e14 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e02:	f7fd f959 	bl	80020b8 <HAL_GetTick>
 8004e06:	4602      	mov	r2, r0
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d901      	bls.n	8004e14 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8004e10:	2303      	movs	r3, #3
 8004e12:	e236      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004e14:	4b20      	ldr	r3, [pc, #128]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 0302 	and.w	r3, r3, #2
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d1f0      	bne.n	8004e02 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 0310 	and.w	r3, r3, #16
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	f000 80b8 	beq.w	8004f9e <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e2e:	69bb      	ldr	r3, [r7, #24]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d170      	bne.n	8004f16 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004e34:	4b18      	ldr	r3, [pc, #96]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d005      	beq.n	8004e4c <HAL_RCC_OscConfig+0x218>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	699b      	ldr	r3, [r3, #24]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d101      	bne.n	8004e4c <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e21a      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6a1a      	ldr	r2, [r3, #32]
 8004e50:	4b11      	ldr	r3, [pc, #68]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	d921      	bls.n	8004ea0 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6a1b      	ldr	r3, [r3, #32]
 8004e60:	4618      	mov	r0, r3
 8004e62:	f000 fc23 	bl	80056ac <RCC_SetFlashLatencyFromMSIRange>
 8004e66:	4603      	mov	r3, r0
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d001      	beq.n	8004e70 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e208      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004e70:	4b09      	ldr	r3, [pc, #36]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6a1b      	ldr	r3, [r3, #32]
 8004e7c:	4906      	ldr	r1, [pc, #24]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004e82:	4b05      	ldr	r3, [pc, #20]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	69db      	ldr	r3, [r3, #28]
 8004e8e:	061b      	lsls	r3, r3, #24
 8004e90:	4901      	ldr	r1, [pc, #4]	; (8004e98 <HAL_RCC_OscConfig+0x264>)
 8004e92:	4313      	orrs	r3, r2
 8004e94:	604b      	str	r3, [r1, #4]
 8004e96:	e020      	b.n	8004eda <HAL_RCC_OscConfig+0x2a6>
 8004e98:	40023800 	.word	0x40023800
 8004e9c:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ea0:	4ba4      	ldr	r3, [pc, #656]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6a1b      	ldr	r3, [r3, #32]
 8004eac:	49a1      	ldr	r1, [pc, #644]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004eb2:	4ba0      	ldr	r3, [pc, #640]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	69db      	ldr	r3, [r3, #28]
 8004ebe:	061b      	lsls	r3, r3, #24
 8004ec0:	499c      	ldr	r1, [pc, #624]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6a1b      	ldr	r3, [r3, #32]
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f000 fbee 	bl	80056ac <RCC_SetFlashLatencyFromMSIRange>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d001      	beq.n	8004eda <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e1d3      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a1b      	ldr	r3, [r3, #32]
 8004ede:	0b5b      	lsrs	r3, r3, #13
 8004ee0:	3301      	adds	r3, #1
 8004ee2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004ee6:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004eea:	4a92      	ldr	r2, [pc, #584]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 8004eec:	6892      	ldr	r2, [r2, #8]
 8004eee:	0912      	lsrs	r2, r2, #4
 8004ef0:	f002 020f 	and.w	r2, r2, #15
 8004ef4:	4990      	ldr	r1, [pc, #576]	; (8005138 <HAL_RCC_OscConfig+0x504>)
 8004ef6:	5c8a      	ldrb	r2, [r1, r2]
 8004ef8:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004efa:	4a90      	ldr	r2, [pc, #576]	; (800513c <HAL_RCC_OscConfig+0x508>)
 8004efc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004efe:	4b90      	ldr	r3, [pc, #576]	; (8005140 <HAL_RCC_OscConfig+0x50c>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4618      	mov	r0, r3
 8004f04:	f7fd f88c 	bl	8002020 <HAL_InitTick>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004f0c:	7bfb      	ldrb	r3, [r7, #15]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d045      	beq.n	8004f9e <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8004f12:	7bfb      	ldrb	r3, [r7, #15]
 8004f14:	e1b5      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	699b      	ldr	r3, [r3, #24]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d029      	beq.n	8004f72 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004f1e:	4b89      	ldr	r3, [pc, #548]	; (8005144 <HAL_RCC_OscConfig+0x510>)
 8004f20:	2201      	movs	r2, #1
 8004f22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f24:	f7fd f8c8 	bl	80020b8 <HAL_GetTick>
 8004f28:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004f2a:	e008      	b.n	8004f3e <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004f2c:	f7fd f8c4 	bl	80020b8 <HAL_GetTick>
 8004f30:	4602      	mov	r2, r0
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	1ad3      	subs	r3, r2, r3
 8004f36:	2b02      	cmp	r3, #2
 8004f38:	d901      	bls.n	8004f3e <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e1a1      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004f3e:	4b7d      	ldr	r3, [pc, #500]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d0f0      	beq.n	8004f2c <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f4a:	4b7a      	ldr	r3, [pc, #488]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a1b      	ldr	r3, [r3, #32]
 8004f56:	4977      	ldr	r1, [pc, #476]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f5c:	4b75      	ldr	r3, [pc, #468]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	69db      	ldr	r3, [r3, #28]
 8004f68:	061b      	lsls	r3, r3, #24
 8004f6a:	4972      	ldr	r1, [pc, #456]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	604b      	str	r3, [r1, #4]
 8004f70:	e015      	b.n	8004f9e <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004f72:	4b74      	ldr	r3, [pc, #464]	; (8005144 <HAL_RCC_OscConfig+0x510>)
 8004f74:	2200      	movs	r2, #0
 8004f76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f78:	f7fd f89e 	bl	80020b8 <HAL_GetTick>
 8004f7c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004f7e:	e008      	b.n	8004f92 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004f80:	f7fd f89a 	bl	80020b8 <HAL_GetTick>
 8004f84:	4602      	mov	r2, r0
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	2b02      	cmp	r3, #2
 8004f8c:	d901      	bls.n	8004f92 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e177      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004f92:	4b68      	ldr	r3, [pc, #416]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d1f0      	bne.n	8004f80 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0308 	and.w	r3, r3, #8
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d030      	beq.n	800500c <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	695b      	ldr	r3, [r3, #20]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d016      	beq.n	8004fe0 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fb2:	4b65      	ldr	r3, [pc, #404]	; (8005148 <HAL_RCC_OscConfig+0x514>)
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fb8:	f7fd f87e 	bl	80020b8 <HAL_GetTick>
 8004fbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004fbe:	e008      	b.n	8004fd2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004fc0:	f7fd f87a 	bl	80020b8 <HAL_GetTick>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	693b      	ldr	r3, [r7, #16]
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	2b02      	cmp	r3, #2
 8004fcc:	d901      	bls.n	8004fd2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004fce:	2303      	movs	r3, #3
 8004fd0:	e157      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004fd2:	4b58      	ldr	r3, [pc, #352]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 8004fd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fd6:	f003 0302 	and.w	r3, r3, #2
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d0f0      	beq.n	8004fc0 <HAL_RCC_OscConfig+0x38c>
 8004fde:	e015      	b.n	800500c <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004fe0:	4b59      	ldr	r3, [pc, #356]	; (8005148 <HAL_RCC_OscConfig+0x514>)
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fe6:	f7fd f867 	bl	80020b8 <HAL_GetTick>
 8004fea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004fec:	e008      	b.n	8005000 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004fee:	f7fd f863 	bl	80020b8 <HAL_GetTick>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	1ad3      	subs	r3, r2, r3
 8004ff8:	2b02      	cmp	r3, #2
 8004ffa:	d901      	bls.n	8005000 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e140      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005000:	4b4c      	ldr	r3, [pc, #304]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 8005002:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005004:	f003 0302 	and.w	r3, r3, #2
 8005008:	2b00      	cmp	r3, #0
 800500a:	d1f0      	bne.n	8004fee <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f003 0304 	and.w	r3, r3, #4
 8005014:	2b00      	cmp	r3, #0
 8005016:	f000 80b5 	beq.w	8005184 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 800501a:	2300      	movs	r3, #0
 800501c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800501e:	4b45      	ldr	r3, [pc, #276]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 8005020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005022:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005026:	2b00      	cmp	r3, #0
 8005028:	d10d      	bne.n	8005046 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800502a:	4b42      	ldr	r3, [pc, #264]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 800502c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800502e:	4a41      	ldr	r2, [pc, #260]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 8005030:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005034:	6253      	str	r3, [r2, #36]	; 0x24
 8005036:	4b3f      	ldr	r3, [pc, #252]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 8005038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800503a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800503e:	60bb      	str	r3, [r7, #8]
 8005040:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005042:	2301      	movs	r3, #1
 8005044:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005046:	4b41      	ldr	r3, [pc, #260]	; (800514c <HAL_RCC_OscConfig+0x518>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800504e:	2b00      	cmp	r3, #0
 8005050:	d118      	bne.n	8005084 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005052:	4b3e      	ldr	r3, [pc, #248]	; (800514c <HAL_RCC_OscConfig+0x518>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a3d      	ldr	r2, [pc, #244]	; (800514c <HAL_RCC_OscConfig+0x518>)
 8005058:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800505c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800505e:	f7fd f82b 	bl	80020b8 <HAL_GetTick>
 8005062:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005064:	e008      	b.n	8005078 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005066:	f7fd f827 	bl	80020b8 <HAL_GetTick>
 800506a:	4602      	mov	r2, r0
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	2b64      	cmp	r3, #100	; 0x64
 8005072:	d901      	bls.n	8005078 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8005074:	2303      	movs	r3, #3
 8005076:	e104      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005078:	4b34      	ldr	r3, [pc, #208]	; (800514c <HAL_RCC_OscConfig+0x518>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005080:	2b00      	cmp	r3, #0
 8005082:	d0f0      	beq.n	8005066 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	2b01      	cmp	r3, #1
 800508a:	d106      	bne.n	800509a <HAL_RCC_OscConfig+0x466>
 800508c:	4b29      	ldr	r3, [pc, #164]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 800508e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005090:	4a28      	ldr	r2, [pc, #160]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 8005092:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005096:	6353      	str	r3, [r2, #52]	; 0x34
 8005098:	e02d      	b.n	80050f6 <HAL_RCC_OscConfig+0x4c2>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d10c      	bne.n	80050bc <HAL_RCC_OscConfig+0x488>
 80050a2:	4b24      	ldr	r3, [pc, #144]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 80050a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050a6:	4a23      	ldr	r2, [pc, #140]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 80050a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80050ac:	6353      	str	r3, [r2, #52]	; 0x34
 80050ae:	4b21      	ldr	r3, [pc, #132]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 80050b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050b2:	4a20      	ldr	r2, [pc, #128]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 80050b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050b8:	6353      	str	r3, [r2, #52]	; 0x34
 80050ba:	e01c      	b.n	80050f6 <HAL_RCC_OscConfig+0x4c2>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	2b05      	cmp	r3, #5
 80050c2:	d10c      	bne.n	80050de <HAL_RCC_OscConfig+0x4aa>
 80050c4:	4b1b      	ldr	r3, [pc, #108]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 80050c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050c8:	4a1a      	ldr	r2, [pc, #104]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 80050ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80050ce:	6353      	str	r3, [r2, #52]	; 0x34
 80050d0:	4b18      	ldr	r3, [pc, #96]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 80050d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050d4:	4a17      	ldr	r2, [pc, #92]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 80050d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050da:	6353      	str	r3, [r2, #52]	; 0x34
 80050dc:	e00b      	b.n	80050f6 <HAL_RCC_OscConfig+0x4c2>
 80050de:	4b15      	ldr	r3, [pc, #84]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 80050e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050e2:	4a14      	ldr	r2, [pc, #80]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 80050e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80050e8:	6353      	str	r3, [r2, #52]	; 0x34
 80050ea:	4b12      	ldr	r3, [pc, #72]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 80050ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050ee:	4a11      	ldr	r2, [pc, #68]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 80050f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050f4:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d015      	beq.n	800512a <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050fe:	f7fc ffdb 	bl	80020b8 <HAL_GetTick>
 8005102:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005104:	e00a      	b.n	800511c <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005106:	f7fc ffd7 	bl	80020b8 <HAL_GetTick>
 800510a:	4602      	mov	r2, r0
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	1ad3      	subs	r3, r2, r3
 8005110:	f241 3288 	movw	r2, #5000	; 0x1388
 8005114:	4293      	cmp	r3, r2
 8005116:	d901      	bls.n	800511c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8005118:	2303      	movs	r3, #3
 800511a:	e0b2      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800511c:	4b05      	ldr	r3, [pc, #20]	; (8005134 <HAL_RCC_OscConfig+0x500>)
 800511e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005120:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005124:	2b00      	cmp	r3, #0
 8005126:	d0ee      	beq.n	8005106 <HAL_RCC_OscConfig+0x4d2>
 8005128:	e023      	b.n	8005172 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800512a:	f7fc ffc5 	bl	80020b8 <HAL_GetTick>
 800512e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005130:	e019      	b.n	8005166 <HAL_RCC_OscConfig+0x532>
 8005132:	bf00      	nop
 8005134:	40023800 	.word	0x40023800
 8005138:	0800b820 	.word	0x0800b820
 800513c:	2000004c 	.word	0x2000004c
 8005140:	20000050 	.word	0x20000050
 8005144:	42470020 	.word	0x42470020
 8005148:	42470680 	.word	0x42470680
 800514c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005150:	f7fc ffb2 	bl	80020b8 <HAL_GetTick>
 8005154:	4602      	mov	r2, r0
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	1ad3      	subs	r3, r2, r3
 800515a:	f241 3288 	movw	r2, #5000	; 0x1388
 800515e:	4293      	cmp	r3, r2
 8005160:	d901      	bls.n	8005166 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e08d      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005166:	4b49      	ldr	r3, [pc, #292]	; (800528c <HAL_RCC_OscConfig+0x658>)
 8005168:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800516a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800516e:	2b00      	cmp	r3, #0
 8005170:	d1ee      	bne.n	8005150 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005172:	7ffb      	ldrb	r3, [r7, #31]
 8005174:	2b01      	cmp	r3, #1
 8005176:	d105      	bne.n	8005184 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005178:	4b44      	ldr	r3, [pc, #272]	; (800528c <HAL_RCC_OscConfig+0x658>)
 800517a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800517c:	4a43      	ldr	r2, [pc, #268]	; (800528c <HAL_RCC_OscConfig+0x658>)
 800517e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005182:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005188:	2b00      	cmp	r3, #0
 800518a:	d079      	beq.n	8005280 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800518c:	69bb      	ldr	r3, [r7, #24]
 800518e:	2b0c      	cmp	r3, #12
 8005190:	d056      	beq.n	8005240 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005196:	2b02      	cmp	r3, #2
 8005198:	d13b      	bne.n	8005212 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800519a:	4b3d      	ldr	r3, [pc, #244]	; (8005290 <HAL_RCC_OscConfig+0x65c>)
 800519c:	2200      	movs	r2, #0
 800519e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051a0:	f7fc ff8a 	bl	80020b8 <HAL_GetTick>
 80051a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80051a6:	e008      	b.n	80051ba <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051a8:	f7fc ff86 	bl	80020b8 <HAL_GetTick>
 80051ac:	4602      	mov	r2, r0
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	1ad3      	subs	r3, r2, r3
 80051b2:	2b02      	cmp	r3, #2
 80051b4:	d901      	bls.n	80051ba <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80051b6:	2303      	movs	r3, #3
 80051b8:	e063      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80051ba:	4b34      	ldr	r3, [pc, #208]	; (800528c <HAL_RCC_OscConfig+0x658>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d1f0      	bne.n	80051a8 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80051c6:	4b31      	ldr	r3, [pc, #196]	; (800528c <HAL_RCC_OscConfig+0x658>)
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051d6:	4319      	orrs	r1, r3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051dc:	430b      	orrs	r3, r1
 80051de:	492b      	ldr	r1, [pc, #172]	; (800528c <HAL_RCC_OscConfig+0x658>)
 80051e0:	4313      	orrs	r3, r2
 80051e2:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051e4:	4b2a      	ldr	r3, [pc, #168]	; (8005290 <HAL_RCC_OscConfig+0x65c>)
 80051e6:	2201      	movs	r2, #1
 80051e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051ea:	f7fc ff65 	bl	80020b8 <HAL_GetTick>
 80051ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80051f0:	e008      	b.n	8005204 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051f2:	f7fc ff61 	bl	80020b8 <HAL_GetTick>
 80051f6:	4602      	mov	r2, r0
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	2b02      	cmp	r3, #2
 80051fe:	d901      	bls.n	8005204 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8005200:	2303      	movs	r3, #3
 8005202:	e03e      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005204:	4b21      	ldr	r3, [pc, #132]	; (800528c <HAL_RCC_OscConfig+0x658>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800520c:	2b00      	cmp	r3, #0
 800520e:	d0f0      	beq.n	80051f2 <HAL_RCC_OscConfig+0x5be>
 8005210:	e036      	b.n	8005280 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005212:	4b1f      	ldr	r3, [pc, #124]	; (8005290 <HAL_RCC_OscConfig+0x65c>)
 8005214:	2200      	movs	r2, #0
 8005216:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005218:	f7fc ff4e 	bl	80020b8 <HAL_GetTick>
 800521c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800521e:	e008      	b.n	8005232 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005220:	f7fc ff4a 	bl	80020b8 <HAL_GetTick>
 8005224:	4602      	mov	r2, r0
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	2b02      	cmp	r3, #2
 800522c:	d901      	bls.n	8005232 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e027      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005232:	4b16      	ldr	r3, [pc, #88]	; (800528c <HAL_RCC_OscConfig+0x658>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800523a:	2b00      	cmp	r3, #0
 800523c:	d1f0      	bne.n	8005220 <HAL_RCC_OscConfig+0x5ec>
 800523e:	e01f      	b.n	8005280 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005244:	2b01      	cmp	r3, #1
 8005246:	d101      	bne.n	800524c <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e01a      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800524c:	4b0f      	ldr	r3, [pc, #60]	; (800528c <HAL_RCC_OscConfig+0x658>)
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800525c:	429a      	cmp	r2, r3
 800525e:	d10d      	bne.n	800527c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800526a:	429a      	cmp	r2, r3
 800526c:	d106      	bne.n	800527c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005278:	429a      	cmp	r2, r3
 800527a:	d001      	beq.n	8005280 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e000      	b.n	8005282 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8005280:	2300      	movs	r3, #0
}
 8005282:	4618      	mov	r0, r3
 8005284:	3720      	adds	r7, #32
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}
 800528a:	bf00      	nop
 800528c:	40023800 	.word	0x40023800
 8005290:	42470060 	.word	0x42470060

08005294 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b084      	sub	sp, #16
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d101      	bne.n	80052a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	e11a      	b.n	80054de <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80052a8:	4b8f      	ldr	r3, [pc, #572]	; (80054e8 <HAL_RCC_ClockConfig+0x254>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f003 0301 	and.w	r3, r3, #1
 80052b0:	683a      	ldr	r2, [r7, #0]
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d919      	bls.n	80052ea <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d105      	bne.n	80052c8 <HAL_RCC_ClockConfig+0x34>
 80052bc:	4b8a      	ldr	r3, [pc, #552]	; (80054e8 <HAL_RCC_ClockConfig+0x254>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a89      	ldr	r2, [pc, #548]	; (80054e8 <HAL_RCC_ClockConfig+0x254>)
 80052c2:	f043 0304 	orr.w	r3, r3, #4
 80052c6:	6013      	str	r3, [r2, #0]
 80052c8:	4b87      	ldr	r3, [pc, #540]	; (80054e8 <HAL_RCC_ClockConfig+0x254>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f023 0201 	bic.w	r2, r3, #1
 80052d0:	4985      	ldr	r1, [pc, #532]	; (80054e8 <HAL_RCC_ClockConfig+0x254>)
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052d8:	4b83      	ldr	r3, [pc, #524]	; (80054e8 <HAL_RCC_ClockConfig+0x254>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 0301 	and.w	r3, r3, #1
 80052e0:	683a      	ldr	r2, [r7, #0]
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d001      	beq.n	80052ea <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e0f9      	b.n	80054de <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0302 	and.w	r3, r3, #2
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d008      	beq.n	8005308 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052f6:	4b7d      	ldr	r3, [pc, #500]	; (80054ec <HAL_RCC_ClockConfig+0x258>)
 80052f8:	689b      	ldr	r3, [r3, #8]
 80052fa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	497a      	ldr	r1, [pc, #488]	; (80054ec <HAL_RCC_ClockConfig+0x258>)
 8005304:	4313      	orrs	r3, r2
 8005306:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 0301 	and.w	r3, r3, #1
 8005310:	2b00      	cmp	r3, #0
 8005312:	f000 808e 	beq.w	8005432 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	2b02      	cmp	r3, #2
 800531c:	d107      	bne.n	800532e <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800531e:	4b73      	ldr	r3, [pc, #460]	; (80054ec <HAL_RCC_ClockConfig+0x258>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005326:	2b00      	cmp	r3, #0
 8005328:	d121      	bne.n	800536e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e0d7      	b.n	80054de <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	2b03      	cmp	r3, #3
 8005334:	d107      	bne.n	8005346 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005336:	4b6d      	ldr	r3, [pc, #436]	; (80054ec <HAL_RCC_ClockConfig+0x258>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800533e:	2b00      	cmp	r3, #0
 8005340:	d115      	bne.n	800536e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	e0cb      	b.n	80054de <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	2b01      	cmp	r3, #1
 800534c:	d107      	bne.n	800535e <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800534e:	4b67      	ldr	r3, [pc, #412]	; (80054ec <HAL_RCC_ClockConfig+0x258>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f003 0302 	and.w	r3, r3, #2
 8005356:	2b00      	cmp	r3, #0
 8005358:	d109      	bne.n	800536e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e0bf      	b.n	80054de <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800535e:	4b63      	ldr	r3, [pc, #396]	; (80054ec <HAL_RCC_ClockConfig+0x258>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005366:	2b00      	cmp	r3, #0
 8005368:	d101      	bne.n	800536e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	e0b7      	b.n	80054de <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800536e:	4b5f      	ldr	r3, [pc, #380]	; (80054ec <HAL_RCC_ClockConfig+0x258>)
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	f023 0203 	bic.w	r2, r3, #3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	495c      	ldr	r1, [pc, #368]	; (80054ec <HAL_RCC_ClockConfig+0x258>)
 800537c:	4313      	orrs	r3, r2
 800537e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005380:	f7fc fe9a 	bl	80020b8 <HAL_GetTick>
 8005384:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	2b02      	cmp	r3, #2
 800538c:	d112      	bne.n	80053b4 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800538e:	e00a      	b.n	80053a6 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005390:	f7fc fe92 	bl	80020b8 <HAL_GetTick>
 8005394:	4602      	mov	r2, r0
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	1ad3      	subs	r3, r2, r3
 800539a:	f241 3288 	movw	r2, #5000	; 0x1388
 800539e:	4293      	cmp	r3, r2
 80053a0:	d901      	bls.n	80053a6 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 80053a2:	2303      	movs	r3, #3
 80053a4:	e09b      	b.n	80054de <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80053a6:	4b51      	ldr	r3, [pc, #324]	; (80054ec <HAL_RCC_ClockConfig+0x258>)
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	f003 030c 	and.w	r3, r3, #12
 80053ae:	2b08      	cmp	r3, #8
 80053b0:	d1ee      	bne.n	8005390 <HAL_RCC_ClockConfig+0xfc>
 80053b2:	e03e      	b.n	8005432 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	2b03      	cmp	r3, #3
 80053ba:	d112      	bne.n	80053e2 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80053bc:	e00a      	b.n	80053d4 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053be:	f7fc fe7b 	bl	80020b8 <HAL_GetTick>
 80053c2:	4602      	mov	r2, r0
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	1ad3      	subs	r3, r2, r3
 80053c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d901      	bls.n	80053d4 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 80053d0:	2303      	movs	r3, #3
 80053d2:	e084      	b.n	80054de <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80053d4:	4b45      	ldr	r3, [pc, #276]	; (80054ec <HAL_RCC_ClockConfig+0x258>)
 80053d6:	689b      	ldr	r3, [r3, #8]
 80053d8:	f003 030c 	and.w	r3, r3, #12
 80053dc:	2b0c      	cmp	r3, #12
 80053de:	d1ee      	bne.n	80053be <HAL_RCC_ClockConfig+0x12a>
 80053e0:	e027      	b.n	8005432 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d11d      	bne.n	8005426 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80053ea:	e00a      	b.n	8005402 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053ec:	f7fc fe64 	bl	80020b8 <HAL_GetTick>
 80053f0:	4602      	mov	r2, r0
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	1ad3      	subs	r3, r2, r3
 80053f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d901      	bls.n	8005402 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 80053fe:	2303      	movs	r3, #3
 8005400:	e06d      	b.n	80054de <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005402:	4b3a      	ldr	r3, [pc, #232]	; (80054ec <HAL_RCC_ClockConfig+0x258>)
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	f003 030c 	and.w	r3, r3, #12
 800540a:	2b04      	cmp	r3, #4
 800540c:	d1ee      	bne.n	80053ec <HAL_RCC_ClockConfig+0x158>
 800540e:	e010      	b.n	8005432 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005410:	f7fc fe52 	bl	80020b8 <HAL_GetTick>
 8005414:	4602      	mov	r2, r0
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	1ad3      	subs	r3, r2, r3
 800541a:	f241 3288 	movw	r2, #5000	; 0x1388
 800541e:	4293      	cmp	r3, r2
 8005420:	d901      	bls.n	8005426 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8005422:	2303      	movs	r3, #3
 8005424:	e05b      	b.n	80054de <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005426:	4b31      	ldr	r3, [pc, #196]	; (80054ec <HAL_RCC_ClockConfig+0x258>)
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	f003 030c 	and.w	r3, r3, #12
 800542e:	2b00      	cmp	r3, #0
 8005430:	d1ee      	bne.n	8005410 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005432:	4b2d      	ldr	r3, [pc, #180]	; (80054e8 <HAL_RCC_ClockConfig+0x254>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f003 0301 	and.w	r3, r3, #1
 800543a:	683a      	ldr	r2, [r7, #0]
 800543c:	429a      	cmp	r2, r3
 800543e:	d219      	bcs.n	8005474 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	2b01      	cmp	r3, #1
 8005444:	d105      	bne.n	8005452 <HAL_RCC_ClockConfig+0x1be>
 8005446:	4b28      	ldr	r3, [pc, #160]	; (80054e8 <HAL_RCC_ClockConfig+0x254>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a27      	ldr	r2, [pc, #156]	; (80054e8 <HAL_RCC_ClockConfig+0x254>)
 800544c:	f043 0304 	orr.w	r3, r3, #4
 8005450:	6013      	str	r3, [r2, #0]
 8005452:	4b25      	ldr	r3, [pc, #148]	; (80054e8 <HAL_RCC_ClockConfig+0x254>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f023 0201 	bic.w	r2, r3, #1
 800545a:	4923      	ldr	r1, [pc, #140]	; (80054e8 <HAL_RCC_ClockConfig+0x254>)
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	4313      	orrs	r3, r2
 8005460:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005462:	4b21      	ldr	r3, [pc, #132]	; (80054e8 <HAL_RCC_ClockConfig+0x254>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 0301 	and.w	r3, r3, #1
 800546a:	683a      	ldr	r2, [r7, #0]
 800546c:	429a      	cmp	r2, r3
 800546e:	d001      	beq.n	8005474 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	e034      	b.n	80054de <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 0304 	and.w	r3, r3, #4
 800547c:	2b00      	cmp	r3, #0
 800547e:	d008      	beq.n	8005492 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005480:	4b1a      	ldr	r3, [pc, #104]	; (80054ec <HAL_RCC_ClockConfig+0x258>)
 8005482:	689b      	ldr	r3, [r3, #8]
 8005484:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	68db      	ldr	r3, [r3, #12]
 800548c:	4917      	ldr	r1, [pc, #92]	; (80054ec <HAL_RCC_ClockConfig+0x258>)
 800548e:	4313      	orrs	r3, r2
 8005490:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f003 0308 	and.w	r3, r3, #8
 800549a:	2b00      	cmp	r3, #0
 800549c:	d009      	beq.n	80054b2 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800549e:	4b13      	ldr	r3, [pc, #76]	; (80054ec <HAL_RCC_ClockConfig+0x258>)
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	691b      	ldr	r3, [r3, #16]
 80054aa:	00db      	lsls	r3, r3, #3
 80054ac:	490f      	ldr	r1, [pc, #60]	; (80054ec <HAL_RCC_ClockConfig+0x258>)
 80054ae:	4313      	orrs	r3, r2
 80054b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80054b2:	f000 f823 	bl	80054fc <HAL_RCC_GetSysClockFreq>
 80054b6:	4602      	mov	r2, r0
 80054b8:	4b0c      	ldr	r3, [pc, #48]	; (80054ec <HAL_RCC_ClockConfig+0x258>)
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	091b      	lsrs	r3, r3, #4
 80054be:	f003 030f 	and.w	r3, r3, #15
 80054c2:	490b      	ldr	r1, [pc, #44]	; (80054f0 <HAL_RCC_ClockConfig+0x25c>)
 80054c4:	5ccb      	ldrb	r3, [r1, r3]
 80054c6:	fa22 f303 	lsr.w	r3, r2, r3
 80054ca:	4a0a      	ldr	r2, [pc, #40]	; (80054f4 <HAL_RCC_ClockConfig+0x260>)
 80054cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80054ce:	4b0a      	ldr	r3, [pc, #40]	; (80054f8 <HAL_RCC_ClockConfig+0x264>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4618      	mov	r0, r3
 80054d4:	f7fc fda4 	bl	8002020 <HAL_InitTick>
 80054d8:	4603      	mov	r3, r0
 80054da:	72fb      	strb	r3, [r7, #11]

  return status;
 80054dc:	7afb      	ldrb	r3, [r7, #11]
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3710      	adds	r7, #16
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}
 80054e6:	bf00      	nop
 80054e8:	40023c00 	.word	0x40023c00
 80054ec:	40023800 	.word	0x40023800
 80054f0:	0800b820 	.word	0x0800b820
 80054f4:	2000004c 	.word	0x2000004c
 80054f8:	20000050 	.word	0x20000050

080054fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80054fc:	b5b0      	push	{r4, r5, r7, lr}
 80054fe:	b086      	sub	sp, #24
 8005500:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8005502:	4b4d      	ldr	r3, [pc, #308]	; (8005638 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f003 030c 	and.w	r3, r3, #12
 800550e:	2b0c      	cmp	r3, #12
 8005510:	d00c      	beq.n	800552c <HAL_RCC_GetSysClockFreq+0x30>
 8005512:	2b0c      	cmp	r3, #12
 8005514:	d87c      	bhi.n	8005610 <HAL_RCC_GetSysClockFreq+0x114>
 8005516:	2b04      	cmp	r3, #4
 8005518:	d002      	beq.n	8005520 <HAL_RCC_GetSysClockFreq+0x24>
 800551a:	2b08      	cmp	r3, #8
 800551c:	d003      	beq.n	8005526 <HAL_RCC_GetSysClockFreq+0x2a>
 800551e:	e077      	b.n	8005610 <HAL_RCC_GetSysClockFreq+0x114>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005520:	4b46      	ldr	r3, [pc, #280]	; (800563c <HAL_RCC_GetSysClockFreq+0x140>)
 8005522:	613b      	str	r3, [r7, #16]
      break;
 8005524:	e082      	b.n	800562c <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005526:	4b46      	ldr	r3, [pc, #280]	; (8005640 <HAL_RCC_GetSysClockFreq+0x144>)
 8005528:	613b      	str	r3, [r7, #16]
      break;
 800552a:	e07f      	b.n	800562c <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	0c9b      	lsrs	r3, r3, #18
 8005530:	f003 030f 	and.w	r3, r3, #15
 8005534:	4a43      	ldr	r2, [pc, #268]	; (8005644 <HAL_RCC_GetSysClockFreq+0x148>)
 8005536:	5cd3      	ldrb	r3, [r2, r3]
 8005538:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	0d9b      	lsrs	r3, r3, #22
 800553e:	f003 0303 	and.w	r3, r3, #3
 8005542:	3301      	adds	r3, #1
 8005544:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005546:	4b3c      	ldr	r3, [pc, #240]	; (8005638 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800554e:	2b00      	cmp	r3, #0
 8005550:	d01a      	beq.n	8005588 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	461a      	mov	r2, r3
 8005556:	f04f 0300 	mov.w	r3, #0
 800555a:	4939      	ldr	r1, [pc, #228]	; (8005640 <HAL_RCC_GetSysClockFreq+0x144>)
 800555c:	fb01 f003 	mul.w	r0, r1, r3
 8005560:	2100      	movs	r1, #0
 8005562:	fb01 f102 	mul.w	r1, r1, r2
 8005566:	1844      	adds	r4, r0, r1
 8005568:	4935      	ldr	r1, [pc, #212]	; (8005640 <HAL_RCC_GetSysClockFreq+0x144>)
 800556a:	fba2 0101 	umull	r0, r1, r2, r1
 800556e:	1863      	adds	r3, r4, r1
 8005570:	4619      	mov	r1, r3
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	461a      	mov	r2, r3
 8005576:	f04f 0300 	mov.w	r3, #0
 800557a:	f7fa fdff 	bl	800017c <__aeabi_uldivmod>
 800557e:	4602      	mov	r2, r0
 8005580:	460b      	mov	r3, r1
 8005582:	4613      	mov	r3, r2
 8005584:	617b      	str	r3, [r7, #20]
 8005586:	e040      	b.n	800560a <HAL_RCC_GetSysClockFreq+0x10e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	461c      	mov	r4, r3
 800558c:	f04f 0500 	mov.w	r5, #0
 8005590:	4620      	mov	r0, r4
 8005592:	4629      	mov	r1, r5
 8005594:	f04f 0200 	mov.w	r2, #0
 8005598:	f04f 0300 	mov.w	r3, #0
 800559c:	014b      	lsls	r3, r1, #5
 800559e:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80055a2:	0142      	lsls	r2, r0, #5
 80055a4:	4610      	mov	r0, r2
 80055a6:	4619      	mov	r1, r3
 80055a8:	1b00      	subs	r0, r0, r4
 80055aa:	eb61 0105 	sbc.w	r1, r1, r5
 80055ae:	f04f 0200 	mov.w	r2, #0
 80055b2:	f04f 0300 	mov.w	r3, #0
 80055b6:	018b      	lsls	r3, r1, #6
 80055b8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80055bc:	0182      	lsls	r2, r0, #6
 80055be:	1a12      	subs	r2, r2, r0
 80055c0:	eb63 0301 	sbc.w	r3, r3, r1
 80055c4:	f04f 0000 	mov.w	r0, #0
 80055c8:	f04f 0100 	mov.w	r1, #0
 80055cc:	00d9      	lsls	r1, r3, #3
 80055ce:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80055d2:	00d0      	lsls	r0, r2, #3
 80055d4:	4602      	mov	r2, r0
 80055d6:	460b      	mov	r3, r1
 80055d8:	1912      	adds	r2, r2, r4
 80055da:	eb45 0303 	adc.w	r3, r5, r3
 80055de:	f04f 0000 	mov.w	r0, #0
 80055e2:	f04f 0100 	mov.w	r1, #0
 80055e6:	0299      	lsls	r1, r3, #10
 80055e8:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80055ec:	0290      	lsls	r0, r2, #10
 80055ee:	4602      	mov	r2, r0
 80055f0:	460b      	mov	r3, r1
 80055f2:	4610      	mov	r0, r2
 80055f4:	4619      	mov	r1, r3
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	461a      	mov	r2, r3
 80055fa:	f04f 0300 	mov.w	r3, #0
 80055fe:	f7fa fdbd 	bl	800017c <__aeabi_uldivmod>
 8005602:	4602      	mov	r2, r0
 8005604:	460b      	mov	r3, r1
 8005606:	4613      	mov	r3, r2
 8005608:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	613b      	str	r3, [r7, #16]
      break;
 800560e:	e00d      	b.n	800562c <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8005610:	4b09      	ldr	r3, [pc, #36]	; (8005638 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	0b5b      	lsrs	r3, r3, #13
 8005616:	f003 0307 	and.w	r3, r3, #7
 800561a:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	3301      	adds	r3, #1
 8005620:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005624:	fa02 f303 	lsl.w	r3, r2, r3
 8005628:	613b      	str	r3, [r7, #16]
      break;
 800562a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800562c:	693b      	ldr	r3, [r7, #16]
}
 800562e:	4618      	mov	r0, r3
 8005630:	3718      	adds	r7, #24
 8005632:	46bd      	mov	sp, r7
 8005634:	bdb0      	pop	{r4, r5, r7, pc}
 8005636:	bf00      	nop
 8005638:	40023800 	.word	0x40023800
 800563c:	00f42400 	.word	0x00f42400
 8005640:	01312d00 	.word	0x01312d00
 8005644:	0800b814 	.word	0x0800b814

08005648 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005648:	b480      	push	{r7}
 800564a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800564c:	4b02      	ldr	r3, [pc, #8]	; (8005658 <HAL_RCC_GetHCLKFreq+0x10>)
 800564e:	681b      	ldr	r3, [r3, #0]
}
 8005650:	4618      	mov	r0, r3
 8005652:	46bd      	mov	sp, r7
 8005654:	bc80      	pop	{r7}
 8005656:	4770      	bx	lr
 8005658:	2000004c 	.word	0x2000004c

0800565c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005660:	f7ff fff2 	bl	8005648 <HAL_RCC_GetHCLKFreq>
 8005664:	4602      	mov	r2, r0
 8005666:	4b05      	ldr	r3, [pc, #20]	; (800567c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	0a1b      	lsrs	r3, r3, #8
 800566c:	f003 0307 	and.w	r3, r3, #7
 8005670:	4903      	ldr	r1, [pc, #12]	; (8005680 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005672:	5ccb      	ldrb	r3, [r1, r3]
 8005674:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005678:	4618      	mov	r0, r3
 800567a:	bd80      	pop	{r7, pc}
 800567c:	40023800 	.word	0x40023800
 8005680:	0800b830 	.word	0x0800b830

08005684 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005688:	f7ff ffde 	bl	8005648 <HAL_RCC_GetHCLKFreq>
 800568c:	4602      	mov	r2, r0
 800568e:	4b05      	ldr	r3, [pc, #20]	; (80056a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	0adb      	lsrs	r3, r3, #11
 8005694:	f003 0307 	and.w	r3, r3, #7
 8005698:	4903      	ldr	r1, [pc, #12]	; (80056a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800569a:	5ccb      	ldrb	r3, [r1, r3]
 800569c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	bd80      	pop	{r7, pc}
 80056a4:	40023800 	.word	0x40023800
 80056a8:	0800b830 	.word	0x0800b830

080056ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80056ac:	b480      	push	{r7}
 80056ae:	b087      	sub	sp, #28
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80056b4:	2300      	movs	r3, #0
 80056b6:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80056b8:	4b29      	ldr	r3, [pc, #164]	; (8005760 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d12c      	bne.n	800571e <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80056c4:	4b26      	ldr	r3, [pc, #152]	; (8005760 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80056c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d005      	beq.n	80056dc <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80056d0:	4b24      	ldr	r3, [pc, #144]	; (8005764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80056d8:	617b      	str	r3, [r7, #20]
 80056da:	e016      	b.n	800570a <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056dc:	4b20      	ldr	r3, [pc, #128]	; (8005760 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80056de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e0:	4a1f      	ldr	r2, [pc, #124]	; (8005760 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80056e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056e6:	6253      	str	r3, [r2, #36]	; 0x24
 80056e8:	4b1d      	ldr	r3, [pc, #116]	; (8005760 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80056ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056f0:	60fb      	str	r3, [r7, #12]
 80056f2:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80056f4:	4b1b      	ldr	r3, [pc, #108]	; (8005764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80056fc:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 80056fe:	4b18      	ldr	r3, [pc, #96]	; (8005760 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005702:	4a17      	ldr	r2, [pc, #92]	; (8005760 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005704:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005708:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8005710:	d105      	bne.n	800571e <RCC_SetFlashLatencyFromMSIRange+0x72>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005718:	d101      	bne.n	800571e <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800571a:	2301      	movs	r3, #1
 800571c:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	2b01      	cmp	r3, #1
 8005722:	d105      	bne.n	8005730 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8005724:	4b10      	ldr	r3, [pc, #64]	; (8005768 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a0f      	ldr	r2, [pc, #60]	; (8005768 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800572a:	f043 0304 	orr.w	r3, r3, #4
 800572e:	6013      	str	r3, [r2, #0]
 8005730:	4b0d      	ldr	r3, [pc, #52]	; (8005768 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f023 0201 	bic.w	r2, r3, #1
 8005738:	490b      	ldr	r1, [pc, #44]	; (8005768 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	4313      	orrs	r3, r2
 800573e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005740:	4b09      	ldr	r3, [pc, #36]	; (8005768 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0301 	and.w	r3, r3, #1
 8005748:	693a      	ldr	r2, [r7, #16]
 800574a:	429a      	cmp	r2, r3
 800574c:	d001      	beq.n	8005752 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	e000      	b.n	8005754 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8005752:	2300      	movs	r3, #0
}
 8005754:	4618      	mov	r0, r3
 8005756:	371c      	adds	r7, #28
 8005758:	46bd      	mov	sp, r7
 800575a:	bc80      	pop	{r7}
 800575c:	4770      	bx	lr
 800575e:	bf00      	nop
 8005760:	40023800 	.word	0x40023800
 8005764:	40007000 	.word	0x40007000
 8005768:	40023c00 	.word	0x40023c00

0800576c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b086      	sub	sp, #24
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f003 0301 	and.w	r3, r3, #1
 800577c:	2b00      	cmp	r3, #0
 800577e:	d106      	bne.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x22>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 0302 	and.w	r3, r3, #2
 8005788:	2b00      	cmp	r3, #0
 800578a:	f000 80ed 	beq.w	8005968 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 800578e:	2300      	movs	r3, #0
 8005790:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005792:	4b78      	ldr	r3, [pc, #480]	; (8005974 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005796:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800579a:	2b00      	cmp	r3, #0
 800579c:	d10d      	bne.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800579e:	4b75      	ldr	r3, [pc, #468]	; (8005974 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80057a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a2:	4a74      	ldr	r2, [pc, #464]	; (8005974 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80057a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057a8:	6253      	str	r3, [r2, #36]	; 0x24
 80057aa:	4b72      	ldr	r3, [pc, #456]	; (8005974 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80057ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057b2:	60bb      	str	r3, [r7, #8]
 80057b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057b6:	2301      	movs	r3, #1
 80057b8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057ba:	4b6f      	ldr	r3, [pc, #444]	; (8005978 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d118      	bne.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057c6:	4b6c      	ldr	r3, [pc, #432]	; (8005978 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a6b      	ldr	r2, [pc, #428]	; (8005978 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80057cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057d2:	f7fc fc71 	bl	80020b8 <HAL_GetTick>
 80057d6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057d8:	e008      	b.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057da:	f7fc fc6d 	bl	80020b8 <HAL_GetTick>
 80057de:	4602      	mov	r2, r0
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	1ad3      	subs	r3, r2, r3
 80057e4:	2b64      	cmp	r3, #100	; 0x64
 80057e6:	d901      	bls.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80057e8:	2303      	movs	r3, #3
 80057ea:	e0be      	b.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057ec:	4b62      	ldr	r3, [pc, #392]	; (8005978 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d0f0      	beq.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80057f8:	4b5e      	ldr	r3, [pc, #376]	; (8005974 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8005800:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800580a:	68fa      	ldr	r2, [r7, #12]
 800580c:	429a      	cmp	r2, r3
 800580e:	d106      	bne.n	800581e <HAL_RCCEx_PeriphCLKConfig+0xb2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8005818:	68fa      	ldr	r2, [r7, #12]
 800581a:	429a      	cmp	r2, r3
 800581c:	d00f      	beq.n	800583e <HAL_RCCEx_PeriphCLKConfig+0xd2>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005826:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800582a:	d108      	bne.n	800583e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800582c:	4b51      	ldr	r3, [pc, #324]	; (8005974 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005834:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005838:	d101      	bne.n	800583e <HAL_RCCEx_PeriphCLKConfig+0xd2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	e095      	b.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800583e:	4b4d      	ldr	r3, [pc, #308]	; (8005974 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005840:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005842:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005846:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d041      	beq.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x166>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	429a      	cmp	r2, r3
 800585a:	d005      	beq.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f003 0301 	and.w	r3, r3, #1
 8005864:	2b00      	cmp	r3, #0
 8005866:	d10c      	bne.n	8005882 <HAL_RCCEx_PeriphCLKConfig+0x116>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005870:	68fa      	ldr	r2, [r7, #12]
 8005872:	429a      	cmp	r2, r3
 8005874:	d02d      	beq.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x166>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 0302 	and.w	r3, r3, #2
 800587e:	2b00      	cmp	r3, #0
 8005880:	d027      	beq.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x166>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8005882:	4b3c      	ldr	r3, [pc, #240]	; (8005974 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005884:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005886:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800588a:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800588c:	4b3b      	ldr	r3, [pc, #236]	; (800597c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800588e:	2201      	movs	r2, #1
 8005890:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005892:	4b3a      	ldr	r3, [pc, #232]	; (800597c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005894:	2200      	movs	r2, #0
 8005896:	601a      	str	r2, [r3, #0]

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8005898:	4a36      	ldr	r2, [pc, #216]	; (8005974 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	6353      	str	r3, [r2, #52]	; 0x34

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d014      	beq.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058a8:	f7fc fc06 	bl	80020b8 <HAL_GetTick>
 80058ac:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80058ae:	e00a      	b.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058b0:	f7fc fc02 	bl	80020b8 <HAL_GetTick>
 80058b4:	4602      	mov	r2, r0
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	1ad3      	subs	r3, r2, r3
 80058ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80058be:	4293      	cmp	r3, r2
 80058c0:	d901      	bls.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	e051      	b.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80058c6:	4b2b      	ldr	r3, [pc, #172]	; (8005974 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80058c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d0ee      	beq.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 0302 	and.w	r3, r3, #2
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d01a      	beq.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80058e6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80058ea:	d10a      	bne.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80058ec:	4b21      	ldr	r3, [pc, #132]	; (8005974 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80058fc:	491d      	ldr	r1, [pc, #116]	; (8005974 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80058fe:	4313      	orrs	r3, r2
 8005900:	600b      	str	r3, [r1, #0]
 8005902:	4b1c      	ldr	r3, [pc, #112]	; (8005974 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005904:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800590e:	4919      	ldr	r1, [pc, #100]	; (8005974 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005910:	4313      	orrs	r3, r2
 8005912:	634b      	str	r3, [r1, #52]	; 0x34
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f003 0301 	and.w	r3, r3, #1
 800591c:	2b00      	cmp	r3, #0
 800591e:	d01a      	beq.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005928:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800592c:	d10a      	bne.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 800592e:	4b11      	ldr	r3, [pc, #68]	; (8005974 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800593e:	490d      	ldr	r1, [pc, #52]	; (8005974 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005940:	4313      	orrs	r3, r2
 8005942:	600b      	str	r3, [r1, #0]
 8005944:	4b0b      	ldr	r3, [pc, #44]	; (8005974 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005946:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005950:	4908      	ldr	r1, [pc, #32]	; (8005974 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005952:	4313      	orrs	r3, r2
 8005954:	634b      	str	r3, [r1, #52]	; 0x34
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005956:	7dfb      	ldrb	r3, [r7, #23]
 8005958:	2b01      	cmp	r3, #1
 800595a:	d105      	bne.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800595c:	4b05      	ldr	r3, [pc, #20]	; (8005974 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800595e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005960:	4a04      	ldr	r2, [pc, #16]	; (8005974 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005962:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005966:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }

  return HAL_OK;
 8005968:	2300      	movs	r3, #0
}
 800596a:	4618      	mov	r0, r3
 800596c:	3718      	adds	r7, #24
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}
 8005972:	bf00      	nop
 8005974:	40023800 	.word	0x40023800
 8005978:	40007000 	.word	0x40007000
 800597c:	424706dc 	.word	0x424706dc

08005980 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b082      	sub	sp, #8
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d101      	bne.n	8005992 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e07c      	b.n	8005a8c <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	7f5b      	ldrb	r3, [r3, #29]
 8005996:	b2db      	uxtb	r3, r3
 8005998:	2b00      	cmp	r3, #0
 800599a:	d105      	bne.n	80059a8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f7fc f97a 	bl	8001c9c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2202      	movs	r2, #2
 80059ac:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	22ca      	movs	r2, #202	; 0xca
 80059b4:	625a      	str	r2, [r3, #36]	; 0x24
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	2253      	movs	r2, #83	; 0x53
 80059bc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f000 fbf3 	bl	80061aa <RTC_EnterInitMode>
 80059c4:	4603      	mov	r3, r0
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d008      	beq.n	80059dc <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	22ff      	movs	r2, #255	; 0xff
 80059d0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2204      	movs	r2, #4
 80059d6:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	e057      	b.n	8005a8c <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	687a      	ldr	r2, [r7, #4]
 80059e4:	6812      	ldr	r2, [r2, #0]
 80059e6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80059ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059ee:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	6899      	ldr	r1, [r3, #8]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	685a      	ldr	r2, [r3, #4]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	691b      	ldr	r3, [r3, #16]
 80059fe:	431a      	orrs	r2, r3
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	695b      	ldr	r3, [r3, #20]
 8005a04:	431a      	orrs	r2, r3
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	430a      	orrs	r2, r1
 8005a0c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	687a      	ldr	r2, [r7, #4]
 8005a14:	68d2      	ldr	r2, [r2, #12]
 8005a16:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	6919      	ldr	r1, [r3, #16]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	041a      	lsls	r2, r3, #16
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	430a      	orrs	r2, r1
 8005a2a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	68da      	ldr	r2, [r3, #12]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a3a:	60da      	str	r2, [r3, #12]
#if defined (RTC_CR_BYPSHAD)
    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
#endif /* RTC_CR_BYPSHAD */
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	f000 fb8e 	bl	800615e <HAL_RTC_WaitForSynchro>
 8005a42:	4603      	mov	r3, r0
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d008      	beq.n	8005a5a <HAL_RTC_Init+0xda>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	22ff      	movs	r2, #255	; 0xff
 8005a4e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2204      	movs	r2, #4
 8005a54:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	e018      	b.n	8005a8c <HAL_RTC_Init+0x10c>
      }
    }
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005a68:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	699a      	ldr	r2, [r3, #24]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	430a      	orrs	r2, r1
 8005a7a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	22ff      	movs	r2, #255	; 0xff
 8005a82:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
  }
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3708      	adds	r7, #8
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}

08005a94 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005a94:	b590      	push	{r4, r7, lr}
 8005a96:	b087      	sub	sp, #28
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	60f8      	str	r0, [r7, #12]
 8005a9c:	60b9      	str	r1, [r7, #8]
 8005a9e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	7f1b      	ldrb	r3, [r3, #28]
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d101      	bne.n	8005aac <HAL_RTC_SetTime+0x18>
 8005aa8:	2302      	movs	r3, #2
 8005aaa:	e0a3      	b.n	8005bf4 <HAL_RTC_SetTime+0x160>
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2201      	movs	r2, #1
 8005ab0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2202      	movs	r2, #2
 8005ab6:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d126      	bne.n	8005b0c <HAL_RTC_SetTime+0x78>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d102      	bne.n	8005ad2 <HAL_RTC_SetTime+0x3e>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	781b      	ldrb	r3, [r3, #0]
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f000 fb91 	bl	80061fe <RTC_ByteToBcd2>
 8005adc:	4603      	mov	r3, r0
 8005ade:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	785b      	ldrb	r3, [r3, #1]
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	f000 fb8a 	bl	80061fe <RTC_ByteToBcd2>
 8005aea:	4603      	mov	r3, r0
 8005aec:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005aee:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	789b      	ldrb	r3, [r3, #2]
 8005af4:	4618      	mov	r0, r3
 8005af6:	f000 fb82 	bl	80061fe <RTC_ByteToBcd2>
 8005afa:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005afc:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	78db      	ldrb	r3, [r3, #3]
 8005b04:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005b06:	4313      	orrs	r3, r2
 8005b08:	617b      	str	r3, [r7, #20]
 8005b0a:	e018      	b.n	8005b3e <HAL_RTC_SetTime+0xaa>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d102      	bne.n	8005b20 <HAL_RTC_SetTime+0x8c>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	781b      	ldrb	r3, [r3, #0]
 8005b24:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	785b      	ldrb	r3, [r3, #1]
 8005b2a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005b2c:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8005b2e:	68ba      	ldr	r2, [r7, #8]
 8005b30:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005b32:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	78db      	ldrb	r3, [r3, #3]
 8005b38:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	22ca      	movs	r2, #202	; 0xca
 8005b44:	625a      	str	r2, [r3, #36]	; 0x24
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	2253      	movs	r2, #83	; 0x53
 8005b4c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005b4e:	68f8      	ldr	r0, [r7, #12]
 8005b50:	f000 fb2b 	bl	80061aa <RTC_EnterInitMode>
 8005b54:	4603      	mov	r3, r0
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d00b      	beq.n	8005b72 <HAL_RTC_SetTime+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	22ff      	movs	r2, #255	; 0xff
 8005b60:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	2204      	movs	r2, #4
 8005b66:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e040      	b.n	8005bf4 <HAL_RTC_SetTime+0x160>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681a      	ldr	r2, [r3, #0]
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005b7c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005b80:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	689a      	ldr	r2, [r3, #8]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005b90:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	6899      	ldr	r1, [r3, #8]
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	685a      	ldr	r2, [r3, #4]
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	431a      	orrs	r2, r3
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	430a      	orrs	r2, r1
 8005ba8:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	68da      	ldr	r2, [r3, #12]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005bb8:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005bba:	68f8      	ldr	r0, [r7, #12]
 8005bbc:	f000 facf 	bl	800615e <HAL_RTC_WaitForSynchro>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d00b      	beq.n	8005bde <HAL_RTC_SetTime+0x14a>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	22ff      	movs	r2, #255	; 0xff
 8005bcc:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_ERROR;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2204      	movs	r2, #4
 8005bd2:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	771a      	strb	r2, [r3, #28]

      return HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e00a      	b.n	8005bf4 <HAL_RTC_SetTime+0x160>
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	22ff      	movs	r2, #255	; 0xff
 8005be4:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2201      	movs	r2, #1
 8005bea:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005bf2:	2300      	movs	r3, #0
  }
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	371c      	adds	r7, #28
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd90      	pop	{r4, r7, pc}

08005bfc <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b086      	sub	sp, #24
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	60f8      	str	r0, [r7, #12]
 8005c04:	60b9      	str	r1, [r7, #8]
 8005c06:	607a      	str	r2, [r7, #4]
  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005c12:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005c16:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	0c1b      	lsrs	r3, r3, #16
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c22:	b2da      	uxtb	r2, r3
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	0a1b      	lsrs	r3, r3, #8
 8005c2c:	b2db      	uxtb	r3, r3
 8005c2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c32:	b2da      	uxtb	r2, r3
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c40:	b2da      	uxtb	r2, r3
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	0c1b      	lsrs	r3, r3, #16
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c50:	b2da      	uxtb	r2, r3
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d11a      	bne.n	8005c92 <HAL_RTC_GetTime+0x96>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	781b      	ldrb	r3, [r3, #0]
 8005c60:	4618      	mov	r0, r3
 8005c62:	f000 faeb 	bl	800623c <RTC_Bcd2ToByte>
 8005c66:	4603      	mov	r3, r0
 8005c68:	461a      	mov	r2, r3
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	785b      	ldrb	r3, [r3, #1]
 8005c72:	4618      	mov	r0, r3
 8005c74:	f000 fae2 	bl	800623c <RTC_Bcd2ToByte>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	461a      	mov	r2, r3
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	789b      	ldrb	r3, [r3, #2]
 8005c84:	4618      	mov	r0, r3
 8005c86:	f000 fad9 	bl	800623c <RTC_Bcd2ToByte>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005c92:	2300      	movs	r3, #0
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	3718      	adds	r7, #24
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}

08005c9c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005c9c:	b590      	push	{r4, r7, lr}
 8005c9e:	b087      	sub	sp, #28
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	60b9      	str	r1, [r7, #8]
 8005ca6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	7f1b      	ldrb	r3, [r3, #28]
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d101      	bne.n	8005cb4 <HAL_RTC_SetDate+0x18>
 8005cb0:	2302      	movs	r3, #2
 8005cb2:	e08d      	b.n	8005dd0 <HAL_RTC_SetDate+0x134>
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	2202      	movs	r2, #2
 8005cbe:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d10e      	bne.n	8005ce4 <HAL_RTC_SetDate+0x48>
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	785b      	ldrb	r3, [r3, #1]
 8005cca:	f003 0310 	and.w	r3, r3, #16
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d008      	beq.n	8005ce4 <HAL_RTC_SetDate+0x48>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	785b      	ldrb	r3, [r3, #1]
 8005cd6:	f023 0310 	bic.w	r3, r3, #16
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	330a      	adds	r3, #10
 8005cde:	b2da      	uxtb	r2, r3
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d11c      	bne.n	8005d24 <HAL_RTC_SetDate+0x88>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	78db      	ldrb	r3, [r3, #3]
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f000 fa85 	bl	80061fe <RTC_ByteToBcd2>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	785b      	ldrb	r3, [r3, #1]
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f000 fa7e 	bl	80061fe <RTC_ByteToBcd2>
 8005d02:	4603      	mov	r3, r0
 8005d04:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005d06:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	789b      	ldrb	r3, [r3, #2]
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	f000 fa76 	bl	80061fe <RTC_ByteToBcd2>
 8005d12:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005d14:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	781b      	ldrb	r3, [r3, #0]
 8005d1c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	617b      	str	r3, [r7, #20]
 8005d22:	e00e      	b.n	8005d42 <HAL_RTC_SetDate+0xa6>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	78db      	ldrb	r3, [r3, #3]
 8005d28:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	785b      	ldrb	r3, [r3, #1]
 8005d2e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005d30:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8005d32:	68ba      	ldr	r2, [r7, #8]
 8005d34:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8005d36:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	781b      	ldrb	r3, [r3, #0]
 8005d3c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	22ca      	movs	r2, #202	; 0xca
 8005d48:	625a      	str	r2, [r3, #36]	; 0x24
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	2253      	movs	r2, #83	; 0x53
 8005d50:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005d52:	68f8      	ldr	r0, [r7, #12]
 8005d54:	f000 fa29 	bl	80061aa <RTC_EnterInitMode>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d00b      	beq.n	8005d76 <HAL_RTC_SetDate+0xda>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	22ff      	movs	r2, #255	; 0xff
 8005d64:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2204      	movs	r2, #4
 8005d6a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e02c      	b.n	8005dd0 <HAL_RTC_SetDate+0x134>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005d80:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005d84:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	68da      	ldr	r2, [r3, #12]
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d94:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005d96:	68f8      	ldr	r0, [r7, #12]
 8005d98:	f000 f9e1 	bl	800615e <HAL_RTC_WaitForSynchro>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d00b      	beq.n	8005dba <HAL_RTC_SetDate+0x11e>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	22ff      	movs	r2, #255	; 0xff
 8005da8:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_ERROR;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2204      	movs	r2, #4
 8005dae:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2200      	movs	r2, #0
 8005db4:	771a      	strb	r2, [r3, #28]

      return HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	e00a      	b.n	8005dd0 <HAL_RTC_SetDate+0x134>
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	22ff      	movs	r2, #255	; 0xff
 8005dc0:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005dce:	2300      	movs	r3, #0
  }
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	371c      	adds	r7, #28
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd90      	pop	{r4, r7, pc}

08005dd8 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b086      	sub	sp, #24
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	60f8      	str	r0, [r7, #12]
 8005de0:	60b9      	str	r1, [r7, #8]
 8005de2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005dee:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005df2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	0c1b      	lsrs	r3, r3, #16
 8005df8:	b2da      	uxtb	r2, r3
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	0a1b      	lsrs	r3, r3, #8
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	f003 031f 	and.w	r3, r3, #31
 8005e08:	b2da      	uxtb	r2, r3
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005e16:	b2da      	uxtb	r2, r3
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	0b5b      	lsrs	r3, r3, #13
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	f003 0307 	and.w	r3, r3, #7
 8005e26:	b2da      	uxtb	r2, r3
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d11a      	bne.n	8005e68 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	78db      	ldrb	r3, [r3, #3]
 8005e36:	4618      	mov	r0, r3
 8005e38:	f000 fa00 	bl	800623c <RTC_Bcd2ToByte>
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	461a      	mov	r2, r3
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	785b      	ldrb	r3, [r3, #1]
 8005e48:	4618      	mov	r0, r3
 8005e4a:	f000 f9f7 	bl	800623c <RTC_Bcd2ToByte>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	461a      	mov	r2, r3
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	789b      	ldrb	r3, [r3, #2]
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f000 f9ee 	bl	800623c <RTC_Bcd2ToByte>
 8005e60:	4603      	mov	r3, r0
 8005e62:	461a      	mov	r2, r3
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005e68:	2300      	movs	r3, #0
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3718      	adds	r7, #24
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}
	...

08005e74 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005e74:	b590      	push	{r4, r7, lr}
 8005e76:	b087      	sub	sp, #28
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	60b9      	str	r1, [r7, #8]
 8005e7e:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 8005e80:	2300      	movs	r3, #0
 8005e82:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg = 0;
 8005e84:	2300      	movs	r3, #0
 8005e86:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	7f1b      	ldrb	r3, [r3, #28]
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d101      	bne.n	8005e94 <HAL_RTC_SetAlarm_IT+0x20>
 8005e90:	2302      	movs	r3, #2
 8005e92:	e10f      	b.n	80060b4 <HAL_RTC_SetAlarm_IT+0x240>
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2201      	movs	r2, #1
 8005e98:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	2202      	movs	r2, #2
 8005e9e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d136      	bne.n	8005f14 <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d102      	bne.n	8005eba <HAL_RTC_SetAlarm_IT+0x46>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	781b      	ldrb	r3, [r3, #0]
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f000 f99d 	bl	80061fe <RTC_ByteToBcd2>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	785b      	ldrb	r3, [r3, #1]
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f000 f996 	bl	80061fe <RTC_ByteToBcd2>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8005ed6:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	789b      	ldrb	r3, [r3, #2]
 8005edc:	4618      	mov	r0, r3
 8005ede:	f000 f98e 	bl	80061fe <RTC_ByteToBcd2>
 8005ee2:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005ee4:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	78db      	ldrb	r3, [r3, #3]
 8005eec:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8005eee:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	7d1b      	ldrb	r3, [r3, #20]
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f000 f981 	bl	80061fe <RTC_ByteToBcd2>
 8005efc:	4603      	mov	r3, r0
 8005efe:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005f00:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	691b      	ldr	r3, [r3, #16]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005f08:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	68db      	ldr	r3, [r3, #12]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	617b      	str	r3, [r7, #20]
 8005f12:	e022      	b.n	8005f5a <HAL_RTC_SetAlarm_IT+0xe6>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d102      	bne.n	8005f28 <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	2200      	movs	r2, #0
 8005f26:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	781b      	ldrb	r3, [r3, #0]
 8005f2c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	785b      	ldrb	r3, [r3, #1]
 8005f32:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005f34:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8005f36:	68ba      	ldr	r2, [r7, #8]
 8005f38:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005f3a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	78db      	ldrb	r3, [r3, #3]
 8005f40:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8005f42:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	7d1b      	ldrb	r3, [r3, #20]
 8005f48:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005f4a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	691b      	ldr	r3, [r3, #16]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005f50:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	68db      	ldr	r3, [r3, #12]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005f56:	4313      	orrs	r3, r2
 8005f58:	617b      	str	r3, [r7, #20]
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	22ca      	movs	r2, #202	; 0xca
 8005f60:	625a      	str	r2, [r3, #36]	; 0x24
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	2253      	movs	r2, #83	; 0x53
 8005f68:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	699b      	ldr	r3, [r3, #24]
 8005f6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f72:	d144      	bne.n	8005ffe <HAL_RTC_SetAlarm_IT+0x18a>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	689a      	ldr	r2, [r3, #8]
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005f82:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	68db      	ldr	r3, [r3, #12]
 8005f8a:	b2da      	uxtb	r2, r3
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8005f94:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005f96:	f7fc f88f 	bl	80020b8 <HAL_GetTick>
 8005f9a:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005f9c:	e013      	b.n	8005fc6 <HAL_RTC_SetAlarm_IT+0x152>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005f9e:	f7fc f88b 	bl	80020b8 <HAL_GetTick>
 8005fa2:	4602      	mov	r2, r0
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	1ad3      	subs	r3, r2, r3
 8005fa8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005fac:	d90b      	bls.n	8005fc6 <HAL_RTC_SetAlarm_IT+0x152>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	22ff      	movs	r2, #255	; 0xff
 8005fb4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2203      	movs	r2, #3
 8005fba:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8005fc2:	2303      	movs	r3, #3
 8005fc4:	e076      	b.n	80060b4 <HAL_RTC_SetAlarm_IT+0x240>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	68db      	ldr	r3, [r3, #12]
 8005fcc:	f003 0301 	and.w	r3, r3, #1
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d0e4      	beq.n	8005f9e <HAL_RTC_SetAlarm_IT+0x12a>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	697a      	ldr	r2, [r7, #20]
 8005fda:	61da      	str	r2, [r3, #28]
#if defined(STM32L100xBA) || defined (STM32L151xBA) || defined (STM32L152xBA) || defined(STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined(STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined(STM32L151xE) || defined(STM32L151xDX) || defined (STM32L152xE) || defined (STM32L152xDX) || defined (STM32L162xE) || defined (STM32L162xDX)
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	689a      	ldr	r2, [r3, #8]
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005fea:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	689a      	ldr	r2, [r3, #8]
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005ffa:	609a      	str	r2, [r3, #8]
 8005ffc:	e043      	b.n	8006086 <HAL_RTC_SetAlarm_IT+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	689a      	ldr	r2, [r3, #8]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800600c:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	68db      	ldr	r3, [r3, #12]
 8006014:	b2da      	uxtb	r2, r3
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f462 7220 	orn	r2, r2, #640	; 0x280
 800601e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006020:	f7fc f84a 	bl	80020b8 <HAL_GetTick>
 8006024:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8006026:	e013      	b.n	8006050 <HAL_RTC_SetAlarm_IT+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006028:	f7fc f846 	bl	80020b8 <HAL_GetTick>
 800602c:	4602      	mov	r2, r0
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	1ad3      	subs	r3, r2, r3
 8006032:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006036:	d90b      	bls.n	8006050 <HAL_RTC_SetAlarm_IT+0x1dc>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	22ff      	movs	r2, #255	; 0xff
 800603e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2203      	movs	r2, #3
 8006044:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	2200      	movs	r2, #0
 800604a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800604c:	2303      	movs	r3, #3
 800604e:	e031      	b.n	80060b4 <HAL_RTC_SetAlarm_IT+0x240>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	68db      	ldr	r3, [r3, #12]
 8006056:	f003 0302 	and.w	r3, r3, #2
 800605a:	2b00      	cmp	r3, #0
 800605c:	d0e4      	beq.n	8006028 <HAL_RTC_SetAlarm_IT+0x1b4>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	697a      	ldr	r2, [r7, #20]
 8006064:	621a      	str	r2, [r3, #32]
#if defined(STM32L100xBA) || defined (STM32L151xBA) || defined (STM32L152xBA) || defined(STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined(STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined(STM32L151xE) || defined(STM32L151xDX) || defined (STM32L152xE) || defined (STM32L152xDX) || defined (STM32L162xE) || defined (STM32L162xDX)
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	689a      	ldr	r2, [r3, #8]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006074:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	689a      	ldr	r2, [r3, #8]
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006084:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8006086:	4b0d      	ldr	r3, [pc, #52]	; (80060bc <HAL_RTC_SetAlarm_IT+0x248>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a0c      	ldr	r2, [pc, #48]	; (80060bc <HAL_RTC_SetAlarm_IT+0x248>)
 800608c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006090:	6013      	str	r3, [r2, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8006092:	4b0a      	ldr	r3, [pc, #40]	; (80060bc <HAL_RTC_SetAlarm_IT+0x248>)
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	4a09      	ldr	r2, [pc, #36]	; (80060bc <HAL_RTC_SetAlarm_IT+0x248>)
 8006098:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800609c:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	22ff      	movs	r2, #255	; 0xff
 80060a4:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2201      	movs	r2, #1
 80060aa:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2200      	movs	r2, #0
 80060b0:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80060b2:	2300      	movs	r3, #0
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	371c      	adds	r7, #28
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd90      	pop	{r4, r7, pc}
 80060bc:	40010400 	.word	0x40010400

080060c0 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b082      	sub	sp, #8
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d012      	beq.n	80060fc <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	68db      	ldr	r3, [r3, #12]
 80060dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d00b      	beq.n	80060fc <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	f000 f831 	bl	800614c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	68db      	ldr	r3, [r3, #12]
 80060f0:	b2da      	uxtb	r2, r3
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f462 72c0 	orn	r2, r2, #384	; 0x180
 80060fa:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006106:	2b00      	cmp	r3, #0
 8006108:	d012      	beq.n	8006130 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	68db      	ldr	r3, [r3, #12]
 8006110:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006114:	2b00      	cmp	r3, #0
 8006116:	d00b      	beq.n	8006130 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8006118:	6878      	ldr	r0, [r7, #4]
 800611a:	f000 f8aa 	bl	8006272 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	68db      	ldr	r3, [r3, #12]
 8006124:	b2da      	uxtb	r2, r3
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f462 7220 	orn	r2, r2, #640	; 0x280
 800612e:	60da      	str	r2, [r3, #12]
    }
  }
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8006130:	4b05      	ldr	r3, [pc, #20]	; (8006148 <HAL_RTC_AlarmIRQHandler+0x88>)
 8006132:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006136:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2201      	movs	r2, #1
 800613c:	775a      	strb	r2, [r3, #29]
}
 800613e:	bf00      	nop
 8006140:	3708      	adds	r7, #8
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}
 8006146:	bf00      	nop
 8006148:	40010400 	.word	0x40010400

0800614c <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm A callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800614c:	b480      	push	{r7}
 800614e:	b083      	sub	sp, #12
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8006154:	bf00      	nop
 8006156:	370c      	adds	r7, #12
 8006158:	46bd      	mov	sp, r7
 800615a:	bc80      	pop	{r7}
 800615c:	4770      	bx	lr

0800615e <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800615e:	b580      	push	{r7, lr}
 8006160:	b084      	sub	sp, #16
 8006162:	af00      	add	r7, sp, #0
 8006164:	6078      	str	r0, [r7, #4]
  /* If RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
  if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
#endif /* RTC_CR_BYPSHAD */
  {
    /* Clear RSF flag */
    hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	68da      	ldr	r2, [r3, #12]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006174:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006176:	f7fb ff9f 	bl	80020b8 <HAL_GetTick>
 800617a:	60f8      	str	r0, [r7, #12]

    /* Wait the registers to be synchronised */
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800617c:	e009      	b.n	8006192 <HAL_RTC_WaitForSynchro+0x34>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800617e:	f7fb ff9b 	bl	80020b8 <HAL_GetTick>
 8006182:	4602      	mov	r2, r0
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	1ad3      	subs	r3, r2, r3
 8006188:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800618c:	d901      	bls.n	8006192 <HAL_RTC_WaitForSynchro+0x34>
      {
        return HAL_TIMEOUT;
 800618e:	2303      	movs	r3, #3
 8006190:	e007      	b.n	80061a2 <HAL_RTC_WaitForSynchro+0x44>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	68db      	ldr	r3, [r3, #12]
 8006198:	f003 0320 	and.w	r3, r3, #32
 800619c:	2b00      	cmp	r3, #0
 800619e:	d0ee      	beq.n	800617e <HAL_RTC_WaitForSynchro+0x20>
      }
    }
  }

  return HAL_OK;
 80061a0:	2300      	movs	r3, #0
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3710      	adds	r7, #16
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}

080061aa <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80061aa:	b580      	push	{r7, lr}
 80061ac:	b084      	sub	sp, #16
 80061ae:	af00      	add	r7, sp, #0
 80061b0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	68db      	ldr	r3, [r3, #12]
 80061b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d119      	bne.n	80061f4 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f04f 32ff 	mov.w	r2, #4294967295
 80061c8:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80061ca:	f7fb ff75 	bl	80020b8 <HAL_GetTick>
 80061ce:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80061d0:	e009      	b.n	80061e6 <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80061d2:	f7fb ff71 	bl	80020b8 <HAL_GetTick>
 80061d6:	4602      	mov	r2, r0
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	1ad3      	subs	r3, r2, r3
 80061dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80061e0:	d901      	bls.n	80061e6 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 80061e2:	2303      	movs	r3, #3
 80061e4:	e007      	b.n	80061f6 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	68db      	ldr	r3, [r3, #12]
 80061ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d0ee      	beq.n	80061d2 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 80061f4:	2300      	movs	r3, #0
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	3710      	adds	r7, #16
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}

080061fe <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80061fe:	b480      	push	{r7}
 8006200:	b085      	sub	sp, #20
 8006202:	af00      	add	r7, sp, #0
 8006204:	4603      	mov	r3, r0
 8006206:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006208:	2300      	movs	r3, #0
 800620a:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 800620c:	79fb      	ldrb	r3, [r7, #7]
 800620e:	72fb      	strb	r3, [r7, #11]

  while (Param >= 10U)
 8006210:	e005      	b.n	800621e <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	3301      	adds	r3, #1
 8006216:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8006218:	7afb      	ldrb	r3, [r7, #11]
 800621a:	3b0a      	subs	r3, #10
 800621c:	72fb      	strb	r3, [r7, #11]
  while (Param >= 10U)
 800621e:	7afb      	ldrb	r3, [r7, #11]
 8006220:	2b09      	cmp	r3, #9
 8006222:	d8f6      	bhi.n	8006212 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	b2db      	uxtb	r3, r3
 8006228:	011b      	lsls	r3, r3, #4
 800622a:	b2da      	uxtb	r2, r3
 800622c:	7afb      	ldrb	r3, [r7, #11]
 800622e:	4313      	orrs	r3, r2
 8006230:	b2db      	uxtb	r3, r3
}
 8006232:	4618      	mov	r0, r3
 8006234:	3714      	adds	r7, #20
 8006236:	46bd      	mov	sp, r7
 8006238:	bc80      	pop	{r7}
 800623a:	4770      	bx	lr

0800623c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800623c:	b480      	push	{r7}
 800623e:	b085      	sub	sp, #20
 8006240:	af00      	add	r7, sp, #0
 8006242:	4603      	mov	r3, r0
 8006244:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8006246:	79fb      	ldrb	r3, [r7, #7]
 8006248:	091b      	lsrs	r3, r3, #4
 800624a:	b2db      	uxtb	r3, r3
 800624c:	461a      	mov	r2, r3
 800624e:	4613      	mov	r3, r2
 8006250:	009b      	lsls	r3, r3, #2
 8006252:	4413      	add	r3, r2
 8006254:	005b      	lsls	r3, r3, #1
 8006256:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	b2da      	uxtb	r2, r3
 800625c:	79fb      	ldrb	r3, [r7, #7]
 800625e:	f003 030f 	and.w	r3, r3, #15
 8006262:	b2db      	uxtb	r3, r3
 8006264:	4413      	add	r3, r2
 8006266:	b2db      	uxtb	r3, r3
}
 8006268:	4618      	mov	r0, r3
 800626a:	3714      	adds	r7, #20
 800626c:	46bd      	mov	sp, r7
 800626e:	bc80      	pop	{r7}
 8006270:	4770      	bx	lr

08006272 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006272:	b480      	push	{r7}
 8006274:	b083      	sub	sp, #12
 8006276:	af00      	add	r7, sp, #0
 8006278:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800627a:	bf00      	nop
 800627c:	370c      	adds	r7, #12
 800627e:	46bd      	mov	sp, r7
 8006280:	bc80      	pop	{r7}
 8006282:	4770      	bx	lr

08006284 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b082      	sub	sp, #8
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d101      	bne.n	8006296 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	e06e      	b.n	8006374 <HAL_SPI_Init+0xf0>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx serie.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800629a:	2b00      	cmp	r3, #0
 800629c:	d108      	bne.n	80062b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80062a6:	d009      	beq.n	80062bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2200      	movs	r2, #0
 80062ac:	61da      	str	r2, [r3, #28]
 80062ae:	e005      	b.n	80062bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2200      	movs	r2, #0
 80062b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2200      	movs	r2, #0
 80062c0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80062c8:	b2db      	uxtb	r3, r3
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d106      	bne.n	80062dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2200      	movs	r2, #0
 80062d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f7fb fcfc 	bl	8001cd4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2202      	movs	r2, #2
 80062e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	681a      	ldr	r2, [r3, #0]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062f2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006304:	431a      	orrs	r2, r3
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	68db      	ldr	r3, [r3, #12]
 800630a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800630e:	431a      	orrs	r2, r3
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	691b      	ldr	r3, [r3, #16]
 8006314:	f003 0302 	and.w	r3, r3, #2
 8006318:	431a      	orrs	r2, r3
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	695b      	ldr	r3, [r3, #20]
 800631e:	f003 0301 	and.w	r3, r3, #1
 8006322:	431a      	orrs	r2, r3
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	699b      	ldr	r3, [r3, #24]
 8006328:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800632c:	431a      	orrs	r2, r3
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	69db      	ldr	r3, [r3, #28]
 8006332:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006336:	431a      	orrs	r2, r3
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6a1b      	ldr	r3, [r3, #32]
 800633c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006340:	ea42 0103 	orr.w	r1, r2, r3
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006348:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	430a      	orrs	r2, r1
 8006352:	601a      	str	r2, [r3, #0]
#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
#else
  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	699b      	ldr	r3, [r3, #24]
 8006358:	0c1a      	lsrs	r2, r3, #16
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f002 0204 	and.w	r2, r2, #4
 8006362:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2200      	movs	r2, #0
 8006368:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2201      	movs	r2, #1
 800636e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006372:	2300      	movs	r3, #0
}
 8006374:	4618      	mov	r0, r3
 8006376:	3708      	adds	r7, #8
 8006378:	46bd      	mov	sp, r7
 800637a:	bd80      	pop	{r7, pc}

0800637c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b088      	sub	sp, #32
 8006380:	af00      	add	r7, sp, #0
 8006382:	60f8      	str	r0, [r7, #12]
 8006384:	60b9      	str	r1, [r7, #8]
 8006386:	603b      	str	r3, [r7, #0]
 8006388:	4613      	mov	r3, r2
 800638a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800638c:	2300      	movs	r3, #0
 800638e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006396:	2b01      	cmp	r3, #1
 8006398:	d101      	bne.n	800639e <HAL_SPI_Transmit+0x22>
 800639a:	2302      	movs	r3, #2
 800639c:	e126      	b.n	80065ec <HAL_SPI_Transmit+0x270>
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2201      	movs	r2, #1
 80063a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80063a6:	f7fb fe87 	bl	80020b8 <HAL_GetTick>
 80063aa:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80063ac:	88fb      	ldrh	r3, [r7, #6]
 80063ae:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80063b6:	b2db      	uxtb	r3, r3
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d002      	beq.n	80063c2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80063bc:	2302      	movs	r3, #2
 80063be:	77fb      	strb	r3, [r7, #31]
    goto error;
 80063c0:	e10b      	b.n	80065da <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d002      	beq.n	80063ce <HAL_SPI_Transmit+0x52>
 80063c8:	88fb      	ldrh	r3, [r7, #6]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d102      	bne.n	80063d4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80063d2:	e102      	b.n	80065da <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	2203      	movs	r2, #3
 80063d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2200      	movs	r2, #0
 80063e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	68ba      	ldr	r2, [r7, #8]
 80063e6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	88fa      	ldrh	r2, [r7, #6]
 80063ec:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	88fa      	ldrh	r2, [r7, #6]
 80063f2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2200      	movs	r2, #0
 80063f8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2200      	movs	r2, #0
 80063fe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2200      	movs	r2, #0
 8006404:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2200      	movs	r2, #0
 800640a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2200      	movs	r2, #0
 8006410:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800641a:	d10f      	bne.n	800643c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800642a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	681a      	ldr	r2, [r3, #0]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800643a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006446:	2b40      	cmp	r3, #64	; 0x40
 8006448:	d007      	beq.n	800645a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	681a      	ldr	r2, [r3, #0]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006458:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	68db      	ldr	r3, [r3, #12]
 800645e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006462:	d14b      	bne.n	80064fc <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d002      	beq.n	8006472 <HAL_SPI_Transmit+0xf6>
 800646c:	8afb      	ldrh	r3, [r7, #22]
 800646e:	2b01      	cmp	r3, #1
 8006470:	d13e      	bne.n	80064f0 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006476:	881a      	ldrh	r2, [r3, #0]
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006482:	1c9a      	adds	r2, r3, #2
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800648c:	b29b      	uxth	r3, r3
 800648e:	3b01      	subs	r3, #1
 8006490:	b29a      	uxth	r2, r3
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006496:	e02b      	b.n	80064f0 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	f003 0302 	and.w	r3, r3, #2
 80064a2:	2b02      	cmp	r3, #2
 80064a4:	d112      	bne.n	80064cc <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064aa:	881a      	ldrh	r2, [r3, #0]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064b6:	1c9a      	adds	r2, r3, #2
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064c0:	b29b      	uxth	r3, r3
 80064c2:	3b01      	subs	r3, #1
 80064c4:	b29a      	uxth	r2, r3
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	86da      	strh	r2, [r3, #54]	; 0x36
 80064ca:	e011      	b.n	80064f0 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064cc:	f7fb fdf4 	bl	80020b8 <HAL_GetTick>
 80064d0:	4602      	mov	r2, r0
 80064d2:	69bb      	ldr	r3, [r7, #24]
 80064d4:	1ad3      	subs	r3, r2, r3
 80064d6:	683a      	ldr	r2, [r7, #0]
 80064d8:	429a      	cmp	r2, r3
 80064da:	d803      	bhi.n	80064e4 <HAL_SPI_Transmit+0x168>
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064e2:	d102      	bne.n	80064ea <HAL_SPI_Transmit+0x16e>
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d102      	bne.n	80064f0 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80064ea:	2303      	movs	r3, #3
 80064ec:	77fb      	strb	r3, [r7, #31]
          goto error;
 80064ee:	e074      	b.n	80065da <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064f4:	b29b      	uxth	r3, r3
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d1ce      	bne.n	8006498 <HAL_SPI_Transmit+0x11c>
 80064fa:	e04c      	b.n	8006596 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d002      	beq.n	800650a <HAL_SPI_Transmit+0x18e>
 8006504:	8afb      	ldrh	r3, [r7, #22]
 8006506:	2b01      	cmp	r3, #1
 8006508:	d140      	bne.n	800658c <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	330c      	adds	r3, #12
 8006514:	7812      	ldrb	r2, [r2, #0]
 8006516:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800651c:	1c5a      	adds	r2, r3, #1
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006526:	b29b      	uxth	r3, r3
 8006528:	3b01      	subs	r3, #1
 800652a:	b29a      	uxth	r2, r3
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006530:	e02c      	b.n	800658c <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	f003 0302 	and.w	r3, r3, #2
 800653c:	2b02      	cmp	r3, #2
 800653e:	d113      	bne.n	8006568 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	330c      	adds	r3, #12
 800654a:	7812      	ldrb	r2, [r2, #0]
 800654c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006552:	1c5a      	adds	r2, r3, #1
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800655c:	b29b      	uxth	r3, r3
 800655e:	3b01      	subs	r3, #1
 8006560:	b29a      	uxth	r2, r3
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	86da      	strh	r2, [r3, #54]	; 0x36
 8006566:	e011      	b.n	800658c <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006568:	f7fb fda6 	bl	80020b8 <HAL_GetTick>
 800656c:	4602      	mov	r2, r0
 800656e:	69bb      	ldr	r3, [r7, #24]
 8006570:	1ad3      	subs	r3, r2, r3
 8006572:	683a      	ldr	r2, [r7, #0]
 8006574:	429a      	cmp	r2, r3
 8006576:	d803      	bhi.n	8006580 <HAL_SPI_Transmit+0x204>
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800657e:	d102      	bne.n	8006586 <HAL_SPI_Transmit+0x20a>
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d102      	bne.n	800658c <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006586:	2303      	movs	r3, #3
 8006588:	77fb      	strb	r3, [r7, #31]
          goto error;
 800658a:	e026      	b.n	80065da <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006590:	b29b      	uxth	r3, r3
 8006592:	2b00      	cmp	r3, #0
 8006594:	d1cd      	bne.n	8006532 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006596:	69ba      	ldr	r2, [r7, #24]
 8006598:	6839      	ldr	r1, [r7, #0]
 800659a:	68f8      	ldr	r0, [r7, #12]
 800659c:	f000 fb58 	bl	8006c50 <SPI_EndRxTxTransaction>
 80065a0:	4603      	mov	r3, r0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d002      	beq.n	80065ac <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	2220      	movs	r2, #32
 80065aa:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d10a      	bne.n	80065ca <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80065b4:	2300      	movs	r3, #0
 80065b6:	613b      	str	r3, [r7, #16]
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	68db      	ldr	r3, [r3, #12]
 80065be:	613b      	str	r3, [r7, #16]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	613b      	str	r3, [r7, #16]
 80065c8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d002      	beq.n	80065d8 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	77fb      	strb	r3, [r7, #31]
 80065d6:	e000      	b.n	80065da <HAL_SPI_Transmit+0x25e>
  }

error:
 80065d8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2201      	movs	r2, #1
 80065de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2200      	movs	r2, #0
 80065e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80065ea:	7ffb      	ldrb	r3, [r7, #31]
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3720      	adds	r7, #32
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}

080065f4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b08c      	sub	sp, #48	; 0x30
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	60b9      	str	r1, [r7, #8]
 80065fe:	607a      	str	r2, [r7, #4]
 8006600:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006602:	2301      	movs	r3, #1
 8006604:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006606:	2300      	movs	r3, #0
 8006608:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006612:	2b01      	cmp	r3, #1
 8006614:	d101      	bne.n	800661a <HAL_SPI_TransmitReceive+0x26>
 8006616:	2302      	movs	r3, #2
 8006618:	e18a      	b.n	8006930 <HAL_SPI_TransmitReceive+0x33c>
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2201      	movs	r2, #1
 800661e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006622:	f7fb fd49 	bl	80020b8 <HAL_GetTick>
 8006626:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800662e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006638:	887b      	ldrh	r3, [r7, #2]
 800663a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800663c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006640:	2b01      	cmp	r3, #1
 8006642:	d00f      	beq.n	8006664 <HAL_SPI_TransmitReceive+0x70>
 8006644:	69fb      	ldr	r3, [r7, #28]
 8006646:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800664a:	d107      	bne.n	800665c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	689b      	ldr	r3, [r3, #8]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d103      	bne.n	800665c <HAL_SPI_TransmitReceive+0x68>
 8006654:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006658:	2b04      	cmp	r3, #4
 800665a:	d003      	beq.n	8006664 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800665c:	2302      	movs	r3, #2
 800665e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006662:	e15b      	b.n	800691c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d005      	beq.n	8006676 <HAL_SPI_TransmitReceive+0x82>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d002      	beq.n	8006676 <HAL_SPI_TransmitReceive+0x82>
 8006670:	887b      	ldrh	r3, [r7, #2]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d103      	bne.n	800667e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800667c:	e14e      	b.n	800691c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006684:	b2db      	uxtb	r3, r3
 8006686:	2b04      	cmp	r3, #4
 8006688:	d003      	beq.n	8006692 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2205      	movs	r2, #5
 800668e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2200      	movs	r2, #0
 8006696:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	887a      	ldrh	r2, [r7, #2]
 80066a2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	887a      	ldrh	r2, [r7, #2]
 80066a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	68ba      	ldr	r2, [r7, #8]
 80066ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	887a      	ldrh	r2, [r7, #2]
 80066b4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	887a      	ldrh	r2, [r7, #2]
 80066ba:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	2200      	movs	r2, #0
 80066c0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	2200      	movs	r2, #0
 80066c6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066d2:	2b40      	cmp	r3, #64	; 0x40
 80066d4:	d007      	beq.n	80066e6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	68db      	ldr	r3, [r3, #12]
 80066ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066ee:	d178      	bne.n	80067e2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d002      	beq.n	80066fe <HAL_SPI_TransmitReceive+0x10a>
 80066f8:	8b7b      	ldrh	r3, [r7, #26]
 80066fa:	2b01      	cmp	r3, #1
 80066fc:	d166      	bne.n	80067cc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006702:	881a      	ldrh	r2, [r3, #0]
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800670e:	1c9a      	adds	r2, r3, #2
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006718:	b29b      	uxth	r3, r3
 800671a:	3b01      	subs	r3, #1
 800671c:	b29a      	uxth	r2, r3
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006722:	e053      	b.n	80067cc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	f003 0302 	and.w	r3, r3, #2
 800672e:	2b02      	cmp	r3, #2
 8006730:	d11b      	bne.n	800676a <HAL_SPI_TransmitReceive+0x176>
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006736:	b29b      	uxth	r3, r3
 8006738:	2b00      	cmp	r3, #0
 800673a:	d016      	beq.n	800676a <HAL_SPI_TransmitReceive+0x176>
 800673c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800673e:	2b01      	cmp	r3, #1
 8006740:	d113      	bne.n	800676a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006746:	881a      	ldrh	r2, [r3, #0]
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006752:	1c9a      	adds	r2, r3, #2
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800675c:	b29b      	uxth	r3, r3
 800675e:	3b01      	subs	r3, #1
 8006760:	b29a      	uxth	r2, r3
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006766:	2300      	movs	r3, #0
 8006768:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	689b      	ldr	r3, [r3, #8]
 8006770:	f003 0301 	and.w	r3, r3, #1
 8006774:	2b01      	cmp	r3, #1
 8006776:	d119      	bne.n	80067ac <HAL_SPI_TransmitReceive+0x1b8>
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800677c:	b29b      	uxth	r3, r3
 800677e:	2b00      	cmp	r3, #0
 8006780:	d014      	beq.n	80067ac <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	68da      	ldr	r2, [r3, #12]
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800678c:	b292      	uxth	r2, r2
 800678e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006794:	1c9a      	adds	r2, r3, #2
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800679e:	b29b      	uxth	r3, r3
 80067a0:	3b01      	subs	r3, #1
 80067a2:	b29a      	uxth	r2, r3
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80067a8:	2301      	movs	r3, #1
 80067aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80067ac:	f7fb fc84 	bl	80020b8 <HAL_GetTick>
 80067b0:	4602      	mov	r2, r0
 80067b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067b4:	1ad3      	subs	r3, r2, r3
 80067b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d807      	bhi.n	80067cc <HAL_SPI_TransmitReceive+0x1d8>
 80067bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067c2:	d003      	beq.n	80067cc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80067c4:	2303      	movs	r3, #3
 80067c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80067ca:	e0a7      	b.n	800691c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067d0:	b29b      	uxth	r3, r3
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d1a6      	bne.n	8006724 <HAL_SPI_TransmitReceive+0x130>
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067da:	b29b      	uxth	r3, r3
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d1a1      	bne.n	8006724 <HAL_SPI_TransmitReceive+0x130>
 80067e0:	e07c      	b.n	80068dc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	685b      	ldr	r3, [r3, #4]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d002      	beq.n	80067f0 <HAL_SPI_TransmitReceive+0x1fc>
 80067ea:	8b7b      	ldrh	r3, [r7, #26]
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d16b      	bne.n	80068c8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	330c      	adds	r3, #12
 80067fa:	7812      	ldrb	r2, [r2, #0]
 80067fc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006802:	1c5a      	adds	r2, r3, #1
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800680c:	b29b      	uxth	r3, r3
 800680e:	3b01      	subs	r3, #1
 8006810:	b29a      	uxth	r2, r3
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006816:	e057      	b.n	80068c8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	689b      	ldr	r3, [r3, #8]
 800681e:	f003 0302 	and.w	r3, r3, #2
 8006822:	2b02      	cmp	r3, #2
 8006824:	d11c      	bne.n	8006860 <HAL_SPI_TransmitReceive+0x26c>
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800682a:	b29b      	uxth	r3, r3
 800682c:	2b00      	cmp	r3, #0
 800682e:	d017      	beq.n	8006860 <HAL_SPI_TransmitReceive+0x26c>
 8006830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006832:	2b01      	cmp	r3, #1
 8006834:	d114      	bne.n	8006860 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	330c      	adds	r3, #12
 8006840:	7812      	ldrb	r2, [r2, #0]
 8006842:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006848:	1c5a      	adds	r2, r3, #1
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006852:	b29b      	uxth	r3, r3
 8006854:	3b01      	subs	r3, #1
 8006856:	b29a      	uxth	r2, r3
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800685c:	2300      	movs	r3, #0
 800685e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	689b      	ldr	r3, [r3, #8]
 8006866:	f003 0301 	and.w	r3, r3, #1
 800686a:	2b01      	cmp	r3, #1
 800686c:	d119      	bne.n	80068a2 <HAL_SPI_TransmitReceive+0x2ae>
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006872:	b29b      	uxth	r3, r3
 8006874:	2b00      	cmp	r3, #0
 8006876:	d014      	beq.n	80068a2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	68da      	ldr	r2, [r3, #12]
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006882:	b2d2      	uxtb	r2, r2
 8006884:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800688a:	1c5a      	adds	r2, r3, #1
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006894:	b29b      	uxth	r3, r3
 8006896:	3b01      	subs	r3, #1
 8006898:	b29a      	uxth	r2, r3
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800689e:	2301      	movs	r3, #1
 80068a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80068a2:	f7fb fc09 	bl	80020b8 <HAL_GetTick>
 80068a6:	4602      	mov	r2, r0
 80068a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068aa:	1ad3      	subs	r3, r2, r3
 80068ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80068ae:	429a      	cmp	r2, r3
 80068b0:	d803      	bhi.n	80068ba <HAL_SPI_TransmitReceive+0x2c6>
 80068b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068b8:	d102      	bne.n	80068c0 <HAL_SPI_TransmitReceive+0x2cc>
 80068ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d103      	bne.n	80068c8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80068c0:	2303      	movs	r3, #3
 80068c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80068c6:	e029      	b.n	800691c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068cc:	b29b      	uxth	r3, r3
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d1a2      	bne.n	8006818 <HAL_SPI_TransmitReceive+0x224>
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068d6:	b29b      	uxth	r3, r3
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d19d      	bne.n	8006818 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80068dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80068e0:	68f8      	ldr	r0, [r7, #12]
 80068e2:	f000 f9b5 	bl	8006c50 <SPI_EndRxTxTransaction>
 80068e6:	4603      	mov	r3, r0
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d006      	beq.n	80068fa <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80068ec:	2301      	movs	r3, #1
 80068ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	2220      	movs	r2, #32
 80068f6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80068f8:	e010      	b.n	800691c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d10b      	bne.n	800691a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006902:	2300      	movs	r3, #0
 8006904:	617b      	str	r3, [r7, #20]
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	68db      	ldr	r3, [r3, #12]
 800690c:	617b      	str	r3, [r7, #20]
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	689b      	ldr	r3, [r3, #8]
 8006914:	617b      	str	r3, [r7, #20]
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	e000      	b.n	800691c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800691a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	2201      	movs	r2, #1
 8006920:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2200      	movs	r2, #0
 8006928:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800692c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006930:	4618      	mov	r0, r3
 8006932:	3730      	adds	r7, #48	; 0x30
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}

08006938 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b088      	sub	sp, #32
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	685b      	ldr	r3, [r3, #4]
 8006946:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006950:	69bb      	ldr	r3, [r7, #24]
 8006952:	099b      	lsrs	r3, r3, #6
 8006954:	f003 0301 	and.w	r3, r3, #1
 8006958:	2b00      	cmp	r3, #0
 800695a:	d10f      	bne.n	800697c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800695c:	69bb      	ldr	r3, [r7, #24]
 800695e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006962:	2b00      	cmp	r3, #0
 8006964:	d00a      	beq.n	800697c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006966:	69fb      	ldr	r3, [r7, #28]
 8006968:	099b      	lsrs	r3, r3, #6
 800696a:	f003 0301 	and.w	r3, r3, #1
 800696e:	2b00      	cmp	r3, #0
 8006970:	d004      	beq.n	800697c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006976:	6878      	ldr	r0, [r7, #4]
 8006978:	4798      	blx	r3
    return;
 800697a:	e0be      	b.n	8006afa <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800697c:	69bb      	ldr	r3, [r7, #24]
 800697e:	085b      	lsrs	r3, r3, #1
 8006980:	f003 0301 	and.w	r3, r3, #1
 8006984:	2b00      	cmp	r3, #0
 8006986:	d00a      	beq.n	800699e <HAL_SPI_IRQHandler+0x66>
 8006988:	69fb      	ldr	r3, [r7, #28]
 800698a:	09db      	lsrs	r3, r3, #7
 800698c:	f003 0301 	and.w	r3, r3, #1
 8006990:	2b00      	cmp	r3, #0
 8006992:	d004      	beq.n	800699e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006998:	6878      	ldr	r0, [r7, #4]
 800699a:	4798      	blx	r3
    return;
 800699c:	e0ad      	b.n	8006afa <HAL_SPI_IRQHandler+0x1c2>
  /* SPI in Error Treatment --------------------------------------------------*/
#if defined(SPI_CR2_FRF)
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
#else
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 800699e:	69bb      	ldr	r3, [r7, #24]
 80069a0:	095b      	lsrs	r3, r3, #5
 80069a2:	f003 0301 	and.w	r3, r3, #1
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d106      	bne.n	80069b8 <HAL_SPI_IRQHandler+0x80>
 80069aa:	69bb      	ldr	r3, [r7, #24]
 80069ac:	099b      	lsrs	r3, r3, #6
 80069ae:	f003 0301 	and.w	r3, r3, #1
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	f000 80a1 	beq.w	8006afa <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80069b8:	69fb      	ldr	r3, [r7, #28]
 80069ba:	095b      	lsrs	r3, r3, #5
 80069bc:	f003 0301 	and.w	r3, r3, #1
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	f000 809a 	beq.w	8006afa <HAL_SPI_IRQHandler+0x1c2>
#endif
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80069c6:	69bb      	ldr	r3, [r7, #24]
 80069c8:	099b      	lsrs	r3, r3, #6
 80069ca:	f003 0301 	and.w	r3, r3, #1
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d023      	beq.n	8006a1a <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80069d8:	b2db      	uxtb	r3, r3
 80069da:	2b03      	cmp	r3, #3
 80069dc:	d011      	beq.n	8006a02 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069e2:	f043 0204 	orr.w	r2, r3, #4
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80069ea:	2300      	movs	r3, #0
 80069ec:	617b      	str	r3, [r7, #20]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	68db      	ldr	r3, [r3, #12]
 80069f4:	617b      	str	r3, [r7, #20]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	689b      	ldr	r3, [r3, #8]
 80069fc:	617b      	str	r3, [r7, #20]
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	e00b      	b.n	8006a1a <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a02:	2300      	movs	r3, #0
 8006a04:	613b      	str	r3, [r7, #16]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	613b      	str	r3, [r7, #16]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	613b      	str	r3, [r7, #16]
 8006a16:	693b      	ldr	r3, [r7, #16]
        return;
 8006a18:	e06f      	b.n	8006afa <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006a1a:	69bb      	ldr	r3, [r7, #24]
 8006a1c:	095b      	lsrs	r3, r3, #5
 8006a1e:	f003 0301 	and.w	r3, r3, #1
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d014      	beq.n	8006a50 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a2a:	f043 0201 	orr.w	r2, r3, #1
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006a32:	2300      	movs	r3, #0
 8006a34:	60fb      	str	r3, [r7, #12]
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	689b      	ldr	r3, [r3, #8]
 8006a3c:	60fb      	str	r3, [r7, #12]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	681a      	ldr	r2, [r3, #0]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a4c:	601a      	str	r2, [r3, #0]
 8006a4e:	68fb      	ldr	r3, [r7, #12]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
      __HAL_SPI_CLEAR_FREFLAG(hspi);
    }
#endif

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d04f      	beq.n	8006af8 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	685a      	ldr	r2, [r3, #4]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006a66:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006a70:	69fb      	ldr	r3, [r7, #28]
 8006a72:	f003 0302 	and.w	r3, r3, #2
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d104      	bne.n	8006a84 <HAL_SPI_IRQHandler+0x14c>
 8006a7a:	69fb      	ldr	r3, [r7, #28]
 8006a7c:	f003 0301 	and.w	r3, r3, #1
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d034      	beq.n	8006aee <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	685a      	ldr	r2, [r3, #4]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f022 0203 	bic.w	r2, r2, #3
 8006a92:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d011      	beq.n	8006ac0 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006aa0:	4a17      	ldr	r2, [pc, #92]	; (8006b00 <HAL_SPI_IRQHandler+0x1c8>)
 8006aa2:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f7fc f8d7 	bl	8002c5c <HAL_DMA_Abort_IT>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d005      	beq.n	8006ac0 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ab8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d016      	beq.n	8006af6 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006acc:	4a0c      	ldr	r2, [pc, #48]	; (8006b00 <HAL_SPI_IRQHandler+0x1c8>)
 8006ace:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	f7fc f8c1 	bl	8002c5c <HAL_DMA_Abort_IT>
 8006ada:	4603      	mov	r3, r0
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d00a      	beq.n	8006af6 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ae4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8006aec:	e003      	b.n	8006af6 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f000 f808 	bl	8006b04 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006af4:	e000      	b.n	8006af8 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8006af6:	bf00      	nop
    return;
 8006af8:	bf00      	nop
  }
}
 8006afa:	3720      	adds	r7, #32
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}
 8006b00:	08006b17 	.word	0x08006b17

08006b04 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b083      	sub	sp, #12
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006b0c:	bf00      	nop
 8006b0e:	370c      	adds	r7, #12
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bc80      	pop	{r7}
 8006b14:	4770      	bx	lr

08006b16 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006b16:	b580      	push	{r7, lr}
 8006b18:	b084      	sub	sp, #16
 8006b1a:	af00      	add	r7, sp, #0
 8006b1c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b22:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	2200      	movs	r2, #0
 8006b28:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006b30:	68f8      	ldr	r0, [r7, #12]
 8006b32:	f7ff ffe7 	bl	8006b04 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006b36:	bf00      	nop
 8006b38:	3710      	adds	r7, #16
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}
	...

08006b40 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b088      	sub	sp, #32
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	60f8      	str	r0, [r7, #12]
 8006b48:	60b9      	str	r1, [r7, #8]
 8006b4a:	603b      	str	r3, [r7, #0]
 8006b4c:	4613      	mov	r3, r2
 8006b4e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006b50:	f7fb fab2 	bl	80020b8 <HAL_GetTick>
 8006b54:	4602      	mov	r2, r0
 8006b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b58:	1a9b      	subs	r3, r3, r2
 8006b5a:	683a      	ldr	r2, [r7, #0]
 8006b5c:	4413      	add	r3, r2
 8006b5e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006b60:	f7fb faaa 	bl	80020b8 <HAL_GetTick>
 8006b64:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006b66:	4b39      	ldr	r3, [pc, #228]	; (8006c4c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	015b      	lsls	r3, r3, #5
 8006b6c:	0d1b      	lsrs	r3, r3, #20
 8006b6e:	69fa      	ldr	r2, [r7, #28]
 8006b70:	fb02 f303 	mul.w	r3, r2, r3
 8006b74:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b76:	e054      	b.n	8006c22 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b7e:	d050      	beq.n	8006c22 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006b80:	f7fb fa9a 	bl	80020b8 <HAL_GetTick>
 8006b84:	4602      	mov	r2, r0
 8006b86:	69bb      	ldr	r3, [r7, #24]
 8006b88:	1ad3      	subs	r3, r2, r3
 8006b8a:	69fa      	ldr	r2, [r7, #28]
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	d902      	bls.n	8006b96 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006b90:	69fb      	ldr	r3, [r7, #28]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d13d      	bne.n	8006c12 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	685a      	ldr	r2, [r3, #4]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006ba4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006bae:	d111      	bne.n	8006bd4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	689b      	ldr	r3, [r3, #8]
 8006bb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bb8:	d004      	beq.n	8006bc4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	689b      	ldr	r3, [r3, #8]
 8006bbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bc2:	d107      	bne.n	8006bd4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	681a      	ldr	r2, [r3, #0]
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bd2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bd8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006bdc:	d10f      	bne.n	8006bfe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	681a      	ldr	r2, [r3, #0]
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006bec:	601a      	str	r2, [r3, #0]
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	681a      	ldr	r2, [r3, #0]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006bfc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	2201      	movs	r2, #1
 8006c02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006c0e:	2303      	movs	r3, #3
 8006c10:	e017      	b.n	8006c42 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d101      	bne.n	8006c1c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006c18:	2300      	movs	r3, #0
 8006c1a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	3b01      	subs	r3, #1
 8006c20:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	689a      	ldr	r2, [r3, #8]
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	4013      	ands	r3, r2
 8006c2c:	68ba      	ldr	r2, [r7, #8]
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	bf0c      	ite	eq
 8006c32:	2301      	moveq	r3, #1
 8006c34:	2300      	movne	r3, #0
 8006c36:	b2db      	uxtb	r3, r3
 8006c38:	461a      	mov	r2, r3
 8006c3a:	79fb      	ldrb	r3, [r7, #7]
 8006c3c:	429a      	cmp	r2, r3
 8006c3e:	d19b      	bne.n	8006b78 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006c40:	2300      	movs	r3, #0
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	3720      	adds	r7, #32
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bd80      	pop	{r7, pc}
 8006c4a:	bf00      	nop
 8006c4c:	2000004c 	.word	0x2000004c

08006c50 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b088      	sub	sp, #32
 8006c54:	af02      	add	r7, sp, #8
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	60b9      	str	r1, [r7, #8]
 8006c5a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006c5c:	4b1b      	ldr	r3, [pc, #108]	; (8006ccc <SPI_EndRxTxTransaction+0x7c>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4a1b      	ldr	r2, [pc, #108]	; (8006cd0 <SPI_EndRxTxTransaction+0x80>)
 8006c62:	fba2 2303 	umull	r2, r3, r2, r3
 8006c66:	0d5b      	lsrs	r3, r3, #21
 8006c68:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006c6c:	fb02 f303 	mul.w	r3, r2, r3
 8006c70:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c7a:	d112      	bne.n	8006ca2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	9300      	str	r3, [sp, #0]
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	2200      	movs	r2, #0
 8006c84:	2180      	movs	r1, #128	; 0x80
 8006c86:	68f8      	ldr	r0, [r7, #12]
 8006c88:	f7ff ff5a 	bl	8006b40 <SPI_WaitFlagStateUntilTimeout>
 8006c8c:	4603      	mov	r3, r0
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d016      	beq.n	8006cc0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c96:	f043 0220 	orr.w	r2, r3, #32
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006c9e:	2303      	movs	r3, #3
 8006ca0:	e00f      	b.n	8006cc2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006ca2:	697b      	ldr	r3, [r7, #20]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d00a      	beq.n	8006cbe <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	3b01      	subs	r3, #1
 8006cac:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cb8:	2b80      	cmp	r3, #128	; 0x80
 8006cba:	d0f2      	beq.n	8006ca2 <SPI_EndRxTxTransaction+0x52>
 8006cbc:	e000      	b.n	8006cc0 <SPI_EndRxTxTransaction+0x70>
        break;
 8006cbe:	bf00      	nop
  }

  return HAL_OK;
 8006cc0:	2300      	movs	r3, #0
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3718      	adds	r7, #24
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}
 8006cca:	bf00      	nop
 8006ccc:	2000004c 	.word	0x2000004c
 8006cd0:	165e9f81 	.word	0x165e9f81

08006cd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b082      	sub	sp, #8
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d101      	bne.n	8006ce6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e03f      	b.n	8006d66 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cec:	b2db      	uxtb	r3, r3
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d106      	bne.n	8006d00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f7fb f836 	bl	8001d6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2224      	movs	r2, #36	; 0x24
 8006d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	68da      	ldr	r2, [r3, #12]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006d16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	f000 fb49 	bl	80073b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	691a      	ldr	r2, [r3, #16]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006d2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	695a      	ldr	r2, [r3, #20]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006d3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	68da      	ldr	r2, [r3, #12]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006d4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2200      	movs	r2, #0
 8006d52:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2220      	movs	r2, #32
 8006d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2220      	movs	r2, #32
 8006d60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006d64:	2300      	movs	r3, #0
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3708      	adds	r7, #8
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}
	...

08006d70 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b08a      	sub	sp, #40	; 0x28
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	68db      	ldr	r3, [r3, #12]
 8006d86:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	695b      	ldr	r3, [r3, #20]
 8006d8e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8006d90:	2300      	movs	r3, #0
 8006d92:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8006d94:	2300      	movs	r3, #0
 8006d96:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d9a:	f003 030f 	and.w	r3, r3, #15
 8006d9e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8006da0:	69bb      	ldr	r3, [r7, #24]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d10d      	bne.n	8006dc2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006da8:	f003 0320 	and.w	r3, r3, #32
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d008      	beq.n	8006dc2 <HAL_UART_IRQHandler+0x52>
 8006db0:	6a3b      	ldr	r3, [r7, #32]
 8006db2:	f003 0320 	and.w	r3, r3, #32
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d003      	beq.n	8006dc2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	f000 fa4f 	bl	800725e <UART_Receive_IT>
      return;
 8006dc0:	e17b      	b.n	80070ba <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006dc2:	69bb      	ldr	r3, [r7, #24]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	f000 80b1 	beq.w	8006f2c <HAL_UART_IRQHandler+0x1bc>
 8006dca:	69fb      	ldr	r3, [r7, #28]
 8006dcc:	f003 0301 	and.w	r3, r3, #1
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d105      	bne.n	8006de0 <HAL_UART_IRQHandler+0x70>
 8006dd4:	6a3b      	ldr	r3, [r7, #32]
 8006dd6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	f000 80a6 	beq.w	8006f2c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de2:	f003 0301 	and.w	r3, r3, #1
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d00a      	beq.n	8006e00 <HAL_UART_IRQHandler+0x90>
 8006dea:	6a3b      	ldr	r3, [r7, #32]
 8006dec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d005      	beq.n	8006e00 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006df8:	f043 0201 	orr.w	r2, r3, #1
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e02:	f003 0304 	and.w	r3, r3, #4
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d00a      	beq.n	8006e20 <HAL_UART_IRQHandler+0xb0>
 8006e0a:	69fb      	ldr	r3, [r7, #28]
 8006e0c:	f003 0301 	and.w	r3, r3, #1
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d005      	beq.n	8006e20 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e18:	f043 0202 	orr.w	r2, r3, #2
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e22:	f003 0302 	and.w	r3, r3, #2
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d00a      	beq.n	8006e40 <HAL_UART_IRQHandler+0xd0>
 8006e2a:	69fb      	ldr	r3, [r7, #28]
 8006e2c:	f003 0301 	and.w	r3, r3, #1
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d005      	beq.n	8006e40 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e38:	f043 0204 	orr.w	r2, r3, #4
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e42:	f003 0308 	and.w	r3, r3, #8
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d00f      	beq.n	8006e6a <HAL_UART_IRQHandler+0xfa>
 8006e4a:	6a3b      	ldr	r3, [r7, #32]
 8006e4c:	f003 0320 	and.w	r3, r3, #32
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d104      	bne.n	8006e5e <HAL_UART_IRQHandler+0xee>
 8006e54:	69fb      	ldr	r3, [r7, #28]
 8006e56:	f003 0301 	and.w	r3, r3, #1
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d005      	beq.n	8006e6a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e62:	f043 0208 	orr.w	r2, r3, #8
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	f000 811e 	beq.w	80070b0 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e76:	f003 0320 	and.w	r3, r3, #32
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d007      	beq.n	8006e8e <HAL_UART_IRQHandler+0x11e>
 8006e7e:	6a3b      	ldr	r3, [r7, #32]
 8006e80:	f003 0320 	and.w	r3, r3, #32
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d002      	beq.n	8006e8e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8006e88:	6878      	ldr	r0, [r7, #4]
 8006e8a:	f000 f9e8 	bl	800725e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	695b      	ldr	r3, [r3, #20]
 8006e94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e98:	2b40      	cmp	r3, #64	; 0x40
 8006e9a:	bf0c      	ite	eq
 8006e9c:	2301      	moveq	r3, #1
 8006e9e:	2300      	movne	r3, #0
 8006ea0:	b2db      	uxtb	r3, r3
 8006ea2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ea8:	f003 0308 	and.w	r3, r3, #8
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d102      	bne.n	8006eb6 <HAL_UART_IRQHandler+0x146>
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d031      	beq.n	8006f1a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f000 f92a 	bl	8007110 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	695b      	ldr	r3, [r3, #20]
 8006ec2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ec6:	2b40      	cmp	r3, #64	; 0x40
 8006ec8:	d123      	bne.n	8006f12 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	695a      	ldr	r2, [r3, #20]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ed8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d013      	beq.n	8006f0a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ee6:	4a76      	ldr	r2, [pc, #472]	; (80070c0 <HAL_UART_IRQHandler+0x350>)
 8006ee8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f7fb feb4 	bl	8002c5c <HAL_DMA_Abort_IT>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d016      	beq.n	8006f28 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006efe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f00:	687a      	ldr	r2, [r7, #4]
 8006f02:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006f04:	4610      	mov	r0, r2
 8006f06:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f08:	e00e      	b.n	8006f28 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006f0a:	6878      	ldr	r0, [r7, #4]
 8006f0c:	f000 f8ec 	bl	80070e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f10:	e00a      	b.n	8006f28 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f000 f8e8 	bl	80070e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f18:	e006      	b.n	8006f28 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006f1a:	6878      	ldr	r0, [r7, #4]
 8006f1c:	f000 f8e4 	bl	80070e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2200      	movs	r2, #0
 8006f24:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006f26:	e0c3      	b.n	80070b0 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f28:	bf00      	nop
    return;
 8006f2a:	e0c1      	b.n	80070b0 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	f040 80a1 	bne.w	8007078 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8006f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f38:	f003 0310 	and.w	r3, r3, #16
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	f000 809b 	beq.w	8007078 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8006f42:	6a3b      	ldr	r3, [r7, #32]
 8006f44:	f003 0310 	and.w	r3, r3, #16
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	f000 8095 	beq.w	8007078 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f4e:	2300      	movs	r3, #0
 8006f50:	60fb      	str	r3, [r7, #12]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	60fb      	str	r3, [r7, #12]
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	60fb      	str	r3, [r7, #12]
 8006f62:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	695b      	ldr	r3, [r3, #20]
 8006f6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f6e:	2b40      	cmp	r3, #64	; 0x40
 8006f70:	d14e      	bne.n	8007010 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8006f7c:	8a3b      	ldrh	r3, [r7, #16]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	f000 8098 	beq.w	80070b4 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006f88:	8a3a      	ldrh	r2, [r7, #16]
 8006f8a:	429a      	cmp	r2, r3
 8006f8c:	f080 8092 	bcs.w	80070b4 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	8a3a      	ldrh	r2, [r7, #16]
 8006f94:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f9a:	699b      	ldr	r3, [r3, #24]
 8006f9c:	2b20      	cmp	r3, #32
 8006f9e:	d02b      	beq.n	8006ff8 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	68da      	ldr	r2, [r3, #12]
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006fae:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	695a      	ldr	r2, [r3, #20]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f022 0201 	bic.w	r2, r2, #1
 8006fbe:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	695a      	ldr	r2, [r3, #20]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006fce:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2220      	movs	r2, #32
 8006fd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	68da      	ldr	r2, [r3, #12]
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f022 0210 	bic.w	r2, r2, #16
 8006fec:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	f7fb fdf5 	bl	8002be2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007000:	b29b      	uxth	r3, r3
 8007002:	1ad3      	subs	r3, r2, r3
 8007004:	b29b      	uxth	r3, r3
 8007006:	4619      	mov	r1, r3
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f000 f876 	bl	80070fa <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800700e:	e051      	b.n	80070b4 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007018:	b29b      	uxth	r3, r3
 800701a:	1ad3      	subs	r3, r2, r3
 800701c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007022:	b29b      	uxth	r3, r3
 8007024:	2b00      	cmp	r3, #0
 8007026:	d047      	beq.n	80070b8 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8007028:	8a7b      	ldrh	r3, [r7, #18]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d044      	beq.n	80070b8 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	68da      	ldr	r2, [r3, #12]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800703c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	695a      	ldr	r2, [r3, #20]
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f022 0201 	bic.w	r2, r2, #1
 800704c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2220      	movs	r2, #32
 8007052:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2200      	movs	r2, #0
 800705a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	68da      	ldr	r2, [r3, #12]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f022 0210 	bic.w	r2, r2, #16
 800706a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800706c:	8a7b      	ldrh	r3, [r7, #18]
 800706e:	4619      	mov	r1, r3
 8007070:	6878      	ldr	r0, [r7, #4]
 8007072:	f000 f842 	bl	80070fa <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007076:	e01f      	b.n	80070b8 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800707a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800707e:	2b00      	cmp	r3, #0
 8007080:	d008      	beq.n	8007094 <HAL_UART_IRQHandler+0x324>
 8007082:	6a3b      	ldr	r3, [r7, #32]
 8007084:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007088:	2b00      	cmp	r3, #0
 800708a:	d003      	beq.n	8007094 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 800708c:	6878      	ldr	r0, [r7, #4]
 800708e:	f000 f87f 	bl	8007190 <UART_Transmit_IT>
    return;
 8007092:	e012      	b.n	80070ba <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007096:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800709a:	2b00      	cmp	r3, #0
 800709c:	d00d      	beq.n	80070ba <HAL_UART_IRQHandler+0x34a>
 800709e:	6a3b      	ldr	r3, [r7, #32]
 80070a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d008      	beq.n	80070ba <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80070a8:	6878      	ldr	r0, [r7, #4]
 80070aa:	f000 f8c0 	bl	800722e <UART_EndTransmit_IT>
    return;
 80070ae:	e004      	b.n	80070ba <HAL_UART_IRQHandler+0x34a>
    return;
 80070b0:	bf00      	nop
 80070b2:	e002      	b.n	80070ba <HAL_UART_IRQHandler+0x34a>
      return;
 80070b4:	bf00      	nop
 80070b6:	e000      	b.n	80070ba <HAL_UART_IRQHandler+0x34a>
      return;
 80070b8:	bf00      	nop
  }
}
 80070ba:	3728      	adds	r7, #40	; 0x28
 80070bc:	46bd      	mov	sp, r7
 80070be:	bd80      	pop	{r7, pc}
 80070c0:	08007169 	.word	0x08007169

080070c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b083      	sub	sp, #12
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80070cc:	bf00      	nop
 80070ce:	370c      	adds	r7, #12
 80070d0:	46bd      	mov	sp, r7
 80070d2:	bc80      	pop	{r7}
 80070d4:	4770      	bx	lr

080070d6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80070d6:	b480      	push	{r7}
 80070d8:	b083      	sub	sp, #12
 80070da:	af00      	add	r7, sp, #0
 80070dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80070de:	bf00      	nop
 80070e0:	370c      	adds	r7, #12
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bc80      	pop	{r7}
 80070e6:	4770      	bx	lr

080070e8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b083      	sub	sp, #12
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80070f0:	bf00      	nop
 80070f2:	370c      	adds	r7, #12
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bc80      	pop	{r7}
 80070f8:	4770      	bx	lr

080070fa <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80070fa:	b480      	push	{r7}
 80070fc:	b083      	sub	sp, #12
 80070fe:	af00      	add	r7, sp, #0
 8007100:	6078      	str	r0, [r7, #4]
 8007102:	460b      	mov	r3, r1
 8007104:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007106:	bf00      	nop
 8007108:	370c      	adds	r7, #12
 800710a:	46bd      	mov	sp, r7
 800710c:	bc80      	pop	{r7}
 800710e:	4770      	bx	lr

08007110 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007110:	b480      	push	{r7}
 8007112:	b083      	sub	sp, #12
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	68da      	ldr	r2, [r3, #12]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007126:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	695a      	ldr	r2, [r3, #20]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f022 0201 	bic.w	r2, r2, #1
 8007136:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800713c:	2b01      	cmp	r3, #1
 800713e:	d107      	bne.n	8007150 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	68da      	ldr	r2, [r3, #12]
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f022 0210 	bic.w	r2, r2, #16
 800714e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2220      	movs	r2, #32
 8007154:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2200      	movs	r2, #0
 800715c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800715e:	bf00      	nop
 8007160:	370c      	adds	r7, #12
 8007162:	46bd      	mov	sp, r7
 8007164:	bc80      	pop	{r7}
 8007166:	4770      	bx	lr

08007168 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b084      	sub	sp, #16
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007174:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2200      	movs	r2, #0
 800717a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2200      	movs	r2, #0
 8007180:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007182:	68f8      	ldr	r0, [r7, #12]
 8007184:	f7ff ffb0 	bl	80070e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007188:	bf00      	nop
 800718a:	3710      	adds	r7, #16
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}

08007190 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007190:	b480      	push	{r7}
 8007192:	b085      	sub	sp, #20
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800719e:	b2db      	uxtb	r3, r3
 80071a0:	2b21      	cmp	r3, #33	; 0x21
 80071a2:	d13e      	bne.n	8007222 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071ac:	d114      	bne.n	80071d8 <UART_Transmit_IT+0x48>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	691b      	ldr	r3, [r3, #16]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d110      	bne.n	80071d8 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6a1b      	ldr	r3, [r3, #32]
 80071ba:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	881b      	ldrh	r3, [r3, #0]
 80071c0:	461a      	mov	r2, r3
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80071ca:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6a1b      	ldr	r3, [r3, #32]
 80071d0:	1c9a      	adds	r2, r3, #2
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	621a      	str	r2, [r3, #32]
 80071d6:	e008      	b.n	80071ea <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6a1b      	ldr	r3, [r3, #32]
 80071dc:	1c59      	adds	r1, r3, #1
 80071de:	687a      	ldr	r2, [r7, #4]
 80071e0:	6211      	str	r1, [r2, #32]
 80071e2:	781a      	ldrb	r2, [r3, #0]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80071ee:	b29b      	uxth	r3, r3
 80071f0:	3b01      	subs	r3, #1
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	687a      	ldr	r2, [r7, #4]
 80071f6:	4619      	mov	r1, r3
 80071f8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d10f      	bne.n	800721e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	68da      	ldr	r2, [r3, #12]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800720c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	68da      	ldr	r2, [r3, #12]
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800721c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800721e:	2300      	movs	r3, #0
 8007220:	e000      	b.n	8007224 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007222:	2302      	movs	r3, #2
  }
}
 8007224:	4618      	mov	r0, r3
 8007226:	3714      	adds	r7, #20
 8007228:	46bd      	mov	sp, r7
 800722a:	bc80      	pop	{r7}
 800722c:	4770      	bx	lr

0800722e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800722e:	b580      	push	{r7, lr}
 8007230:	b082      	sub	sp, #8
 8007232:	af00      	add	r7, sp, #0
 8007234:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	68da      	ldr	r2, [r3, #12]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007244:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2220      	movs	r2, #32
 800724a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f7ff ff38 	bl	80070c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007254:	2300      	movs	r3, #0
}
 8007256:	4618      	mov	r0, r3
 8007258:	3708      	adds	r7, #8
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}

0800725e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800725e:	b580      	push	{r7, lr}
 8007260:	b086      	sub	sp, #24
 8007262:	af00      	add	r7, sp, #0
 8007264:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800726c:	b2db      	uxtb	r3, r3
 800726e:	2b22      	cmp	r3, #34	; 0x22
 8007270:	f040 8099 	bne.w	80073a6 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	689b      	ldr	r3, [r3, #8]
 8007278:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800727c:	d117      	bne.n	80072ae <UART_Receive_IT+0x50>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	691b      	ldr	r3, [r3, #16]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d113      	bne.n	80072ae <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007286:	2300      	movs	r3, #0
 8007288:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800728e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	b29b      	uxth	r3, r3
 8007298:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800729c:	b29a      	uxth	r2, r3
 800729e:	693b      	ldr	r3, [r7, #16]
 80072a0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072a6:	1c9a      	adds	r2, r3, #2
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	629a      	str	r2, [r3, #40]	; 0x28
 80072ac:	e026      	b.n	80072fc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072b2:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80072b4:	2300      	movs	r3, #0
 80072b6:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	689b      	ldr	r3, [r3, #8]
 80072bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072c0:	d007      	beq.n	80072d2 <UART_Receive_IT+0x74>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	689b      	ldr	r3, [r3, #8]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d10a      	bne.n	80072e0 <UART_Receive_IT+0x82>
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	691b      	ldr	r3, [r3, #16]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d106      	bne.n	80072e0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	b2da      	uxtb	r2, r3
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	701a      	strb	r2, [r3, #0]
 80072de:	e008      	b.n	80072f2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	685b      	ldr	r3, [r3, #4]
 80072e6:	b2db      	uxtb	r3, r3
 80072e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072ec:	b2da      	uxtb	r2, r3
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072f6:	1c5a      	adds	r2, r3, #1
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007300:	b29b      	uxth	r3, r3
 8007302:	3b01      	subs	r3, #1
 8007304:	b29b      	uxth	r3, r3
 8007306:	687a      	ldr	r2, [r7, #4]
 8007308:	4619      	mov	r1, r3
 800730a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800730c:	2b00      	cmp	r3, #0
 800730e:	d148      	bne.n	80073a2 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	68da      	ldr	r2, [r3, #12]
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f022 0220 	bic.w	r2, r2, #32
 800731e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	68da      	ldr	r2, [r3, #12]
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800732e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	695a      	ldr	r2, [r3, #20]
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f022 0201 	bic.w	r2, r2, #1
 800733e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2220      	movs	r2, #32
 8007344:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800734c:	2b01      	cmp	r3, #1
 800734e:	d123      	bne.n	8007398 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2200      	movs	r2, #0
 8007354:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	68da      	ldr	r2, [r3, #12]
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f022 0210 	bic.w	r2, r2, #16
 8007364:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f003 0310 	and.w	r3, r3, #16
 8007370:	2b10      	cmp	r3, #16
 8007372:	d10a      	bne.n	800738a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007374:	2300      	movs	r3, #0
 8007376:	60fb      	str	r3, [r7, #12]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	60fb      	str	r3, [r7, #12]
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	685b      	ldr	r3, [r3, #4]
 8007386:	60fb      	str	r3, [r7, #12]
 8007388:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800738e:	4619      	mov	r1, r3
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f7ff feb2 	bl	80070fa <HAL_UARTEx_RxEventCallback>
 8007396:	e002      	b.n	800739e <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	f7ff fe9c 	bl	80070d6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800739e:	2300      	movs	r3, #0
 80073a0:	e002      	b.n	80073a8 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80073a2:	2300      	movs	r3, #0
 80073a4:	e000      	b.n	80073a8 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80073a6:	2302      	movs	r3, #2
  }
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	3718      	adds	r7, #24
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bd80      	pop	{r7, pc}

080073b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b084      	sub	sp, #16
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	691b      	ldr	r3, [r3, #16]
 80073be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	68da      	ldr	r2, [r3, #12]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	430a      	orrs	r2, r1
 80073cc:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	689a      	ldr	r2, [r3, #8]
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	691b      	ldr	r3, [r3, #16]
 80073d6:	431a      	orrs	r2, r3
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	695b      	ldr	r3, [r3, #20]
 80073dc:	431a      	orrs	r2, r3
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	69db      	ldr	r3, [r3, #28]
 80073e2:	4313      	orrs	r3, r2
 80073e4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	68db      	ldr	r3, [r3, #12]
 80073ec:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80073f0:	f023 030c 	bic.w	r3, r3, #12
 80073f4:	687a      	ldr	r2, [r7, #4]
 80073f6:	6812      	ldr	r2, [r2, #0]
 80073f8:	68b9      	ldr	r1, [r7, #8]
 80073fa:	430b      	orrs	r3, r1
 80073fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	695b      	ldr	r3, [r3, #20]
 8007404:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	699a      	ldr	r2, [r3, #24]
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	430a      	orrs	r2, r1
 8007412:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a55      	ldr	r2, [pc, #340]	; (8007570 <UART_SetConfig+0x1c0>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d103      	bne.n	8007426 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800741e:	f7fe f931 	bl	8005684 <HAL_RCC_GetPCLK2Freq>
 8007422:	60f8      	str	r0, [r7, #12]
 8007424:	e002      	b.n	800742c <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007426:	f7fe f919 	bl	800565c <HAL_RCC_GetPCLK1Freq>
 800742a:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	69db      	ldr	r3, [r3, #28]
 8007430:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007434:	d14c      	bne.n	80074d0 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007436:	68fa      	ldr	r2, [r7, #12]
 8007438:	4613      	mov	r3, r2
 800743a:	009b      	lsls	r3, r3, #2
 800743c:	4413      	add	r3, r2
 800743e:	009a      	lsls	r2, r3, #2
 8007440:	441a      	add	r2, r3
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	005b      	lsls	r3, r3, #1
 8007448:	fbb2 f3f3 	udiv	r3, r2, r3
 800744c:	4a49      	ldr	r2, [pc, #292]	; (8007574 <UART_SetConfig+0x1c4>)
 800744e:	fba2 2303 	umull	r2, r3, r2, r3
 8007452:	095b      	lsrs	r3, r3, #5
 8007454:	0119      	lsls	r1, r3, #4
 8007456:	68fa      	ldr	r2, [r7, #12]
 8007458:	4613      	mov	r3, r2
 800745a:	009b      	lsls	r3, r3, #2
 800745c:	4413      	add	r3, r2
 800745e:	009a      	lsls	r2, r3, #2
 8007460:	441a      	add	r2, r3
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	685b      	ldr	r3, [r3, #4]
 8007466:	005b      	lsls	r3, r3, #1
 8007468:	fbb2 f2f3 	udiv	r2, r2, r3
 800746c:	4b41      	ldr	r3, [pc, #260]	; (8007574 <UART_SetConfig+0x1c4>)
 800746e:	fba3 0302 	umull	r0, r3, r3, r2
 8007472:	095b      	lsrs	r3, r3, #5
 8007474:	2064      	movs	r0, #100	; 0x64
 8007476:	fb00 f303 	mul.w	r3, r0, r3
 800747a:	1ad3      	subs	r3, r2, r3
 800747c:	00db      	lsls	r3, r3, #3
 800747e:	3332      	adds	r3, #50	; 0x32
 8007480:	4a3c      	ldr	r2, [pc, #240]	; (8007574 <UART_SetConfig+0x1c4>)
 8007482:	fba2 2303 	umull	r2, r3, r2, r3
 8007486:	095b      	lsrs	r3, r3, #5
 8007488:	005b      	lsls	r3, r3, #1
 800748a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800748e:	4419      	add	r1, r3
 8007490:	68fa      	ldr	r2, [r7, #12]
 8007492:	4613      	mov	r3, r2
 8007494:	009b      	lsls	r3, r3, #2
 8007496:	4413      	add	r3, r2
 8007498:	009a      	lsls	r2, r3, #2
 800749a:	441a      	add	r2, r3
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	685b      	ldr	r3, [r3, #4]
 80074a0:	005b      	lsls	r3, r3, #1
 80074a2:	fbb2 f2f3 	udiv	r2, r2, r3
 80074a6:	4b33      	ldr	r3, [pc, #204]	; (8007574 <UART_SetConfig+0x1c4>)
 80074a8:	fba3 0302 	umull	r0, r3, r3, r2
 80074ac:	095b      	lsrs	r3, r3, #5
 80074ae:	2064      	movs	r0, #100	; 0x64
 80074b0:	fb00 f303 	mul.w	r3, r0, r3
 80074b4:	1ad3      	subs	r3, r2, r3
 80074b6:	00db      	lsls	r3, r3, #3
 80074b8:	3332      	adds	r3, #50	; 0x32
 80074ba:	4a2e      	ldr	r2, [pc, #184]	; (8007574 <UART_SetConfig+0x1c4>)
 80074bc:	fba2 2303 	umull	r2, r3, r2, r3
 80074c0:	095b      	lsrs	r3, r3, #5
 80074c2:	f003 0207 	and.w	r2, r3, #7
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	440a      	add	r2, r1
 80074cc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80074ce:	e04a      	b.n	8007566 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80074d0:	68fa      	ldr	r2, [r7, #12]
 80074d2:	4613      	mov	r3, r2
 80074d4:	009b      	lsls	r3, r3, #2
 80074d6:	4413      	add	r3, r2
 80074d8:	009a      	lsls	r2, r3, #2
 80074da:	441a      	add	r2, r3
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	009b      	lsls	r3, r3, #2
 80074e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80074e6:	4a23      	ldr	r2, [pc, #140]	; (8007574 <UART_SetConfig+0x1c4>)
 80074e8:	fba2 2303 	umull	r2, r3, r2, r3
 80074ec:	095b      	lsrs	r3, r3, #5
 80074ee:	0119      	lsls	r1, r3, #4
 80074f0:	68fa      	ldr	r2, [r7, #12]
 80074f2:	4613      	mov	r3, r2
 80074f4:	009b      	lsls	r3, r3, #2
 80074f6:	4413      	add	r3, r2
 80074f8:	009a      	lsls	r2, r3, #2
 80074fa:	441a      	add	r2, r3
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	009b      	lsls	r3, r3, #2
 8007502:	fbb2 f2f3 	udiv	r2, r2, r3
 8007506:	4b1b      	ldr	r3, [pc, #108]	; (8007574 <UART_SetConfig+0x1c4>)
 8007508:	fba3 0302 	umull	r0, r3, r3, r2
 800750c:	095b      	lsrs	r3, r3, #5
 800750e:	2064      	movs	r0, #100	; 0x64
 8007510:	fb00 f303 	mul.w	r3, r0, r3
 8007514:	1ad3      	subs	r3, r2, r3
 8007516:	011b      	lsls	r3, r3, #4
 8007518:	3332      	adds	r3, #50	; 0x32
 800751a:	4a16      	ldr	r2, [pc, #88]	; (8007574 <UART_SetConfig+0x1c4>)
 800751c:	fba2 2303 	umull	r2, r3, r2, r3
 8007520:	095b      	lsrs	r3, r3, #5
 8007522:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007526:	4419      	add	r1, r3
 8007528:	68fa      	ldr	r2, [r7, #12]
 800752a:	4613      	mov	r3, r2
 800752c:	009b      	lsls	r3, r3, #2
 800752e:	4413      	add	r3, r2
 8007530:	009a      	lsls	r2, r3, #2
 8007532:	441a      	add	r2, r3
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	685b      	ldr	r3, [r3, #4]
 8007538:	009b      	lsls	r3, r3, #2
 800753a:	fbb2 f2f3 	udiv	r2, r2, r3
 800753e:	4b0d      	ldr	r3, [pc, #52]	; (8007574 <UART_SetConfig+0x1c4>)
 8007540:	fba3 0302 	umull	r0, r3, r3, r2
 8007544:	095b      	lsrs	r3, r3, #5
 8007546:	2064      	movs	r0, #100	; 0x64
 8007548:	fb00 f303 	mul.w	r3, r0, r3
 800754c:	1ad3      	subs	r3, r2, r3
 800754e:	011b      	lsls	r3, r3, #4
 8007550:	3332      	adds	r3, #50	; 0x32
 8007552:	4a08      	ldr	r2, [pc, #32]	; (8007574 <UART_SetConfig+0x1c4>)
 8007554:	fba2 2303 	umull	r2, r3, r2, r3
 8007558:	095b      	lsrs	r3, r3, #5
 800755a:	f003 020f 	and.w	r2, r3, #15
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	440a      	add	r2, r1
 8007564:	609a      	str	r2, [r3, #8]
}
 8007566:	bf00      	nop
 8007568:	3710      	adds	r7, #16
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}
 800756e:	bf00      	nop
 8007570:	40013800 	.word	0x40013800
 8007574:	51eb851f 	.word	0x51eb851f

08007578 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800757c:	4904      	ldr	r1, [pc, #16]	; (8007590 <MX_FATFS_Init+0x18>)
 800757e:	4805      	ldr	r0, [pc, #20]	; (8007594 <MX_FATFS_Init+0x1c>)
 8007580:	f003 fb86 	bl	800ac90 <FATFS_LinkDriver>
 8007584:	4603      	mov	r3, r0
 8007586:	461a      	mov	r2, r3
 8007588:	4b03      	ldr	r3, [pc, #12]	; (8007598 <MX_FATFS_Init+0x20>)
 800758a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800758c:	bf00      	nop
 800758e:	bd80      	pop	{r7, pc}
 8007590:	200025e8 	.word	0x200025e8
 8007594:	20000058 	.word	0x20000058
 8007598:	200025ec 	.word	0x200025ec

0800759c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800759c:	b480      	push	{r7}
 800759e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80075a0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	46bd      	mov	sp, r7
 80075a6:	bc80      	pop	{r7}
 80075a8:	4770      	bx	lr

080075aa <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80075aa:	b580      	push	{r7, lr}
 80075ac:	b082      	sub	sp, #8
 80075ae:	af00      	add	r7, sp, #0
 80075b0:	4603      	mov	r3, r0
 80075b2:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 80075b4:	79fb      	ldrb	r3, [r7, #7]
 80075b6:	4618      	mov	r0, r3
 80075b8:	f7f9 f986 	bl	80008c8 <SD_disk_initialize>
 80075bc:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3708      	adds	r7, #8
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}

080075c6 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80075c6:	b580      	push	{r7, lr}
 80075c8:	b082      	sub	sp, #8
 80075ca:	af00      	add	r7, sp, #0
 80075cc:	4603      	mov	r3, r0
 80075ce:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status(pdrv);
 80075d0:	79fb      	ldrb	r3, [r7, #7]
 80075d2:	4618      	mov	r0, r3
 80075d4:	f7f9 fa5e 	bl	8000a94 <SD_disk_status>
 80075d8:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80075da:	4618      	mov	r0, r3
 80075dc:	3708      	adds	r7, #8
 80075de:	46bd      	mov	sp, r7
 80075e0:	bd80      	pop	{r7, pc}

080075e2 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80075e2:	b580      	push	{r7, lr}
 80075e4:	b084      	sub	sp, #16
 80075e6:	af00      	add	r7, sp, #0
 80075e8:	60b9      	str	r1, [r7, #8]
 80075ea:	607a      	str	r2, [r7, #4]
 80075ec:	603b      	str	r3, [r7, #0]
 80075ee:	4603      	mov	r3, r0
 80075f0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read(pdrv, buff, sector, count);
 80075f2:	7bf8      	ldrb	r0, [r7, #15]
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	687a      	ldr	r2, [r7, #4]
 80075f8:	68b9      	ldr	r1, [r7, #8]
 80075fa:	f7f9 fa5f 	bl	8000abc <SD_disk_read>
 80075fe:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8007600:	4618      	mov	r0, r3
 8007602:	3710      	adds	r7, #16
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b084      	sub	sp, #16
 800760c:	af00      	add	r7, sp, #0
 800760e:	60b9      	str	r1, [r7, #8]
 8007610:	607a      	str	r2, [r7, #4]
 8007612:	603b      	str	r3, [r7, #0]
 8007614:	4603      	mov	r3, r0
 8007616:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write(pdrv, buff, sector, count);
 8007618:	7bf8      	ldrb	r0, [r7, #15]
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	687a      	ldr	r2, [r7, #4]
 800761e:	68b9      	ldr	r1, [r7, #8]
 8007620:	f7f9 fab6 	bl	8000b90 <SD_disk_write>
 8007624:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8007626:	4618      	mov	r0, r3
 8007628:	3710      	adds	r7, #16
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}

0800762e <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800762e:	b580      	push	{r7, lr}
 8007630:	b082      	sub	sp, #8
 8007632:	af00      	add	r7, sp, #0
 8007634:	4603      	mov	r3, r0
 8007636:	603a      	str	r2, [r7, #0]
 8007638:	71fb      	strb	r3, [r7, #7]
 800763a:	460b      	mov	r3, r1
 800763c:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl(pdrv, cmd, buff);
 800763e:	79b9      	ldrb	r1, [r7, #6]
 8007640:	79fb      	ldrb	r3, [r7, #7]
 8007642:	683a      	ldr	r2, [r7, #0]
 8007644:	4618      	mov	r0, r3
 8007646:	f7f9 fb27 	bl	8000c98 <SD_disk_ioctl>
 800764a:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800764c:	4618      	mov	r0, r3
 800764e:	3708      	adds	r7, #8
 8007650:	46bd      	mov	sp, r7
 8007652:	bd80      	pop	{r7, pc}

08007654 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b084      	sub	sp, #16
 8007658:	af00      	add	r7, sp, #0
 800765a:	4603      	mov	r3, r0
 800765c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800765e:	79fb      	ldrb	r3, [r7, #7]
 8007660:	4a08      	ldr	r2, [pc, #32]	; (8007684 <disk_status+0x30>)
 8007662:	009b      	lsls	r3, r3, #2
 8007664:	4413      	add	r3, r2
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	685b      	ldr	r3, [r3, #4]
 800766a:	79fa      	ldrb	r2, [r7, #7]
 800766c:	4905      	ldr	r1, [pc, #20]	; (8007684 <disk_status+0x30>)
 800766e:	440a      	add	r2, r1
 8007670:	7a12      	ldrb	r2, [r2, #8]
 8007672:	4610      	mov	r0, r2
 8007674:	4798      	blx	r3
 8007676:	4603      	mov	r3, r0
 8007678:	73fb      	strb	r3, [r7, #15]
  return stat;
 800767a:	7bfb      	ldrb	r3, [r7, #15]
}
 800767c:	4618      	mov	r0, r3
 800767e:	3710      	adds	r7, #16
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}
 8007684:	20000364 	.word	0x20000364

08007688 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b084      	sub	sp, #16
 800768c:	af00      	add	r7, sp, #0
 800768e:	4603      	mov	r3, r0
 8007690:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007692:	2300      	movs	r3, #0
 8007694:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007696:	79fb      	ldrb	r3, [r7, #7]
 8007698:	4a0d      	ldr	r2, [pc, #52]	; (80076d0 <disk_initialize+0x48>)
 800769a:	5cd3      	ldrb	r3, [r2, r3]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d111      	bne.n	80076c4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80076a0:	79fb      	ldrb	r3, [r7, #7]
 80076a2:	4a0b      	ldr	r2, [pc, #44]	; (80076d0 <disk_initialize+0x48>)
 80076a4:	2101      	movs	r1, #1
 80076a6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80076a8:	79fb      	ldrb	r3, [r7, #7]
 80076aa:	4a09      	ldr	r2, [pc, #36]	; (80076d0 <disk_initialize+0x48>)
 80076ac:	009b      	lsls	r3, r3, #2
 80076ae:	4413      	add	r3, r2
 80076b0:	685b      	ldr	r3, [r3, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	79fa      	ldrb	r2, [r7, #7]
 80076b6:	4906      	ldr	r1, [pc, #24]	; (80076d0 <disk_initialize+0x48>)
 80076b8:	440a      	add	r2, r1
 80076ba:	7a12      	ldrb	r2, [r2, #8]
 80076bc:	4610      	mov	r0, r2
 80076be:	4798      	blx	r3
 80076c0:	4603      	mov	r3, r0
 80076c2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80076c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3710      	adds	r7, #16
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}
 80076ce:	bf00      	nop
 80076d0:	20000364 	.word	0x20000364

080076d4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80076d4:	b590      	push	{r4, r7, lr}
 80076d6:	b087      	sub	sp, #28
 80076d8:	af00      	add	r7, sp, #0
 80076da:	60b9      	str	r1, [r7, #8]
 80076dc:	607a      	str	r2, [r7, #4]
 80076de:	603b      	str	r3, [r7, #0]
 80076e0:	4603      	mov	r3, r0
 80076e2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80076e4:	7bfb      	ldrb	r3, [r7, #15]
 80076e6:	4a0a      	ldr	r2, [pc, #40]	; (8007710 <disk_read+0x3c>)
 80076e8:	009b      	lsls	r3, r3, #2
 80076ea:	4413      	add	r3, r2
 80076ec:	685b      	ldr	r3, [r3, #4]
 80076ee:	689c      	ldr	r4, [r3, #8]
 80076f0:	7bfb      	ldrb	r3, [r7, #15]
 80076f2:	4a07      	ldr	r2, [pc, #28]	; (8007710 <disk_read+0x3c>)
 80076f4:	4413      	add	r3, r2
 80076f6:	7a18      	ldrb	r0, [r3, #8]
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	687a      	ldr	r2, [r7, #4]
 80076fc:	68b9      	ldr	r1, [r7, #8]
 80076fe:	47a0      	blx	r4
 8007700:	4603      	mov	r3, r0
 8007702:	75fb      	strb	r3, [r7, #23]
  return res;
 8007704:	7dfb      	ldrb	r3, [r7, #23]
}
 8007706:	4618      	mov	r0, r3
 8007708:	371c      	adds	r7, #28
 800770a:	46bd      	mov	sp, r7
 800770c:	bd90      	pop	{r4, r7, pc}
 800770e:	bf00      	nop
 8007710:	20000364 	.word	0x20000364

08007714 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007714:	b590      	push	{r4, r7, lr}
 8007716:	b087      	sub	sp, #28
 8007718:	af00      	add	r7, sp, #0
 800771a:	60b9      	str	r1, [r7, #8]
 800771c:	607a      	str	r2, [r7, #4]
 800771e:	603b      	str	r3, [r7, #0]
 8007720:	4603      	mov	r3, r0
 8007722:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007724:	7bfb      	ldrb	r3, [r7, #15]
 8007726:	4a0a      	ldr	r2, [pc, #40]	; (8007750 <disk_write+0x3c>)
 8007728:	009b      	lsls	r3, r3, #2
 800772a:	4413      	add	r3, r2
 800772c:	685b      	ldr	r3, [r3, #4]
 800772e:	68dc      	ldr	r4, [r3, #12]
 8007730:	7bfb      	ldrb	r3, [r7, #15]
 8007732:	4a07      	ldr	r2, [pc, #28]	; (8007750 <disk_write+0x3c>)
 8007734:	4413      	add	r3, r2
 8007736:	7a18      	ldrb	r0, [r3, #8]
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	687a      	ldr	r2, [r7, #4]
 800773c:	68b9      	ldr	r1, [r7, #8]
 800773e:	47a0      	blx	r4
 8007740:	4603      	mov	r3, r0
 8007742:	75fb      	strb	r3, [r7, #23]
  return res;
 8007744:	7dfb      	ldrb	r3, [r7, #23]
}
 8007746:	4618      	mov	r0, r3
 8007748:	371c      	adds	r7, #28
 800774a:	46bd      	mov	sp, r7
 800774c:	bd90      	pop	{r4, r7, pc}
 800774e:	bf00      	nop
 8007750:	20000364 	.word	0x20000364

08007754 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b084      	sub	sp, #16
 8007758:	af00      	add	r7, sp, #0
 800775a:	4603      	mov	r3, r0
 800775c:	603a      	str	r2, [r7, #0]
 800775e:	71fb      	strb	r3, [r7, #7]
 8007760:	460b      	mov	r3, r1
 8007762:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007764:	79fb      	ldrb	r3, [r7, #7]
 8007766:	4a09      	ldr	r2, [pc, #36]	; (800778c <disk_ioctl+0x38>)
 8007768:	009b      	lsls	r3, r3, #2
 800776a:	4413      	add	r3, r2
 800776c:	685b      	ldr	r3, [r3, #4]
 800776e:	691b      	ldr	r3, [r3, #16]
 8007770:	79fa      	ldrb	r2, [r7, #7]
 8007772:	4906      	ldr	r1, [pc, #24]	; (800778c <disk_ioctl+0x38>)
 8007774:	440a      	add	r2, r1
 8007776:	7a10      	ldrb	r0, [r2, #8]
 8007778:	79b9      	ldrb	r1, [r7, #6]
 800777a:	683a      	ldr	r2, [r7, #0]
 800777c:	4798      	blx	r3
 800777e:	4603      	mov	r3, r0
 8007780:	73fb      	strb	r3, [r7, #15]
  return res;
 8007782:	7bfb      	ldrb	r3, [r7, #15]
}
 8007784:	4618      	mov	r0, r3
 8007786:	3710      	adds	r7, #16
 8007788:	46bd      	mov	sp, r7
 800778a:	bd80      	pop	{r7, pc}
 800778c:	20000364 	.word	0x20000364

08007790 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007790:	b480      	push	{r7}
 8007792:	b085      	sub	sp, #20
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	3301      	adds	r3, #1
 800779c:	781b      	ldrb	r3, [r3, #0]
 800779e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80077a0:	89fb      	ldrh	r3, [r7, #14]
 80077a2:	021b      	lsls	r3, r3, #8
 80077a4:	b21a      	sxth	r2, r3
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	781b      	ldrb	r3, [r3, #0]
 80077aa:	b21b      	sxth	r3, r3
 80077ac:	4313      	orrs	r3, r2
 80077ae:	b21b      	sxth	r3, r3
 80077b0:	81fb      	strh	r3, [r7, #14]
	return rv;
 80077b2:	89fb      	ldrh	r3, [r7, #14]
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3714      	adds	r7, #20
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bc80      	pop	{r7}
 80077bc:	4770      	bx	lr

080077be <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80077be:	b480      	push	{r7}
 80077c0:	b085      	sub	sp, #20
 80077c2:	af00      	add	r7, sp, #0
 80077c4:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	3303      	adds	r3, #3
 80077ca:	781b      	ldrb	r3, [r3, #0]
 80077cc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	021b      	lsls	r3, r3, #8
 80077d2:	687a      	ldr	r2, [r7, #4]
 80077d4:	3202      	adds	r2, #2
 80077d6:	7812      	ldrb	r2, [r2, #0]
 80077d8:	4313      	orrs	r3, r2
 80077da:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	021b      	lsls	r3, r3, #8
 80077e0:	687a      	ldr	r2, [r7, #4]
 80077e2:	3201      	adds	r2, #1
 80077e4:	7812      	ldrb	r2, [r2, #0]
 80077e6:	4313      	orrs	r3, r2
 80077e8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	021b      	lsls	r3, r3, #8
 80077ee:	687a      	ldr	r2, [r7, #4]
 80077f0:	7812      	ldrb	r2, [r2, #0]
 80077f2:	4313      	orrs	r3, r2
 80077f4:	60fb      	str	r3, [r7, #12]
	return rv;
 80077f6:	68fb      	ldr	r3, [r7, #12]
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	3714      	adds	r7, #20
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bc80      	pop	{r7}
 8007800:	4770      	bx	lr

08007802 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007802:	b480      	push	{r7}
 8007804:	b083      	sub	sp, #12
 8007806:	af00      	add	r7, sp, #0
 8007808:	6078      	str	r0, [r7, #4]
 800780a:	460b      	mov	r3, r1
 800780c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	1c5a      	adds	r2, r3, #1
 8007812:	607a      	str	r2, [r7, #4]
 8007814:	887a      	ldrh	r2, [r7, #2]
 8007816:	b2d2      	uxtb	r2, r2
 8007818:	701a      	strb	r2, [r3, #0]
 800781a:	887b      	ldrh	r3, [r7, #2]
 800781c:	0a1b      	lsrs	r3, r3, #8
 800781e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	1c5a      	adds	r2, r3, #1
 8007824:	607a      	str	r2, [r7, #4]
 8007826:	887a      	ldrh	r2, [r7, #2]
 8007828:	b2d2      	uxtb	r2, r2
 800782a:	701a      	strb	r2, [r3, #0]
}
 800782c:	bf00      	nop
 800782e:	370c      	adds	r7, #12
 8007830:	46bd      	mov	sp, r7
 8007832:	bc80      	pop	{r7}
 8007834:	4770      	bx	lr

08007836 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007836:	b480      	push	{r7}
 8007838:	b083      	sub	sp, #12
 800783a:	af00      	add	r7, sp, #0
 800783c:	6078      	str	r0, [r7, #4]
 800783e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	1c5a      	adds	r2, r3, #1
 8007844:	607a      	str	r2, [r7, #4]
 8007846:	683a      	ldr	r2, [r7, #0]
 8007848:	b2d2      	uxtb	r2, r2
 800784a:	701a      	strb	r2, [r3, #0]
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	0a1b      	lsrs	r3, r3, #8
 8007850:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	1c5a      	adds	r2, r3, #1
 8007856:	607a      	str	r2, [r7, #4]
 8007858:	683a      	ldr	r2, [r7, #0]
 800785a:	b2d2      	uxtb	r2, r2
 800785c:	701a      	strb	r2, [r3, #0]
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	0a1b      	lsrs	r3, r3, #8
 8007862:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	1c5a      	adds	r2, r3, #1
 8007868:	607a      	str	r2, [r7, #4]
 800786a:	683a      	ldr	r2, [r7, #0]
 800786c:	b2d2      	uxtb	r2, r2
 800786e:	701a      	strb	r2, [r3, #0]
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	0a1b      	lsrs	r3, r3, #8
 8007874:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	1c5a      	adds	r2, r3, #1
 800787a:	607a      	str	r2, [r7, #4]
 800787c:	683a      	ldr	r2, [r7, #0]
 800787e:	b2d2      	uxtb	r2, r2
 8007880:	701a      	strb	r2, [r3, #0]
}
 8007882:	bf00      	nop
 8007884:	370c      	adds	r7, #12
 8007886:	46bd      	mov	sp, r7
 8007888:	bc80      	pop	{r7}
 800788a:	4770      	bx	lr

0800788c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800788c:	b480      	push	{r7}
 800788e:	b087      	sub	sp, #28
 8007890:	af00      	add	r7, sp, #0
 8007892:	60f8      	str	r0, [r7, #12]
 8007894:	60b9      	str	r1, [r7, #8]
 8007896:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d00d      	beq.n	80078c2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80078a6:	693a      	ldr	r2, [r7, #16]
 80078a8:	1c53      	adds	r3, r2, #1
 80078aa:	613b      	str	r3, [r7, #16]
 80078ac:	697b      	ldr	r3, [r7, #20]
 80078ae:	1c59      	adds	r1, r3, #1
 80078b0:	6179      	str	r1, [r7, #20]
 80078b2:	7812      	ldrb	r2, [r2, #0]
 80078b4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	3b01      	subs	r3, #1
 80078ba:	607b      	str	r3, [r7, #4]
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d1f1      	bne.n	80078a6 <mem_cpy+0x1a>
	}
}
 80078c2:	bf00      	nop
 80078c4:	371c      	adds	r7, #28
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bc80      	pop	{r7}
 80078ca:	4770      	bx	lr

080078cc <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80078cc:	b480      	push	{r7}
 80078ce:	b087      	sub	sp, #28
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	60f8      	str	r0, [r7, #12]
 80078d4:	60b9      	str	r1, [r7, #8]
 80078d6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80078dc:	697b      	ldr	r3, [r7, #20]
 80078de:	1c5a      	adds	r2, r3, #1
 80078e0:	617a      	str	r2, [r7, #20]
 80078e2:	68ba      	ldr	r2, [r7, #8]
 80078e4:	b2d2      	uxtb	r2, r2
 80078e6:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	3b01      	subs	r3, #1
 80078ec:	607b      	str	r3, [r7, #4]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d1f3      	bne.n	80078dc <mem_set+0x10>
}
 80078f4:	bf00      	nop
 80078f6:	bf00      	nop
 80078f8:	371c      	adds	r7, #28
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bc80      	pop	{r7}
 80078fe:	4770      	bx	lr

08007900 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007900:	b480      	push	{r7}
 8007902:	b089      	sub	sp, #36	; 0x24
 8007904:	af00      	add	r7, sp, #0
 8007906:	60f8      	str	r0, [r7, #12]
 8007908:	60b9      	str	r1, [r7, #8]
 800790a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	61fb      	str	r3, [r7, #28]
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007914:	2300      	movs	r3, #0
 8007916:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007918:	69fb      	ldr	r3, [r7, #28]
 800791a:	1c5a      	adds	r2, r3, #1
 800791c:	61fa      	str	r2, [r7, #28]
 800791e:	781b      	ldrb	r3, [r3, #0]
 8007920:	4619      	mov	r1, r3
 8007922:	69bb      	ldr	r3, [r7, #24]
 8007924:	1c5a      	adds	r2, r3, #1
 8007926:	61ba      	str	r2, [r7, #24]
 8007928:	781b      	ldrb	r3, [r3, #0]
 800792a:	1acb      	subs	r3, r1, r3
 800792c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	3b01      	subs	r3, #1
 8007932:	607b      	str	r3, [r7, #4]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d002      	beq.n	8007940 <mem_cmp+0x40>
 800793a:	697b      	ldr	r3, [r7, #20]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d0eb      	beq.n	8007918 <mem_cmp+0x18>

	return r;
 8007940:	697b      	ldr	r3, [r7, #20]
}
 8007942:	4618      	mov	r0, r3
 8007944:	3724      	adds	r7, #36	; 0x24
 8007946:	46bd      	mov	sp, r7
 8007948:	bc80      	pop	{r7}
 800794a:	4770      	bx	lr

0800794c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800794c:	b480      	push	{r7}
 800794e:	b083      	sub	sp, #12
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
 8007954:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007956:	e002      	b.n	800795e <chk_chr+0x12>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	3301      	adds	r3, #1
 800795c:	607b      	str	r3, [r7, #4]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	781b      	ldrb	r3, [r3, #0]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d005      	beq.n	8007972 <chk_chr+0x26>
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	781b      	ldrb	r3, [r3, #0]
 800796a:	461a      	mov	r2, r3
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	4293      	cmp	r3, r2
 8007970:	d1f2      	bne.n	8007958 <chk_chr+0xc>
	return *str;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	781b      	ldrb	r3, [r3, #0]
}
 8007976:	4618      	mov	r0, r3
 8007978:	370c      	adds	r7, #12
 800797a:	46bd      	mov	sp, r7
 800797c:	bc80      	pop	{r7}
 800797e:	4770      	bx	lr

08007980 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007980:	b480      	push	{r7}
 8007982:	b085      	sub	sp, #20
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
 8007988:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800798a:	2300      	movs	r3, #0
 800798c:	60bb      	str	r3, [r7, #8]
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	60fb      	str	r3, [r7, #12]
 8007992:	e029      	b.n	80079e8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007994:	4a26      	ldr	r2, [pc, #152]	; (8007a30 <chk_lock+0xb0>)
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	011b      	lsls	r3, r3, #4
 800799a:	4413      	add	r3, r2
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d01d      	beq.n	80079de <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80079a2:	4a23      	ldr	r2, [pc, #140]	; (8007a30 <chk_lock+0xb0>)
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	011b      	lsls	r3, r3, #4
 80079a8:	4413      	add	r3, r2
 80079aa:	681a      	ldr	r2, [r3, #0]
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d116      	bne.n	80079e2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80079b4:	4a1e      	ldr	r2, [pc, #120]	; (8007a30 <chk_lock+0xb0>)
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	011b      	lsls	r3, r3, #4
 80079ba:	4413      	add	r3, r2
 80079bc:	3304      	adds	r3, #4
 80079be:	681a      	ldr	r2, [r3, #0]
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80079c4:	429a      	cmp	r2, r3
 80079c6:	d10c      	bne.n	80079e2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80079c8:	4a19      	ldr	r2, [pc, #100]	; (8007a30 <chk_lock+0xb0>)
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	011b      	lsls	r3, r3, #4
 80079ce:	4413      	add	r3, r2
 80079d0:	3308      	adds	r3, #8
 80079d2:	681a      	ldr	r2, [r3, #0]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80079d8:	429a      	cmp	r2, r3
 80079da:	d102      	bne.n	80079e2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80079dc:	e007      	b.n	80079ee <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80079de:	2301      	movs	r3, #1
 80079e0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	3301      	adds	r3, #1
 80079e6:	60fb      	str	r3, [r7, #12]
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2b01      	cmp	r3, #1
 80079ec:	d9d2      	bls.n	8007994 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	2b02      	cmp	r3, #2
 80079f2:	d109      	bne.n	8007a08 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d102      	bne.n	8007a00 <chk_lock+0x80>
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	2b02      	cmp	r3, #2
 80079fe:	d101      	bne.n	8007a04 <chk_lock+0x84>
 8007a00:	2300      	movs	r3, #0
 8007a02:	e010      	b.n	8007a26 <chk_lock+0xa6>
 8007a04:	2312      	movs	r3, #18
 8007a06:	e00e      	b.n	8007a26 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d108      	bne.n	8007a20 <chk_lock+0xa0>
 8007a0e:	4a08      	ldr	r2, [pc, #32]	; (8007a30 <chk_lock+0xb0>)
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	011b      	lsls	r3, r3, #4
 8007a14:	4413      	add	r3, r2
 8007a16:	330c      	adds	r3, #12
 8007a18:	881b      	ldrh	r3, [r3, #0]
 8007a1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a1e:	d101      	bne.n	8007a24 <chk_lock+0xa4>
 8007a20:	2310      	movs	r3, #16
 8007a22:	e000      	b.n	8007a26 <chk_lock+0xa6>
 8007a24:	2300      	movs	r3, #0
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3714      	adds	r7, #20
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bc80      	pop	{r7}
 8007a2e:	4770      	bx	lr
 8007a30:	20000144 	.word	0x20000144

08007a34 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007a34:	b480      	push	{r7}
 8007a36:	b083      	sub	sp, #12
 8007a38:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	607b      	str	r3, [r7, #4]
 8007a3e:	e002      	b.n	8007a46 <enq_lock+0x12>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	3301      	adds	r3, #1
 8007a44:	607b      	str	r3, [r7, #4]
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2b01      	cmp	r3, #1
 8007a4a:	d806      	bhi.n	8007a5a <enq_lock+0x26>
 8007a4c:	4a08      	ldr	r2, [pc, #32]	; (8007a70 <enq_lock+0x3c>)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	011b      	lsls	r3, r3, #4
 8007a52:	4413      	add	r3, r2
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d1f2      	bne.n	8007a40 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2b02      	cmp	r3, #2
 8007a5e:	bf14      	ite	ne
 8007a60:	2301      	movne	r3, #1
 8007a62:	2300      	moveq	r3, #0
 8007a64:	b2db      	uxtb	r3, r3
}
 8007a66:	4618      	mov	r0, r3
 8007a68:	370c      	adds	r7, #12
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bc80      	pop	{r7}
 8007a6e:	4770      	bx	lr
 8007a70:	20000144 	.word	0x20000144

08007a74 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007a74:	b480      	push	{r7}
 8007a76:	b085      	sub	sp, #20
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
 8007a7c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007a7e:	2300      	movs	r3, #0
 8007a80:	60fb      	str	r3, [r7, #12]
 8007a82:	e01f      	b.n	8007ac4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007a84:	4a41      	ldr	r2, [pc, #260]	; (8007b8c <inc_lock+0x118>)
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	011b      	lsls	r3, r3, #4
 8007a8a:	4413      	add	r3, r2
 8007a8c:	681a      	ldr	r2, [r3, #0]
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	429a      	cmp	r2, r3
 8007a94:	d113      	bne.n	8007abe <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007a96:	4a3d      	ldr	r2, [pc, #244]	; (8007b8c <inc_lock+0x118>)
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	011b      	lsls	r3, r3, #4
 8007a9c:	4413      	add	r3, r2
 8007a9e:	3304      	adds	r3, #4
 8007aa0:	681a      	ldr	r2, [r3, #0]
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007aa6:	429a      	cmp	r2, r3
 8007aa8:	d109      	bne.n	8007abe <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007aaa:	4a38      	ldr	r2, [pc, #224]	; (8007b8c <inc_lock+0x118>)
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	011b      	lsls	r3, r3, #4
 8007ab0:	4413      	add	r3, r2
 8007ab2:	3308      	adds	r3, #8
 8007ab4:	681a      	ldr	r2, [r3, #0]
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007aba:	429a      	cmp	r2, r3
 8007abc:	d006      	beq.n	8007acc <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	3301      	adds	r3, #1
 8007ac2:	60fb      	str	r3, [r7, #12]
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	2b01      	cmp	r3, #1
 8007ac8:	d9dc      	bls.n	8007a84 <inc_lock+0x10>
 8007aca:	e000      	b.n	8007ace <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007acc:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	2b02      	cmp	r3, #2
 8007ad2:	d132      	bne.n	8007b3a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	60fb      	str	r3, [r7, #12]
 8007ad8:	e002      	b.n	8007ae0 <inc_lock+0x6c>
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	3301      	adds	r3, #1
 8007ade:	60fb      	str	r3, [r7, #12]
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	2b01      	cmp	r3, #1
 8007ae4:	d806      	bhi.n	8007af4 <inc_lock+0x80>
 8007ae6:	4a29      	ldr	r2, [pc, #164]	; (8007b8c <inc_lock+0x118>)
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	011b      	lsls	r3, r3, #4
 8007aec:	4413      	add	r3, r2
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d1f2      	bne.n	8007ada <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2b02      	cmp	r3, #2
 8007af8:	d101      	bne.n	8007afe <inc_lock+0x8a>
 8007afa:	2300      	movs	r3, #0
 8007afc:	e040      	b.n	8007b80 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681a      	ldr	r2, [r3, #0]
 8007b02:	4922      	ldr	r1, [pc, #136]	; (8007b8c <inc_lock+0x118>)
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	011b      	lsls	r3, r3, #4
 8007b08:	440b      	add	r3, r1
 8007b0a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	689a      	ldr	r2, [r3, #8]
 8007b10:	491e      	ldr	r1, [pc, #120]	; (8007b8c <inc_lock+0x118>)
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	011b      	lsls	r3, r3, #4
 8007b16:	440b      	add	r3, r1
 8007b18:	3304      	adds	r3, #4
 8007b1a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	695a      	ldr	r2, [r3, #20]
 8007b20:	491a      	ldr	r1, [pc, #104]	; (8007b8c <inc_lock+0x118>)
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	011b      	lsls	r3, r3, #4
 8007b26:	440b      	add	r3, r1
 8007b28:	3308      	adds	r3, #8
 8007b2a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007b2c:	4a17      	ldr	r2, [pc, #92]	; (8007b8c <inc_lock+0x118>)
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	011b      	lsls	r3, r3, #4
 8007b32:	4413      	add	r3, r2
 8007b34:	330c      	adds	r3, #12
 8007b36:	2200      	movs	r2, #0
 8007b38:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d009      	beq.n	8007b54 <inc_lock+0xe0>
 8007b40:	4a12      	ldr	r2, [pc, #72]	; (8007b8c <inc_lock+0x118>)
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	011b      	lsls	r3, r3, #4
 8007b46:	4413      	add	r3, r2
 8007b48:	330c      	adds	r3, #12
 8007b4a:	881b      	ldrh	r3, [r3, #0]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d001      	beq.n	8007b54 <inc_lock+0xe0>
 8007b50:	2300      	movs	r3, #0
 8007b52:	e015      	b.n	8007b80 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d108      	bne.n	8007b6c <inc_lock+0xf8>
 8007b5a:	4a0c      	ldr	r2, [pc, #48]	; (8007b8c <inc_lock+0x118>)
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	011b      	lsls	r3, r3, #4
 8007b60:	4413      	add	r3, r2
 8007b62:	330c      	adds	r3, #12
 8007b64:	881b      	ldrh	r3, [r3, #0]
 8007b66:	3301      	adds	r3, #1
 8007b68:	b29a      	uxth	r2, r3
 8007b6a:	e001      	b.n	8007b70 <inc_lock+0xfc>
 8007b6c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007b70:	4906      	ldr	r1, [pc, #24]	; (8007b8c <inc_lock+0x118>)
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	011b      	lsls	r3, r3, #4
 8007b76:	440b      	add	r3, r1
 8007b78:	330c      	adds	r3, #12
 8007b7a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	3301      	adds	r3, #1
}
 8007b80:	4618      	mov	r0, r3
 8007b82:	3714      	adds	r7, #20
 8007b84:	46bd      	mov	sp, r7
 8007b86:	bc80      	pop	{r7}
 8007b88:	4770      	bx	lr
 8007b8a:	bf00      	nop
 8007b8c:	20000144 	.word	0x20000144

08007b90 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b085      	sub	sp, #20
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	3b01      	subs	r3, #1
 8007b9c:	607b      	str	r3, [r7, #4]
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2b01      	cmp	r3, #1
 8007ba2:	d825      	bhi.n	8007bf0 <dec_lock+0x60>
		n = Files[i].ctr;
 8007ba4:	4a16      	ldr	r2, [pc, #88]	; (8007c00 <dec_lock+0x70>)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	011b      	lsls	r3, r3, #4
 8007baa:	4413      	add	r3, r2
 8007bac:	330c      	adds	r3, #12
 8007bae:	881b      	ldrh	r3, [r3, #0]
 8007bb0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007bb2:	89fb      	ldrh	r3, [r7, #14]
 8007bb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007bb8:	d101      	bne.n	8007bbe <dec_lock+0x2e>
 8007bba:	2300      	movs	r3, #0
 8007bbc:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8007bbe:	89fb      	ldrh	r3, [r7, #14]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d002      	beq.n	8007bca <dec_lock+0x3a>
 8007bc4:	89fb      	ldrh	r3, [r7, #14]
 8007bc6:	3b01      	subs	r3, #1
 8007bc8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007bca:	4a0d      	ldr	r2, [pc, #52]	; (8007c00 <dec_lock+0x70>)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	011b      	lsls	r3, r3, #4
 8007bd0:	4413      	add	r3, r2
 8007bd2:	330c      	adds	r3, #12
 8007bd4:	89fa      	ldrh	r2, [r7, #14]
 8007bd6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007bd8:	89fb      	ldrh	r3, [r7, #14]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d105      	bne.n	8007bea <dec_lock+0x5a>
 8007bde:	4a08      	ldr	r2, [pc, #32]	; (8007c00 <dec_lock+0x70>)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	011b      	lsls	r3, r3, #4
 8007be4:	4413      	add	r3, r2
 8007be6:	2200      	movs	r2, #0
 8007be8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8007bea:	2300      	movs	r3, #0
 8007bec:	737b      	strb	r3, [r7, #13]
 8007bee:	e001      	b.n	8007bf4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007bf0:	2302      	movs	r3, #2
 8007bf2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007bf4:	7b7b      	ldrb	r3, [r7, #13]
}
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	3714      	adds	r7, #20
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bc80      	pop	{r7}
 8007bfe:	4770      	bx	lr
 8007c00:	20000144 	.word	0x20000144

08007c04 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b085      	sub	sp, #20
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	60fb      	str	r3, [r7, #12]
 8007c10:	e010      	b.n	8007c34 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007c12:	4a0d      	ldr	r2, [pc, #52]	; (8007c48 <clear_lock+0x44>)
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	011b      	lsls	r3, r3, #4
 8007c18:	4413      	add	r3, r2
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	687a      	ldr	r2, [r7, #4]
 8007c1e:	429a      	cmp	r2, r3
 8007c20:	d105      	bne.n	8007c2e <clear_lock+0x2a>
 8007c22:	4a09      	ldr	r2, [pc, #36]	; (8007c48 <clear_lock+0x44>)
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	011b      	lsls	r3, r3, #4
 8007c28:	4413      	add	r3, r2
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	3301      	adds	r3, #1
 8007c32:	60fb      	str	r3, [r7, #12]
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	2b01      	cmp	r3, #1
 8007c38:	d9eb      	bls.n	8007c12 <clear_lock+0xe>
	}
}
 8007c3a:	bf00      	nop
 8007c3c:	bf00      	nop
 8007c3e:	3714      	adds	r7, #20
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bc80      	pop	{r7}
 8007c44:	4770      	bx	lr
 8007c46:	bf00      	nop
 8007c48:	20000144 	.word	0x20000144

08007c4c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b086      	sub	sp, #24
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007c54:	2300      	movs	r3, #0
 8007c56:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	78db      	ldrb	r3, [r3, #3]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d034      	beq.n	8007cca <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c64:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	7858      	ldrb	r0, [r3, #1]
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007c70:	2301      	movs	r3, #1
 8007c72:	697a      	ldr	r2, [r7, #20]
 8007c74:	f7ff fd4e 	bl	8007714 <disk_write>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d002      	beq.n	8007c84 <sync_window+0x38>
			res = FR_DISK_ERR;
 8007c7e:	2301      	movs	r3, #1
 8007c80:	73fb      	strb	r3, [r7, #15]
 8007c82:	e022      	b.n	8007cca <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2200      	movs	r2, #0
 8007c88:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c8e:	697a      	ldr	r2, [r7, #20]
 8007c90:	1ad2      	subs	r2, r2, r3
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6a1b      	ldr	r3, [r3, #32]
 8007c96:	429a      	cmp	r2, r3
 8007c98:	d217      	bcs.n	8007cca <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	789b      	ldrb	r3, [r3, #2]
 8007c9e:	613b      	str	r3, [r7, #16]
 8007ca0:	e010      	b.n	8007cc4 <sync_window+0x78>
					wsect += fs->fsize;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6a1b      	ldr	r3, [r3, #32]
 8007ca6:	697a      	ldr	r2, [r7, #20]
 8007ca8:	4413      	add	r3, r2
 8007caa:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	7858      	ldrb	r0, [r3, #1]
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	697a      	ldr	r2, [r7, #20]
 8007cba:	f7ff fd2b 	bl	8007714 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	3b01      	subs	r3, #1
 8007cc2:	613b      	str	r3, [r7, #16]
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	2b01      	cmp	r3, #1
 8007cc8:	d8eb      	bhi.n	8007ca2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007cca:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	3718      	adds	r7, #24
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}

08007cd4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b084      	sub	sp, #16
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
 8007cdc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007cde:	2300      	movs	r3, #0
 8007ce0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ce6:	683a      	ldr	r2, [r7, #0]
 8007ce8:	429a      	cmp	r2, r3
 8007cea:	d01b      	beq.n	8007d24 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f7ff ffad 	bl	8007c4c <sync_window>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8007cf6:	7bfb      	ldrb	r3, [r7, #15]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d113      	bne.n	8007d24 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	7858      	ldrb	r0, [r3, #1]
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007d06:	2301      	movs	r3, #1
 8007d08:	683a      	ldr	r2, [r7, #0]
 8007d0a:	f7ff fce3 	bl	80076d4 <disk_read>
 8007d0e:	4603      	mov	r3, r0
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d004      	beq.n	8007d1e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007d14:	f04f 33ff 	mov.w	r3, #4294967295
 8007d18:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	683a      	ldr	r2, [r7, #0]
 8007d22:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8007d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3710      	adds	r7, #16
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bd80      	pop	{r7, pc}
	...

08007d30 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b084      	sub	sp, #16
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f7ff ff87 	bl	8007c4c <sync_window>
 8007d3e:	4603      	mov	r3, r0
 8007d40:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007d42:	7bfb      	ldrb	r3, [r7, #15]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d159      	bne.n	8007dfc <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	781b      	ldrb	r3, [r3, #0]
 8007d4c:	2b03      	cmp	r3, #3
 8007d4e:	d149      	bne.n	8007de4 <sync_fs+0xb4>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	791b      	ldrb	r3, [r3, #4]
 8007d54:	2b01      	cmp	r3, #1
 8007d56:	d145      	bne.n	8007de4 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	899b      	ldrh	r3, [r3, #12]
 8007d62:	461a      	mov	r2, r3
 8007d64:	2100      	movs	r1, #0
 8007d66:	f7ff fdb1 	bl	80078cc <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	3338      	adds	r3, #56	; 0x38
 8007d6e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007d72:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8007d76:	4618      	mov	r0, r3
 8007d78:	f7ff fd43 	bl	8007802 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	3338      	adds	r3, #56	; 0x38
 8007d80:	4921      	ldr	r1, [pc, #132]	; (8007e08 <sync_fs+0xd8>)
 8007d82:	4618      	mov	r0, r3
 8007d84:	f7ff fd57 	bl	8007836 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	3338      	adds	r3, #56	; 0x38
 8007d8c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007d90:	491e      	ldr	r1, [pc, #120]	; (8007e0c <sync_fs+0xdc>)
 8007d92:	4618      	mov	r0, r3
 8007d94:	f7ff fd4f 	bl	8007836 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	3338      	adds	r3, #56	; 0x38
 8007d9c:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	699b      	ldr	r3, [r3, #24]
 8007da4:	4619      	mov	r1, r3
 8007da6:	4610      	mov	r0, r2
 8007da8:	f7ff fd45 	bl	8007836 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	3338      	adds	r3, #56	; 0x38
 8007db0:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	695b      	ldr	r3, [r3, #20]
 8007db8:	4619      	mov	r1, r3
 8007dba:	4610      	mov	r0, r2
 8007dbc:	f7ff fd3b 	bl	8007836 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc4:	1c5a      	adds	r2, r3, #1
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	7858      	ldrb	r0, [r3, #1]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007dd8:	2301      	movs	r3, #1
 8007dda:	f7ff fc9b 	bl	8007714 <disk_write>
			fs->fsi_flag = 0;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2200      	movs	r2, #0
 8007de2:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	785b      	ldrb	r3, [r3, #1]
 8007de8:	2200      	movs	r2, #0
 8007dea:	2100      	movs	r1, #0
 8007dec:	4618      	mov	r0, r3
 8007dee:	f7ff fcb1 	bl	8007754 <disk_ioctl>
 8007df2:	4603      	mov	r3, r0
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d001      	beq.n	8007dfc <sync_fs+0xcc>
 8007df8:	2301      	movs	r3, #1
 8007dfa:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3710      	adds	r7, #16
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
 8007e06:	bf00      	nop
 8007e08:	41615252 	.word	0x41615252
 8007e0c:	61417272 	.word	0x61417272

08007e10 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b083      	sub	sp, #12
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
 8007e18:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	3b02      	subs	r3, #2
 8007e1e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	69db      	ldr	r3, [r3, #28]
 8007e24:	3b02      	subs	r3, #2
 8007e26:	683a      	ldr	r2, [r7, #0]
 8007e28:	429a      	cmp	r2, r3
 8007e2a:	d301      	bcc.n	8007e30 <clust2sect+0x20>
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	e008      	b.n	8007e42 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	895b      	ldrh	r3, [r3, #10]
 8007e34:	461a      	mov	r2, r3
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	fb03 f202 	mul.w	r2, r3, r2
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e40:	4413      	add	r3, r2
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	370c      	adds	r7, #12
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bc80      	pop	{r7}
 8007e4a:	4770      	bx	lr

08007e4c <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b086      	sub	sp, #24
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
 8007e54:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	2b01      	cmp	r3, #1
 8007e60:	d904      	bls.n	8007e6c <get_fat+0x20>
 8007e62:	693b      	ldr	r3, [r7, #16]
 8007e64:	69db      	ldr	r3, [r3, #28]
 8007e66:	683a      	ldr	r2, [r7, #0]
 8007e68:	429a      	cmp	r2, r3
 8007e6a:	d302      	bcc.n	8007e72 <get_fat+0x26>
		val = 1;	/* Internal error */
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	617b      	str	r3, [r7, #20]
 8007e70:	e0bb      	b.n	8007fea <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007e72:	f04f 33ff 	mov.w	r3, #4294967295
 8007e76:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007e78:	693b      	ldr	r3, [r7, #16]
 8007e7a:	781b      	ldrb	r3, [r3, #0]
 8007e7c:	2b03      	cmp	r3, #3
 8007e7e:	f000 8083 	beq.w	8007f88 <get_fat+0x13c>
 8007e82:	2b03      	cmp	r3, #3
 8007e84:	f300 80a7 	bgt.w	8007fd6 <get_fat+0x18a>
 8007e88:	2b01      	cmp	r3, #1
 8007e8a:	d002      	beq.n	8007e92 <get_fat+0x46>
 8007e8c:	2b02      	cmp	r3, #2
 8007e8e:	d056      	beq.n	8007f3e <get_fat+0xf2>
 8007e90:	e0a1      	b.n	8007fd6 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	60fb      	str	r3, [r7, #12]
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	085b      	lsrs	r3, r3, #1
 8007e9a:	68fa      	ldr	r2, [r7, #12]
 8007e9c:	4413      	add	r3, r2
 8007e9e:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007ea0:	693b      	ldr	r3, [r7, #16]
 8007ea2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	899b      	ldrh	r3, [r3, #12]
 8007ea8:	4619      	mov	r1, r3
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	fbb3 f3f1 	udiv	r3, r3, r1
 8007eb0:	4413      	add	r3, r2
 8007eb2:	4619      	mov	r1, r3
 8007eb4:	6938      	ldr	r0, [r7, #16]
 8007eb6:	f7ff ff0d 	bl	8007cd4 <move_window>
 8007eba:	4603      	mov	r3, r0
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	f040 808d 	bne.w	8007fdc <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	1c5a      	adds	r2, r3, #1
 8007ec6:	60fa      	str	r2, [r7, #12]
 8007ec8:	693a      	ldr	r2, [r7, #16]
 8007eca:	8992      	ldrh	r2, [r2, #12]
 8007ecc:	fbb3 f1f2 	udiv	r1, r3, r2
 8007ed0:	fb02 f201 	mul.w	r2, r2, r1
 8007ed4:	1a9b      	subs	r3, r3, r2
 8007ed6:	693a      	ldr	r2, [r7, #16]
 8007ed8:	4413      	add	r3, r2
 8007eda:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007ede:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007ee0:	693b      	ldr	r3, [r7, #16]
 8007ee2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	899b      	ldrh	r3, [r3, #12]
 8007ee8:	4619      	mov	r1, r3
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	fbb3 f3f1 	udiv	r3, r3, r1
 8007ef0:	4413      	add	r3, r2
 8007ef2:	4619      	mov	r1, r3
 8007ef4:	6938      	ldr	r0, [r7, #16]
 8007ef6:	f7ff feed 	bl	8007cd4 <move_window>
 8007efa:	4603      	mov	r3, r0
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d16f      	bne.n	8007fe0 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007f00:	693b      	ldr	r3, [r7, #16]
 8007f02:	899b      	ldrh	r3, [r3, #12]
 8007f04:	461a      	mov	r2, r3
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	fbb3 f1f2 	udiv	r1, r3, r2
 8007f0c:	fb02 f201 	mul.w	r2, r2, r1
 8007f10:	1a9b      	subs	r3, r3, r2
 8007f12:	693a      	ldr	r2, [r7, #16]
 8007f14:	4413      	add	r3, r2
 8007f16:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007f1a:	021b      	lsls	r3, r3, #8
 8007f1c:	461a      	mov	r2, r3
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	4313      	orrs	r3, r2
 8007f22:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	f003 0301 	and.w	r3, r3, #1
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d002      	beq.n	8007f34 <get_fat+0xe8>
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	091b      	lsrs	r3, r3, #4
 8007f32:	e002      	b.n	8007f3a <get_fat+0xee>
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007f3a:	617b      	str	r3, [r7, #20]
			break;
 8007f3c:	e055      	b.n	8007fea <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007f42:	693b      	ldr	r3, [r7, #16]
 8007f44:	899b      	ldrh	r3, [r3, #12]
 8007f46:	085b      	lsrs	r3, r3, #1
 8007f48:	b29b      	uxth	r3, r3
 8007f4a:	4619      	mov	r1, r3
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007f52:	4413      	add	r3, r2
 8007f54:	4619      	mov	r1, r3
 8007f56:	6938      	ldr	r0, [r7, #16]
 8007f58:	f7ff febc 	bl	8007cd4 <move_window>
 8007f5c:	4603      	mov	r3, r0
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d140      	bne.n	8007fe4 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007f62:	693b      	ldr	r3, [r7, #16]
 8007f64:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	005b      	lsls	r3, r3, #1
 8007f6c:	693a      	ldr	r2, [r7, #16]
 8007f6e:	8992      	ldrh	r2, [r2, #12]
 8007f70:	fbb3 f0f2 	udiv	r0, r3, r2
 8007f74:	fb02 f200 	mul.w	r2, r2, r0
 8007f78:	1a9b      	subs	r3, r3, r2
 8007f7a:	440b      	add	r3, r1
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	f7ff fc07 	bl	8007790 <ld_word>
 8007f82:	4603      	mov	r3, r0
 8007f84:	617b      	str	r3, [r7, #20]
			break;
 8007f86:	e030      	b.n	8007fea <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007f88:	693b      	ldr	r3, [r7, #16]
 8007f8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	899b      	ldrh	r3, [r3, #12]
 8007f90:	089b      	lsrs	r3, r3, #2
 8007f92:	b29b      	uxth	r3, r3
 8007f94:	4619      	mov	r1, r3
 8007f96:	683b      	ldr	r3, [r7, #0]
 8007f98:	fbb3 f3f1 	udiv	r3, r3, r1
 8007f9c:	4413      	add	r3, r2
 8007f9e:	4619      	mov	r1, r3
 8007fa0:	6938      	ldr	r0, [r7, #16]
 8007fa2:	f7ff fe97 	bl	8007cd4 <move_window>
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d11d      	bne.n	8007fe8 <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007fac:	693b      	ldr	r3, [r7, #16]
 8007fae:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	009b      	lsls	r3, r3, #2
 8007fb6:	693a      	ldr	r2, [r7, #16]
 8007fb8:	8992      	ldrh	r2, [r2, #12]
 8007fba:	fbb3 f0f2 	udiv	r0, r3, r2
 8007fbe:	fb02 f200 	mul.w	r2, r2, r0
 8007fc2:	1a9b      	subs	r3, r3, r2
 8007fc4:	440b      	add	r3, r1
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	f7ff fbf9 	bl	80077be <ld_dword>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007fd2:	617b      	str	r3, [r7, #20]
			break;
 8007fd4:	e009      	b.n	8007fea <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	617b      	str	r3, [r7, #20]
 8007fda:	e006      	b.n	8007fea <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007fdc:	bf00      	nop
 8007fde:	e004      	b.n	8007fea <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007fe0:	bf00      	nop
 8007fe2:	e002      	b.n	8007fea <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007fe4:	bf00      	nop
 8007fe6:	e000      	b.n	8007fea <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007fe8:	bf00      	nop
		}
	}

	return val;
 8007fea:	697b      	ldr	r3, [r7, #20]
}
 8007fec:	4618      	mov	r0, r3
 8007fee:	3718      	adds	r7, #24
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bd80      	pop	{r7, pc}

08007ff4 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007ff4:	b590      	push	{r4, r7, lr}
 8007ff6:	b089      	sub	sp, #36	; 0x24
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	60f8      	str	r0, [r7, #12]
 8007ffc:	60b9      	str	r1, [r7, #8]
 8007ffe:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008000:	2302      	movs	r3, #2
 8008002:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	2b01      	cmp	r3, #1
 8008008:	f240 8102 	bls.w	8008210 <put_fat+0x21c>
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	69db      	ldr	r3, [r3, #28]
 8008010:	68ba      	ldr	r2, [r7, #8]
 8008012:	429a      	cmp	r2, r3
 8008014:	f080 80fc 	bcs.w	8008210 <put_fat+0x21c>
		switch (fs->fs_type) {
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	781b      	ldrb	r3, [r3, #0]
 800801c:	2b03      	cmp	r3, #3
 800801e:	f000 80b6 	beq.w	800818e <put_fat+0x19a>
 8008022:	2b03      	cmp	r3, #3
 8008024:	f300 80fd 	bgt.w	8008222 <put_fat+0x22e>
 8008028:	2b01      	cmp	r3, #1
 800802a:	d003      	beq.n	8008034 <put_fat+0x40>
 800802c:	2b02      	cmp	r3, #2
 800802e:	f000 8083 	beq.w	8008138 <put_fat+0x144>
 8008032:	e0f6      	b.n	8008222 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	61bb      	str	r3, [r7, #24]
 8008038:	69bb      	ldr	r3, [r7, #24]
 800803a:	085b      	lsrs	r3, r3, #1
 800803c:	69ba      	ldr	r2, [r7, #24]
 800803e:	4413      	add	r3, r2
 8008040:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	899b      	ldrh	r3, [r3, #12]
 800804a:	4619      	mov	r1, r3
 800804c:	69bb      	ldr	r3, [r7, #24]
 800804e:	fbb3 f3f1 	udiv	r3, r3, r1
 8008052:	4413      	add	r3, r2
 8008054:	4619      	mov	r1, r3
 8008056:	68f8      	ldr	r0, [r7, #12]
 8008058:	f7ff fe3c 	bl	8007cd4 <move_window>
 800805c:	4603      	mov	r3, r0
 800805e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008060:	7ffb      	ldrb	r3, [r7, #31]
 8008062:	2b00      	cmp	r3, #0
 8008064:	f040 80d6 	bne.w	8008214 <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800806e:	69bb      	ldr	r3, [r7, #24]
 8008070:	1c5a      	adds	r2, r3, #1
 8008072:	61ba      	str	r2, [r7, #24]
 8008074:	68fa      	ldr	r2, [r7, #12]
 8008076:	8992      	ldrh	r2, [r2, #12]
 8008078:	fbb3 f0f2 	udiv	r0, r3, r2
 800807c:	fb02 f200 	mul.w	r2, r2, r0
 8008080:	1a9b      	subs	r3, r3, r2
 8008082:	440b      	add	r3, r1
 8008084:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	f003 0301 	and.w	r3, r3, #1
 800808c:	2b00      	cmp	r3, #0
 800808e:	d00d      	beq.n	80080ac <put_fat+0xb8>
 8008090:	697b      	ldr	r3, [r7, #20]
 8008092:	781b      	ldrb	r3, [r3, #0]
 8008094:	b25b      	sxtb	r3, r3
 8008096:	f003 030f 	and.w	r3, r3, #15
 800809a:	b25a      	sxtb	r2, r3
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	b2db      	uxtb	r3, r3
 80080a0:	011b      	lsls	r3, r3, #4
 80080a2:	b25b      	sxtb	r3, r3
 80080a4:	4313      	orrs	r3, r2
 80080a6:	b25b      	sxtb	r3, r3
 80080a8:	b2db      	uxtb	r3, r3
 80080aa:	e001      	b.n	80080b0 <put_fat+0xbc>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	b2db      	uxtb	r3, r3
 80080b0:	697a      	ldr	r2, [r7, #20]
 80080b2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	2201      	movs	r2, #1
 80080b8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	899b      	ldrh	r3, [r3, #12]
 80080c2:	4619      	mov	r1, r3
 80080c4:	69bb      	ldr	r3, [r7, #24]
 80080c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80080ca:	4413      	add	r3, r2
 80080cc:	4619      	mov	r1, r3
 80080ce:	68f8      	ldr	r0, [r7, #12]
 80080d0:	f7ff fe00 	bl	8007cd4 <move_window>
 80080d4:	4603      	mov	r3, r0
 80080d6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80080d8:	7ffb      	ldrb	r3, [r7, #31]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	f040 809c 	bne.w	8008218 <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	899b      	ldrh	r3, [r3, #12]
 80080ea:	461a      	mov	r2, r3
 80080ec:	69bb      	ldr	r3, [r7, #24]
 80080ee:	fbb3 f0f2 	udiv	r0, r3, r2
 80080f2:	fb02 f200 	mul.w	r2, r2, r0
 80080f6:	1a9b      	subs	r3, r3, r2
 80080f8:	440b      	add	r3, r1
 80080fa:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	f003 0301 	and.w	r3, r3, #1
 8008102:	2b00      	cmp	r3, #0
 8008104:	d003      	beq.n	800810e <put_fat+0x11a>
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	091b      	lsrs	r3, r3, #4
 800810a:	b2db      	uxtb	r3, r3
 800810c:	e00e      	b.n	800812c <put_fat+0x138>
 800810e:	697b      	ldr	r3, [r7, #20]
 8008110:	781b      	ldrb	r3, [r3, #0]
 8008112:	b25b      	sxtb	r3, r3
 8008114:	f023 030f 	bic.w	r3, r3, #15
 8008118:	b25a      	sxtb	r2, r3
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	0a1b      	lsrs	r3, r3, #8
 800811e:	b25b      	sxtb	r3, r3
 8008120:	f003 030f 	and.w	r3, r3, #15
 8008124:	b25b      	sxtb	r3, r3
 8008126:	4313      	orrs	r3, r2
 8008128:	b25b      	sxtb	r3, r3
 800812a:	b2db      	uxtb	r3, r3
 800812c:	697a      	ldr	r2, [r7, #20]
 800812e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2201      	movs	r2, #1
 8008134:	70da      	strb	r2, [r3, #3]
			break;
 8008136:	e074      	b.n	8008222 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	899b      	ldrh	r3, [r3, #12]
 8008140:	085b      	lsrs	r3, r3, #1
 8008142:	b29b      	uxth	r3, r3
 8008144:	4619      	mov	r1, r3
 8008146:	68bb      	ldr	r3, [r7, #8]
 8008148:	fbb3 f3f1 	udiv	r3, r3, r1
 800814c:	4413      	add	r3, r2
 800814e:	4619      	mov	r1, r3
 8008150:	68f8      	ldr	r0, [r7, #12]
 8008152:	f7ff fdbf 	bl	8007cd4 <move_window>
 8008156:	4603      	mov	r3, r0
 8008158:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800815a:	7ffb      	ldrb	r3, [r7, #31]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d15d      	bne.n	800821c <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	005b      	lsls	r3, r3, #1
 800816a:	68fa      	ldr	r2, [r7, #12]
 800816c:	8992      	ldrh	r2, [r2, #12]
 800816e:	fbb3 f0f2 	udiv	r0, r3, r2
 8008172:	fb02 f200 	mul.w	r2, r2, r0
 8008176:	1a9b      	subs	r3, r3, r2
 8008178:	440b      	add	r3, r1
 800817a:	687a      	ldr	r2, [r7, #4]
 800817c:	b292      	uxth	r2, r2
 800817e:	4611      	mov	r1, r2
 8008180:	4618      	mov	r0, r3
 8008182:	f7ff fb3e 	bl	8007802 <st_word>
			fs->wflag = 1;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	2201      	movs	r2, #1
 800818a:	70da      	strb	r2, [r3, #3]
			break;
 800818c:	e049      	b.n	8008222 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	899b      	ldrh	r3, [r3, #12]
 8008196:	089b      	lsrs	r3, r3, #2
 8008198:	b29b      	uxth	r3, r3
 800819a:	4619      	mov	r1, r3
 800819c:	68bb      	ldr	r3, [r7, #8]
 800819e:	fbb3 f3f1 	udiv	r3, r3, r1
 80081a2:	4413      	add	r3, r2
 80081a4:	4619      	mov	r1, r3
 80081a6:	68f8      	ldr	r0, [r7, #12]
 80081a8:	f7ff fd94 	bl	8007cd4 <move_window>
 80081ac:	4603      	mov	r3, r0
 80081ae:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80081b0:	7ffb      	ldrb	r3, [r7, #31]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d134      	bne.n	8008220 <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80081c2:	68bb      	ldr	r3, [r7, #8]
 80081c4:	009b      	lsls	r3, r3, #2
 80081c6:	68fa      	ldr	r2, [r7, #12]
 80081c8:	8992      	ldrh	r2, [r2, #12]
 80081ca:	fbb3 f0f2 	udiv	r0, r3, r2
 80081ce:	fb02 f200 	mul.w	r2, r2, r0
 80081d2:	1a9b      	subs	r3, r3, r2
 80081d4:	440b      	add	r3, r1
 80081d6:	4618      	mov	r0, r3
 80081d8:	f7ff faf1 	bl	80077be <ld_dword>
 80081dc:	4603      	mov	r3, r0
 80081de:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80081e2:	4323      	orrs	r3, r4
 80081e4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	009b      	lsls	r3, r3, #2
 80081f0:	68fa      	ldr	r2, [r7, #12]
 80081f2:	8992      	ldrh	r2, [r2, #12]
 80081f4:	fbb3 f0f2 	udiv	r0, r3, r2
 80081f8:	fb02 f200 	mul.w	r2, r2, r0
 80081fc:	1a9b      	subs	r3, r3, r2
 80081fe:	440b      	add	r3, r1
 8008200:	6879      	ldr	r1, [r7, #4]
 8008202:	4618      	mov	r0, r3
 8008204:	f7ff fb17 	bl	8007836 <st_dword>
			fs->wflag = 1;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	2201      	movs	r2, #1
 800820c:	70da      	strb	r2, [r3, #3]
			break;
 800820e:	e008      	b.n	8008222 <put_fat+0x22e>
		}
	}
 8008210:	bf00      	nop
 8008212:	e006      	b.n	8008222 <put_fat+0x22e>
			if (res != FR_OK) break;
 8008214:	bf00      	nop
 8008216:	e004      	b.n	8008222 <put_fat+0x22e>
			if (res != FR_OK) break;
 8008218:	bf00      	nop
 800821a:	e002      	b.n	8008222 <put_fat+0x22e>
			if (res != FR_OK) break;
 800821c:	bf00      	nop
 800821e:	e000      	b.n	8008222 <put_fat+0x22e>
			if (res != FR_OK) break;
 8008220:	bf00      	nop
	return res;
 8008222:	7ffb      	ldrb	r3, [r7, #31]
}
 8008224:	4618      	mov	r0, r3
 8008226:	3724      	adds	r7, #36	; 0x24
 8008228:	46bd      	mov	sp, r7
 800822a:	bd90      	pop	{r4, r7, pc}

0800822c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b088      	sub	sp, #32
 8008230:	af00      	add	r7, sp, #0
 8008232:	60f8      	str	r0, [r7, #12]
 8008234:	60b9      	str	r1, [r7, #8]
 8008236:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008238:	2300      	movs	r3, #0
 800823a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008242:	68bb      	ldr	r3, [r7, #8]
 8008244:	2b01      	cmp	r3, #1
 8008246:	d904      	bls.n	8008252 <remove_chain+0x26>
 8008248:	69bb      	ldr	r3, [r7, #24]
 800824a:	69db      	ldr	r3, [r3, #28]
 800824c:	68ba      	ldr	r2, [r7, #8]
 800824e:	429a      	cmp	r2, r3
 8008250:	d301      	bcc.n	8008256 <remove_chain+0x2a>
 8008252:	2302      	movs	r3, #2
 8008254:	e04b      	b.n	80082ee <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d00c      	beq.n	8008276 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800825c:	f04f 32ff 	mov.w	r2, #4294967295
 8008260:	6879      	ldr	r1, [r7, #4]
 8008262:	69b8      	ldr	r0, [r7, #24]
 8008264:	f7ff fec6 	bl	8007ff4 <put_fat>
 8008268:	4603      	mov	r3, r0
 800826a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800826c:	7ffb      	ldrb	r3, [r7, #31]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d001      	beq.n	8008276 <remove_chain+0x4a>
 8008272:	7ffb      	ldrb	r3, [r7, #31]
 8008274:	e03b      	b.n	80082ee <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008276:	68b9      	ldr	r1, [r7, #8]
 8008278:	68f8      	ldr	r0, [r7, #12]
 800827a:	f7ff fde7 	bl	8007e4c <get_fat>
 800827e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008280:	697b      	ldr	r3, [r7, #20]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d031      	beq.n	80082ea <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	2b01      	cmp	r3, #1
 800828a:	d101      	bne.n	8008290 <remove_chain+0x64>
 800828c:	2302      	movs	r3, #2
 800828e:	e02e      	b.n	80082ee <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008296:	d101      	bne.n	800829c <remove_chain+0x70>
 8008298:	2301      	movs	r3, #1
 800829a:	e028      	b.n	80082ee <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800829c:	2200      	movs	r2, #0
 800829e:	68b9      	ldr	r1, [r7, #8]
 80082a0:	69b8      	ldr	r0, [r7, #24]
 80082a2:	f7ff fea7 	bl	8007ff4 <put_fat>
 80082a6:	4603      	mov	r3, r0
 80082a8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80082aa:	7ffb      	ldrb	r3, [r7, #31]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d001      	beq.n	80082b4 <remove_chain+0x88>
 80082b0:	7ffb      	ldrb	r3, [r7, #31]
 80082b2:	e01c      	b.n	80082ee <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80082b4:	69bb      	ldr	r3, [r7, #24]
 80082b6:	699a      	ldr	r2, [r3, #24]
 80082b8:	69bb      	ldr	r3, [r7, #24]
 80082ba:	69db      	ldr	r3, [r3, #28]
 80082bc:	3b02      	subs	r3, #2
 80082be:	429a      	cmp	r2, r3
 80082c0:	d20b      	bcs.n	80082da <remove_chain+0xae>
			fs->free_clst++;
 80082c2:	69bb      	ldr	r3, [r7, #24]
 80082c4:	699b      	ldr	r3, [r3, #24]
 80082c6:	1c5a      	adds	r2, r3, #1
 80082c8:	69bb      	ldr	r3, [r7, #24]
 80082ca:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 80082cc:	69bb      	ldr	r3, [r7, #24]
 80082ce:	791b      	ldrb	r3, [r3, #4]
 80082d0:	f043 0301 	orr.w	r3, r3, #1
 80082d4:	b2da      	uxtb	r2, r3
 80082d6:	69bb      	ldr	r3, [r7, #24]
 80082d8:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80082da:	697b      	ldr	r3, [r7, #20]
 80082dc:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80082de:	69bb      	ldr	r3, [r7, #24]
 80082e0:	69db      	ldr	r3, [r3, #28]
 80082e2:	68ba      	ldr	r2, [r7, #8]
 80082e4:	429a      	cmp	r2, r3
 80082e6:	d3c6      	bcc.n	8008276 <remove_chain+0x4a>
 80082e8:	e000      	b.n	80082ec <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80082ea:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80082ec:	2300      	movs	r3, #0
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	3720      	adds	r7, #32
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bd80      	pop	{r7, pc}

080082f6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80082f6:	b580      	push	{r7, lr}
 80082f8:	b088      	sub	sp, #32
 80082fa:	af00      	add	r7, sp, #0
 80082fc:	6078      	str	r0, [r7, #4]
 80082fe:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d10d      	bne.n	8008328 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	695b      	ldr	r3, [r3, #20]
 8008310:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008312:	69bb      	ldr	r3, [r7, #24]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d004      	beq.n	8008322 <create_chain+0x2c>
 8008318:	693b      	ldr	r3, [r7, #16]
 800831a:	69db      	ldr	r3, [r3, #28]
 800831c:	69ba      	ldr	r2, [r7, #24]
 800831e:	429a      	cmp	r2, r3
 8008320:	d31b      	bcc.n	800835a <create_chain+0x64>
 8008322:	2301      	movs	r3, #1
 8008324:	61bb      	str	r3, [r7, #24]
 8008326:	e018      	b.n	800835a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008328:	6839      	ldr	r1, [r7, #0]
 800832a:	6878      	ldr	r0, [r7, #4]
 800832c:	f7ff fd8e 	bl	8007e4c <get_fat>
 8008330:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	2b01      	cmp	r3, #1
 8008336:	d801      	bhi.n	800833c <create_chain+0x46>
 8008338:	2301      	movs	r3, #1
 800833a:	e070      	b.n	800841e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008342:	d101      	bne.n	8008348 <create_chain+0x52>
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	e06a      	b.n	800841e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	69db      	ldr	r3, [r3, #28]
 800834c:	68fa      	ldr	r2, [r7, #12]
 800834e:	429a      	cmp	r2, r3
 8008350:	d201      	bcs.n	8008356 <create_chain+0x60>
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	e063      	b.n	800841e <create_chain+0x128>
		scl = clst;
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800835a:	69bb      	ldr	r3, [r7, #24]
 800835c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800835e:	69fb      	ldr	r3, [r7, #28]
 8008360:	3301      	adds	r3, #1
 8008362:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008364:	693b      	ldr	r3, [r7, #16]
 8008366:	69db      	ldr	r3, [r3, #28]
 8008368:	69fa      	ldr	r2, [r7, #28]
 800836a:	429a      	cmp	r2, r3
 800836c:	d307      	bcc.n	800837e <create_chain+0x88>
				ncl = 2;
 800836e:	2302      	movs	r3, #2
 8008370:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8008372:	69fa      	ldr	r2, [r7, #28]
 8008374:	69bb      	ldr	r3, [r7, #24]
 8008376:	429a      	cmp	r2, r3
 8008378:	d901      	bls.n	800837e <create_chain+0x88>
 800837a:	2300      	movs	r3, #0
 800837c:	e04f      	b.n	800841e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800837e:	69f9      	ldr	r1, [r7, #28]
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f7ff fd63 	bl	8007e4c <get_fat>
 8008386:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d00e      	beq.n	80083ac <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2b01      	cmp	r3, #1
 8008392:	d003      	beq.n	800839c <create_chain+0xa6>
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800839a:	d101      	bne.n	80083a0 <create_chain+0xaa>
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	e03e      	b.n	800841e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80083a0:	69fa      	ldr	r2, [r7, #28]
 80083a2:	69bb      	ldr	r3, [r7, #24]
 80083a4:	429a      	cmp	r2, r3
 80083a6:	d1da      	bne.n	800835e <create_chain+0x68>
 80083a8:	2300      	movs	r3, #0
 80083aa:	e038      	b.n	800841e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80083ac:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80083ae:	f04f 32ff 	mov.w	r2, #4294967295
 80083b2:	69f9      	ldr	r1, [r7, #28]
 80083b4:	6938      	ldr	r0, [r7, #16]
 80083b6:	f7ff fe1d 	bl	8007ff4 <put_fat>
 80083ba:	4603      	mov	r3, r0
 80083bc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80083be:	7dfb      	ldrb	r3, [r7, #23]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d109      	bne.n	80083d8 <create_chain+0xe2>
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d006      	beq.n	80083d8 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80083ca:	69fa      	ldr	r2, [r7, #28]
 80083cc:	6839      	ldr	r1, [r7, #0]
 80083ce:	6938      	ldr	r0, [r7, #16]
 80083d0:	f7ff fe10 	bl	8007ff4 <put_fat>
 80083d4:	4603      	mov	r3, r0
 80083d6:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80083d8:	7dfb      	ldrb	r3, [r7, #23]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d116      	bne.n	800840c <create_chain+0x116>
		fs->last_clst = ncl;
 80083de:	693b      	ldr	r3, [r7, #16]
 80083e0:	69fa      	ldr	r2, [r7, #28]
 80083e2:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	699a      	ldr	r2, [r3, #24]
 80083e8:	693b      	ldr	r3, [r7, #16]
 80083ea:	69db      	ldr	r3, [r3, #28]
 80083ec:	3b02      	subs	r3, #2
 80083ee:	429a      	cmp	r2, r3
 80083f0:	d804      	bhi.n	80083fc <create_chain+0x106>
 80083f2:	693b      	ldr	r3, [r7, #16]
 80083f4:	699b      	ldr	r3, [r3, #24]
 80083f6:	1e5a      	subs	r2, r3, #1
 80083f8:	693b      	ldr	r3, [r7, #16]
 80083fa:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 80083fc:	693b      	ldr	r3, [r7, #16]
 80083fe:	791b      	ldrb	r3, [r3, #4]
 8008400:	f043 0301 	orr.w	r3, r3, #1
 8008404:	b2da      	uxtb	r2, r3
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	711a      	strb	r2, [r3, #4]
 800840a:	e007      	b.n	800841c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800840c:	7dfb      	ldrb	r3, [r7, #23]
 800840e:	2b01      	cmp	r3, #1
 8008410:	d102      	bne.n	8008418 <create_chain+0x122>
 8008412:	f04f 33ff 	mov.w	r3, #4294967295
 8008416:	e000      	b.n	800841a <create_chain+0x124>
 8008418:	2301      	movs	r3, #1
 800841a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800841c:	69fb      	ldr	r3, [r7, #28]
}
 800841e:	4618      	mov	r0, r3
 8008420:	3720      	adds	r7, #32
 8008422:	46bd      	mov	sp, r7
 8008424:	bd80      	pop	{r7, pc}

08008426 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008426:	b480      	push	{r7}
 8008428:	b087      	sub	sp, #28
 800842a:	af00      	add	r7, sp, #0
 800842c:	6078      	str	r0, [r7, #4]
 800842e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800843a:	3304      	adds	r3, #4
 800843c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	899b      	ldrh	r3, [r3, #12]
 8008442:	461a      	mov	r2, r3
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	fbb3 f3f2 	udiv	r3, r3, r2
 800844a:	68fa      	ldr	r2, [r7, #12]
 800844c:	8952      	ldrh	r2, [r2, #10]
 800844e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008452:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008454:	693b      	ldr	r3, [r7, #16]
 8008456:	1d1a      	adds	r2, r3, #4
 8008458:	613a      	str	r2, [r7, #16]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800845e:	68bb      	ldr	r3, [r7, #8]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d101      	bne.n	8008468 <clmt_clust+0x42>
 8008464:	2300      	movs	r3, #0
 8008466:	e010      	b.n	800848a <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8008468:	697a      	ldr	r2, [r7, #20]
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	429a      	cmp	r2, r3
 800846e:	d307      	bcc.n	8008480 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8008470:	697a      	ldr	r2, [r7, #20]
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	1ad3      	subs	r3, r2, r3
 8008476:	617b      	str	r3, [r7, #20]
 8008478:	693b      	ldr	r3, [r7, #16]
 800847a:	3304      	adds	r3, #4
 800847c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800847e:	e7e9      	b.n	8008454 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8008480:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	681a      	ldr	r2, [r3, #0]
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	4413      	add	r3, r2
}
 800848a:	4618      	mov	r0, r3
 800848c:	371c      	adds	r7, #28
 800848e:	46bd      	mov	sp, r7
 8008490:	bc80      	pop	{r7}
 8008492:	4770      	bx	lr

08008494 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8008494:	b580      	push	{r7, lr}
 8008496:	b086      	sub	sp, #24
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
 800849c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80084aa:	d204      	bcs.n	80084b6 <dir_sdi+0x22>
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	f003 031f 	and.w	r3, r3, #31
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d001      	beq.n	80084ba <dir_sdi+0x26>
		return FR_INT_ERR;
 80084b6:	2302      	movs	r3, #2
 80084b8:	e071      	b.n	800859e <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	683a      	ldr	r2, [r7, #0]
 80084be:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	689b      	ldr	r3, [r3, #8]
 80084c4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80084c6:	697b      	ldr	r3, [r7, #20]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d106      	bne.n	80084da <dir_sdi+0x46>
 80084cc:	693b      	ldr	r3, [r7, #16]
 80084ce:	781b      	ldrb	r3, [r3, #0]
 80084d0:	2b02      	cmp	r3, #2
 80084d2:	d902      	bls.n	80084da <dir_sdi+0x46>
		clst = fs->dirbase;
 80084d4:	693b      	ldr	r3, [r7, #16]
 80084d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084d8:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80084da:	697b      	ldr	r3, [r7, #20]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d10c      	bne.n	80084fa <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	095b      	lsrs	r3, r3, #5
 80084e4:	693a      	ldr	r2, [r7, #16]
 80084e6:	8912      	ldrh	r2, [r2, #8]
 80084e8:	4293      	cmp	r3, r2
 80084ea:	d301      	bcc.n	80084f0 <dir_sdi+0x5c>
 80084ec:	2302      	movs	r3, #2
 80084ee:	e056      	b.n	800859e <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 80084f0:	693b      	ldr	r3, [r7, #16]
 80084f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	61da      	str	r2, [r3, #28]
 80084f8:	e02d      	b.n	8008556 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80084fa:	693b      	ldr	r3, [r7, #16]
 80084fc:	895b      	ldrh	r3, [r3, #10]
 80084fe:	461a      	mov	r2, r3
 8008500:	693b      	ldr	r3, [r7, #16]
 8008502:	899b      	ldrh	r3, [r3, #12]
 8008504:	fb03 f302 	mul.w	r3, r3, r2
 8008508:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800850a:	e019      	b.n	8008540 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6979      	ldr	r1, [r7, #20]
 8008510:	4618      	mov	r0, r3
 8008512:	f7ff fc9b 	bl	8007e4c <get_fat>
 8008516:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800851e:	d101      	bne.n	8008524 <dir_sdi+0x90>
 8008520:	2301      	movs	r3, #1
 8008522:	e03c      	b.n	800859e <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008524:	697b      	ldr	r3, [r7, #20]
 8008526:	2b01      	cmp	r3, #1
 8008528:	d904      	bls.n	8008534 <dir_sdi+0xa0>
 800852a:	693b      	ldr	r3, [r7, #16]
 800852c:	69db      	ldr	r3, [r3, #28]
 800852e:	697a      	ldr	r2, [r7, #20]
 8008530:	429a      	cmp	r2, r3
 8008532:	d301      	bcc.n	8008538 <dir_sdi+0xa4>
 8008534:	2302      	movs	r3, #2
 8008536:	e032      	b.n	800859e <dir_sdi+0x10a>
			ofs -= csz;
 8008538:	683a      	ldr	r2, [r7, #0]
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	1ad3      	subs	r3, r2, r3
 800853e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008540:	683a      	ldr	r2, [r7, #0]
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	429a      	cmp	r2, r3
 8008546:	d2e1      	bcs.n	800850c <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8008548:	6979      	ldr	r1, [r7, #20]
 800854a:	6938      	ldr	r0, [r7, #16]
 800854c:	f7ff fc60 	bl	8007e10 <clust2sect>
 8008550:	4602      	mov	r2, r0
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	697a      	ldr	r2, [r7, #20]
 800855a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	69db      	ldr	r3, [r3, #28]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d101      	bne.n	8008568 <dir_sdi+0xd4>
 8008564:	2302      	movs	r3, #2
 8008566:	e01a      	b.n	800859e <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	69da      	ldr	r2, [r3, #28]
 800856c:	693b      	ldr	r3, [r7, #16]
 800856e:	899b      	ldrh	r3, [r3, #12]
 8008570:	4619      	mov	r1, r3
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	fbb3 f3f1 	udiv	r3, r3, r1
 8008578:	441a      	add	r2, r3
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800857e:	693b      	ldr	r3, [r7, #16]
 8008580:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008584:	693b      	ldr	r3, [r7, #16]
 8008586:	899b      	ldrh	r3, [r3, #12]
 8008588:	461a      	mov	r2, r3
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	fbb3 f0f2 	udiv	r0, r3, r2
 8008590:	fb02 f200 	mul.w	r2, r2, r0
 8008594:	1a9b      	subs	r3, r3, r2
 8008596:	18ca      	adds	r2, r1, r3
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800859c:	2300      	movs	r3, #0
}
 800859e:	4618      	mov	r0, r3
 80085a0:	3718      	adds	r7, #24
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}

080085a6 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80085a6:	b580      	push	{r7, lr}
 80085a8:	b086      	sub	sp, #24
 80085aa:	af00      	add	r7, sp, #0
 80085ac:	6078      	str	r0, [r7, #4]
 80085ae:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	695b      	ldr	r3, [r3, #20]
 80085ba:	3320      	adds	r3, #32
 80085bc:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	69db      	ldr	r3, [r3, #28]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d003      	beq.n	80085ce <dir_next+0x28>
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80085cc:	d301      	bcc.n	80085d2 <dir_next+0x2c>
 80085ce:	2304      	movs	r3, #4
 80085d0:	e0bb      	b.n	800874a <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	899b      	ldrh	r3, [r3, #12]
 80085d6:	461a      	mov	r2, r3
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	fbb3 f1f2 	udiv	r1, r3, r2
 80085de:	fb02 f201 	mul.w	r2, r2, r1
 80085e2:	1a9b      	subs	r3, r3, r2
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	f040 809d 	bne.w	8008724 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	69db      	ldr	r3, [r3, #28]
 80085ee:	1c5a      	adds	r2, r3, #1
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	699b      	ldr	r3, [r3, #24]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d10b      	bne.n	8008614 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80085fc:	68bb      	ldr	r3, [r7, #8]
 80085fe:	095b      	lsrs	r3, r3, #5
 8008600:	68fa      	ldr	r2, [r7, #12]
 8008602:	8912      	ldrh	r2, [r2, #8]
 8008604:	4293      	cmp	r3, r2
 8008606:	f0c0 808d 	bcc.w	8008724 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2200      	movs	r2, #0
 800860e:	61da      	str	r2, [r3, #28]
 8008610:	2304      	movs	r3, #4
 8008612:	e09a      	b.n	800874a <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	899b      	ldrh	r3, [r3, #12]
 8008618:	461a      	mov	r2, r3
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008620:	68fa      	ldr	r2, [r7, #12]
 8008622:	8952      	ldrh	r2, [r2, #10]
 8008624:	3a01      	subs	r2, #1
 8008626:	4013      	ands	r3, r2
 8008628:	2b00      	cmp	r3, #0
 800862a:	d17b      	bne.n	8008724 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800862c:	687a      	ldr	r2, [r7, #4]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	699b      	ldr	r3, [r3, #24]
 8008632:	4619      	mov	r1, r3
 8008634:	4610      	mov	r0, r2
 8008636:	f7ff fc09 	bl	8007e4c <get_fat>
 800863a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	2b01      	cmp	r3, #1
 8008640:	d801      	bhi.n	8008646 <dir_next+0xa0>
 8008642:	2302      	movs	r3, #2
 8008644:	e081      	b.n	800874a <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008646:	697b      	ldr	r3, [r7, #20]
 8008648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800864c:	d101      	bne.n	8008652 <dir_next+0xac>
 800864e:	2301      	movs	r3, #1
 8008650:	e07b      	b.n	800874a <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	69db      	ldr	r3, [r3, #28]
 8008656:	697a      	ldr	r2, [r7, #20]
 8008658:	429a      	cmp	r2, r3
 800865a:	d359      	bcc.n	8008710 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d104      	bne.n	800866c <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2200      	movs	r2, #0
 8008666:	61da      	str	r2, [r3, #28]
 8008668:	2304      	movs	r3, #4
 800866a:	e06e      	b.n	800874a <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800866c:	687a      	ldr	r2, [r7, #4]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	699b      	ldr	r3, [r3, #24]
 8008672:	4619      	mov	r1, r3
 8008674:	4610      	mov	r0, r2
 8008676:	f7ff fe3e 	bl	80082f6 <create_chain>
 800867a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800867c:	697b      	ldr	r3, [r7, #20]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d101      	bne.n	8008686 <dir_next+0xe0>
 8008682:	2307      	movs	r3, #7
 8008684:	e061      	b.n	800874a <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008686:	697b      	ldr	r3, [r7, #20]
 8008688:	2b01      	cmp	r3, #1
 800868a:	d101      	bne.n	8008690 <dir_next+0xea>
 800868c:	2302      	movs	r3, #2
 800868e:	e05c      	b.n	800874a <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008690:	697b      	ldr	r3, [r7, #20]
 8008692:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008696:	d101      	bne.n	800869c <dir_next+0xf6>
 8008698:	2301      	movs	r3, #1
 800869a:	e056      	b.n	800874a <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800869c:	68f8      	ldr	r0, [r7, #12]
 800869e:	f7ff fad5 	bl	8007c4c <sync_window>
 80086a2:	4603      	mov	r3, r0
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d001      	beq.n	80086ac <dir_next+0x106>
 80086a8:	2301      	movs	r3, #1
 80086aa:	e04e      	b.n	800874a <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	f103 0038 	add.w	r0, r3, #56	; 0x38
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	899b      	ldrh	r3, [r3, #12]
 80086b6:	461a      	mov	r2, r3
 80086b8:	2100      	movs	r1, #0
 80086ba:	f7ff f907 	bl	80078cc <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80086be:	2300      	movs	r3, #0
 80086c0:	613b      	str	r3, [r7, #16]
 80086c2:	6979      	ldr	r1, [r7, #20]
 80086c4:	68f8      	ldr	r0, [r7, #12]
 80086c6:	f7ff fba3 	bl	8007e10 <clust2sect>
 80086ca:	4602      	mov	r2, r0
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	635a      	str	r2, [r3, #52]	; 0x34
 80086d0:	e012      	b.n	80086f8 <dir_next+0x152>
						fs->wflag = 1;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	2201      	movs	r2, #1
 80086d6:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80086d8:	68f8      	ldr	r0, [r7, #12]
 80086da:	f7ff fab7 	bl	8007c4c <sync_window>
 80086de:	4603      	mov	r3, r0
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d001      	beq.n	80086e8 <dir_next+0x142>
 80086e4:	2301      	movs	r3, #1
 80086e6:	e030      	b.n	800874a <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80086e8:	693b      	ldr	r3, [r7, #16]
 80086ea:	3301      	adds	r3, #1
 80086ec:	613b      	str	r3, [r7, #16]
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086f2:	1c5a      	adds	r2, r3, #1
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	635a      	str	r2, [r3, #52]	; 0x34
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	895b      	ldrh	r3, [r3, #10]
 80086fc:	461a      	mov	r2, r3
 80086fe:	693b      	ldr	r3, [r7, #16]
 8008700:	4293      	cmp	r3, r2
 8008702:	d3e6      	bcc.n	80086d2 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008708:	693b      	ldr	r3, [r7, #16]
 800870a:	1ad2      	subs	r2, r2, r3
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	697a      	ldr	r2, [r7, #20]
 8008714:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8008716:	6979      	ldr	r1, [r7, #20]
 8008718:	68f8      	ldr	r0, [r7, #12]
 800871a:	f7ff fb79 	bl	8007e10 <clust2sect>
 800871e:	4602      	mov	r2, r0
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	68ba      	ldr	r2, [r7, #8]
 8008728:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	899b      	ldrh	r3, [r3, #12]
 8008734:	461a      	mov	r2, r3
 8008736:	68bb      	ldr	r3, [r7, #8]
 8008738:	fbb3 f0f2 	udiv	r0, r3, r2
 800873c:	fb02 f200 	mul.w	r2, r2, r0
 8008740:	1a9b      	subs	r3, r3, r2
 8008742:	18ca      	adds	r2, r1, r3
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008748:	2300      	movs	r3, #0
}
 800874a:	4618      	mov	r0, r3
 800874c:	3718      	adds	r7, #24
 800874e:	46bd      	mov	sp, r7
 8008750:	bd80      	pop	{r7, pc}

08008752 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008752:	b580      	push	{r7, lr}
 8008754:	b086      	sub	sp, #24
 8008756:	af00      	add	r7, sp, #0
 8008758:	6078      	str	r0, [r7, #4]
 800875a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008762:	2100      	movs	r1, #0
 8008764:	6878      	ldr	r0, [r7, #4]
 8008766:	f7ff fe95 	bl	8008494 <dir_sdi>
 800876a:	4603      	mov	r3, r0
 800876c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800876e:	7dfb      	ldrb	r3, [r7, #23]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d12b      	bne.n	80087cc <dir_alloc+0x7a>
		n = 0;
 8008774:	2300      	movs	r3, #0
 8008776:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	69db      	ldr	r3, [r3, #28]
 800877c:	4619      	mov	r1, r3
 800877e:	68f8      	ldr	r0, [r7, #12]
 8008780:	f7ff faa8 	bl	8007cd4 <move_window>
 8008784:	4603      	mov	r3, r0
 8008786:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008788:	7dfb      	ldrb	r3, [r7, #23]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d11d      	bne.n	80087ca <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6a1b      	ldr	r3, [r3, #32]
 8008792:	781b      	ldrb	r3, [r3, #0]
 8008794:	2be5      	cmp	r3, #229	; 0xe5
 8008796:	d004      	beq.n	80087a2 <dir_alloc+0x50>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6a1b      	ldr	r3, [r3, #32]
 800879c:	781b      	ldrb	r3, [r3, #0]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d107      	bne.n	80087b2 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80087a2:	693b      	ldr	r3, [r7, #16]
 80087a4:	3301      	adds	r3, #1
 80087a6:	613b      	str	r3, [r7, #16]
 80087a8:	693a      	ldr	r2, [r7, #16]
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	429a      	cmp	r2, r3
 80087ae:	d102      	bne.n	80087b6 <dir_alloc+0x64>
 80087b0:	e00c      	b.n	80087cc <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80087b2:	2300      	movs	r3, #0
 80087b4:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80087b6:	2101      	movs	r1, #1
 80087b8:	6878      	ldr	r0, [r7, #4]
 80087ba:	f7ff fef4 	bl	80085a6 <dir_next>
 80087be:	4603      	mov	r3, r0
 80087c0:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80087c2:	7dfb      	ldrb	r3, [r7, #23]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d0d7      	beq.n	8008778 <dir_alloc+0x26>
 80087c8:	e000      	b.n	80087cc <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80087ca:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80087cc:	7dfb      	ldrb	r3, [r7, #23]
 80087ce:	2b04      	cmp	r3, #4
 80087d0:	d101      	bne.n	80087d6 <dir_alloc+0x84>
 80087d2:	2307      	movs	r3, #7
 80087d4:	75fb      	strb	r3, [r7, #23]
	return res;
 80087d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80087d8:	4618      	mov	r0, r3
 80087da:	3718      	adds	r7, #24
 80087dc:	46bd      	mov	sp, r7
 80087de:	bd80      	pop	{r7, pc}

080087e0 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b084      	sub	sp, #16
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
 80087e8:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	331a      	adds	r3, #26
 80087ee:	4618      	mov	r0, r3
 80087f0:	f7fe ffce 	bl	8007790 <ld_word>
 80087f4:	4603      	mov	r3, r0
 80087f6:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	781b      	ldrb	r3, [r3, #0]
 80087fc:	2b03      	cmp	r3, #3
 80087fe:	d109      	bne.n	8008814 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	3314      	adds	r3, #20
 8008804:	4618      	mov	r0, r3
 8008806:	f7fe ffc3 	bl	8007790 <ld_word>
 800880a:	4603      	mov	r3, r0
 800880c:	041b      	lsls	r3, r3, #16
 800880e:	68fa      	ldr	r2, [r7, #12]
 8008810:	4313      	orrs	r3, r2
 8008812:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008814:	68fb      	ldr	r3, [r7, #12]
}
 8008816:	4618      	mov	r0, r3
 8008818:	3710      	adds	r7, #16
 800881a:	46bd      	mov	sp, r7
 800881c:	bd80      	pop	{r7, pc}

0800881e <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800881e:	b580      	push	{r7, lr}
 8008820:	b084      	sub	sp, #16
 8008822:	af00      	add	r7, sp, #0
 8008824:	60f8      	str	r0, [r7, #12]
 8008826:	60b9      	str	r1, [r7, #8]
 8008828:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	331a      	adds	r3, #26
 800882e:	687a      	ldr	r2, [r7, #4]
 8008830:	b292      	uxth	r2, r2
 8008832:	4611      	mov	r1, r2
 8008834:	4618      	mov	r0, r3
 8008836:	f7fe ffe4 	bl	8007802 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	781b      	ldrb	r3, [r3, #0]
 800883e:	2b03      	cmp	r3, #3
 8008840:	d109      	bne.n	8008856 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008842:	68bb      	ldr	r3, [r7, #8]
 8008844:	f103 0214 	add.w	r2, r3, #20
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	0c1b      	lsrs	r3, r3, #16
 800884c:	b29b      	uxth	r3, r3
 800884e:	4619      	mov	r1, r3
 8008850:	4610      	mov	r0, r2
 8008852:	f7fe ffd6 	bl	8007802 <st_word>
	}
}
 8008856:	bf00      	nop
 8008858:	3710      	adds	r7, #16
 800885a:	46bd      	mov	sp, r7
 800885c:	bd80      	pop	{r7, pc}
	...

08008860 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8008860:	b590      	push	{r4, r7, lr}
 8008862:	b087      	sub	sp, #28
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
 8008868:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	331a      	adds	r3, #26
 800886e:	4618      	mov	r0, r3
 8008870:	f7fe ff8e 	bl	8007790 <ld_word>
 8008874:	4603      	mov	r3, r0
 8008876:	2b00      	cmp	r3, #0
 8008878:	d001      	beq.n	800887e <cmp_lfn+0x1e>
 800887a:	2300      	movs	r3, #0
 800887c:	e059      	b.n	8008932 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	781b      	ldrb	r3, [r3, #0]
 8008882:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008886:	1e5a      	subs	r2, r3, #1
 8008888:	4613      	mov	r3, r2
 800888a:	005b      	lsls	r3, r3, #1
 800888c:	4413      	add	r3, r2
 800888e:	009b      	lsls	r3, r3, #2
 8008890:	4413      	add	r3, r2
 8008892:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008894:	2301      	movs	r3, #1
 8008896:	81fb      	strh	r3, [r7, #14]
 8008898:	2300      	movs	r3, #0
 800889a:	613b      	str	r3, [r7, #16]
 800889c:	e033      	b.n	8008906 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800889e:	4a27      	ldr	r2, [pc, #156]	; (800893c <cmp_lfn+0xdc>)
 80088a0:	693b      	ldr	r3, [r7, #16]
 80088a2:	4413      	add	r3, r2
 80088a4:	781b      	ldrb	r3, [r3, #0]
 80088a6:	461a      	mov	r2, r3
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	4413      	add	r3, r2
 80088ac:	4618      	mov	r0, r3
 80088ae:	f7fe ff6f 	bl	8007790 <ld_word>
 80088b2:	4603      	mov	r3, r0
 80088b4:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80088b6:	89fb      	ldrh	r3, [r7, #14]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d01a      	beq.n	80088f2 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80088bc:	697b      	ldr	r3, [r7, #20]
 80088be:	2bfe      	cmp	r3, #254	; 0xfe
 80088c0:	d812      	bhi.n	80088e8 <cmp_lfn+0x88>
 80088c2:	89bb      	ldrh	r3, [r7, #12]
 80088c4:	4618      	mov	r0, r3
 80088c6:	f002 fa2d 	bl	800ad24 <ff_wtoupper>
 80088ca:	4603      	mov	r3, r0
 80088cc:	461c      	mov	r4, r3
 80088ce:	697b      	ldr	r3, [r7, #20]
 80088d0:	1c5a      	adds	r2, r3, #1
 80088d2:	617a      	str	r2, [r7, #20]
 80088d4:	005b      	lsls	r3, r3, #1
 80088d6:	687a      	ldr	r2, [r7, #4]
 80088d8:	4413      	add	r3, r2
 80088da:	881b      	ldrh	r3, [r3, #0]
 80088dc:	4618      	mov	r0, r3
 80088de:	f002 fa21 	bl	800ad24 <ff_wtoupper>
 80088e2:	4603      	mov	r3, r0
 80088e4:	429c      	cmp	r4, r3
 80088e6:	d001      	beq.n	80088ec <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80088e8:	2300      	movs	r3, #0
 80088ea:	e022      	b.n	8008932 <cmp_lfn+0xd2>
			}
			wc = uc;
 80088ec:	89bb      	ldrh	r3, [r7, #12]
 80088ee:	81fb      	strh	r3, [r7, #14]
 80088f0:	e006      	b.n	8008900 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80088f2:	89bb      	ldrh	r3, [r7, #12]
 80088f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80088f8:	4293      	cmp	r3, r2
 80088fa:	d001      	beq.n	8008900 <cmp_lfn+0xa0>
 80088fc:	2300      	movs	r3, #0
 80088fe:	e018      	b.n	8008932 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008900:	693b      	ldr	r3, [r7, #16]
 8008902:	3301      	adds	r3, #1
 8008904:	613b      	str	r3, [r7, #16]
 8008906:	693b      	ldr	r3, [r7, #16]
 8008908:	2b0c      	cmp	r3, #12
 800890a:	d9c8      	bls.n	800889e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	781b      	ldrb	r3, [r3, #0]
 8008910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008914:	2b00      	cmp	r3, #0
 8008916:	d00b      	beq.n	8008930 <cmp_lfn+0xd0>
 8008918:	89fb      	ldrh	r3, [r7, #14]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d008      	beq.n	8008930 <cmp_lfn+0xd0>
 800891e:	697b      	ldr	r3, [r7, #20]
 8008920:	005b      	lsls	r3, r3, #1
 8008922:	687a      	ldr	r2, [r7, #4]
 8008924:	4413      	add	r3, r2
 8008926:	881b      	ldrh	r3, [r3, #0]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d001      	beq.n	8008930 <cmp_lfn+0xd0>
 800892c:	2300      	movs	r3, #0
 800892e:	e000      	b.n	8008932 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8008930:	2301      	movs	r3, #1
}
 8008932:	4618      	mov	r0, r3
 8008934:	371c      	adds	r7, #28
 8008936:	46bd      	mov	sp, r7
 8008938:	bd90      	pop	{r4, r7, pc}
 800893a:	bf00      	nop
 800893c:	0800b8b8 	.word	0x0800b8b8

08008940 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8008940:	b580      	push	{r7, lr}
 8008942:	b088      	sub	sp, #32
 8008944:	af00      	add	r7, sp, #0
 8008946:	60f8      	str	r0, [r7, #12]
 8008948:	60b9      	str	r1, [r7, #8]
 800894a:	4611      	mov	r1, r2
 800894c:	461a      	mov	r2, r3
 800894e:	460b      	mov	r3, r1
 8008950:	71fb      	strb	r3, [r7, #7]
 8008952:	4613      	mov	r3, r2
 8008954:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	330d      	adds	r3, #13
 800895a:	79ba      	ldrb	r2, [r7, #6]
 800895c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	330b      	adds	r3, #11
 8008962:	220f      	movs	r2, #15
 8008964:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8008966:	68bb      	ldr	r3, [r7, #8]
 8008968:	330c      	adds	r3, #12
 800896a:	2200      	movs	r2, #0
 800896c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800896e:	68bb      	ldr	r3, [r7, #8]
 8008970:	331a      	adds	r3, #26
 8008972:	2100      	movs	r1, #0
 8008974:	4618      	mov	r0, r3
 8008976:	f7fe ff44 	bl	8007802 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800897a:	79fb      	ldrb	r3, [r7, #7]
 800897c:	1e5a      	subs	r2, r3, #1
 800897e:	4613      	mov	r3, r2
 8008980:	005b      	lsls	r3, r3, #1
 8008982:	4413      	add	r3, r2
 8008984:	009b      	lsls	r3, r3, #2
 8008986:	4413      	add	r3, r2
 8008988:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800898a:	2300      	movs	r3, #0
 800898c:	82fb      	strh	r3, [r7, #22]
 800898e:	2300      	movs	r3, #0
 8008990:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8008992:	8afb      	ldrh	r3, [r7, #22]
 8008994:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008998:	4293      	cmp	r3, r2
 800899a:	d007      	beq.n	80089ac <put_lfn+0x6c>
 800899c:	69fb      	ldr	r3, [r7, #28]
 800899e:	1c5a      	adds	r2, r3, #1
 80089a0:	61fa      	str	r2, [r7, #28]
 80089a2:	005b      	lsls	r3, r3, #1
 80089a4:	68fa      	ldr	r2, [r7, #12]
 80089a6:	4413      	add	r3, r2
 80089a8:	881b      	ldrh	r3, [r3, #0]
 80089aa:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80089ac:	4a17      	ldr	r2, [pc, #92]	; (8008a0c <put_lfn+0xcc>)
 80089ae:	69bb      	ldr	r3, [r7, #24]
 80089b0:	4413      	add	r3, r2
 80089b2:	781b      	ldrb	r3, [r3, #0]
 80089b4:	461a      	mov	r2, r3
 80089b6:	68bb      	ldr	r3, [r7, #8]
 80089b8:	4413      	add	r3, r2
 80089ba:	8afa      	ldrh	r2, [r7, #22]
 80089bc:	4611      	mov	r1, r2
 80089be:	4618      	mov	r0, r3
 80089c0:	f7fe ff1f 	bl	8007802 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80089c4:	8afb      	ldrh	r3, [r7, #22]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d102      	bne.n	80089d0 <put_lfn+0x90>
 80089ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80089ce:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 80089d0:	69bb      	ldr	r3, [r7, #24]
 80089d2:	3301      	adds	r3, #1
 80089d4:	61bb      	str	r3, [r7, #24]
 80089d6:	69bb      	ldr	r3, [r7, #24]
 80089d8:	2b0c      	cmp	r3, #12
 80089da:	d9da      	bls.n	8008992 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 80089dc:	8afb      	ldrh	r3, [r7, #22]
 80089de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80089e2:	4293      	cmp	r3, r2
 80089e4:	d006      	beq.n	80089f4 <put_lfn+0xb4>
 80089e6:	69fb      	ldr	r3, [r7, #28]
 80089e8:	005b      	lsls	r3, r3, #1
 80089ea:	68fa      	ldr	r2, [r7, #12]
 80089ec:	4413      	add	r3, r2
 80089ee:	881b      	ldrh	r3, [r3, #0]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d103      	bne.n	80089fc <put_lfn+0xbc>
 80089f4:	79fb      	ldrb	r3, [r7, #7]
 80089f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089fa:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80089fc:	68bb      	ldr	r3, [r7, #8]
 80089fe:	79fa      	ldrb	r2, [r7, #7]
 8008a00:	701a      	strb	r2, [r3, #0]
}
 8008a02:	bf00      	nop
 8008a04:	3720      	adds	r7, #32
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd80      	pop	{r7, pc}
 8008a0a:	bf00      	nop
 8008a0c:	0800b8b8 	.word	0x0800b8b8

08008a10 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b08c      	sub	sp, #48	; 0x30
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	60f8      	str	r0, [r7, #12]
 8008a18:	60b9      	str	r1, [r7, #8]
 8008a1a:	607a      	str	r2, [r7, #4]
 8008a1c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8008a1e:	220b      	movs	r2, #11
 8008a20:	68b9      	ldr	r1, [r7, #8]
 8008a22:	68f8      	ldr	r0, [r7, #12]
 8008a24:	f7fe ff32 	bl	800788c <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	2b05      	cmp	r3, #5
 8008a2c:	d92b      	bls.n	8008a86 <gen_numname+0x76>
		sr = seq;
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8008a32:	e022      	b.n	8008a7a <gen_numname+0x6a>
			wc = *lfn++;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	1c9a      	adds	r2, r3, #2
 8008a38:	607a      	str	r2, [r7, #4]
 8008a3a:	881b      	ldrh	r3, [r3, #0]
 8008a3c:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8008a3e:	2300      	movs	r3, #0
 8008a40:	62bb      	str	r3, [r7, #40]	; 0x28
 8008a42:	e017      	b.n	8008a74 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8008a44:	69fb      	ldr	r3, [r7, #28]
 8008a46:	005a      	lsls	r2, r3, #1
 8008a48:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008a4a:	f003 0301 	and.w	r3, r3, #1
 8008a4e:	4413      	add	r3, r2
 8008a50:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8008a52:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008a54:	085b      	lsrs	r3, r3, #1
 8008a56:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8008a58:	69fb      	ldr	r3, [r7, #28]
 8008a5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d005      	beq.n	8008a6e <gen_numname+0x5e>
 8008a62:	69fb      	ldr	r3, [r7, #28]
 8008a64:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8008a68:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8008a6c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8008a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a70:	3301      	adds	r3, #1
 8008a72:	62bb      	str	r3, [r7, #40]	; 0x28
 8008a74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a76:	2b0f      	cmp	r3, #15
 8008a78:	d9e4      	bls.n	8008a44 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	881b      	ldrh	r3, [r3, #0]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d1d8      	bne.n	8008a34 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8008a82:	69fb      	ldr	r3, [r7, #28]
 8008a84:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8008a86:	2307      	movs	r3, #7
 8008a88:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	b2db      	uxtb	r3, r3
 8008a8e:	f003 030f 	and.w	r3, r3, #15
 8008a92:	b2db      	uxtb	r3, r3
 8008a94:	3330      	adds	r3, #48	; 0x30
 8008a96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8008a9a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008a9e:	2b39      	cmp	r3, #57	; 0x39
 8008aa0:	d904      	bls.n	8008aac <gen_numname+0x9c>
 8008aa2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008aa6:	3307      	adds	r3, #7
 8008aa8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8008aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aae:	1e5a      	subs	r2, r3, #1
 8008ab0:	62ba      	str	r2, [r7, #40]	; 0x28
 8008ab2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8008ab6:	4413      	add	r3, r2
 8008ab8:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8008abc:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	091b      	lsrs	r3, r3, #4
 8008ac4:	603b      	str	r3, [r7, #0]
	} while (seq);
 8008ac6:	683b      	ldr	r3, [r7, #0]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d1de      	bne.n	8008a8a <gen_numname+0x7a>
	ns[i] = '~';
 8008acc:	f107 0214 	add.w	r2, r7, #20
 8008ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ad2:	4413      	add	r3, r2
 8008ad4:	227e      	movs	r2, #126	; 0x7e
 8008ad6:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8008ad8:	2300      	movs	r3, #0
 8008ada:	627b      	str	r3, [r7, #36]	; 0x24
 8008adc:	e002      	b.n	8008ae4 <gen_numname+0xd4>
 8008ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ae0:	3301      	adds	r3, #1
 8008ae2:	627b      	str	r3, [r7, #36]	; 0x24
 8008ae4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ae6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ae8:	429a      	cmp	r2, r3
 8008aea:	d205      	bcs.n	8008af8 <gen_numname+0xe8>
 8008aec:	68fa      	ldr	r2, [r7, #12]
 8008aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008af0:	4413      	add	r3, r2
 8008af2:	781b      	ldrb	r3, [r3, #0]
 8008af4:	2b20      	cmp	r3, #32
 8008af6:	d1f2      	bne.n	8008ade <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8008af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008afa:	2b07      	cmp	r3, #7
 8008afc:	d808      	bhi.n	8008b10 <gen_numname+0x100>
 8008afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b00:	1c5a      	adds	r2, r3, #1
 8008b02:	62ba      	str	r2, [r7, #40]	; 0x28
 8008b04:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8008b08:	4413      	add	r3, r2
 8008b0a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8008b0e:	e000      	b.n	8008b12 <gen_numname+0x102>
 8008b10:	2120      	movs	r1, #32
 8008b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b14:	1c5a      	adds	r2, r3, #1
 8008b16:	627a      	str	r2, [r7, #36]	; 0x24
 8008b18:	68fa      	ldr	r2, [r7, #12]
 8008b1a:	4413      	add	r3, r2
 8008b1c:	460a      	mov	r2, r1
 8008b1e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8008b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b22:	2b07      	cmp	r3, #7
 8008b24:	d9e8      	bls.n	8008af8 <gen_numname+0xe8>
}
 8008b26:	bf00      	nop
 8008b28:	bf00      	nop
 8008b2a:	3730      	adds	r7, #48	; 0x30
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bd80      	pop	{r7, pc}

08008b30 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8008b30:	b480      	push	{r7}
 8008b32:	b085      	sub	sp, #20
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8008b38:	2300      	movs	r3, #0
 8008b3a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8008b3c:	230b      	movs	r3, #11
 8008b3e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8008b40:	7bfb      	ldrb	r3, [r7, #15]
 8008b42:	b2da      	uxtb	r2, r3
 8008b44:	0852      	lsrs	r2, r2, #1
 8008b46:	01db      	lsls	r3, r3, #7
 8008b48:	4313      	orrs	r3, r2
 8008b4a:	b2da      	uxtb	r2, r3
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	1c59      	adds	r1, r3, #1
 8008b50:	6079      	str	r1, [r7, #4]
 8008b52:	781b      	ldrb	r3, [r3, #0]
 8008b54:	4413      	add	r3, r2
 8008b56:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	3b01      	subs	r3, #1
 8008b5c:	60bb      	str	r3, [r7, #8]
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d1ed      	bne.n	8008b40 <sum_sfn+0x10>
	return sum;
 8008b64:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b66:	4618      	mov	r0, r3
 8008b68:	3714      	adds	r7, #20
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	bc80      	pop	{r7}
 8008b6e:	4770      	bx	lr

08008b70 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b086      	sub	sp, #24
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008b7e:	2100      	movs	r1, #0
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	f7ff fc87 	bl	8008494 <dir_sdi>
 8008b86:	4603      	mov	r3, r0
 8008b88:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008b8a:	7dfb      	ldrb	r3, [r7, #23]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d001      	beq.n	8008b94 <dir_find+0x24>
 8008b90:	7dfb      	ldrb	r3, [r7, #23]
 8008b92:	e0a9      	b.n	8008ce8 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008b94:	23ff      	movs	r3, #255	; 0xff
 8008b96:	753b      	strb	r3, [r7, #20]
 8008b98:	7d3b      	ldrb	r3, [r7, #20]
 8008b9a:	757b      	strb	r3, [r7, #21]
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f04f 32ff 	mov.w	r2, #4294967295
 8008ba2:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	69db      	ldr	r3, [r3, #28]
 8008ba8:	4619      	mov	r1, r3
 8008baa:	6938      	ldr	r0, [r7, #16]
 8008bac:	f7ff f892 	bl	8007cd4 <move_window>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008bb4:	7dfb      	ldrb	r3, [r7, #23]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	f040 8090 	bne.w	8008cdc <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	6a1b      	ldr	r3, [r3, #32]
 8008bc0:	781b      	ldrb	r3, [r3, #0]
 8008bc2:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008bc4:	7dbb      	ldrb	r3, [r7, #22]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d102      	bne.n	8008bd0 <dir_find+0x60>
 8008bca:	2304      	movs	r3, #4
 8008bcc:	75fb      	strb	r3, [r7, #23]
 8008bce:	e08a      	b.n	8008ce6 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6a1b      	ldr	r3, [r3, #32]
 8008bd4:	330b      	adds	r3, #11
 8008bd6:	781b      	ldrb	r3, [r3, #0]
 8008bd8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008bdc:	73fb      	strb	r3, [r7, #15]
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	7bfa      	ldrb	r2, [r7, #15]
 8008be2:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8008be4:	7dbb      	ldrb	r3, [r7, #22]
 8008be6:	2be5      	cmp	r3, #229	; 0xe5
 8008be8:	d007      	beq.n	8008bfa <dir_find+0x8a>
 8008bea:	7bfb      	ldrb	r3, [r7, #15]
 8008bec:	f003 0308 	and.w	r3, r3, #8
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d009      	beq.n	8008c08 <dir_find+0x98>
 8008bf4:	7bfb      	ldrb	r3, [r7, #15]
 8008bf6:	2b0f      	cmp	r3, #15
 8008bf8:	d006      	beq.n	8008c08 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008bfa:	23ff      	movs	r3, #255	; 0xff
 8008bfc:	757b      	strb	r3, [r7, #21]
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	f04f 32ff 	mov.w	r2, #4294967295
 8008c04:	631a      	str	r2, [r3, #48]	; 0x30
 8008c06:	e05e      	b.n	8008cc6 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8008c08:	7bfb      	ldrb	r3, [r7, #15]
 8008c0a:	2b0f      	cmp	r3, #15
 8008c0c:	d136      	bne.n	8008c7c <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008c14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d154      	bne.n	8008cc6 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8008c1c:	7dbb      	ldrb	r3, [r7, #22]
 8008c1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d00d      	beq.n	8008c42 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6a1b      	ldr	r3, [r3, #32]
 8008c2a:	7b5b      	ldrb	r3, [r3, #13]
 8008c2c:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8008c2e:	7dbb      	ldrb	r3, [r7, #22]
 8008c30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c34:	75bb      	strb	r3, [r7, #22]
 8008c36:	7dbb      	ldrb	r3, [r7, #22]
 8008c38:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	695a      	ldr	r2, [r3, #20]
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8008c42:	7dba      	ldrb	r2, [r7, #22]
 8008c44:	7d7b      	ldrb	r3, [r7, #21]
 8008c46:	429a      	cmp	r2, r3
 8008c48:	d115      	bne.n	8008c76 <dir_find+0x106>
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6a1b      	ldr	r3, [r3, #32]
 8008c4e:	330d      	adds	r3, #13
 8008c50:	781b      	ldrb	r3, [r3, #0]
 8008c52:	7d3a      	ldrb	r2, [r7, #20]
 8008c54:	429a      	cmp	r2, r3
 8008c56:	d10e      	bne.n	8008c76 <dir_find+0x106>
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	691a      	ldr	r2, [r3, #16]
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6a1b      	ldr	r3, [r3, #32]
 8008c60:	4619      	mov	r1, r3
 8008c62:	4610      	mov	r0, r2
 8008c64:	f7ff fdfc 	bl	8008860 <cmp_lfn>
 8008c68:	4603      	mov	r3, r0
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d003      	beq.n	8008c76 <dir_find+0x106>
 8008c6e:	7d7b      	ldrb	r3, [r7, #21]
 8008c70:	3b01      	subs	r3, #1
 8008c72:	b2db      	uxtb	r3, r3
 8008c74:	e000      	b.n	8008c78 <dir_find+0x108>
 8008c76:	23ff      	movs	r3, #255	; 0xff
 8008c78:	757b      	strb	r3, [r7, #21]
 8008c7a:	e024      	b.n	8008cc6 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8008c7c:	7d7b      	ldrb	r3, [r7, #21]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d109      	bne.n	8008c96 <dir_find+0x126>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6a1b      	ldr	r3, [r3, #32]
 8008c86:	4618      	mov	r0, r3
 8008c88:	f7ff ff52 	bl	8008b30 <sum_sfn>
 8008c8c:	4603      	mov	r3, r0
 8008c8e:	461a      	mov	r2, r3
 8008c90:	7d3b      	ldrb	r3, [r7, #20]
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d024      	beq.n	8008ce0 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008c9c:	f003 0301 	and.w	r3, r3, #1
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d10a      	bne.n	8008cba <dir_find+0x14a>
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	6a18      	ldr	r0, [r3, #32]
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	3324      	adds	r3, #36	; 0x24
 8008cac:	220b      	movs	r2, #11
 8008cae:	4619      	mov	r1, r3
 8008cb0:	f7fe fe26 	bl	8007900 <mem_cmp>
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d014      	beq.n	8008ce4 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008cba:	23ff      	movs	r3, #255	; 0xff
 8008cbc:	757b      	strb	r3, [r7, #21]
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8008cc4:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008cc6:	2100      	movs	r1, #0
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f7ff fc6c 	bl	80085a6 <dir_next>
 8008cce:	4603      	mov	r3, r0
 8008cd0:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008cd2:	7dfb      	ldrb	r3, [r7, #23]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	f43f af65 	beq.w	8008ba4 <dir_find+0x34>
 8008cda:	e004      	b.n	8008ce6 <dir_find+0x176>
		if (res != FR_OK) break;
 8008cdc:	bf00      	nop
 8008cde:	e002      	b.n	8008ce6 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8008ce0:	bf00      	nop
 8008ce2:	e000      	b.n	8008ce6 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8008ce4:	bf00      	nop

	return res;
 8008ce6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ce8:	4618      	mov	r0, r3
 8008cea:	3718      	adds	r7, #24
 8008cec:	46bd      	mov	sp, r7
 8008cee:	bd80      	pop	{r7, pc}

08008cf0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b08c      	sub	sp, #48	; 0x30
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008d04:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d001      	beq.n	8008d10 <dir_register+0x20>
 8008d0c:	2306      	movs	r3, #6
 8008d0e:	e0e0      	b.n	8008ed2 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8008d10:	2300      	movs	r3, #0
 8008d12:	627b      	str	r3, [r7, #36]	; 0x24
 8008d14:	e002      	b.n	8008d1c <dir_register+0x2c>
 8008d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d18:	3301      	adds	r3, #1
 8008d1a:	627b      	str	r3, [r7, #36]	; 0x24
 8008d1c:	69fb      	ldr	r3, [r7, #28]
 8008d1e:	691a      	ldr	r2, [r3, #16]
 8008d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d22:	005b      	lsls	r3, r3, #1
 8008d24:	4413      	add	r3, r2
 8008d26:	881b      	ldrh	r3, [r3, #0]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d1f4      	bne.n	8008d16 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8008d32:	f107 030c 	add.w	r3, r7, #12
 8008d36:	220c      	movs	r2, #12
 8008d38:	4618      	mov	r0, r3
 8008d3a:	f7fe fda7 	bl	800788c <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8008d3e:	7dfb      	ldrb	r3, [r7, #23]
 8008d40:	f003 0301 	and.w	r3, r3, #1
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d032      	beq.n	8008dae <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2240      	movs	r2, #64	; 0x40
 8008d4c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8008d50:	2301      	movs	r3, #1
 8008d52:	62bb      	str	r3, [r7, #40]	; 0x28
 8008d54:	e016      	b.n	8008d84 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8008d5c:	69fb      	ldr	r3, [r7, #28]
 8008d5e:	691a      	ldr	r2, [r3, #16]
 8008d60:	f107 010c 	add.w	r1, r7, #12
 8008d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d66:	f7ff fe53 	bl	8008a10 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f7ff ff00 	bl	8008b70 <dir_find>
 8008d70:	4603      	mov	r3, r0
 8008d72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8008d76:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d106      	bne.n	8008d8c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8008d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d80:	3301      	adds	r3, #1
 8008d82:	62bb      	str	r3, [r7, #40]	; 0x28
 8008d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d86:	2b63      	cmp	r3, #99	; 0x63
 8008d88:	d9e5      	bls.n	8008d56 <dir_register+0x66>
 8008d8a:	e000      	b.n	8008d8e <dir_register+0x9e>
			if (res != FR_OK) break;
 8008d8c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8008d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d90:	2b64      	cmp	r3, #100	; 0x64
 8008d92:	d101      	bne.n	8008d98 <dir_register+0xa8>
 8008d94:	2307      	movs	r3, #7
 8008d96:	e09c      	b.n	8008ed2 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8008d98:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008d9c:	2b04      	cmp	r3, #4
 8008d9e:	d002      	beq.n	8008da6 <dir_register+0xb6>
 8008da0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008da4:	e095      	b.n	8008ed2 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8008da6:	7dfa      	ldrb	r2, [r7, #23]
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8008dae:	7dfb      	ldrb	r3, [r7, #23]
 8008db0:	f003 0302 	and.w	r3, r3, #2
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d007      	beq.n	8008dc8 <dir_register+0xd8>
 8008db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dba:	330c      	adds	r3, #12
 8008dbc:	4a47      	ldr	r2, [pc, #284]	; (8008edc <dir_register+0x1ec>)
 8008dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8008dc2:	089b      	lsrs	r3, r3, #2
 8008dc4:	3301      	adds	r3, #1
 8008dc6:	e000      	b.n	8008dca <dir_register+0xda>
 8008dc8:	2301      	movs	r3, #1
 8008dca:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8008dcc:	6a39      	ldr	r1, [r7, #32]
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f7ff fcbf 	bl	8008752 <dir_alloc>
 8008dd4:	4603      	mov	r3, r0
 8008dd6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8008dda:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d148      	bne.n	8008e74 <dir_register+0x184>
 8008de2:	6a3b      	ldr	r3, [r7, #32]
 8008de4:	3b01      	subs	r3, #1
 8008de6:	623b      	str	r3, [r7, #32]
 8008de8:	6a3b      	ldr	r3, [r7, #32]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d042      	beq.n	8008e74 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	695a      	ldr	r2, [r3, #20]
 8008df2:	6a3b      	ldr	r3, [r7, #32]
 8008df4:	015b      	lsls	r3, r3, #5
 8008df6:	1ad3      	subs	r3, r2, r3
 8008df8:	4619      	mov	r1, r3
 8008dfa:	6878      	ldr	r0, [r7, #4]
 8008dfc:	f7ff fb4a 	bl	8008494 <dir_sdi>
 8008e00:	4603      	mov	r3, r0
 8008e02:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8008e06:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d132      	bne.n	8008e74 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	3324      	adds	r3, #36	; 0x24
 8008e12:	4618      	mov	r0, r3
 8008e14:	f7ff fe8c 	bl	8008b30 <sum_sfn>
 8008e18:	4603      	mov	r3, r0
 8008e1a:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	69db      	ldr	r3, [r3, #28]
 8008e20:	4619      	mov	r1, r3
 8008e22:	69f8      	ldr	r0, [r7, #28]
 8008e24:	f7fe ff56 	bl	8007cd4 <move_window>
 8008e28:	4603      	mov	r3, r0
 8008e2a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8008e2e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d11d      	bne.n	8008e72 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8008e36:	69fb      	ldr	r3, [r7, #28]
 8008e38:	6918      	ldr	r0, [r3, #16]
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	6a19      	ldr	r1, [r3, #32]
 8008e3e:	6a3b      	ldr	r3, [r7, #32]
 8008e40:	b2da      	uxtb	r2, r3
 8008e42:	7efb      	ldrb	r3, [r7, #27]
 8008e44:	f7ff fd7c 	bl	8008940 <put_lfn>
				fs->wflag = 1;
 8008e48:	69fb      	ldr	r3, [r7, #28]
 8008e4a:	2201      	movs	r2, #1
 8008e4c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8008e4e:	2100      	movs	r1, #0
 8008e50:	6878      	ldr	r0, [r7, #4]
 8008e52:	f7ff fba8 	bl	80085a6 <dir_next>
 8008e56:	4603      	mov	r3, r0
 8008e58:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8008e5c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d107      	bne.n	8008e74 <dir_register+0x184>
 8008e64:	6a3b      	ldr	r3, [r7, #32]
 8008e66:	3b01      	subs	r3, #1
 8008e68:	623b      	str	r3, [r7, #32]
 8008e6a:	6a3b      	ldr	r3, [r7, #32]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d1d5      	bne.n	8008e1c <dir_register+0x12c>
 8008e70:	e000      	b.n	8008e74 <dir_register+0x184>
				if (res != FR_OK) break;
 8008e72:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008e74:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d128      	bne.n	8008ece <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	69db      	ldr	r3, [r3, #28]
 8008e80:	4619      	mov	r1, r3
 8008e82:	69f8      	ldr	r0, [r7, #28]
 8008e84:	f7fe ff26 	bl	8007cd4 <move_window>
 8008e88:	4603      	mov	r3, r0
 8008e8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8008e8e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d11b      	bne.n	8008ece <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	6a1b      	ldr	r3, [r3, #32]
 8008e9a:	2220      	movs	r2, #32
 8008e9c:	2100      	movs	r1, #0
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	f7fe fd14 	bl	80078cc <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	6a18      	ldr	r0, [r3, #32]
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	3324      	adds	r3, #36	; 0x24
 8008eac:	220b      	movs	r2, #11
 8008eae:	4619      	mov	r1, r3
 8008eb0:	f7fe fcec 	bl	800788c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	6a1b      	ldr	r3, [r3, #32]
 8008ebe:	330c      	adds	r3, #12
 8008ec0:	f002 0218 	and.w	r2, r2, #24
 8008ec4:	b2d2      	uxtb	r2, r2
 8008ec6:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8008ec8:	69fb      	ldr	r3, [r7, #28]
 8008eca:	2201      	movs	r2, #1
 8008ecc:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008ece:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	3730      	adds	r7, #48	; 0x30
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	bd80      	pop	{r7, pc}
 8008eda:	bf00      	nop
 8008edc:	4ec4ec4f 	.word	0x4ec4ec4f

08008ee0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b08a      	sub	sp, #40	; 0x28
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
 8008ee8:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	613b      	str	r3, [r7, #16]
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	691b      	ldr	r3, [r3, #16]
 8008ef6:	60fb      	str	r3, [r7, #12]
 8008ef8:	2300      	movs	r3, #0
 8008efa:	617b      	str	r3, [r7, #20]
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8008f00:	69bb      	ldr	r3, [r7, #24]
 8008f02:	1c5a      	adds	r2, r3, #1
 8008f04:	61ba      	str	r2, [r7, #24]
 8008f06:	693a      	ldr	r2, [r7, #16]
 8008f08:	4413      	add	r3, r2
 8008f0a:	781b      	ldrb	r3, [r3, #0]
 8008f0c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8008f0e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f10:	2b1f      	cmp	r3, #31
 8008f12:	d940      	bls.n	8008f96 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8008f14:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f16:	2b2f      	cmp	r3, #47	; 0x2f
 8008f18:	d006      	beq.n	8008f28 <create_name+0x48>
 8008f1a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f1c:	2b5c      	cmp	r3, #92	; 0x5c
 8008f1e:	d110      	bne.n	8008f42 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008f20:	e002      	b.n	8008f28 <create_name+0x48>
 8008f22:	69bb      	ldr	r3, [r7, #24]
 8008f24:	3301      	adds	r3, #1
 8008f26:	61bb      	str	r3, [r7, #24]
 8008f28:	693a      	ldr	r2, [r7, #16]
 8008f2a:	69bb      	ldr	r3, [r7, #24]
 8008f2c:	4413      	add	r3, r2
 8008f2e:	781b      	ldrb	r3, [r3, #0]
 8008f30:	2b2f      	cmp	r3, #47	; 0x2f
 8008f32:	d0f6      	beq.n	8008f22 <create_name+0x42>
 8008f34:	693a      	ldr	r2, [r7, #16]
 8008f36:	69bb      	ldr	r3, [r7, #24]
 8008f38:	4413      	add	r3, r2
 8008f3a:	781b      	ldrb	r3, [r3, #0]
 8008f3c:	2b5c      	cmp	r3, #92	; 0x5c
 8008f3e:	d0f0      	beq.n	8008f22 <create_name+0x42>
			break;
 8008f40:	e02a      	b.n	8008f98 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8008f42:	697b      	ldr	r3, [r7, #20]
 8008f44:	2bfe      	cmp	r3, #254	; 0xfe
 8008f46:	d901      	bls.n	8008f4c <create_name+0x6c>
 8008f48:	2306      	movs	r3, #6
 8008f4a:	e177      	b.n	800923c <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 8008f4c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f4e:	b2db      	uxtb	r3, r3
 8008f50:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8008f52:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f54:	2101      	movs	r1, #1
 8008f56:	4618      	mov	r0, r3
 8008f58:	f001 feaa 	bl	800acb0 <ff_convert>
 8008f5c:	4603      	mov	r3, r0
 8008f5e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8008f60:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d101      	bne.n	8008f6a <create_name+0x8a>
 8008f66:	2306      	movs	r3, #6
 8008f68:	e168      	b.n	800923c <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8008f6a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f6c:	2b7f      	cmp	r3, #127	; 0x7f
 8008f6e:	d809      	bhi.n	8008f84 <create_name+0xa4>
 8008f70:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f72:	4619      	mov	r1, r3
 8008f74:	48b3      	ldr	r0, [pc, #716]	; (8009244 <create_name+0x364>)
 8008f76:	f7fe fce9 	bl	800794c <chk_chr>
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d001      	beq.n	8008f84 <create_name+0xa4>
 8008f80:	2306      	movs	r3, #6
 8008f82:	e15b      	b.n	800923c <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 8008f84:	697b      	ldr	r3, [r7, #20]
 8008f86:	1c5a      	adds	r2, r3, #1
 8008f88:	617a      	str	r2, [r7, #20]
 8008f8a:	005b      	lsls	r3, r3, #1
 8008f8c:	68fa      	ldr	r2, [r7, #12]
 8008f8e:	4413      	add	r3, r2
 8008f90:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008f92:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8008f94:	e7b4      	b.n	8008f00 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8008f96:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8008f98:	693a      	ldr	r2, [r7, #16]
 8008f9a:	69bb      	ldr	r3, [r7, #24]
 8008f9c:	441a      	add	r2, r3
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008fa2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008fa4:	2b1f      	cmp	r3, #31
 8008fa6:	d801      	bhi.n	8008fac <create_name+0xcc>
 8008fa8:	2304      	movs	r3, #4
 8008faa:	e000      	b.n	8008fae <create_name+0xce>
 8008fac:	2300      	movs	r3, #0
 8008fae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8008fb2:	e011      	b.n	8008fd8 <create_name+0xf8>
		w = lfn[di - 1];
 8008fb4:	697b      	ldr	r3, [r7, #20]
 8008fb6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008fba:	3b01      	subs	r3, #1
 8008fbc:	005b      	lsls	r3, r3, #1
 8008fbe:	68fa      	ldr	r2, [r7, #12]
 8008fc0:	4413      	add	r3, r2
 8008fc2:	881b      	ldrh	r3, [r3, #0]
 8008fc4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8008fc6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008fc8:	2b20      	cmp	r3, #32
 8008fca:	d002      	beq.n	8008fd2 <create_name+0xf2>
 8008fcc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008fce:	2b2e      	cmp	r3, #46	; 0x2e
 8008fd0:	d106      	bne.n	8008fe0 <create_name+0x100>
		di--;
 8008fd2:	697b      	ldr	r3, [r7, #20]
 8008fd4:	3b01      	subs	r3, #1
 8008fd6:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d1ea      	bne.n	8008fb4 <create_name+0xd4>
 8008fde:	e000      	b.n	8008fe2 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8008fe0:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	005b      	lsls	r3, r3, #1
 8008fe6:	68fa      	ldr	r2, [r7, #12]
 8008fe8:	4413      	add	r3, r2
 8008fea:	2200      	movs	r2, #0
 8008fec:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8008fee:	697b      	ldr	r3, [r7, #20]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d101      	bne.n	8008ff8 <create_name+0x118>
 8008ff4:	2306      	movs	r3, #6
 8008ff6:	e121      	b.n	800923c <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	3324      	adds	r3, #36	; 0x24
 8008ffc:	220b      	movs	r2, #11
 8008ffe:	2120      	movs	r1, #32
 8009000:	4618      	mov	r0, r3
 8009002:	f7fe fc63 	bl	80078cc <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8009006:	2300      	movs	r3, #0
 8009008:	61bb      	str	r3, [r7, #24]
 800900a:	e002      	b.n	8009012 <create_name+0x132>
 800900c:	69bb      	ldr	r3, [r7, #24]
 800900e:	3301      	adds	r3, #1
 8009010:	61bb      	str	r3, [r7, #24]
 8009012:	69bb      	ldr	r3, [r7, #24]
 8009014:	005b      	lsls	r3, r3, #1
 8009016:	68fa      	ldr	r2, [r7, #12]
 8009018:	4413      	add	r3, r2
 800901a:	881b      	ldrh	r3, [r3, #0]
 800901c:	2b20      	cmp	r3, #32
 800901e:	d0f5      	beq.n	800900c <create_name+0x12c>
 8009020:	69bb      	ldr	r3, [r7, #24]
 8009022:	005b      	lsls	r3, r3, #1
 8009024:	68fa      	ldr	r2, [r7, #12]
 8009026:	4413      	add	r3, r2
 8009028:	881b      	ldrh	r3, [r3, #0]
 800902a:	2b2e      	cmp	r3, #46	; 0x2e
 800902c:	d0ee      	beq.n	800900c <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800902e:	69bb      	ldr	r3, [r7, #24]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d009      	beq.n	8009048 <create_name+0x168>
 8009034:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009038:	f043 0303 	orr.w	r3, r3, #3
 800903c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8009040:	e002      	b.n	8009048 <create_name+0x168>
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	3b01      	subs	r3, #1
 8009046:	617b      	str	r3, [r7, #20]
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d009      	beq.n	8009062 <create_name+0x182>
 800904e:	697b      	ldr	r3, [r7, #20]
 8009050:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009054:	3b01      	subs	r3, #1
 8009056:	005b      	lsls	r3, r3, #1
 8009058:	68fa      	ldr	r2, [r7, #12]
 800905a:	4413      	add	r3, r2
 800905c:	881b      	ldrh	r3, [r3, #0]
 800905e:	2b2e      	cmp	r3, #46	; 0x2e
 8009060:	d1ef      	bne.n	8009042 <create_name+0x162>

	i = b = 0; ni = 8;
 8009062:	2300      	movs	r3, #0
 8009064:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009068:	2300      	movs	r3, #0
 800906a:	623b      	str	r3, [r7, #32]
 800906c:	2308      	movs	r3, #8
 800906e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8009070:	69bb      	ldr	r3, [r7, #24]
 8009072:	1c5a      	adds	r2, r3, #1
 8009074:	61ba      	str	r2, [r7, #24]
 8009076:	005b      	lsls	r3, r3, #1
 8009078:	68fa      	ldr	r2, [r7, #12]
 800907a:	4413      	add	r3, r2
 800907c:	881b      	ldrh	r3, [r3, #0]
 800907e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8009080:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009082:	2b00      	cmp	r3, #0
 8009084:	f000 8090 	beq.w	80091a8 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8009088:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800908a:	2b20      	cmp	r3, #32
 800908c:	d006      	beq.n	800909c <create_name+0x1bc>
 800908e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009090:	2b2e      	cmp	r3, #46	; 0x2e
 8009092:	d10a      	bne.n	80090aa <create_name+0x1ca>
 8009094:	69ba      	ldr	r2, [r7, #24]
 8009096:	697b      	ldr	r3, [r7, #20]
 8009098:	429a      	cmp	r2, r3
 800909a:	d006      	beq.n	80090aa <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800909c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090a0:	f043 0303 	orr.w	r3, r3, #3
 80090a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80090a8:	e07d      	b.n	80091a6 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80090aa:	6a3a      	ldr	r2, [r7, #32]
 80090ac:	69fb      	ldr	r3, [r7, #28]
 80090ae:	429a      	cmp	r2, r3
 80090b0:	d203      	bcs.n	80090ba <create_name+0x1da>
 80090b2:	69ba      	ldr	r2, [r7, #24]
 80090b4:	697b      	ldr	r3, [r7, #20]
 80090b6:	429a      	cmp	r2, r3
 80090b8:	d123      	bne.n	8009102 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 80090ba:	69fb      	ldr	r3, [r7, #28]
 80090bc:	2b0b      	cmp	r3, #11
 80090be:	d106      	bne.n	80090ce <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 80090c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090c4:	f043 0303 	orr.w	r3, r3, #3
 80090c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80090cc:	e06f      	b.n	80091ae <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80090ce:	69ba      	ldr	r2, [r7, #24]
 80090d0:	697b      	ldr	r3, [r7, #20]
 80090d2:	429a      	cmp	r2, r3
 80090d4:	d005      	beq.n	80090e2 <create_name+0x202>
 80090d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090da:	f043 0303 	orr.w	r3, r3, #3
 80090de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 80090e2:	69ba      	ldr	r2, [r7, #24]
 80090e4:	697b      	ldr	r3, [r7, #20]
 80090e6:	429a      	cmp	r2, r3
 80090e8:	d860      	bhi.n	80091ac <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80090ea:	697b      	ldr	r3, [r7, #20]
 80090ec:	61bb      	str	r3, [r7, #24]
 80090ee:	2308      	movs	r3, #8
 80090f0:	623b      	str	r3, [r7, #32]
 80090f2:	230b      	movs	r3, #11
 80090f4:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 80090f6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80090fa:	009b      	lsls	r3, r3, #2
 80090fc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009100:	e051      	b.n	80091a6 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8009102:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009104:	2b7f      	cmp	r3, #127	; 0x7f
 8009106:	d914      	bls.n	8009132 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8009108:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800910a:	2100      	movs	r1, #0
 800910c:	4618      	mov	r0, r3
 800910e:	f001 fdcf 	bl	800acb0 <ff_convert>
 8009112:	4603      	mov	r3, r0
 8009114:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8009116:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009118:	2b00      	cmp	r3, #0
 800911a:	d004      	beq.n	8009126 <create_name+0x246>
 800911c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800911e:	3b80      	subs	r3, #128	; 0x80
 8009120:	4a49      	ldr	r2, [pc, #292]	; (8009248 <create_name+0x368>)
 8009122:	5cd3      	ldrb	r3, [r2, r3]
 8009124:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8009126:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800912a:	f043 0302 	orr.w	r3, r3, #2
 800912e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8009132:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009134:	2b00      	cmp	r3, #0
 8009136:	d007      	beq.n	8009148 <create_name+0x268>
 8009138:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800913a:	4619      	mov	r1, r3
 800913c:	4843      	ldr	r0, [pc, #268]	; (800924c <create_name+0x36c>)
 800913e:	f7fe fc05 	bl	800794c <chk_chr>
 8009142:	4603      	mov	r3, r0
 8009144:	2b00      	cmp	r3, #0
 8009146:	d008      	beq.n	800915a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8009148:	235f      	movs	r3, #95	; 0x5f
 800914a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800914c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009150:	f043 0303 	orr.w	r3, r3, #3
 8009154:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009158:	e01b      	b.n	8009192 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800915a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800915c:	2b40      	cmp	r3, #64	; 0x40
 800915e:	d909      	bls.n	8009174 <create_name+0x294>
 8009160:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009162:	2b5a      	cmp	r3, #90	; 0x5a
 8009164:	d806      	bhi.n	8009174 <create_name+0x294>
					b |= 2;
 8009166:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800916a:	f043 0302 	orr.w	r3, r3, #2
 800916e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009172:	e00e      	b.n	8009192 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8009174:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009176:	2b60      	cmp	r3, #96	; 0x60
 8009178:	d90b      	bls.n	8009192 <create_name+0x2b2>
 800917a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800917c:	2b7a      	cmp	r3, #122	; 0x7a
 800917e:	d808      	bhi.n	8009192 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8009180:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009184:	f043 0301 	orr.w	r3, r3, #1
 8009188:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800918c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800918e:	3b20      	subs	r3, #32
 8009190:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8009192:	6a3b      	ldr	r3, [r7, #32]
 8009194:	1c5a      	adds	r2, r3, #1
 8009196:	623a      	str	r2, [r7, #32]
 8009198:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800919a:	b2d1      	uxtb	r1, r2
 800919c:	687a      	ldr	r2, [r7, #4]
 800919e:	4413      	add	r3, r2
 80091a0:	460a      	mov	r2, r1
 80091a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 80091a6:	e763      	b.n	8009070 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 80091a8:	bf00      	nop
 80091aa:	e000      	b.n	80091ae <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 80091ac:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80091b4:	2be5      	cmp	r3, #229	; 0xe5
 80091b6:	d103      	bne.n	80091c0 <create_name+0x2e0>
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2205      	movs	r2, #5
 80091bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 80091c0:	69fb      	ldr	r3, [r7, #28]
 80091c2:	2b08      	cmp	r3, #8
 80091c4:	d104      	bne.n	80091d0 <create_name+0x2f0>
 80091c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80091ca:	009b      	lsls	r3, r3, #2
 80091cc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 80091d0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80091d4:	f003 030c 	and.w	r3, r3, #12
 80091d8:	2b0c      	cmp	r3, #12
 80091da:	d005      	beq.n	80091e8 <create_name+0x308>
 80091dc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80091e0:	f003 0303 	and.w	r3, r3, #3
 80091e4:	2b03      	cmp	r3, #3
 80091e6:	d105      	bne.n	80091f4 <create_name+0x314>
 80091e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80091ec:	f043 0302 	orr.w	r3, r3, #2
 80091f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80091f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80091f8:	f003 0302 	and.w	r3, r3, #2
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d117      	bne.n	8009230 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8009200:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009204:	f003 0303 	and.w	r3, r3, #3
 8009208:	2b01      	cmp	r3, #1
 800920a:	d105      	bne.n	8009218 <create_name+0x338>
 800920c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009210:	f043 0310 	orr.w	r3, r3, #16
 8009214:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8009218:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800921c:	f003 030c 	and.w	r3, r3, #12
 8009220:	2b04      	cmp	r3, #4
 8009222:	d105      	bne.n	8009230 <create_name+0x350>
 8009224:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009228:	f043 0308 	orr.w	r3, r3, #8
 800922c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009236:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800923a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800923c:	4618      	mov	r0, r3
 800923e:	3728      	adds	r7, #40	; 0x28
 8009240:	46bd      	mov	sp, r7
 8009242:	bd80      	pop	{r7, pc}
 8009244:	0800b79c 	.word	0x0800b79c
 8009248:	0800b838 	.word	0x0800b838
 800924c:	0800b7a8 	.word	0x0800b7a8

08009250 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b086      	sub	sp, #24
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
 8009258:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800925e:	693b      	ldr	r3, [r7, #16]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8009264:	e002      	b.n	800926c <follow_path+0x1c>
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	3301      	adds	r3, #1
 800926a:	603b      	str	r3, [r7, #0]
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	781b      	ldrb	r3, [r3, #0]
 8009270:	2b2f      	cmp	r3, #47	; 0x2f
 8009272:	d0f8      	beq.n	8009266 <follow_path+0x16>
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	781b      	ldrb	r3, [r3, #0]
 8009278:	2b5c      	cmp	r3, #92	; 0x5c
 800927a:	d0f4      	beq.n	8009266 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800927c:	693b      	ldr	r3, [r7, #16]
 800927e:	2200      	movs	r2, #0
 8009280:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	781b      	ldrb	r3, [r3, #0]
 8009286:	2b1f      	cmp	r3, #31
 8009288:	d80a      	bhi.n	80092a0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2280      	movs	r2, #128	; 0x80
 800928e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8009292:	2100      	movs	r1, #0
 8009294:	6878      	ldr	r0, [r7, #4]
 8009296:	f7ff f8fd 	bl	8008494 <dir_sdi>
 800929a:	4603      	mov	r3, r0
 800929c:	75fb      	strb	r3, [r7, #23]
 800929e:	e048      	b.n	8009332 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80092a0:	463b      	mov	r3, r7
 80092a2:	4619      	mov	r1, r3
 80092a4:	6878      	ldr	r0, [r7, #4]
 80092a6:	f7ff fe1b 	bl	8008ee0 <create_name>
 80092aa:	4603      	mov	r3, r0
 80092ac:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80092ae:	7dfb      	ldrb	r3, [r7, #23]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d139      	bne.n	8009328 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	f7ff fc5b 	bl	8008b70 <dir_find>
 80092ba:	4603      	mov	r3, r0
 80092bc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80092c4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80092c6:	7dfb      	ldrb	r3, [r7, #23]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d00a      	beq.n	80092e2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80092cc:	7dfb      	ldrb	r3, [r7, #23]
 80092ce:	2b04      	cmp	r3, #4
 80092d0:	d12c      	bne.n	800932c <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80092d2:	7afb      	ldrb	r3, [r7, #11]
 80092d4:	f003 0304 	and.w	r3, r3, #4
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d127      	bne.n	800932c <follow_path+0xdc>
 80092dc:	2305      	movs	r3, #5
 80092de:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80092e0:	e024      	b.n	800932c <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80092e2:	7afb      	ldrb	r3, [r7, #11]
 80092e4:	f003 0304 	and.w	r3, r3, #4
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d121      	bne.n	8009330 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	799b      	ldrb	r3, [r3, #6]
 80092f0:	f003 0310 	and.w	r3, r3, #16
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d102      	bne.n	80092fe <follow_path+0xae>
				res = FR_NO_PATH; break;
 80092f8:	2305      	movs	r3, #5
 80092fa:	75fb      	strb	r3, [r7, #23]
 80092fc:	e019      	b.n	8009332 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	695b      	ldr	r3, [r3, #20]
 8009308:	68fa      	ldr	r2, [r7, #12]
 800930a:	8992      	ldrh	r2, [r2, #12]
 800930c:	fbb3 f0f2 	udiv	r0, r3, r2
 8009310:	fb02 f200 	mul.w	r2, r2, r0
 8009314:	1a9b      	subs	r3, r3, r2
 8009316:	440b      	add	r3, r1
 8009318:	4619      	mov	r1, r3
 800931a:	68f8      	ldr	r0, [r7, #12]
 800931c:	f7ff fa60 	bl	80087e0 <ld_clust>
 8009320:	4602      	mov	r2, r0
 8009322:	693b      	ldr	r3, [r7, #16]
 8009324:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009326:	e7bb      	b.n	80092a0 <follow_path+0x50>
			if (res != FR_OK) break;
 8009328:	bf00      	nop
 800932a:	e002      	b.n	8009332 <follow_path+0xe2>
				break;
 800932c:	bf00      	nop
 800932e:	e000      	b.n	8009332 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009330:	bf00      	nop
			}
		}
	}

	return res;
 8009332:	7dfb      	ldrb	r3, [r7, #23]
}
 8009334:	4618      	mov	r0, r3
 8009336:	3718      	adds	r7, #24
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}

0800933c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800933c:	b480      	push	{r7}
 800933e:	b087      	sub	sp, #28
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8009344:	f04f 33ff 	mov.w	r3, #4294967295
 8009348:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d031      	beq.n	80093b6 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	617b      	str	r3, [r7, #20]
 8009358:	e002      	b.n	8009360 <get_ldnumber+0x24>
 800935a:	697b      	ldr	r3, [r7, #20]
 800935c:	3301      	adds	r3, #1
 800935e:	617b      	str	r3, [r7, #20]
 8009360:	697b      	ldr	r3, [r7, #20]
 8009362:	781b      	ldrb	r3, [r3, #0]
 8009364:	2b1f      	cmp	r3, #31
 8009366:	d903      	bls.n	8009370 <get_ldnumber+0x34>
 8009368:	697b      	ldr	r3, [r7, #20]
 800936a:	781b      	ldrb	r3, [r3, #0]
 800936c:	2b3a      	cmp	r3, #58	; 0x3a
 800936e:	d1f4      	bne.n	800935a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8009370:	697b      	ldr	r3, [r7, #20]
 8009372:	781b      	ldrb	r3, [r3, #0]
 8009374:	2b3a      	cmp	r3, #58	; 0x3a
 8009376:	d11c      	bne.n	80093b2 <get_ldnumber+0x76>
			tp = *path;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	1c5a      	adds	r2, r3, #1
 8009382:	60fa      	str	r2, [r7, #12]
 8009384:	781b      	ldrb	r3, [r3, #0]
 8009386:	3b30      	subs	r3, #48	; 0x30
 8009388:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	2b09      	cmp	r3, #9
 800938e:	d80e      	bhi.n	80093ae <get_ldnumber+0x72>
 8009390:	68fa      	ldr	r2, [r7, #12]
 8009392:	697b      	ldr	r3, [r7, #20]
 8009394:	429a      	cmp	r2, r3
 8009396:	d10a      	bne.n	80093ae <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8009398:	68bb      	ldr	r3, [r7, #8]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d107      	bne.n	80093ae <get_ldnumber+0x72>
					vol = (int)i;
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80093a2:	697b      	ldr	r3, [r7, #20]
 80093a4:	3301      	adds	r3, #1
 80093a6:	617b      	str	r3, [r7, #20]
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	697a      	ldr	r2, [r7, #20]
 80093ac:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80093ae:	693b      	ldr	r3, [r7, #16]
 80093b0:	e002      	b.n	80093b8 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80093b2:	2300      	movs	r3, #0
 80093b4:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80093b6:	693b      	ldr	r3, [r7, #16]
}
 80093b8:	4618      	mov	r0, r3
 80093ba:	371c      	adds	r7, #28
 80093bc:	46bd      	mov	sp, r7
 80093be:	bc80      	pop	{r7}
 80093c0:	4770      	bx	lr
	...

080093c4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b082      	sub	sp, #8
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
 80093cc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2200      	movs	r2, #0
 80093d2:	70da      	strb	r2, [r3, #3]
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	f04f 32ff 	mov.w	r2, #4294967295
 80093da:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80093dc:	6839      	ldr	r1, [r7, #0]
 80093de:	6878      	ldr	r0, [r7, #4]
 80093e0:	f7fe fc78 	bl	8007cd4 <move_window>
 80093e4:	4603      	mov	r3, r0
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d001      	beq.n	80093ee <check_fs+0x2a>
 80093ea:	2304      	movs	r3, #4
 80093ec:	e038      	b.n	8009460 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	3338      	adds	r3, #56	; 0x38
 80093f2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80093f6:	4618      	mov	r0, r3
 80093f8:	f7fe f9ca 	bl	8007790 <ld_word>
 80093fc:	4603      	mov	r3, r0
 80093fe:	461a      	mov	r2, r3
 8009400:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009404:	429a      	cmp	r2, r3
 8009406:	d001      	beq.n	800940c <check_fs+0x48>
 8009408:	2303      	movs	r3, #3
 800940a:	e029      	b.n	8009460 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009412:	2be9      	cmp	r3, #233	; 0xe9
 8009414:	d009      	beq.n	800942a <check_fs+0x66>
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800941c:	2beb      	cmp	r3, #235	; 0xeb
 800941e:	d11e      	bne.n	800945e <check_fs+0x9a>
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009426:	2b90      	cmp	r3, #144	; 0x90
 8009428:	d119      	bne.n	800945e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	3338      	adds	r3, #56	; 0x38
 800942e:	3336      	adds	r3, #54	; 0x36
 8009430:	4618      	mov	r0, r3
 8009432:	f7fe f9c4 	bl	80077be <ld_dword>
 8009436:	4603      	mov	r3, r0
 8009438:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800943c:	4a0a      	ldr	r2, [pc, #40]	; (8009468 <check_fs+0xa4>)
 800943e:	4293      	cmp	r3, r2
 8009440:	d101      	bne.n	8009446 <check_fs+0x82>
 8009442:	2300      	movs	r3, #0
 8009444:	e00c      	b.n	8009460 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	3338      	adds	r3, #56	; 0x38
 800944a:	3352      	adds	r3, #82	; 0x52
 800944c:	4618      	mov	r0, r3
 800944e:	f7fe f9b6 	bl	80077be <ld_dword>
 8009452:	4603      	mov	r3, r0
 8009454:	4a05      	ldr	r2, [pc, #20]	; (800946c <check_fs+0xa8>)
 8009456:	4293      	cmp	r3, r2
 8009458:	d101      	bne.n	800945e <check_fs+0x9a>
 800945a:	2300      	movs	r3, #0
 800945c:	e000      	b.n	8009460 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800945e:	2302      	movs	r3, #2
}
 8009460:	4618      	mov	r0, r3
 8009462:	3708      	adds	r7, #8
 8009464:	46bd      	mov	sp, r7
 8009466:	bd80      	pop	{r7, pc}
 8009468:	00544146 	.word	0x00544146
 800946c:	33544146 	.word	0x33544146

08009470 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b096      	sub	sp, #88	; 0x58
 8009474:	af00      	add	r7, sp, #0
 8009476:	60f8      	str	r0, [r7, #12]
 8009478:	60b9      	str	r1, [r7, #8]
 800947a:	4613      	mov	r3, r2
 800947c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800947e:	68bb      	ldr	r3, [r7, #8]
 8009480:	2200      	movs	r2, #0
 8009482:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8009484:	68f8      	ldr	r0, [r7, #12]
 8009486:	f7ff ff59 	bl	800933c <get_ldnumber>
 800948a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800948c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800948e:	2b00      	cmp	r3, #0
 8009490:	da01      	bge.n	8009496 <find_volume+0x26>
 8009492:	230b      	movs	r3, #11
 8009494:	e268      	b.n	8009968 <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8009496:	4ab0      	ldr	r2, [pc, #704]	; (8009758 <find_volume+0x2e8>)
 8009498:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800949a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800949e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80094a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d101      	bne.n	80094aa <find_volume+0x3a>
 80094a6:	230c      	movs	r3, #12
 80094a8:	e25e      	b.n	8009968 <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80094aa:	68bb      	ldr	r3, [r7, #8]
 80094ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80094ae:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80094b0:	79fb      	ldrb	r3, [r7, #7]
 80094b2:	f023 0301 	bic.w	r3, r3, #1
 80094b6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80094b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094ba:	781b      	ldrb	r3, [r3, #0]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d01a      	beq.n	80094f6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 80094c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094c2:	785b      	ldrb	r3, [r3, #1]
 80094c4:	4618      	mov	r0, r3
 80094c6:	f7fe f8c5 	bl	8007654 <disk_status>
 80094ca:	4603      	mov	r3, r0
 80094cc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80094d0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80094d4:	f003 0301 	and.w	r3, r3, #1
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d10c      	bne.n	80094f6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80094dc:	79fb      	ldrb	r3, [r7, #7]
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d007      	beq.n	80094f2 <find_volume+0x82>
 80094e2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80094e6:	f003 0304 	and.w	r3, r3, #4
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d001      	beq.n	80094f2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80094ee:	230a      	movs	r3, #10
 80094f0:	e23a      	b.n	8009968 <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 80094f2:	2300      	movs	r3, #0
 80094f4:	e238      	b.n	8009968 <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80094f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094f8:	2200      	movs	r2, #0
 80094fa:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80094fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094fe:	b2da      	uxtb	r2, r3
 8009500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009502:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009506:	785b      	ldrb	r3, [r3, #1]
 8009508:	4618      	mov	r0, r3
 800950a:	f7fe f8bd 	bl	8007688 <disk_initialize>
 800950e:	4603      	mov	r3, r0
 8009510:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8009514:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009518:	f003 0301 	and.w	r3, r3, #1
 800951c:	2b00      	cmp	r3, #0
 800951e:	d001      	beq.n	8009524 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009520:	2303      	movs	r3, #3
 8009522:	e221      	b.n	8009968 <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8009524:	79fb      	ldrb	r3, [r7, #7]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d007      	beq.n	800953a <find_volume+0xca>
 800952a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800952e:	f003 0304 	and.w	r3, r3, #4
 8009532:	2b00      	cmp	r3, #0
 8009534:	d001      	beq.n	800953a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8009536:	230a      	movs	r3, #10
 8009538:	e216      	b.n	8009968 <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800953a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800953c:	7858      	ldrb	r0, [r3, #1]
 800953e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009540:	330c      	adds	r3, #12
 8009542:	461a      	mov	r2, r3
 8009544:	2102      	movs	r1, #2
 8009546:	f7fe f905 	bl	8007754 <disk_ioctl>
 800954a:	4603      	mov	r3, r0
 800954c:	2b00      	cmp	r3, #0
 800954e:	d001      	beq.n	8009554 <find_volume+0xe4>
 8009550:	2301      	movs	r3, #1
 8009552:	e209      	b.n	8009968 <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8009554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009556:	899b      	ldrh	r3, [r3, #12]
 8009558:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800955c:	d80d      	bhi.n	800957a <find_volume+0x10a>
 800955e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009560:	899b      	ldrh	r3, [r3, #12]
 8009562:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009566:	d308      	bcc.n	800957a <find_volume+0x10a>
 8009568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800956a:	899b      	ldrh	r3, [r3, #12]
 800956c:	461a      	mov	r2, r3
 800956e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009570:	899b      	ldrh	r3, [r3, #12]
 8009572:	3b01      	subs	r3, #1
 8009574:	4013      	ands	r3, r2
 8009576:	2b00      	cmp	r3, #0
 8009578:	d001      	beq.n	800957e <find_volume+0x10e>
 800957a:	2301      	movs	r3, #1
 800957c:	e1f4      	b.n	8009968 <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800957e:	2300      	movs	r3, #0
 8009580:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009582:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009584:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009586:	f7ff ff1d 	bl	80093c4 <check_fs>
 800958a:	4603      	mov	r3, r0
 800958c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8009590:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009594:	2b02      	cmp	r3, #2
 8009596:	d14b      	bne.n	8009630 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009598:	2300      	movs	r3, #0
 800959a:	643b      	str	r3, [r7, #64]	; 0x40
 800959c:	e01f      	b.n	80095de <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800959e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095a0:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80095a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80095a6:	011b      	lsls	r3, r3, #4
 80095a8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80095ac:	4413      	add	r3, r2
 80095ae:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80095b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095b2:	3304      	adds	r3, #4
 80095b4:	781b      	ldrb	r3, [r3, #0]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d006      	beq.n	80095c8 <find_volume+0x158>
 80095ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095bc:	3308      	adds	r3, #8
 80095be:	4618      	mov	r0, r3
 80095c0:	f7fe f8fd 	bl	80077be <ld_dword>
 80095c4:	4602      	mov	r2, r0
 80095c6:	e000      	b.n	80095ca <find_volume+0x15a>
 80095c8:	2200      	movs	r2, #0
 80095ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80095cc:	009b      	lsls	r3, r3, #2
 80095ce:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80095d2:	440b      	add	r3, r1
 80095d4:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80095d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80095da:	3301      	adds	r3, #1
 80095dc:	643b      	str	r3, [r7, #64]	; 0x40
 80095de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80095e0:	2b03      	cmp	r3, #3
 80095e2:	d9dc      	bls.n	800959e <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80095e4:	2300      	movs	r3, #0
 80095e6:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80095e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d002      	beq.n	80095f4 <find_volume+0x184>
 80095ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80095f0:	3b01      	subs	r3, #1
 80095f2:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80095f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80095f6:	009b      	lsls	r3, r3, #2
 80095f8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80095fc:	4413      	add	r3, r2
 80095fe:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8009602:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8009604:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009606:	2b00      	cmp	r3, #0
 8009608:	d005      	beq.n	8009616 <find_volume+0x1a6>
 800960a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800960c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800960e:	f7ff fed9 	bl	80093c4 <check_fs>
 8009612:	4603      	mov	r3, r0
 8009614:	e000      	b.n	8009618 <find_volume+0x1a8>
 8009616:	2303      	movs	r3, #3
 8009618:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800961c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009620:	2b01      	cmp	r3, #1
 8009622:	d905      	bls.n	8009630 <find_volume+0x1c0>
 8009624:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009626:	3301      	adds	r3, #1
 8009628:	643b      	str	r3, [r7, #64]	; 0x40
 800962a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800962c:	2b03      	cmp	r3, #3
 800962e:	d9e1      	bls.n	80095f4 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009630:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009634:	2b04      	cmp	r3, #4
 8009636:	d101      	bne.n	800963c <find_volume+0x1cc>
 8009638:	2301      	movs	r3, #1
 800963a:	e195      	b.n	8009968 <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800963c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009640:	2b01      	cmp	r3, #1
 8009642:	d901      	bls.n	8009648 <find_volume+0x1d8>
 8009644:	230d      	movs	r3, #13
 8009646:	e18f      	b.n	8009968 <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800964a:	3338      	adds	r3, #56	; 0x38
 800964c:	330b      	adds	r3, #11
 800964e:	4618      	mov	r0, r3
 8009650:	f7fe f89e 	bl	8007790 <ld_word>
 8009654:	4603      	mov	r3, r0
 8009656:	461a      	mov	r2, r3
 8009658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800965a:	899b      	ldrh	r3, [r3, #12]
 800965c:	429a      	cmp	r2, r3
 800965e:	d001      	beq.n	8009664 <find_volume+0x1f4>
 8009660:	230d      	movs	r3, #13
 8009662:	e181      	b.n	8009968 <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8009664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009666:	3338      	adds	r3, #56	; 0x38
 8009668:	3316      	adds	r3, #22
 800966a:	4618      	mov	r0, r3
 800966c:	f7fe f890 	bl	8007790 <ld_word>
 8009670:	4603      	mov	r3, r0
 8009672:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8009674:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009676:	2b00      	cmp	r3, #0
 8009678:	d106      	bne.n	8009688 <find_volume+0x218>
 800967a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800967c:	3338      	adds	r3, #56	; 0x38
 800967e:	3324      	adds	r3, #36	; 0x24
 8009680:	4618      	mov	r0, r3
 8009682:	f7fe f89c 	bl	80077be <ld_dword>
 8009686:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8009688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800968a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800968c:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800968e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009690:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8009694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009696:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8009698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800969a:	789b      	ldrb	r3, [r3, #2]
 800969c:	2b01      	cmp	r3, #1
 800969e:	d005      	beq.n	80096ac <find_volume+0x23c>
 80096a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096a2:	789b      	ldrb	r3, [r3, #2]
 80096a4:	2b02      	cmp	r3, #2
 80096a6:	d001      	beq.n	80096ac <find_volume+0x23c>
 80096a8:	230d      	movs	r3, #13
 80096aa:	e15d      	b.n	8009968 <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80096ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096ae:	789b      	ldrb	r3, [r3, #2]
 80096b0:	461a      	mov	r2, r3
 80096b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80096b4:	fb02 f303 	mul.w	r3, r2, r3
 80096b8:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80096ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80096c0:	b29a      	uxth	r2, r3
 80096c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096c4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80096c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096c8:	895b      	ldrh	r3, [r3, #10]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d008      	beq.n	80096e0 <find_volume+0x270>
 80096ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096d0:	895b      	ldrh	r3, [r3, #10]
 80096d2:	461a      	mov	r2, r3
 80096d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096d6:	895b      	ldrh	r3, [r3, #10]
 80096d8:	3b01      	subs	r3, #1
 80096da:	4013      	ands	r3, r2
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d001      	beq.n	80096e4 <find_volume+0x274>
 80096e0:	230d      	movs	r3, #13
 80096e2:	e141      	b.n	8009968 <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80096e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096e6:	3338      	adds	r3, #56	; 0x38
 80096e8:	3311      	adds	r3, #17
 80096ea:	4618      	mov	r0, r3
 80096ec:	f7fe f850 	bl	8007790 <ld_word>
 80096f0:	4603      	mov	r3, r0
 80096f2:	461a      	mov	r2, r3
 80096f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096f6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80096f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096fa:	891b      	ldrh	r3, [r3, #8]
 80096fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80096fe:	8992      	ldrh	r2, [r2, #12]
 8009700:	0952      	lsrs	r2, r2, #5
 8009702:	b292      	uxth	r2, r2
 8009704:	fbb3 f1f2 	udiv	r1, r3, r2
 8009708:	fb02 f201 	mul.w	r2, r2, r1
 800970c:	1a9b      	subs	r3, r3, r2
 800970e:	b29b      	uxth	r3, r3
 8009710:	2b00      	cmp	r3, #0
 8009712:	d001      	beq.n	8009718 <find_volume+0x2a8>
 8009714:	230d      	movs	r3, #13
 8009716:	e127      	b.n	8009968 <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8009718:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800971a:	3338      	adds	r3, #56	; 0x38
 800971c:	3313      	adds	r3, #19
 800971e:	4618      	mov	r0, r3
 8009720:	f7fe f836 	bl	8007790 <ld_word>
 8009724:	4603      	mov	r3, r0
 8009726:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8009728:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800972a:	2b00      	cmp	r3, #0
 800972c:	d106      	bne.n	800973c <find_volume+0x2cc>
 800972e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009730:	3338      	adds	r3, #56	; 0x38
 8009732:	3320      	adds	r3, #32
 8009734:	4618      	mov	r0, r3
 8009736:	f7fe f842 	bl	80077be <ld_dword>
 800973a:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800973c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800973e:	3338      	adds	r3, #56	; 0x38
 8009740:	330e      	adds	r3, #14
 8009742:	4618      	mov	r0, r3
 8009744:	f7fe f824 	bl	8007790 <ld_word>
 8009748:	4603      	mov	r3, r0
 800974a:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800974c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800974e:	2b00      	cmp	r3, #0
 8009750:	d104      	bne.n	800975c <find_volume+0x2ec>
 8009752:	230d      	movs	r3, #13
 8009754:	e108      	b.n	8009968 <find_volume+0x4f8>
 8009756:	bf00      	nop
 8009758:	2000013c 	.word	0x2000013c

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800975c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800975e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009760:	4413      	add	r3, r2
 8009762:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009764:	8911      	ldrh	r1, [r2, #8]
 8009766:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009768:	8992      	ldrh	r2, [r2, #12]
 800976a:	0952      	lsrs	r2, r2, #5
 800976c:	b292      	uxth	r2, r2
 800976e:	fbb1 f2f2 	udiv	r2, r1, r2
 8009772:	b292      	uxth	r2, r2
 8009774:	4413      	add	r3, r2
 8009776:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8009778:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800977a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800977c:	429a      	cmp	r2, r3
 800977e:	d201      	bcs.n	8009784 <find_volume+0x314>
 8009780:	230d      	movs	r3, #13
 8009782:	e0f1      	b.n	8009968 <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009784:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009788:	1ad3      	subs	r3, r2, r3
 800978a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800978c:	8952      	ldrh	r2, [r2, #10]
 800978e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009792:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009796:	2b00      	cmp	r3, #0
 8009798:	d101      	bne.n	800979e <find_volume+0x32e>
 800979a:	230d      	movs	r3, #13
 800979c:	e0e4      	b.n	8009968 <find_volume+0x4f8>
		fmt = FS_FAT32;
 800979e:	2303      	movs	r3, #3
 80097a0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80097a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097a6:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80097aa:	4293      	cmp	r3, r2
 80097ac:	d802      	bhi.n	80097b4 <find_volume+0x344>
 80097ae:	2302      	movs	r3, #2
 80097b0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80097b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097b6:	f640 72f5 	movw	r2, #4085	; 0xff5
 80097ba:	4293      	cmp	r3, r2
 80097bc:	d802      	bhi.n	80097c4 <find_volume+0x354>
 80097be:	2301      	movs	r3, #1
 80097c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80097c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097c6:	1c9a      	adds	r2, r3, #2
 80097c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097ca:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 80097cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097ce:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80097d0:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80097d2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80097d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80097d6:	441a      	add	r2, r3
 80097d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097da:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 80097dc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80097de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097e0:	441a      	add	r2, r3
 80097e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097e4:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 80097e6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80097ea:	2b03      	cmp	r3, #3
 80097ec:	d11e      	bne.n	800982c <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80097ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097f0:	3338      	adds	r3, #56	; 0x38
 80097f2:	332a      	adds	r3, #42	; 0x2a
 80097f4:	4618      	mov	r0, r3
 80097f6:	f7fd ffcb 	bl	8007790 <ld_word>
 80097fa:	4603      	mov	r3, r0
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d001      	beq.n	8009804 <find_volume+0x394>
 8009800:	230d      	movs	r3, #13
 8009802:	e0b1      	b.n	8009968 <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8009804:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009806:	891b      	ldrh	r3, [r3, #8]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d001      	beq.n	8009810 <find_volume+0x3a0>
 800980c:	230d      	movs	r3, #13
 800980e:	e0ab      	b.n	8009968 <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009812:	3338      	adds	r3, #56	; 0x38
 8009814:	332c      	adds	r3, #44	; 0x2c
 8009816:	4618      	mov	r0, r3
 8009818:	f7fd ffd1 	bl	80077be <ld_dword>
 800981c:	4602      	mov	r2, r0
 800981e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009820:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009822:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009824:	69db      	ldr	r3, [r3, #28]
 8009826:	009b      	lsls	r3, r3, #2
 8009828:	647b      	str	r3, [r7, #68]	; 0x44
 800982a:	e01f      	b.n	800986c <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800982c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800982e:	891b      	ldrh	r3, [r3, #8]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d101      	bne.n	8009838 <find_volume+0x3c8>
 8009834:	230d      	movs	r3, #13
 8009836:	e097      	b.n	8009968 <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8009838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800983a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800983c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800983e:	441a      	add	r2, r3
 8009840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009842:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009844:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009848:	2b02      	cmp	r3, #2
 800984a:	d103      	bne.n	8009854 <find_volume+0x3e4>
 800984c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800984e:	69db      	ldr	r3, [r3, #28]
 8009850:	005b      	lsls	r3, r3, #1
 8009852:	e00a      	b.n	800986a <find_volume+0x3fa>
 8009854:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009856:	69da      	ldr	r2, [r3, #28]
 8009858:	4613      	mov	r3, r2
 800985a:	005b      	lsls	r3, r3, #1
 800985c:	4413      	add	r3, r2
 800985e:	085a      	lsrs	r2, r3, #1
 8009860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009862:	69db      	ldr	r3, [r3, #28]
 8009864:	f003 0301 	and.w	r3, r3, #1
 8009868:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800986a:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800986c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800986e:	6a1a      	ldr	r2, [r3, #32]
 8009870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009872:	899b      	ldrh	r3, [r3, #12]
 8009874:	4619      	mov	r1, r3
 8009876:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009878:	440b      	add	r3, r1
 800987a:	3b01      	subs	r3, #1
 800987c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800987e:	8989      	ldrh	r1, [r1, #12]
 8009880:	fbb3 f3f1 	udiv	r3, r3, r1
 8009884:	429a      	cmp	r2, r3
 8009886:	d201      	bcs.n	800988c <find_volume+0x41c>
 8009888:	230d      	movs	r3, #13
 800988a:	e06d      	b.n	8009968 <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800988c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800988e:	f04f 32ff 	mov.w	r2, #4294967295
 8009892:	619a      	str	r2, [r3, #24]
 8009894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009896:	699a      	ldr	r2, [r3, #24]
 8009898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800989a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800989c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800989e:	2280      	movs	r2, #128	; 0x80
 80098a0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80098a2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80098a6:	2b03      	cmp	r3, #3
 80098a8:	d149      	bne.n	800993e <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80098aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098ac:	3338      	adds	r3, #56	; 0x38
 80098ae:	3330      	adds	r3, #48	; 0x30
 80098b0:	4618      	mov	r0, r3
 80098b2:	f7fd ff6d 	bl	8007790 <ld_word>
 80098b6:	4603      	mov	r3, r0
 80098b8:	2b01      	cmp	r3, #1
 80098ba:	d140      	bne.n	800993e <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 80098bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80098be:	3301      	adds	r3, #1
 80098c0:	4619      	mov	r1, r3
 80098c2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80098c4:	f7fe fa06 	bl	8007cd4 <move_window>
 80098c8:	4603      	mov	r3, r0
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d137      	bne.n	800993e <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 80098ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098d0:	2200      	movs	r2, #0
 80098d2:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80098d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098d6:	3338      	adds	r3, #56	; 0x38
 80098d8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80098dc:	4618      	mov	r0, r3
 80098de:	f7fd ff57 	bl	8007790 <ld_word>
 80098e2:	4603      	mov	r3, r0
 80098e4:	461a      	mov	r2, r3
 80098e6:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80098ea:	429a      	cmp	r2, r3
 80098ec:	d127      	bne.n	800993e <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80098ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098f0:	3338      	adds	r3, #56	; 0x38
 80098f2:	4618      	mov	r0, r3
 80098f4:	f7fd ff63 	bl	80077be <ld_dword>
 80098f8:	4603      	mov	r3, r0
 80098fa:	4a1d      	ldr	r2, [pc, #116]	; (8009970 <find_volume+0x500>)
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d11e      	bne.n	800993e <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8009900:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009902:	3338      	adds	r3, #56	; 0x38
 8009904:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8009908:	4618      	mov	r0, r3
 800990a:	f7fd ff58 	bl	80077be <ld_dword>
 800990e:	4603      	mov	r3, r0
 8009910:	4a18      	ldr	r2, [pc, #96]	; (8009974 <find_volume+0x504>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d113      	bne.n	800993e <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8009916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009918:	3338      	adds	r3, #56	; 0x38
 800991a:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800991e:	4618      	mov	r0, r3
 8009920:	f7fd ff4d 	bl	80077be <ld_dword>
 8009924:	4602      	mov	r2, r0
 8009926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009928:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800992a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800992c:	3338      	adds	r3, #56	; 0x38
 800992e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8009932:	4618      	mov	r0, r3
 8009934:	f7fd ff43 	bl	80077be <ld_dword>
 8009938:	4602      	mov	r2, r0
 800993a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800993c:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800993e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009940:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8009944:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8009946:	4b0c      	ldr	r3, [pc, #48]	; (8009978 <find_volume+0x508>)
 8009948:	881b      	ldrh	r3, [r3, #0]
 800994a:	3301      	adds	r3, #1
 800994c:	b29a      	uxth	r2, r3
 800994e:	4b0a      	ldr	r3, [pc, #40]	; (8009978 <find_volume+0x508>)
 8009950:	801a      	strh	r2, [r3, #0]
 8009952:	4b09      	ldr	r3, [pc, #36]	; (8009978 <find_volume+0x508>)
 8009954:	881a      	ldrh	r2, [r3, #0]
 8009956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009958:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800995a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800995c:	4a07      	ldr	r2, [pc, #28]	; (800997c <find_volume+0x50c>)
 800995e:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8009960:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009962:	f7fe f94f 	bl	8007c04 <clear_lock>
#endif
	return FR_OK;
 8009966:	2300      	movs	r3, #0
}
 8009968:	4618      	mov	r0, r3
 800996a:	3758      	adds	r7, #88	; 0x58
 800996c:	46bd      	mov	sp, r7
 800996e:	bd80      	pop	{r7, pc}
 8009970:	41615252 	.word	0x41615252
 8009974:	61417272 	.word	0x61417272
 8009978:	20000140 	.word	0x20000140
 800997c:	20000164 	.word	0x20000164

08009980 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8009980:	b580      	push	{r7, lr}
 8009982:	b084      	sub	sp, #16
 8009984:	af00      	add	r7, sp, #0
 8009986:	6078      	str	r0, [r7, #4]
 8009988:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800998a:	2309      	movs	r3, #9
 800998c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d01c      	beq.n	80099ce <validate+0x4e>
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d018      	beq.n	80099ce <validate+0x4e>
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	781b      	ldrb	r3, [r3, #0]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d013      	beq.n	80099ce <validate+0x4e>
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	889a      	ldrh	r2, [r3, #4]
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	88db      	ldrh	r3, [r3, #6]
 80099b0:	429a      	cmp	r2, r3
 80099b2:	d10c      	bne.n	80099ce <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	785b      	ldrb	r3, [r3, #1]
 80099ba:	4618      	mov	r0, r3
 80099bc:	f7fd fe4a 	bl	8007654 <disk_status>
 80099c0:	4603      	mov	r3, r0
 80099c2:	f003 0301 	and.w	r3, r3, #1
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d101      	bne.n	80099ce <validate+0x4e>
			res = FR_OK;
 80099ca:	2300      	movs	r3, #0
 80099cc:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80099ce:	7bfb      	ldrb	r3, [r7, #15]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d102      	bne.n	80099da <validate+0x5a>
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	e000      	b.n	80099dc <validate+0x5c>
 80099da:	2300      	movs	r3, #0
 80099dc:	683a      	ldr	r2, [r7, #0]
 80099de:	6013      	str	r3, [r2, #0]
	return res;
 80099e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80099e2:	4618      	mov	r0, r3
 80099e4:	3710      	adds	r7, #16
 80099e6:	46bd      	mov	sp, r7
 80099e8:	bd80      	pop	{r7, pc}
	...

080099ec <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b088      	sub	sp, #32
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	60f8      	str	r0, [r7, #12]
 80099f4:	60b9      	str	r1, [r7, #8]
 80099f6:	4613      	mov	r3, r2
 80099f8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80099fa:	68bb      	ldr	r3, [r7, #8]
 80099fc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80099fe:	f107 0310 	add.w	r3, r7, #16
 8009a02:	4618      	mov	r0, r3
 8009a04:	f7ff fc9a 	bl	800933c <get_ldnumber>
 8009a08:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8009a0a:	69fb      	ldr	r3, [r7, #28]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	da01      	bge.n	8009a14 <f_mount+0x28>
 8009a10:	230b      	movs	r3, #11
 8009a12:	e02b      	b.n	8009a6c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009a14:	4a17      	ldr	r2, [pc, #92]	; (8009a74 <f_mount+0x88>)
 8009a16:	69fb      	ldr	r3, [r7, #28]
 8009a18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009a1c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8009a1e:	69bb      	ldr	r3, [r7, #24]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d005      	beq.n	8009a30 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009a24:	69b8      	ldr	r0, [r7, #24]
 8009a26:	f7fe f8ed 	bl	8007c04 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8009a2a:	69bb      	ldr	r3, [r7, #24]
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d002      	beq.n	8009a3c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	2200      	movs	r2, #0
 8009a3a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009a3c:	68fa      	ldr	r2, [r7, #12]
 8009a3e:	490d      	ldr	r1, [pc, #52]	; (8009a74 <f_mount+0x88>)
 8009a40:	69fb      	ldr	r3, [r7, #28]
 8009a42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d002      	beq.n	8009a52 <f_mount+0x66>
 8009a4c:	79fb      	ldrb	r3, [r7, #7]
 8009a4e:	2b01      	cmp	r3, #1
 8009a50:	d001      	beq.n	8009a56 <f_mount+0x6a>
 8009a52:	2300      	movs	r3, #0
 8009a54:	e00a      	b.n	8009a6c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8009a56:	f107 010c 	add.w	r1, r7, #12
 8009a5a:	f107 0308 	add.w	r3, r7, #8
 8009a5e:	2200      	movs	r2, #0
 8009a60:	4618      	mov	r0, r3
 8009a62:	f7ff fd05 	bl	8009470 <find_volume>
 8009a66:	4603      	mov	r3, r0
 8009a68:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8009a6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	3720      	adds	r7, #32
 8009a70:	46bd      	mov	sp, r7
 8009a72:	bd80      	pop	{r7, pc}
 8009a74:	2000013c 	.word	0x2000013c

08009a78 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b09a      	sub	sp, #104	; 0x68
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	60f8      	str	r0, [r7, #12]
 8009a80:	60b9      	str	r1, [r7, #8]
 8009a82:	4613      	mov	r3, r2
 8009a84:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d101      	bne.n	8009a90 <f_open+0x18>
 8009a8c:	2309      	movs	r3, #9
 8009a8e:	e1bb      	b.n	8009e08 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009a90:	79fb      	ldrb	r3, [r7, #7]
 8009a92:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009a96:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8009a98:	79fa      	ldrb	r2, [r7, #7]
 8009a9a:	f107 0114 	add.w	r1, r7, #20
 8009a9e:	f107 0308 	add.w	r3, r7, #8
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	f7ff fce4 	bl	8009470 <find_volume>
 8009aa8:	4603      	mov	r3, r0
 8009aaa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 8009aae:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	f040 819f 	bne.w	8009df6 <f_open+0x37e>
		dj.obj.fs = fs;
 8009ab8:	697b      	ldr	r3, [r7, #20]
 8009aba:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8009abc:	68ba      	ldr	r2, [r7, #8]
 8009abe:	f107 0318 	add.w	r3, r7, #24
 8009ac2:	4611      	mov	r1, r2
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	f7ff fbc3 	bl	8009250 <follow_path>
 8009aca:	4603      	mov	r3, r0
 8009acc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009ad0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d11a      	bne.n	8009b0e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009ad8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8009adc:	b25b      	sxtb	r3, r3
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	da03      	bge.n	8009aea <f_open+0x72>
				res = FR_INVALID_NAME;
 8009ae2:	2306      	movs	r3, #6
 8009ae4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009ae8:	e011      	b.n	8009b0e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009aea:	79fb      	ldrb	r3, [r7, #7]
 8009aec:	f023 0301 	bic.w	r3, r3, #1
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	bf14      	ite	ne
 8009af4:	2301      	movne	r3, #1
 8009af6:	2300      	moveq	r3, #0
 8009af8:	b2db      	uxtb	r3, r3
 8009afa:	461a      	mov	r2, r3
 8009afc:	f107 0318 	add.w	r3, r7, #24
 8009b00:	4611      	mov	r1, r2
 8009b02:	4618      	mov	r0, r3
 8009b04:	f7fd ff3c 	bl	8007980 <chk_lock>
 8009b08:	4603      	mov	r3, r0
 8009b0a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009b0e:	79fb      	ldrb	r3, [r7, #7]
 8009b10:	f003 031c 	and.w	r3, r3, #28
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d07f      	beq.n	8009c18 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8009b18:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d017      	beq.n	8009b50 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8009b20:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009b24:	2b04      	cmp	r3, #4
 8009b26:	d10e      	bne.n	8009b46 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009b28:	f7fd ff84 	bl	8007a34 <enq_lock>
 8009b2c:	4603      	mov	r3, r0
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d006      	beq.n	8009b40 <f_open+0xc8>
 8009b32:	f107 0318 	add.w	r3, r7, #24
 8009b36:	4618      	mov	r0, r3
 8009b38:	f7ff f8da 	bl	8008cf0 <dir_register>
 8009b3c:	4603      	mov	r3, r0
 8009b3e:	e000      	b.n	8009b42 <f_open+0xca>
 8009b40:	2312      	movs	r3, #18
 8009b42:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009b46:	79fb      	ldrb	r3, [r7, #7]
 8009b48:	f043 0308 	orr.w	r3, r3, #8
 8009b4c:	71fb      	strb	r3, [r7, #7]
 8009b4e:	e010      	b.n	8009b72 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009b50:	7fbb      	ldrb	r3, [r7, #30]
 8009b52:	f003 0311 	and.w	r3, r3, #17
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d003      	beq.n	8009b62 <f_open+0xea>
					res = FR_DENIED;
 8009b5a:	2307      	movs	r3, #7
 8009b5c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009b60:	e007      	b.n	8009b72 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009b62:	79fb      	ldrb	r3, [r7, #7]
 8009b64:	f003 0304 	and.w	r3, r3, #4
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d002      	beq.n	8009b72 <f_open+0xfa>
 8009b6c:	2308      	movs	r3, #8
 8009b6e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009b72:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d168      	bne.n	8009c4c <f_open+0x1d4>
 8009b7a:	79fb      	ldrb	r3, [r7, #7]
 8009b7c:	f003 0308 	and.w	r3, r3, #8
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d063      	beq.n	8009c4c <f_open+0x1d4>
				dw = GET_FATTIME();
 8009b84:	f7fd fd0a 	bl	800759c <get_fattime>
 8009b88:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009b8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b8c:	330e      	adds	r3, #14
 8009b8e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009b90:	4618      	mov	r0, r3
 8009b92:	f7fd fe50 	bl	8007836 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009b96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b98:	3316      	adds	r3, #22
 8009b9a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	f7fd fe4a 	bl	8007836 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009ba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ba4:	330b      	adds	r3, #11
 8009ba6:	2220      	movs	r2, #32
 8009ba8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009baa:	697b      	ldr	r3, [r7, #20]
 8009bac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009bae:	4611      	mov	r1, r2
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	f7fe fe15 	bl	80087e0 <ld_clust>
 8009bb6:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	f7fe fe2d 	bl	800881e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009bc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bc6:	331c      	adds	r3, #28
 8009bc8:	2100      	movs	r1, #0
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f7fd fe33 	bl	8007836 <st_dword>
					fs->wflag = 1;
 8009bd0:	697b      	ldr	r3, [r7, #20]
 8009bd2:	2201      	movs	r2, #1
 8009bd4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009bd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d037      	beq.n	8009c4c <f_open+0x1d4>
						dw = fs->winsect;
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009be0:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8009be2:	f107 0318 	add.w	r3, r7, #24
 8009be6:	2200      	movs	r2, #0
 8009be8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009bea:	4618      	mov	r0, r3
 8009bec:	f7fe fb1e 	bl	800822c <remove_chain>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 8009bf6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d126      	bne.n	8009c4c <f_open+0x1d4>
							res = move_window(fs, dw);
 8009bfe:	697b      	ldr	r3, [r7, #20]
 8009c00:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009c02:	4618      	mov	r0, r3
 8009c04:	f7fe f866 	bl	8007cd4 <move_window>
 8009c08:	4603      	mov	r3, r0
 8009c0a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009c0e:	697b      	ldr	r3, [r7, #20]
 8009c10:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009c12:	3a01      	subs	r2, #1
 8009c14:	615a      	str	r2, [r3, #20]
 8009c16:	e019      	b.n	8009c4c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009c18:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d115      	bne.n	8009c4c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009c20:	7fbb      	ldrb	r3, [r7, #30]
 8009c22:	f003 0310 	and.w	r3, r3, #16
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d003      	beq.n	8009c32 <f_open+0x1ba>
					res = FR_NO_FILE;
 8009c2a:	2304      	movs	r3, #4
 8009c2c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009c30:	e00c      	b.n	8009c4c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009c32:	79fb      	ldrb	r3, [r7, #7]
 8009c34:	f003 0302 	and.w	r3, r3, #2
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d007      	beq.n	8009c4c <f_open+0x1d4>
 8009c3c:	7fbb      	ldrb	r3, [r7, #30]
 8009c3e:	f003 0301 	and.w	r3, r3, #1
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d002      	beq.n	8009c4c <f_open+0x1d4>
						res = FR_DENIED;
 8009c46:	2307      	movs	r3, #7
 8009c48:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8009c4c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d128      	bne.n	8009ca6 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009c54:	79fb      	ldrb	r3, [r7, #7]
 8009c56:	f003 0308 	and.w	r3, r3, #8
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d003      	beq.n	8009c66 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8009c5e:	79fb      	ldrb	r3, [r7, #7]
 8009c60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c64:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009c66:	697b      	ldr	r3, [r7, #20]
 8009c68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8009c6e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009c74:	79fb      	ldrb	r3, [r7, #7]
 8009c76:	f023 0301 	bic.w	r3, r3, #1
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	bf14      	ite	ne
 8009c7e:	2301      	movne	r3, #1
 8009c80:	2300      	moveq	r3, #0
 8009c82:	b2db      	uxtb	r3, r3
 8009c84:	461a      	mov	r2, r3
 8009c86:	f107 0318 	add.w	r3, r7, #24
 8009c8a:	4611      	mov	r1, r2
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	f7fd fef1 	bl	8007a74 <inc_lock>
 8009c92:	4602      	mov	r2, r0
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	691b      	ldr	r3, [r3, #16]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d102      	bne.n	8009ca6 <f_open+0x22e>
 8009ca0:	2302      	movs	r3, #2
 8009ca2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8009ca6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	f040 80a3 	bne.w	8009df6 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009cb0:	697b      	ldr	r3, [r7, #20]
 8009cb2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009cb4:	4611      	mov	r1, r2
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	f7fe fd92 	bl	80087e0 <ld_clust>
 8009cbc:	4602      	mov	r2, r0
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009cc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cc4:	331c      	adds	r3, #28
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	f7fd fd79 	bl	80077be <ld_dword>
 8009ccc:	4602      	mov	r2, r0
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009cd8:	697a      	ldr	r2, [r7, #20]
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009cde:	697b      	ldr	r3, [r7, #20]
 8009ce0:	88da      	ldrh	r2, [r3, #6]
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	79fa      	ldrb	r2, [r7, #7]
 8009cea:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	2200      	movs	r2, #0
 8009cf0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	3330      	adds	r3, #48	; 0x30
 8009d02:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009d06:	2100      	movs	r1, #0
 8009d08:	4618      	mov	r0, r3
 8009d0a:	f7fd fddf 	bl	80078cc <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009d0e:	79fb      	ldrb	r3, [r7, #7]
 8009d10:	f003 0320 	and.w	r3, r3, #32
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d06e      	beq.n	8009df6 <f_open+0x37e>
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	68db      	ldr	r3, [r3, #12]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d06a      	beq.n	8009df6 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	68da      	ldr	r2, [r3, #12]
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009d28:	697b      	ldr	r3, [r7, #20]
 8009d2a:	895b      	ldrh	r3, [r3, #10]
 8009d2c:	461a      	mov	r2, r3
 8009d2e:	697b      	ldr	r3, [r7, #20]
 8009d30:	899b      	ldrh	r3, [r3, #12]
 8009d32:	fb03 f302 	mul.w	r3, r3, r2
 8009d36:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	689b      	ldr	r3, [r3, #8]
 8009d3c:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	68db      	ldr	r3, [r3, #12]
 8009d42:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009d44:	e016      	b.n	8009d74 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8009d4a:	4618      	mov	r0, r3
 8009d4c:	f7fe f87e 	bl	8007e4c <get_fat>
 8009d50:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8009d52:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009d54:	2b01      	cmp	r3, #1
 8009d56:	d802      	bhi.n	8009d5e <f_open+0x2e6>
 8009d58:	2302      	movs	r3, #2
 8009d5a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009d5e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d64:	d102      	bne.n	8009d6c <f_open+0x2f4>
 8009d66:	2301      	movs	r3, #1
 8009d68:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009d6c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009d6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009d70:	1ad3      	subs	r3, r2, r3
 8009d72:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009d74:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d103      	bne.n	8009d84 <f_open+0x30c>
 8009d7c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009d7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009d80:	429a      	cmp	r2, r3
 8009d82:	d8e0      	bhi.n	8009d46 <f_open+0x2ce>
				}
				fp->clust = clst;
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009d88:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8009d8a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d131      	bne.n	8009df6 <f_open+0x37e>
 8009d92:	697b      	ldr	r3, [r7, #20]
 8009d94:	899b      	ldrh	r3, [r3, #12]
 8009d96:	461a      	mov	r2, r3
 8009d98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d9a:	fbb3 f1f2 	udiv	r1, r3, r2
 8009d9e:	fb02 f201 	mul.w	r2, r2, r1
 8009da2:	1a9b      	subs	r3, r3, r2
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d026      	beq.n	8009df6 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009da8:	697b      	ldr	r3, [r7, #20]
 8009daa:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8009dac:	4618      	mov	r0, r3
 8009dae:	f7fe f82f 	bl	8007e10 <clust2sect>
 8009db2:	64f8      	str	r0, [r7, #76]	; 0x4c
 8009db4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d103      	bne.n	8009dc2 <f_open+0x34a>
						res = FR_INT_ERR;
 8009dba:	2302      	movs	r3, #2
 8009dbc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009dc0:	e019      	b.n	8009df6 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009dc2:	697b      	ldr	r3, [r7, #20]
 8009dc4:	899b      	ldrh	r3, [r3, #12]
 8009dc6:	461a      	mov	r2, r3
 8009dc8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009dca:	fbb3 f2f2 	udiv	r2, r3, r2
 8009dce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009dd0:	441a      	add	r2, r3
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009dd6:	697b      	ldr	r3, [r7, #20]
 8009dd8:	7858      	ldrb	r0, [r3, #1]
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	6a1a      	ldr	r2, [r3, #32]
 8009de4:	2301      	movs	r3, #1
 8009de6:	f7fd fc75 	bl	80076d4 <disk_read>
 8009dea:	4603      	mov	r3, r0
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d002      	beq.n	8009df6 <f_open+0x37e>
 8009df0:	2301      	movs	r3, #1
 8009df2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009df6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d002      	beq.n	8009e04 <f_open+0x38c>
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	2200      	movs	r2, #0
 8009e02:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009e04:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8009e08:	4618      	mov	r0, r3
 8009e0a:	3768      	adds	r7, #104	; 0x68
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	bd80      	pop	{r7, pc}

08009e10 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b08c      	sub	sp, #48	; 0x30
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	60f8      	str	r0, [r7, #12]
 8009e18:	60b9      	str	r1, [r7, #8]
 8009e1a:	607a      	str	r2, [r7, #4]
 8009e1c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8009e1e:	68bb      	ldr	r3, [r7, #8]
 8009e20:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	2200      	movs	r2, #0
 8009e26:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	f107 0210 	add.w	r2, r7, #16
 8009e2e:	4611      	mov	r1, r2
 8009e30:	4618      	mov	r0, r3
 8009e32:	f7ff fda5 	bl	8009980 <validate>
 8009e36:	4603      	mov	r3, r0
 8009e38:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009e3c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d107      	bne.n	8009e54 <f_write+0x44>
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	7d5b      	ldrb	r3, [r3, #21]
 8009e48:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8009e4c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d002      	beq.n	8009e5a <f_write+0x4a>
 8009e54:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009e58:	e16a      	b.n	800a130 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	7d1b      	ldrb	r3, [r3, #20]
 8009e5e:	f003 0302 	and.w	r3, r3, #2
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d101      	bne.n	8009e6a <f_write+0x5a>
 8009e66:	2307      	movs	r3, #7
 8009e68:	e162      	b.n	800a130 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	699a      	ldr	r2, [r3, #24]
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	441a      	add	r2, r3
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	699b      	ldr	r3, [r3, #24]
 8009e76:	429a      	cmp	r2, r3
 8009e78:	f080 814c 	bcs.w	800a114 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	699b      	ldr	r3, [r3, #24]
 8009e80:	43db      	mvns	r3, r3
 8009e82:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8009e84:	e146      	b.n	800a114 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	699b      	ldr	r3, [r3, #24]
 8009e8a:	693a      	ldr	r2, [r7, #16]
 8009e8c:	8992      	ldrh	r2, [r2, #12]
 8009e8e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009e92:	fb02 f201 	mul.w	r2, r2, r1
 8009e96:	1a9b      	subs	r3, r3, r2
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	f040 80f1 	bne.w	800a080 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	699b      	ldr	r3, [r3, #24]
 8009ea2:	693a      	ldr	r2, [r7, #16]
 8009ea4:	8992      	ldrh	r2, [r2, #12]
 8009ea6:	fbb3 f3f2 	udiv	r3, r3, r2
 8009eaa:	693a      	ldr	r2, [r7, #16]
 8009eac:	8952      	ldrh	r2, [r2, #10]
 8009eae:	3a01      	subs	r2, #1
 8009eb0:	4013      	ands	r3, r2
 8009eb2:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8009eb4:	69bb      	ldr	r3, [r7, #24]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d143      	bne.n	8009f42 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	699b      	ldr	r3, [r3, #24]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d10c      	bne.n	8009edc <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	689b      	ldr	r3, [r3, #8]
 8009ec6:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8009ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d11a      	bne.n	8009f04 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	2100      	movs	r1, #0
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	f7fe fa0f 	bl	80082f6 <create_chain>
 8009ed8:	62b8      	str	r0, [r7, #40]	; 0x28
 8009eda:	e013      	b.n	8009f04 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d007      	beq.n	8009ef4 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	699b      	ldr	r3, [r3, #24]
 8009ee8:	4619      	mov	r1, r3
 8009eea:	68f8      	ldr	r0, [r7, #12]
 8009eec:	f7fe fa9b 	bl	8008426 <clmt_clust>
 8009ef0:	62b8      	str	r0, [r7, #40]	; 0x28
 8009ef2:	e007      	b.n	8009f04 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009ef4:	68fa      	ldr	r2, [r7, #12]
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	69db      	ldr	r3, [r3, #28]
 8009efa:	4619      	mov	r1, r3
 8009efc:	4610      	mov	r0, r2
 8009efe:	f7fe f9fa 	bl	80082f6 <create_chain>
 8009f02:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	f000 8109 	beq.w	800a11e <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f0e:	2b01      	cmp	r3, #1
 8009f10:	d104      	bne.n	8009f1c <f_write+0x10c>
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	2202      	movs	r2, #2
 8009f16:	755a      	strb	r2, [r3, #21]
 8009f18:	2302      	movs	r3, #2
 8009f1a:	e109      	b.n	800a130 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009f1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f22:	d104      	bne.n	8009f2e <f_write+0x11e>
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	2201      	movs	r2, #1
 8009f28:	755a      	strb	r2, [r3, #21]
 8009f2a:	2301      	movs	r3, #1
 8009f2c:	e100      	b.n	800a130 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f32:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	689b      	ldr	r3, [r3, #8]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d102      	bne.n	8009f42 <f_write+0x132>
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f40:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	7d1b      	ldrb	r3, [r3, #20]
 8009f46:	b25b      	sxtb	r3, r3
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	da18      	bge.n	8009f7e <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009f4c:	693b      	ldr	r3, [r7, #16]
 8009f4e:	7858      	ldrb	r0, [r3, #1]
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	6a1a      	ldr	r2, [r3, #32]
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	f7fd fbda 	bl	8007714 <disk_write>
 8009f60:	4603      	mov	r3, r0
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d004      	beq.n	8009f70 <f_write+0x160>
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	2201      	movs	r2, #1
 8009f6a:	755a      	strb	r2, [r3, #21]
 8009f6c:	2301      	movs	r3, #1
 8009f6e:	e0df      	b.n	800a130 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	7d1b      	ldrb	r3, [r3, #20]
 8009f74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009f78:	b2da      	uxtb	r2, r3
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009f7e:	693a      	ldr	r2, [r7, #16]
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	69db      	ldr	r3, [r3, #28]
 8009f84:	4619      	mov	r1, r3
 8009f86:	4610      	mov	r0, r2
 8009f88:	f7fd ff42 	bl	8007e10 <clust2sect>
 8009f8c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009f8e:	697b      	ldr	r3, [r7, #20]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d104      	bne.n	8009f9e <f_write+0x18e>
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	2202      	movs	r2, #2
 8009f98:	755a      	strb	r2, [r3, #21]
 8009f9a:	2302      	movs	r3, #2
 8009f9c:	e0c8      	b.n	800a130 <f_write+0x320>
			sect += csect;
 8009f9e:	697a      	ldr	r2, [r7, #20]
 8009fa0:	69bb      	ldr	r3, [r7, #24]
 8009fa2:	4413      	add	r3, r2
 8009fa4:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8009fa6:	693b      	ldr	r3, [r7, #16]
 8009fa8:	899b      	ldrh	r3, [r3, #12]
 8009faa:	461a      	mov	r2, r3
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	fbb3 f3f2 	udiv	r3, r3, r2
 8009fb2:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8009fb4:	6a3b      	ldr	r3, [r7, #32]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d043      	beq.n	800a042 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009fba:	69ba      	ldr	r2, [r7, #24]
 8009fbc:	6a3b      	ldr	r3, [r7, #32]
 8009fbe:	4413      	add	r3, r2
 8009fc0:	693a      	ldr	r2, [r7, #16]
 8009fc2:	8952      	ldrh	r2, [r2, #10]
 8009fc4:	4293      	cmp	r3, r2
 8009fc6:	d905      	bls.n	8009fd4 <f_write+0x1c4>
					cc = fs->csize - csect;
 8009fc8:	693b      	ldr	r3, [r7, #16]
 8009fca:	895b      	ldrh	r3, [r3, #10]
 8009fcc:	461a      	mov	r2, r3
 8009fce:	69bb      	ldr	r3, [r7, #24]
 8009fd0:	1ad3      	subs	r3, r2, r3
 8009fd2:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009fd4:	693b      	ldr	r3, [r7, #16]
 8009fd6:	7858      	ldrb	r0, [r3, #1]
 8009fd8:	6a3b      	ldr	r3, [r7, #32]
 8009fda:	697a      	ldr	r2, [r7, #20]
 8009fdc:	69f9      	ldr	r1, [r7, #28]
 8009fde:	f7fd fb99 	bl	8007714 <disk_write>
 8009fe2:	4603      	mov	r3, r0
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d004      	beq.n	8009ff2 <f_write+0x1e2>
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	2201      	movs	r2, #1
 8009fec:	755a      	strb	r2, [r3, #21]
 8009fee:	2301      	movs	r3, #1
 8009ff0:	e09e      	b.n	800a130 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	6a1a      	ldr	r2, [r3, #32]
 8009ff6:	697b      	ldr	r3, [r7, #20]
 8009ff8:	1ad3      	subs	r3, r2, r3
 8009ffa:	6a3a      	ldr	r2, [r7, #32]
 8009ffc:	429a      	cmp	r2, r3
 8009ffe:	d918      	bls.n	800a032 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	6a1a      	ldr	r2, [r3, #32]
 800a00a:	697b      	ldr	r3, [r7, #20]
 800a00c:	1ad3      	subs	r3, r2, r3
 800a00e:	693a      	ldr	r2, [r7, #16]
 800a010:	8992      	ldrh	r2, [r2, #12]
 800a012:	fb02 f303 	mul.w	r3, r2, r3
 800a016:	69fa      	ldr	r2, [r7, #28]
 800a018:	18d1      	adds	r1, r2, r3
 800a01a:	693b      	ldr	r3, [r7, #16]
 800a01c:	899b      	ldrh	r3, [r3, #12]
 800a01e:	461a      	mov	r2, r3
 800a020:	f7fd fc34 	bl	800788c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	7d1b      	ldrb	r3, [r3, #20]
 800a028:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a02c:	b2da      	uxtb	r2, r3
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800a032:	693b      	ldr	r3, [r7, #16]
 800a034:	899b      	ldrh	r3, [r3, #12]
 800a036:	461a      	mov	r2, r3
 800a038:	6a3b      	ldr	r3, [r7, #32]
 800a03a:	fb02 f303 	mul.w	r3, r2, r3
 800a03e:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800a040:	e04b      	b.n	800a0da <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	6a1b      	ldr	r3, [r3, #32]
 800a046:	697a      	ldr	r2, [r7, #20]
 800a048:	429a      	cmp	r2, r3
 800a04a:	d016      	beq.n	800a07a <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	699a      	ldr	r2, [r3, #24]
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a054:	429a      	cmp	r2, r3
 800a056:	d210      	bcs.n	800a07a <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800a058:	693b      	ldr	r3, [r7, #16]
 800a05a:	7858      	ldrb	r0, [r3, #1]
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a062:	2301      	movs	r3, #1
 800a064:	697a      	ldr	r2, [r7, #20]
 800a066:	f7fd fb35 	bl	80076d4 <disk_read>
 800a06a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d004      	beq.n	800a07a <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	2201      	movs	r2, #1
 800a074:	755a      	strb	r2, [r3, #21]
 800a076:	2301      	movs	r3, #1
 800a078:	e05a      	b.n	800a130 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	697a      	ldr	r2, [r7, #20]
 800a07e:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800a080:	693b      	ldr	r3, [r7, #16]
 800a082:	899b      	ldrh	r3, [r3, #12]
 800a084:	4618      	mov	r0, r3
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	699b      	ldr	r3, [r3, #24]
 800a08a:	693a      	ldr	r2, [r7, #16]
 800a08c:	8992      	ldrh	r2, [r2, #12]
 800a08e:	fbb3 f1f2 	udiv	r1, r3, r2
 800a092:	fb02 f201 	mul.w	r2, r2, r1
 800a096:	1a9b      	subs	r3, r3, r2
 800a098:	1ac3      	subs	r3, r0, r3
 800a09a:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800a09c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	429a      	cmp	r2, r3
 800a0a2:	d901      	bls.n	800a0a8 <f_write+0x298>
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	699b      	ldr	r3, [r3, #24]
 800a0b2:	693a      	ldr	r2, [r7, #16]
 800a0b4:	8992      	ldrh	r2, [r2, #12]
 800a0b6:	fbb3 f0f2 	udiv	r0, r3, r2
 800a0ba:	fb02 f200 	mul.w	r2, r2, r0
 800a0be:	1a9b      	subs	r3, r3, r2
 800a0c0:	440b      	add	r3, r1
 800a0c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0c4:	69f9      	ldr	r1, [r7, #28]
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	f7fd fbe0 	bl	800788c <mem_cpy>
		fp->flag |= FA_DIRTY;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	7d1b      	ldrb	r3, [r3, #20]
 800a0d0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a0d4:	b2da      	uxtb	r2, r3
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800a0da:	69fa      	ldr	r2, [r7, #28]
 800a0dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0de:	4413      	add	r3, r2
 800a0e0:	61fb      	str	r3, [r7, #28]
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	699a      	ldr	r2, [r3, #24]
 800a0e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0e8:	441a      	add	r2, r3
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	619a      	str	r2, [r3, #24]
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	68da      	ldr	r2, [r3, #12]
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	699b      	ldr	r3, [r3, #24]
 800a0f6:	429a      	cmp	r2, r3
 800a0f8:	bf38      	it	cc
 800a0fa:	461a      	movcc	r2, r3
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	60da      	str	r2, [r3, #12]
 800a100:	683b      	ldr	r3, [r7, #0]
 800a102:	681a      	ldr	r2, [r3, #0]
 800a104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a106:	441a      	add	r2, r3
 800a108:	683b      	ldr	r3, [r7, #0]
 800a10a:	601a      	str	r2, [r3, #0]
 800a10c:	687a      	ldr	r2, [r7, #4]
 800a10e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a110:	1ad3      	subs	r3, r2, r3
 800a112:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2b00      	cmp	r3, #0
 800a118:	f47f aeb5 	bne.w	8009e86 <f_write+0x76>
 800a11c:	e000      	b.n	800a120 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a11e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	7d1b      	ldrb	r3, [r3, #20]
 800a124:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a128:	b2da      	uxtb	r2, r3
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800a12e:	2300      	movs	r3, #0
}
 800a130:	4618      	mov	r0, r3
 800a132:	3730      	adds	r7, #48	; 0x30
 800a134:	46bd      	mov	sp, r7
 800a136:	bd80      	pop	{r7, pc}

0800a138 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b086      	sub	sp, #24
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	f107 0208 	add.w	r2, r7, #8
 800a146:	4611      	mov	r1, r2
 800a148:	4618      	mov	r0, r3
 800a14a:	f7ff fc19 	bl	8009980 <validate>
 800a14e:	4603      	mov	r3, r0
 800a150:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a152:	7dfb      	ldrb	r3, [r7, #23]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d168      	bne.n	800a22a <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	7d1b      	ldrb	r3, [r3, #20]
 800a15c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a160:	2b00      	cmp	r3, #0
 800a162:	d062      	beq.n	800a22a <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	7d1b      	ldrb	r3, [r3, #20]
 800a168:	b25b      	sxtb	r3, r3
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	da15      	bge.n	800a19a <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a16e:	68bb      	ldr	r3, [r7, #8]
 800a170:	7858      	ldrb	r0, [r3, #1]
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	6a1a      	ldr	r2, [r3, #32]
 800a17c:	2301      	movs	r3, #1
 800a17e:	f7fd fac9 	bl	8007714 <disk_write>
 800a182:	4603      	mov	r3, r0
 800a184:	2b00      	cmp	r3, #0
 800a186:	d001      	beq.n	800a18c <f_sync+0x54>
 800a188:	2301      	movs	r3, #1
 800a18a:	e04f      	b.n	800a22c <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	7d1b      	ldrb	r3, [r3, #20]
 800a190:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a194:	b2da      	uxtb	r2, r3
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800a19a:	f7fd f9ff 	bl	800759c <get_fattime>
 800a19e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800a1a0:	68ba      	ldr	r2, [r7, #8]
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1a6:	4619      	mov	r1, r3
 800a1a8:	4610      	mov	r0, r2
 800a1aa:	f7fd fd93 	bl	8007cd4 <move_window>
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800a1b2:	7dfb      	ldrb	r3, [r7, #23]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d138      	bne.n	800a22a <f_sync+0xf2>
					dir = fp->dir_ptr;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1bc:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	330b      	adds	r3, #11
 800a1c2:	781a      	ldrb	r2, [r3, #0]
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	330b      	adds	r3, #11
 800a1c8:	f042 0220 	orr.w	r2, r2, #32
 800a1cc:	b2d2      	uxtb	r2, r2
 800a1ce:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	6818      	ldr	r0, [r3, #0]
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	689b      	ldr	r3, [r3, #8]
 800a1d8:	461a      	mov	r2, r3
 800a1da:	68f9      	ldr	r1, [r7, #12]
 800a1dc:	f7fe fb1f 	bl	800881e <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	f103 021c 	add.w	r2, r3, #28
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	68db      	ldr	r3, [r3, #12]
 800a1ea:	4619      	mov	r1, r3
 800a1ec:	4610      	mov	r0, r2
 800a1ee:	f7fd fb22 	bl	8007836 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	3316      	adds	r3, #22
 800a1f6:	6939      	ldr	r1, [r7, #16]
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	f7fd fb1c 	bl	8007836 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	3312      	adds	r3, #18
 800a202:	2100      	movs	r1, #0
 800a204:	4618      	mov	r0, r3
 800a206:	f7fd fafc 	bl	8007802 <st_word>
					fs->wflag = 1;
 800a20a:	68bb      	ldr	r3, [r7, #8]
 800a20c:	2201      	movs	r2, #1
 800a20e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	4618      	mov	r0, r3
 800a214:	f7fd fd8c 	bl	8007d30 <sync_fs>
 800a218:	4603      	mov	r3, r0
 800a21a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	7d1b      	ldrb	r3, [r3, #20]
 800a220:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a224:	b2da      	uxtb	r2, r3
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800a22a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	3718      	adds	r7, #24
 800a230:	46bd      	mov	sp, r7
 800a232:	bd80      	pop	{r7, pc}

0800a234 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800a234:	b580      	push	{r7, lr}
 800a236:	b084      	sub	sp, #16
 800a238:	af00      	add	r7, sp, #0
 800a23a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800a23c:	6878      	ldr	r0, [r7, #4]
 800a23e:	f7ff ff7b 	bl	800a138 <f_sync>
 800a242:	4603      	mov	r3, r0
 800a244:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800a246:	7bfb      	ldrb	r3, [r7, #15]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d118      	bne.n	800a27e <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f107 0208 	add.w	r2, r7, #8
 800a252:	4611      	mov	r1, r2
 800a254:	4618      	mov	r0, r3
 800a256:	f7ff fb93 	bl	8009980 <validate>
 800a25a:	4603      	mov	r3, r0
 800a25c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a25e:	7bfb      	ldrb	r3, [r7, #15]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d10c      	bne.n	800a27e <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	691b      	ldr	r3, [r3, #16]
 800a268:	4618      	mov	r0, r3
 800a26a:	f7fd fc91 	bl	8007b90 <dec_lock>
 800a26e:	4603      	mov	r3, r0
 800a270:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800a272:	7bfb      	ldrb	r3, [r7, #15]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d102      	bne.n	800a27e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	2200      	movs	r2, #0
 800a27c:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800a27e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a280:	4618      	mov	r0, r3
 800a282:	3710      	adds	r7, #16
 800a284:	46bd      	mov	sp, r7
 800a286:	bd80      	pop	{r7, pc}

0800a288 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800a288:	b580      	push	{r7, lr}
 800a28a:	b090      	sub	sp, #64	; 0x40
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	6078      	str	r0, [r7, #4]
 800a290:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	f107 0208 	add.w	r2, r7, #8
 800a298:	4611      	mov	r1, r2
 800a29a:	4618      	mov	r0, r3
 800a29c:	f7ff fb70 	bl	8009980 <validate>
 800a2a0:	4603      	mov	r3, r0
 800a2a2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800a2a6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d103      	bne.n	800a2b6 <f_lseek+0x2e>
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	7d5b      	ldrb	r3, [r3, #21]
 800a2b2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800a2b6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d002      	beq.n	800a2c4 <f_lseek+0x3c>
 800a2be:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a2c2:	e201      	b.n	800a6c8 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	f000 80d9 	beq.w	800a480 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2d4:	d15a      	bne.n	800a38c <f_lseek+0x104>
			tbl = fp->cltbl;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2da:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800a2dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2de:	1d1a      	adds	r2, r3, #4
 800a2e0:	627a      	str	r2, [r7, #36]	; 0x24
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	617b      	str	r3, [r7, #20]
 800a2e6:	2302      	movs	r3, #2
 800a2e8:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	689b      	ldr	r3, [r3, #8]
 800a2ee:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800a2f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d03a      	beq.n	800a36c <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800a2f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2f8:	613b      	str	r3, [r7, #16]
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a2fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a300:	3302      	adds	r3, #2
 800a302:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800a304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a306:	60fb      	str	r3, [r7, #12]
 800a308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a30a:	3301      	adds	r3, #1
 800a30c:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a312:	4618      	mov	r0, r3
 800a314:	f7fd fd9a 	bl	8007e4c <get_fat>
 800a318:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800a31a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a31c:	2b01      	cmp	r3, #1
 800a31e:	d804      	bhi.n	800a32a <f_lseek+0xa2>
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	2202      	movs	r2, #2
 800a324:	755a      	strb	r2, [r3, #21]
 800a326:	2302      	movs	r3, #2
 800a328:	e1ce      	b.n	800a6c8 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a32a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a32c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a330:	d104      	bne.n	800a33c <f_lseek+0xb4>
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2201      	movs	r2, #1
 800a336:	755a      	strb	r2, [r3, #21]
 800a338:	2301      	movs	r3, #1
 800a33a:	e1c5      	b.n	800a6c8 <f_lseek+0x440>
					} while (cl == pcl + 1);
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	3301      	adds	r3, #1
 800a340:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a342:	429a      	cmp	r2, r3
 800a344:	d0de      	beq.n	800a304 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800a346:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a348:	697b      	ldr	r3, [r7, #20]
 800a34a:	429a      	cmp	r2, r3
 800a34c:	d809      	bhi.n	800a362 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800a34e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a350:	1d1a      	adds	r2, r3, #4
 800a352:	627a      	str	r2, [r7, #36]	; 0x24
 800a354:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a356:	601a      	str	r2, [r3, #0]
 800a358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a35a:	1d1a      	adds	r2, r3, #4
 800a35c:	627a      	str	r2, [r7, #36]	; 0x24
 800a35e:	693a      	ldr	r2, [r7, #16]
 800a360:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800a362:	68bb      	ldr	r3, [r7, #8]
 800a364:	69db      	ldr	r3, [r3, #28]
 800a366:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a368:	429a      	cmp	r2, r3
 800a36a:	d3c4      	bcc.n	800a2f6 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a370:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a372:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800a374:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a376:	697b      	ldr	r3, [r7, #20]
 800a378:	429a      	cmp	r2, r3
 800a37a:	d803      	bhi.n	800a384 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800a37c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a37e:	2200      	movs	r2, #0
 800a380:	601a      	str	r2, [r3, #0]
 800a382:	e19f      	b.n	800a6c4 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800a384:	2311      	movs	r3, #17
 800a386:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800a38a:	e19b      	b.n	800a6c4 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	68db      	ldr	r3, [r3, #12]
 800a390:	683a      	ldr	r2, [r7, #0]
 800a392:	429a      	cmp	r2, r3
 800a394:	d902      	bls.n	800a39c <f_lseek+0x114>
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	68db      	ldr	r3, [r3, #12]
 800a39a:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	683a      	ldr	r2, [r7, #0]
 800a3a0:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	f000 818d 	beq.w	800a6c4 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	3b01      	subs	r3, #1
 800a3ae:	4619      	mov	r1, r3
 800a3b0:	6878      	ldr	r0, [r7, #4]
 800a3b2:	f7fe f838 	bl	8008426 <clmt_clust>
 800a3b6:	4602      	mov	r2, r0
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800a3bc:	68ba      	ldr	r2, [r7, #8]
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	69db      	ldr	r3, [r3, #28]
 800a3c2:	4619      	mov	r1, r3
 800a3c4:	4610      	mov	r0, r2
 800a3c6:	f7fd fd23 	bl	8007e10 <clust2sect>
 800a3ca:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800a3cc:	69bb      	ldr	r3, [r7, #24]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d104      	bne.n	800a3dc <f_lseek+0x154>
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	2202      	movs	r2, #2
 800a3d6:	755a      	strb	r2, [r3, #21]
 800a3d8:	2302      	movs	r3, #2
 800a3da:	e175      	b.n	800a6c8 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	3b01      	subs	r3, #1
 800a3e0:	68ba      	ldr	r2, [r7, #8]
 800a3e2:	8992      	ldrh	r2, [r2, #12]
 800a3e4:	fbb3 f3f2 	udiv	r3, r3, r2
 800a3e8:	68ba      	ldr	r2, [r7, #8]
 800a3ea:	8952      	ldrh	r2, [r2, #10]
 800a3ec:	3a01      	subs	r2, #1
 800a3ee:	4013      	ands	r3, r2
 800a3f0:	69ba      	ldr	r2, [r7, #24]
 800a3f2:	4413      	add	r3, r2
 800a3f4:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	699b      	ldr	r3, [r3, #24]
 800a3fa:	68ba      	ldr	r2, [r7, #8]
 800a3fc:	8992      	ldrh	r2, [r2, #12]
 800a3fe:	fbb3 f1f2 	udiv	r1, r3, r2
 800a402:	fb02 f201 	mul.w	r2, r2, r1
 800a406:	1a9b      	subs	r3, r3, r2
 800a408:	2b00      	cmp	r3, #0
 800a40a:	f000 815b 	beq.w	800a6c4 <f_lseek+0x43c>
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	6a1b      	ldr	r3, [r3, #32]
 800a412:	69ba      	ldr	r2, [r7, #24]
 800a414:	429a      	cmp	r2, r3
 800a416:	f000 8155 	beq.w	800a6c4 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	7d1b      	ldrb	r3, [r3, #20]
 800a41e:	b25b      	sxtb	r3, r3
 800a420:	2b00      	cmp	r3, #0
 800a422:	da18      	bge.n	800a456 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a424:	68bb      	ldr	r3, [r7, #8]
 800a426:	7858      	ldrb	r0, [r3, #1]
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6a1a      	ldr	r2, [r3, #32]
 800a432:	2301      	movs	r3, #1
 800a434:	f7fd f96e 	bl	8007714 <disk_write>
 800a438:	4603      	mov	r3, r0
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d004      	beq.n	800a448 <f_lseek+0x1c0>
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2201      	movs	r2, #1
 800a442:	755a      	strb	r2, [r3, #21]
 800a444:	2301      	movs	r3, #1
 800a446:	e13f      	b.n	800a6c8 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	7d1b      	ldrb	r3, [r3, #20]
 800a44c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a450:	b2da      	uxtb	r2, r3
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800a456:	68bb      	ldr	r3, [r7, #8]
 800a458:	7858      	ldrb	r0, [r3, #1]
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a460:	2301      	movs	r3, #1
 800a462:	69ba      	ldr	r2, [r7, #24]
 800a464:	f7fd f936 	bl	80076d4 <disk_read>
 800a468:	4603      	mov	r3, r0
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d004      	beq.n	800a478 <f_lseek+0x1f0>
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2201      	movs	r2, #1
 800a472:	755a      	strb	r2, [r3, #21]
 800a474:	2301      	movs	r3, #1
 800a476:	e127      	b.n	800a6c8 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	69ba      	ldr	r2, [r7, #24]
 800a47c:	621a      	str	r2, [r3, #32]
 800a47e:	e121      	b.n	800a6c4 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	68db      	ldr	r3, [r3, #12]
 800a484:	683a      	ldr	r2, [r7, #0]
 800a486:	429a      	cmp	r2, r3
 800a488:	d908      	bls.n	800a49c <f_lseek+0x214>
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	7d1b      	ldrb	r3, [r3, #20]
 800a48e:	f003 0302 	and.w	r3, r3, #2
 800a492:	2b00      	cmp	r3, #0
 800a494:	d102      	bne.n	800a49c <f_lseek+0x214>
			ofs = fp->obj.objsize;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	68db      	ldr	r3, [r3, #12]
 800a49a:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	699b      	ldr	r3, [r3, #24]
 800a4a0:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	637b      	str	r3, [r7, #52]	; 0x34
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a4aa:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800a4ac:	683b      	ldr	r3, [r7, #0]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	f000 80b5 	beq.w	800a61e <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800a4b4:	68bb      	ldr	r3, [r7, #8]
 800a4b6:	895b      	ldrh	r3, [r3, #10]
 800a4b8:	461a      	mov	r2, r3
 800a4ba:	68bb      	ldr	r3, [r7, #8]
 800a4bc:	899b      	ldrh	r3, [r3, #12]
 800a4be:	fb03 f302 	mul.w	r3, r3, r2
 800a4c2:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800a4c4:	6a3b      	ldr	r3, [r7, #32]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d01b      	beq.n	800a502 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800a4ca:	683b      	ldr	r3, [r7, #0]
 800a4cc:	1e5a      	subs	r2, r3, #1
 800a4ce:	69fb      	ldr	r3, [r7, #28]
 800a4d0:	fbb2 f2f3 	udiv	r2, r2, r3
 800a4d4:	6a3b      	ldr	r3, [r7, #32]
 800a4d6:	1e59      	subs	r1, r3, #1
 800a4d8:	69fb      	ldr	r3, [r7, #28]
 800a4da:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800a4de:	429a      	cmp	r2, r3
 800a4e0:	d30f      	bcc.n	800a502 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800a4e2:	6a3b      	ldr	r3, [r7, #32]
 800a4e4:	1e5a      	subs	r2, r3, #1
 800a4e6:	69fb      	ldr	r3, [r7, #28]
 800a4e8:	425b      	negs	r3, r3
 800a4ea:	401a      	ands	r2, r3
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	699b      	ldr	r3, [r3, #24]
 800a4f4:	683a      	ldr	r2, [r7, #0]
 800a4f6:	1ad3      	subs	r3, r2, r3
 800a4f8:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	69db      	ldr	r3, [r3, #28]
 800a4fe:	63bb      	str	r3, [r7, #56]	; 0x38
 800a500:	e022      	b.n	800a548 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	689b      	ldr	r3, [r3, #8]
 800a506:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800a508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d119      	bne.n	800a542 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	2100      	movs	r1, #0
 800a512:	4618      	mov	r0, r3
 800a514:	f7fd feef 	bl	80082f6 <create_chain>
 800a518:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a51a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a51c:	2b01      	cmp	r3, #1
 800a51e:	d104      	bne.n	800a52a <f_lseek+0x2a2>
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2202      	movs	r2, #2
 800a524:	755a      	strb	r2, [r3, #21]
 800a526:	2302      	movs	r3, #2
 800a528:	e0ce      	b.n	800a6c8 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a52a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a52c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a530:	d104      	bne.n	800a53c <f_lseek+0x2b4>
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	2201      	movs	r2, #1
 800a536:	755a      	strb	r2, [r3, #21]
 800a538:	2301      	movs	r3, #1
 800a53a:	e0c5      	b.n	800a6c8 <f_lseek+0x440>
					fp->obj.sclust = clst;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a540:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a546:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800a548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d067      	beq.n	800a61e <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 800a54e:	e03a      	b.n	800a5c6 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 800a550:	683a      	ldr	r2, [r7, #0]
 800a552:	69fb      	ldr	r3, [r7, #28]
 800a554:	1ad3      	subs	r3, r2, r3
 800a556:	603b      	str	r3, [r7, #0]
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	699a      	ldr	r2, [r3, #24]
 800a55c:	69fb      	ldr	r3, [r7, #28]
 800a55e:	441a      	add	r2, r3
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	7d1b      	ldrb	r3, [r3, #20]
 800a568:	f003 0302 	and.w	r3, r3, #2
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d00b      	beq.n	800a588 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a574:	4618      	mov	r0, r3
 800a576:	f7fd febe 	bl	80082f6 <create_chain>
 800a57a:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800a57c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d108      	bne.n	800a594 <f_lseek+0x30c>
							ofs = 0; break;
 800a582:	2300      	movs	r3, #0
 800a584:	603b      	str	r3, [r7, #0]
 800a586:	e022      	b.n	800a5ce <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a58c:	4618      	mov	r0, r3
 800a58e:	f7fd fc5d 	bl	8007e4c <get_fat>
 800a592:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a59a:	d104      	bne.n	800a5a6 <f_lseek+0x31e>
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2201      	movs	r2, #1
 800a5a0:	755a      	strb	r2, [r3, #21]
 800a5a2:	2301      	movs	r3, #1
 800a5a4:	e090      	b.n	800a6c8 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800a5a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5a8:	2b01      	cmp	r3, #1
 800a5aa:	d904      	bls.n	800a5b6 <f_lseek+0x32e>
 800a5ac:	68bb      	ldr	r3, [r7, #8]
 800a5ae:	69db      	ldr	r3, [r3, #28]
 800a5b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a5b2:	429a      	cmp	r2, r3
 800a5b4:	d304      	bcc.n	800a5c0 <f_lseek+0x338>
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	2202      	movs	r2, #2
 800a5ba:	755a      	strb	r2, [r3, #21]
 800a5bc:	2302      	movs	r3, #2
 800a5be:	e083      	b.n	800a6c8 <f_lseek+0x440>
					fp->clust = clst;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a5c4:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800a5c6:	683a      	ldr	r2, [r7, #0]
 800a5c8:	69fb      	ldr	r3, [r7, #28]
 800a5ca:	429a      	cmp	r2, r3
 800a5cc:	d8c0      	bhi.n	800a550 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	699a      	ldr	r2, [r3, #24]
 800a5d2:	683b      	ldr	r3, [r7, #0]
 800a5d4:	441a      	add	r2, r3
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800a5da:	68bb      	ldr	r3, [r7, #8]
 800a5dc:	899b      	ldrh	r3, [r3, #12]
 800a5de:	461a      	mov	r2, r3
 800a5e0:	683b      	ldr	r3, [r7, #0]
 800a5e2:	fbb3 f1f2 	udiv	r1, r3, r2
 800a5e6:	fb02 f201 	mul.w	r2, r2, r1
 800a5ea:	1a9b      	subs	r3, r3, r2
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d016      	beq.n	800a61e <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800a5f0:	68bb      	ldr	r3, [r7, #8]
 800a5f2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	f7fd fc0b 	bl	8007e10 <clust2sect>
 800a5fa:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800a5fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d104      	bne.n	800a60c <f_lseek+0x384>
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	2202      	movs	r2, #2
 800a606:	755a      	strb	r2, [r3, #21]
 800a608:	2302      	movs	r3, #2
 800a60a:	e05d      	b.n	800a6c8 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 800a60c:	68bb      	ldr	r3, [r7, #8]
 800a60e:	899b      	ldrh	r3, [r3, #12]
 800a610:	461a      	mov	r2, r3
 800a612:	683b      	ldr	r3, [r7, #0]
 800a614:	fbb3 f3f2 	udiv	r3, r3, r2
 800a618:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a61a:	4413      	add	r3, r2
 800a61c:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	699a      	ldr	r2, [r3, #24]
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	68db      	ldr	r3, [r3, #12]
 800a626:	429a      	cmp	r2, r3
 800a628:	d90a      	bls.n	800a640 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	699a      	ldr	r2, [r3, #24]
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	7d1b      	ldrb	r3, [r3, #20]
 800a636:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a63a:	b2da      	uxtb	r2, r3
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	699b      	ldr	r3, [r3, #24]
 800a644:	68ba      	ldr	r2, [r7, #8]
 800a646:	8992      	ldrh	r2, [r2, #12]
 800a648:	fbb3 f1f2 	udiv	r1, r3, r2
 800a64c:	fb02 f201 	mul.w	r2, r2, r1
 800a650:	1a9b      	subs	r3, r3, r2
 800a652:	2b00      	cmp	r3, #0
 800a654:	d036      	beq.n	800a6c4 <f_lseek+0x43c>
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	6a1b      	ldr	r3, [r3, #32]
 800a65a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a65c:	429a      	cmp	r2, r3
 800a65e:	d031      	beq.n	800a6c4 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	7d1b      	ldrb	r3, [r3, #20]
 800a664:	b25b      	sxtb	r3, r3
 800a666:	2b00      	cmp	r3, #0
 800a668:	da18      	bge.n	800a69c <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a66a:	68bb      	ldr	r3, [r7, #8]
 800a66c:	7858      	ldrb	r0, [r3, #1]
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	6a1a      	ldr	r2, [r3, #32]
 800a678:	2301      	movs	r3, #1
 800a67a:	f7fd f84b 	bl	8007714 <disk_write>
 800a67e:	4603      	mov	r3, r0
 800a680:	2b00      	cmp	r3, #0
 800a682:	d004      	beq.n	800a68e <f_lseek+0x406>
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	2201      	movs	r2, #1
 800a688:	755a      	strb	r2, [r3, #21]
 800a68a:	2301      	movs	r3, #1
 800a68c:	e01c      	b.n	800a6c8 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	7d1b      	ldrb	r3, [r3, #20]
 800a692:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a696:	b2da      	uxtb	r2, r3
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800a69c:	68bb      	ldr	r3, [r7, #8]
 800a69e:	7858      	ldrb	r0, [r3, #1]
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a6a6:	2301      	movs	r3, #1
 800a6a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a6aa:	f7fd f813 	bl	80076d4 <disk_read>
 800a6ae:	4603      	mov	r3, r0
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d004      	beq.n	800a6be <f_lseek+0x436>
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	2201      	movs	r2, #1
 800a6b8:	755a      	strb	r2, [r3, #21]
 800a6ba:	2301      	movs	r3, #1
 800a6bc:	e004      	b.n	800a6c8 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a6c2:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800a6c4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	3740      	adds	r7, #64	; 0x40
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	bd80      	pop	{r7, pc}

0800a6d0 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b084      	sub	sp, #16
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
 800a6d8:	460b      	mov	r3, r1
 800a6da:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800a6dc:	78fb      	ldrb	r3, [r7, #3]
 800a6de:	2b0a      	cmp	r3, #10
 800a6e0:	d103      	bne.n	800a6ea <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800a6e2:	210d      	movs	r1, #13
 800a6e4:	6878      	ldr	r0, [r7, #4]
 800a6e6:	f7ff fff3 	bl	800a6d0 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	685b      	ldr	r3, [r3, #4]
 800a6ee:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	db25      	blt.n	800a742 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	1c5a      	adds	r2, r3, #1
 800a6fa:	60fa      	str	r2, [r7, #12]
 800a6fc:	687a      	ldr	r2, [r7, #4]
 800a6fe:	4413      	add	r3, r2
 800a700:	78fa      	ldrb	r2, [r7, #3]
 800a702:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	2b3c      	cmp	r3, #60	; 0x3c
 800a708:	dd12      	ble.n	800a730 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	6818      	ldr	r0, [r3, #0]
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	f103 010c 	add.w	r1, r3, #12
 800a714:	68fa      	ldr	r2, [r7, #12]
 800a716:	f107 0308 	add.w	r3, r7, #8
 800a71a:	f7ff fb79 	bl	8009e10 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800a71e:	68ba      	ldr	r2, [r7, #8]
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	429a      	cmp	r2, r3
 800a724:	d101      	bne.n	800a72a <putc_bfd+0x5a>
 800a726:	2300      	movs	r3, #0
 800a728:	e001      	b.n	800a72e <putc_bfd+0x5e>
 800a72a:	f04f 33ff 	mov.w	r3, #4294967295
 800a72e:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	68fa      	ldr	r2, [r7, #12]
 800a734:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	689b      	ldr	r3, [r3, #8]
 800a73a:	1c5a      	adds	r2, r3, #1
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	609a      	str	r2, [r3, #8]
 800a740:	e000      	b.n	800a744 <putc_bfd+0x74>
	if (i < 0) return;
 800a742:	bf00      	nop
}
 800a744:	3710      	adds	r7, #16
 800a746:	46bd      	mov	sp, r7
 800a748:	bd80      	pop	{r7, pc}

0800a74a <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800a74a:	b580      	push	{r7, lr}
 800a74c:	b084      	sub	sp, #16
 800a74e:	af00      	add	r7, sp, #0
 800a750:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	685b      	ldr	r3, [r3, #4]
 800a756:	2b00      	cmp	r3, #0
 800a758:	db16      	blt.n	800a788 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	6818      	ldr	r0, [r3, #0]
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	f103 010c 	add.w	r1, r3, #12
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	685b      	ldr	r3, [r3, #4]
 800a768:	461a      	mov	r2, r3
 800a76a:	f107 030c 	add.w	r3, r7, #12
 800a76e:	f7ff fb4f 	bl	8009e10 <f_write>
 800a772:	4603      	mov	r3, r0
 800a774:	2b00      	cmp	r3, #0
 800a776:	d107      	bne.n	800a788 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	685b      	ldr	r3, [r3, #4]
 800a77c:	68fa      	ldr	r2, [r7, #12]
 800a77e:	4293      	cmp	r3, r2
 800a780:	d102      	bne.n	800a788 <putc_flush+0x3e>
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	689b      	ldr	r3, [r3, #8]
 800a786:	e001      	b.n	800a78c <putc_flush+0x42>
	return EOF;
 800a788:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a78c:	4618      	mov	r0, r3
 800a78e:	3710      	adds	r7, #16
 800a790:	46bd      	mov	sp, r7
 800a792:	bd80      	pop	{r7, pc}

0800a794 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800a794:	b480      	push	{r7}
 800a796:	b083      	sub	sp, #12
 800a798:	af00      	add	r7, sp, #0
 800a79a:	6078      	str	r0, [r7, #4]
 800a79c:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	683a      	ldr	r2, [r7, #0]
 800a7a2:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	605a      	str	r2, [r3, #4]
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	685a      	ldr	r2, [r3, #4]
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	609a      	str	r2, [r3, #8]
}
 800a7b2:	bf00      	nop
 800a7b4:	370c      	adds	r7, #12
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	bc80      	pop	{r7}
 800a7ba:	4770      	bx	lr

0800a7bc <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 800a7bc:	b40e      	push	{r1, r2, r3}
 800a7be:	b580      	push	{r7, lr}
 800a7c0:	b0a7      	sub	sp, #156	; 0x9c
 800a7c2:	af00      	add	r7, sp, #0
 800a7c4:	6078      	str	r0, [r7, #4]
	UINT i, j, w;
	DWORD v;
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);
 800a7c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a7ca:	6879      	ldr	r1, [r7, #4]
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	f7ff ffe1 	bl	800a794 <putc_init>

	va_start(arp, fmt);
 800a7d2:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800a7d6:	67bb      	str	r3, [r7, #120]	; 0x78

	for (;;) {
		c = *fmt++;
 800a7d8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a7dc:	1c5a      	adds	r2, r3, #1
 800a7de:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a7e2:	781b      	ldrb	r3, [r3, #0]
 800a7e4:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == 0) break;			/* End of string */
 800a7e8:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	f000 81f4 	beq.w	800abda <f_printf+0x41e>
		if (c != '%') {				/* Non escape character */
 800a7f2:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a7f6:	2b25      	cmp	r3, #37	; 0x25
 800a7f8:	d008      	beq.n	800a80c <f_printf+0x50>
			putc_bfd(&pb, c);
 800a7fa:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800a7fe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a802:	4611      	mov	r1, r2
 800a804:	4618      	mov	r0, r3
 800a806:	f7ff ff63 	bl	800a6d0 <putc_bfd>
			continue;
 800a80a:	e1e5      	b.n	800abd8 <f_printf+0x41c>
		}
		w = f = 0;
 800a80c:	2300      	movs	r3, #0
 800a80e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800a812:	2300      	movs	r3, #0
 800a814:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		c = *fmt++;
 800a818:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a81c:	1c5a      	adds	r2, r3, #1
 800a81e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a822:	781b      	ldrb	r3, [r3, #0]
 800a824:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == '0') {				/* Flag: '0' padding */
 800a828:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a82c:	2b30      	cmp	r3, #48	; 0x30
 800a82e:	d10b      	bne.n	800a848 <f_printf+0x8c>
			f = 1; c = *fmt++;
 800a830:	2301      	movs	r3, #1
 800a832:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800a836:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a83a:	1c5a      	adds	r2, r3, #1
 800a83c:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a840:	781b      	ldrb	r3, [r3, #0]
 800a842:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
 800a846:	e024      	b.n	800a892 <f_printf+0xd6>
		} else {
			if (c == '-') {			/* Flag: left justified */
 800a848:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a84c:	2b2d      	cmp	r3, #45	; 0x2d
 800a84e:	d120      	bne.n	800a892 <f_printf+0xd6>
				f = 2; c = *fmt++;
 800a850:	2302      	movs	r3, #2
 800a852:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800a856:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a85a:	1c5a      	adds	r2, r3, #1
 800a85c:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a860:	781b      	ldrb	r3, [r3, #0]
 800a862:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			}
		}
		while (IsDigit(c)) {		/* Precision */
 800a866:	e014      	b.n	800a892 <f_printf+0xd6>
			w = w * 10 + c - '0';
 800a868:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800a86c:	4613      	mov	r3, r2
 800a86e:	009b      	lsls	r3, r3, #2
 800a870:	4413      	add	r3, r2
 800a872:	005b      	lsls	r3, r3, #1
 800a874:	461a      	mov	r2, r3
 800a876:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a87a:	4413      	add	r3, r2
 800a87c:	3b30      	subs	r3, #48	; 0x30
 800a87e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			c = *fmt++;
 800a882:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a886:	1c5a      	adds	r2, r3, #1
 800a888:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a88c:	781b      	ldrb	r3, [r3, #0]
 800a88e:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		while (IsDigit(c)) {		/* Precision */
 800a892:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a896:	2b2f      	cmp	r3, #47	; 0x2f
 800a898:	d903      	bls.n	800a8a2 <f_printf+0xe6>
 800a89a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a89e:	2b39      	cmp	r3, #57	; 0x39
 800a8a0:	d9e2      	bls.n	800a868 <f_printf+0xac>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 800a8a2:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a8a6:	2b6c      	cmp	r3, #108	; 0x6c
 800a8a8:	d003      	beq.n	800a8b2 <f_printf+0xf6>
 800a8aa:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a8ae:	2b4c      	cmp	r3, #76	; 0x4c
 800a8b0:	d10d      	bne.n	800a8ce <f_printf+0x112>
			f |= 4; c = *fmt++;
 800a8b2:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800a8b6:	f043 0304 	orr.w	r3, r3, #4
 800a8ba:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800a8be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a8c2:	1c5a      	adds	r2, r3, #1
 800a8c4:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a8c8:	781b      	ldrb	r3, [r3, #0]
 800a8ca:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		}
		if (!c) break;
 800a8ce:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	f000 8183 	beq.w	800abde <f_printf+0x422>
		d = c;
 800a8d8:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a8dc:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		if (IsLower(d)) d -= 0x20;
 800a8e0:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a8e4:	2b60      	cmp	r3, #96	; 0x60
 800a8e6:	d908      	bls.n	800a8fa <f_printf+0x13e>
 800a8e8:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a8ec:	2b7a      	cmp	r3, #122	; 0x7a
 800a8ee:	d804      	bhi.n	800a8fa <f_printf+0x13e>
 800a8f0:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a8f4:	3b20      	subs	r3, #32
 800a8f6:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		switch (d) {				/* Type is... */
 800a8fa:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a8fe:	3b42      	subs	r3, #66	; 0x42
 800a900:	2b16      	cmp	r3, #22
 800a902:	f200 8098 	bhi.w	800aa36 <f_printf+0x27a>
 800a906:	a201      	add	r2, pc, #4	; (adr r2, 800a90c <f_printf+0x150>)
 800a908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a90c:	0800aa17 	.word	0x0800aa17
 800a910:	0800a9ff 	.word	0x0800a9ff
 800a914:	0800aa27 	.word	0x0800aa27
 800a918:	0800aa37 	.word	0x0800aa37
 800a91c:	0800aa37 	.word	0x0800aa37
 800a920:	0800aa37 	.word	0x0800aa37
 800a924:	0800aa37 	.word	0x0800aa37
 800a928:	0800aa37 	.word	0x0800aa37
 800a92c:	0800aa37 	.word	0x0800aa37
 800a930:	0800aa37 	.word	0x0800aa37
 800a934:	0800aa37 	.word	0x0800aa37
 800a938:	0800aa37 	.word	0x0800aa37
 800a93c:	0800aa37 	.word	0x0800aa37
 800a940:	0800aa1f 	.word	0x0800aa1f
 800a944:	0800aa37 	.word	0x0800aa37
 800a948:	0800aa37 	.word	0x0800aa37
 800a94c:	0800aa37 	.word	0x0800aa37
 800a950:	0800a969 	.word	0x0800a969
 800a954:	0800aa37 	.word	0x0800aa37
 800a958:	0800aa27 	.word	0x0800aa27
 800a95c:	0800aa37 	.word	0x0800aa37
 800a960:	0800aa37 	.word	0x0800aa37
 800a964:	0800aa2f 	.word	0x0800aa2f
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 800a968:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a96a:	1d1a      	adds	r2, r3, #4
 800a96c:	67ba      	str	r2, [r7, #120]	; 0x78
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	67fb      	str	r3, [r7, #124]	; 0x7c
			for (j = 0; p[j]; j++) ;
 800a972:	2300      	movs	r3, #0
 800a974:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800a978:	e004      	b.n	800a984 <f_printf+0x1c8>
 800a97a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a97e:	3301      	adds	r3, #1
 800a980:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800a984:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800a986:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a98a:	4413      	add	r3, r2
 800a98c:	781b      	ldrb	r3, [r3, #0]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d1f3      	bne.n	800a97a <f_printf+0x1be>
			if (!(f & 2)) {
 800a992:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800a996:	f003 0302 	and.w	r3, r3, #2
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d11a      	bne.n	800a9d4 <f_printf+0x218>
				while (j++ < w) putc_bfd(&pb, ' ');
 800a99e:	e005      	b.n	800a9ac <f_printf+0x1f0>
 800a9a0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a9a4:	2120      	movs	r1, #32
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	f7ff fe92 	bl	800a6d0 <putc_bfd>
 800a9ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a9b0:	1c5a      	adds	r2, r3, #1
 800a9b2:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a9b6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800a9ba:	429a      	cmp	r2, r3
 800a9bc:	d8f0      	bhi.n	800a9a0 <f_printf+0x1e4>
			}
			while (*p) putc_bfd(&pb, *p++);
 800a9be:	e009      	b.n	800a9d4 <f_printf+0x218>
 800a9c0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a9c2:	1c5a      	adds	r2, r3, #1
 800a9c4:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a9c6:	781a      	ldrb	r2, [r3, #0]
 800a9c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a9cc:	4611      	mov	r1, r2
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	f7ff fe7e 	bl	800a6d0 <putc_bfd>
 800a9d4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a9d6:	781b      	ldrb	r3, [r3, #0]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d1f1      	bne.n	800a9c0 <f_printf+0x204>
			while (j++ < w) putc_bfd(&pb, ' ');
 800a9dc:	e005      	b.n	800a9ea <f_printf+0x22e>
 800a9de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a9e2:	2120      	movs	r1, #32
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	f7ff fe73 	bl	800a6d0 <putc_bfd>
 800a9ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a9ee:	1c5a      	adds	r2, r3, #1
 800a9f0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a9f4:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800a9f8:	429a      	cmp	r2, r3
 800a9fa:	d8f0      	bhi.n	800a9de <f_printf+0x222>
			continue;
 800a9fc:	e0ec      	b.n	800abd8 <f_printf+0x41c>

		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 800a9fe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800aa00:	1d1a      	adds	r2, r3, #4
 800aa02:	67ba      	str	r2, [r7, #120]	; 0x78
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	b2da      	uxtb	r2, r3
 800aa08:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800aa0c:	4611      	mov	r1, r2
 800aa0e:	4618      	mov	r0, r3
 800aa10:	f7ff fe5e 	bl	800a6d0 <putc_bfd>
 800aa14:	e0e0      	b.n	800abd8 <f_printf+0x41c>

		case 'B' :					/* Binary */
			r = 2; break;
 800aa16:	2302      	movs	r3, #2
 800aa18:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800aa1c:	e014      	b.n	800aa48 <f_printf+0x28c>

		case 'O' :					/* Octal */
			r = 8; break;
 800aa1e:	2308      	movs	r3, #8
 800aa20:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800aa24:	e010      	b.n	800aa48 <f_printf+0x28c>

		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 800aa26:	230a      	movs	r3, #10
 800aa28:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800aa2c:	e00c      	b.n	800aa48 <f_printf+0x28c>

		case 'X' :					/* Hexdecimal */
			r = 16; break;
 800aa2e:	2310      	movs	r3, #16
 800aa30:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800aa34:	e008      	b.n	800aa48 <f_printf+0x28c>

		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 800aa36:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800aa3a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800aa3e:	4611      	mov	r1, r2
 800aa40:	4618      	mov	r0, r3
 800aa42:	f7ff fe45 	bl	800a6d0 <putc_bfd>
 800aa46:	e0c7      	b.n	800abd8 <f_printf+0x41c>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 800aa48:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800aa4c:	f003 0304 	and.w	r3, r3, #4
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d004      	beq.n	800aa5e <f_printf+0x2a2>
 800aa54:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800aa56:	1d1a      	adds	r2, r3, #4
 800aa58:	67ba      	str	r2, [r7, #120]	; 0x78
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	e00c      	b.n	800aa78 <f_printf+0x2bc>
 800aa5e:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800aa62:	2b44      	cmp	r3, #68	; 0x44
 800aa64:	d104      	bne.n	800aa70 <f_printf+0x2b4>
 800aa66:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800aa68:	1d1a      	adds	r2, r3, #4
 800aa6a:	67ba      	str	r2, [r7, #120]	; 0x78
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	e003      	b.n	800aa78 <f_printf+0x2bc>
 800aa70:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800aa72:	1d1a      	adds	r2, r3, #4
 800aa74:	67ba      	str	r2, [r7, #120]	; 0x78
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		if (d == 'D' && (v & 0x80000000)) {
 800aa7c:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800aa80:	2b44      	cmp	r3, #68	; 0x44
 800aa82:	d10e      	bne.n	800aaa2 <f_printf+0x2e6>
 800aa84:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	da0a      	bge.n	800aaa2 <f_printf+0x2e6>
			v = 0 - v;
 800aa8c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800aa90:	425b      	negs	r3, r3
 800aa92:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			f |= 8;
 800aa96:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800aa9a:	f043 0308 	orr.w	r3, r3, #8
 800aa9e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		}
		i = 0;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		do {
			d = (TCHAR)(v % r); v /= r;
 800aaa8:	f897 2096 	ldrb.w	r2, [r7, #150]	; 0x96
 800aaac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800aab0:	fbb3 f1f2 	udiv	r1, r3, r2
 800aab4:	fb02 f201 	mul.w	r2, r2, r1
 800aab8:	1a9b      	subs	r3, r3, r2
 800aaba:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
 800aabe:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 800aac2:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800aac6:	fbb2 f3f3 	udiv	r3, r2, r3
 800aaca:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 800aace:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800aad2:	2b09      	cmp	r3, #9
 800aad4:	d90b      	bls.n	800aaee <f_printf+0x332>
 800aad6:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800aada:	2b78      	cmp	r3, #120	; 0x78
 800aadc:	d101      	bne.n	800aae2 <f_printf+0x326>
 800aade:	2227      	movs	r2, #39	; 0x27
 800aae0:	e000      	b.n	800aae4 <f_printf+0x328>
 800aae2:	2207      	movs	r2, #7
 800aae4:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800aae8:	4413      	add	r3, r2
 800aaea:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
			str[i++] = d + '0';
 800aaee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800aaf2:	1c5a      	adds	r2, r3, #1
 800aaf4:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800aaf8:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800aafc:	3230      	adds	r2, #48	; 0x30
 800aafe:	b2d2      	uxtb	r2, r2
 800ab00:	f107 0198 	add.w	r1, r7, #152	; 0x98
 800ab04:	440b      	add	r3, r1
 800ab06:	f803 2c8c 	strb.w	r2, [r3, #-140]
		} while (v && i < sizeof str / sizeof str[0]);
 800ab0a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d003      	beq.n	800ab1a <f_printf+0x35e>
 800ab12:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ab16:	2b1f      	cmp	r3, #31
 800ab18:	d9c6      	bls.n	800aaa8 <f_printf+0x2ec>
		if (f & 8) str[i++] = '-';
 800ab1a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800ab1e:	f003 0308 	and.w	r3, r3, #8
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d00a      	beq.n	800ab3c <f_printf+0x380>
 800ab26:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ab2a:	1c5a      	adds	r2, r3, #1
 800ab2c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800ab30:	f107 0298 	add.w	r2, r7, #152	; 0x98
 800ab34:	4413      	add	r3, r2
 800ab36:	222d      	movs	r2, #45	; 0x2d
 800ab38:	f803 2c8c 	strb.w	r2, [r3, #-140]
		j = i; d = (f & 1) ? '0' : ' ';
 800ab3c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ab40:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800ab44:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800ab48:	f003 0301 	and.w	r3, r3, #1
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d001      	beq.n	800ab54 <f_printf+0x398>
 800ab50:	2330      	movs	r3, #48	; 0x30
 800ab52:	e000      	b.n	800ab56 <f_printf+0x39a>
 800ab54:	2320      	movs	r3, #32
 800ab56:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 800ab5a:	e007      	b.n	800ab6c <f_printf+0x3b0>
 800ab5c:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800ab60:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ab64:	4611      	mov	r1, r2
 800ab66:	4618      	mov	r0, r3
 800ab68:	f7ff fdb2 	bl	800a6d0 <putc_bfd>
 800ab6c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800ab70:	f003 0302 	and.w	r3, r3, #2
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d108      	bne.n	800ab8a <f_printf+0x3ce>
 800ab78:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ab7c:	1c5a      	adds	r2, r3, #1
 800ab7e:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800ab82:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800ab86:	429a      	cmp	r2, r3
 800ab88:	d8e8      	bhi.n	800ab5c <f_printf+0x3a0>
		do {
			putc_bfd(&pb, str[--i]);
 800ab8a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ab8e:	3b01      	subs	r3, #1
 800ab90:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800ab94:	f107 020c 	add.w	r2, r7, #12
 800ab98:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ab9c:	4413      	add	r3, r2
 800ab9e:	781a      	ldrb	r2, [r3, #0]
 800aba0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800aba4:	4611      	mov	r1, r2
 800aba6:	4618      	mov	r0, r3
 800aba8:	f7ff fd92 	bl	800a6d0 <putc_bfd>
		} while (i);
 800abac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d1ea      	bne.n	800ab8a <f_printf+0x3ce>
		while (j++ < w) putc_bfd(&pb, d);
 800abb4:	e007      	b.n	800abc6 <f_printf+0x40a>
 800abb6:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800abba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800abbe:	4611      	mov	r1, r2
 800abc0:	4618      	mov	r0, r3
 800abc2:	f7ff fd85 	bl	800a6d0 <putc_bfd>
 800abc6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800abca:	1c5a      	adds	r2, r3, #1
 800abcc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800abd0:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800abd4:	429a      	cmp	r2, r3
 800abd6:	d8ee      	bhi.n	800abb6 <f_printf+0x3fa>
		c = *fmt++;
 800abd8:	e5fe      	b.n	800a7d8 <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 800abda:	bf00      	nop
 800abdc:	e000      	b.n	800abe0 <f_printf+0x424>
		if (!c) break;
 800abde:	bf00      	nop
	}

	va_end(arp);

	return putc_flush(&pb);
 800abe0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800abe4:	4618      	mov	r0, r3
 800abe6:	f7ff fdb0 	bl	800a74a <putc_flush>
 800abea:	4603      	mov	r3, r0
}
 800abec:	4618      	mov	r0, r3
 800abee:	379c      	adds	r7, #156	; 0x9c
 800abf0:	46bd      	mov	sp, r7
 800abf2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800abf6:	b003      	add	sp, #12
 800abf8:	4770      	bx	lr
 800abfa:	bf00      	nop

0800abfc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800abfc:	b480      	push	{r7}
 800abfe:	b087      	sub	sp, #28
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	60f8      	str	r0, [r7, #12]
 800ac04:	60b9      	str	r1, [r7, #8]
 800ac06:	4613      	mov	r3, r2
 800ac08:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800ac0a:	2301      	movs	r3, #1
 800ac0c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800ac0e:	2300      	movs	r3, #0
 800ac10:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800ac12:	4b1e      	ldr	r3, [pc, #120]	; (800ac8c <FATFS_LinkDriverEx+0x90>)
 800ac14:	7a5b      	ldrb	r3, [r3, #9]
 800ac16:	b2db      	uxtb	r3, r3
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d131      	bne.n	800ac80 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800ac1c:	4b1b      	ldr	r3, [pc, #108]	; (800ac8c <FATFS_LinkDriverEx+0x90>)
 800ac1e:	7a5b      	ldrb	r3, [r3, #9]
 800ac20:	b2db      	uxtb	r3, r3
 800ac22:	461a      	mov	r2, r3
 800ac24:	4b19      	ldr	r3, [pc, #100]	; (800ac8c <FATFS_LinkDriverEx+0x90>)
 800ac26:	2100      	movs	r1, #0
 800ac28:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800ac2a:	4b18      	ldr	r3, [pc, #96]	; (800ac8c <FATFS_LinkDriverEx+0x90>)
 800ac2c:	7a5b      	ldrb	r3, [r3, #9]
 800ac2e:	b2db      	uxtb	r3, r3
 800ac30:	4a16      	ldr	r2, [pc, #88]	; (800ac8c <FATFS_LinkDriverEx+0x90>)
 800ac32:	009b      	lsls	r3, r3, #2
 800ac34:	4413      	add	r3, r2
 800ac36:	68fa      	ldr	r2, [r7, #12]
 800ac38:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800ac3a:	4b14      	ldr	r3, [pc, #80]	; (800ac8c <FATFS_LinkDriverEx+0x90>)
 800ac3c:	7a5b      	ldrb	r3, [r3, #9]
 800ac3e:	b2db      	uxtb	r3, r3
 800ac40:	461a      	mov	r2, r3
 800ac42:	4b12      	ldr	r3, [pc, #72]	; (800ac8c <FATFS_LinkDriverEx+0x90>)
 800ac44:	4413      	add	r3, r2
 800ac46:	79fa      	ldrb	r2, [r7, #7]
 800ac48:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ac4a:	4b10      	ldr	r3, [pc, #64]	; (800ac8c <FATFS_LinkDriverEx+0x90>)
 800ac4c:	7a5b      	ldrb	r3, [r3, #9]
 800ac4e:	b2db      	uxtb	r3, r3
 800ac50:	1c5a      	adds	r2, r3, #1
 800ac52:	b2d1      	uxtb	r1, r2
 800ac54:	4a0d      	ldr	r2, [pc, #52]	; (800ac8c <FATFS_LinkDriverEx+0x90>)
 800ac56:	7251      	strb	r1, [r2, #9]
 800ac58:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ac5a:	7dbb      	ldrb	r3, [r7, #22]
 800ac5c:	3330      	adds	r3, #48	; 0x30
 800ac5e:	b2da      	uxtb	r2, r3
 800ac60:	68bb      	ldr	r3, [r7, #8]
 800ac62:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ac64:	68bb      	ldr	r3, [r7, #8]
 800ac66:	3301      	adds	r3, #1
 800ac68:	223a      	movs	r2, #58	; 0x3a
 800ac6a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ac6c:	68bb      	ldr	r3, [r7, #8]
 800ac6e:	3302      	adds	r3, #2
 800ac70:	222f      	movs	r2, #47	; 0x2f
 800ac72:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ac74:	68bb      	ldr	r3, [r7, #8]
 800ac76:	3303      	adds	r3, #3
 800ac78:	2200      	movs	r2, #0
 800ac7a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ac80:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac82:	4618      	mov	r0, r3
 800ac84:	371c      	adds	r7, #28
 800ac86:	46bd      	mov	sp, r7
 800ac88:	bc80      	pop	{r7}
 800ac8a:	4770      	bx	lr
 800ac8c:	20000364 	.word	0x20000364

0800ac90 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b082      	sub	sp, #8
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
 800ac98:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	6839      	ldr	r1, [r7, #0]
 800ac9e:	6878      	ldr	r0, [r7, #4]
 800aca0:	f7ff ffac 	bl	800abfc <FATFS_LinkDriverEx>
 800aca4:	4603      	mov	r3, r0
}
 800aca6:	4618      	mov	r0, r3
 800aca8:	3708      	adds	r7, #8
 800acaa:	46bd      	mov	sp, r7
 800acac:	bd80      	pop	{r7, pc}
	...

0800acb0 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800acb0:	b480      	push	{r7}
 800acb2:	b085      	sub	sp, #20
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	4603      	mov	r3, r0
 800acb8:	6039      	str	r1, [r7, #0]
 800acba:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800acbc:	88fb      	ldrh	r3, [r7, #6]
 800acbe:	2b7f      	cmp	r3, #127	; 0x7f
 800acc0:	d802      	bhi.n	800acc8 <ff_convert+0x18>
		c = chr;
 800acc2:	88fb      	ldrh	r3, [r7, #6]
 800acc4:	81fb      	strh	r3, [r7, #14]
 800acc6:	e025      	b.n	800ad14 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800acc8:	683b      	ldr	r3, [r7, #0]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d00b      	beq.n	800ace6 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800acce:	88fb      	ldrh	r3, [r7, #6]
 800acd0:	2bff      	cmp	r3, #255	; 0xff
 800acd2:	d805      	bhi.n	800ace0 <ff_convert+0x30>
 800acd4:	88fb      	ldrh	r3, [r7, #6]
 800acd6:	3b80      	subs	r3, #128	; 0x80
 800acd8:	4a11      	ldr	r2, [pc, #68]	; (800ad20 <ff_convert+0x70>)
 800acda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800acde:	e000      	b.n	800ace2 <ff_convert+0x32>
 800ace0:	2300      	movs	r3, #0
 800ace2:	81fb      	strh	r3, [r7, #14]
 800ace4:	e016      	b.n	800ad14 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800ace6:	2300      	movs	r3, #0
 800ace8:	81fb      	strh	r3, [r7, #14]
 800acea:	e009      	b.n	800ad00 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800acec:	89fb      	ldrh	r3, [r7, #14]
 800acee:	4a0c      	ldr	r2, [pc, #48]	; (800ad20 <ff_convert+0x70>)
 800acf0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800acf4:	88fa      	ldrh	r2, [r7, #6]
 800acf6:	429a      	cmp	r2, r3
 800acf8:	d006      	beq.n	800ad08 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800acfa:	89fb      	ldrh	r3, [r7, #14]
 800acfc:	3301      	adds	r3, #1
 800acfe:	81fb      	strh	r3, [r7, #14]
 800ad00:	89fb      	ldrh	r3, [r7, #14]
 800ad02:	2b7f      	cmp	r3, #127	; 0x7f
 800ad04:	d9f2      	bls.n	800acec <ff_convert+0x3c>
 800ad06:	e000      	b.n	800ad0a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800ad08:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800ad0a:	89fb      	ldrh	r3, [r7, #14]
 800ad0c:	3380      	adds	r3, #128	; 0x80
 800ad0e:	b29b      	uxth	r3, r3
 800ad10:	b2db      	uxtb	r3, r3
 800ad12:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800ad14:	89fb      	ldrh	r3, [r7, #14]
}
 800ad16:	4618      	mov	r0, r3
 800ad18:	3714      	adds	r7, #20
 800ad1a:	46bd      	mov	sp, r7
 800ad1c:	bc80      	pop	{r7}
 800ad1e:	4770      	bx	lr
 800ad20:	0800b8c8 	.word	0x0800b8c8

0800ad24 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800ad24:	b480      	push	{r7}
 800ad26:	b087      	sub	sp, #28
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800ad2e:	88fb      	ldrh	r3, [r7, #6]
 800ad30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ad34:	d201      	bcs.n	800ad3a <ff_wtoupper+0x16>
 800ad36:	4b3d      	ldr	r3, [pc, #244]	; (800ae2c <ff_wtoupper+0x108>)
 800ad38:	e000      	b.n	800ad3c <ff_wtoupper+0x18>
 800ad3a:	4b3d      	ldr	r3, [pc, #244]	; (800ae30 <ff_wtoupper+0x10c>)
 800ad3c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800ad3e:	697b      	ldr	r3, [r7, #20]
 800ad40:	1c9a      	adds	r2, r3, #2
 800ad42:	617a      	str	r2, [r7, #20]
 800ad44:	881b      	ldrh	r3, [r3, #0]
 800ad46:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800ad48:	8a7b      	ldrh	r3, [r7, #18]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d068      	beq.n	800ae20 <ff_wtoupper+0xfc>
 800ad4e:	88fa      	ldrh	r2, [r7, #6]
 800ad50:	8a7b      	ldrh	r3, [r7, #18]
 800ad52:	429a      	cmp	r2, r3
 800ad54:	d364      	bcc.n	800ae20 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800ad56:	697b      	ldr	r3, [r7, #20]
 800ad58:	1c9a      	adds	r2, r3, #2
 800ad5a:	617a      	str	r2, [r7, #20]
 800ad5c:	881b      	ldrh	r3, [r3, #0]
 800ad5e:	823b      	strh	r3, [r7, #16]
 800ad60:	8a3b      	ldrh	r3, [r7, #16]
 800ad62:	0a1b      	lsrs	r3, r3, #8
 800ad64:	81fb      	strh	r3, [r7, #14]
 800ad66:	8a3b      	ldrh	r3, [r7, #16]
 800ad68:	b2db      	uxtb	r3, r3
 800ad6a:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800ad6c:	88fa      	ldrh	r2, [r7, #6]
 800ad6e:	8a79      	ldrh	r1, [r7, #18]
 800ad70:	8a3b      	ldrh	r3, [r7, #16]
 800ad72:	440b      	add	r3, r1
 800ad74:	429a      	cmp	r2, r3
 800ad76:	da49      	bge.n	800ae0c <ff_wtoupper+0xe8>
			switch (cmd) {
 800ad78:	89fb      	ldrh	r3, [r7, #14]
 800ad7a:	2b08      	cmp	r3, #8
 800ad7c:	d84f      	bhi.n	800ae1e <ff_wtoupper+0xfa>
 800ad7e:	a201      	add	r2, pc, #4	; (adr r2, 800ad84 <ff_wtoupper+0x60>)
 800ad80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad84:	0800ada9 	.word	0x0800ada9
 800ad88:	0800adbb 	.word	0x0800adbb
 800ad8c:	0800add1 	.word	0x0800add1
 800ad90:	0800add9 	.word	0x0800add9
 800ad94:	0800ade1 	.word	0x0800ade1
 800ad98:	0800ade9 	.word	0x0800ade9
 800ad9c:	0800adf1 	.word	0x0800adf1
 800ada0:	0800adf9 	.word	0x0800adf9
 800ada4:	0800ae01 	.word	0x0800ae01
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800ada8:	88fa      	ldrh	r2, [r7, #6]
 800adaa:	8a7b      	ldrh	r3, [r7, #18]
 800adac:	1ad3      	subs	r3, r2, r3
 800adae:	005b      	lsls	r3, r3, #1
 800adb0:	697a      	ldr	r2, [r7, #20]
 800adb2:	4413      	add	r3, r2
 800adb4:	881b      	ldrh	r3, [r3, #0]
 800adb6:	80fb      	strh	r3, [r7, #6]
 800adb8:	e027      	b.n	800ae0a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800adba:	88fa      	ldrh	r2, [r7, #6]
 800adbc:	8a7b      	ldrh	r3, [r7, #18]
 800adbe:	1ad3      	subs	r3, r2, r3
 800adc0:	b29b      	uxth	r3, r3
 800adc2:	f003 0301 	and.w	r3, r3, #1
 800adc6:	b29b      	uxth	r3, r3
 800adc8:	88fa      	ldrh	r2, [r7, #6]
 800adca:	1ad3      	subs	r3, r2, r3
 800adcc:	80fb      	strh	r3, [r7, #6]
 800adce:	e01c      	b.n	800ae0a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800add0:	88fb      	ldrh	r3, [r7, #6]
 800add2:	3b10      	subs	r3, #16
 800add4:	80fb      	strh	r3, [r7, #6]
 800add6:	e018      	b.n	800ae0a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800add8:	88fb      	ldrh	r3, [r7, #6]
 800adda:	3b20      	subs	r3, #32
 800addc:	80fb      	strh	r3, [r7, #6]
 800adde:	e014      	b.n	800ae0a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800ade0:	88fb      	ldrh	r3, [r7, #6]
 800ade2:	3b30      	subs	r3, #48	; 0x30
 800ade4:	80fb      	strh	r3, [r7, #6]
 800ade6:	e010      	b.n	800ae0a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800ade8:	88fb      	ldrh	r3, [r7, #6]
 800adea:	3b1a      	subs	r3, #26
 800adec:	80fb      	strh	r3, [r7, #6]
 800adee:	e00c      	b.n	800ae0a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800adf0:	88fb      	ldrh	r3, [r7, #6]
 800adf2:	3308      	adds	r3, #8
 800adf4:	80fb      	strh	r3, [r7, #6]
 800adf6:	e008      	b.n	800ae0a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800adf8:	88fb      	ldrh	r3, [r7, #6]
 800adfa:	3b50      	subs	r3, #80	; 0x50
 800adfc:	80fb      	strh	r3, [r7, #6]
 800adfe:	e004      	b.n	800ae0a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800ae00:	88fb      	ldrh	r3, [r7, #6]
 800ae02:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800ae06:	80fb      	strh	r3, [r7, #6]
 800ae08:	bf00      	nop
			}
			break;
 800ae0a:	e008      	b.n	800ae1e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800ae0c:	89fb      	ldrh	r3, [r7, #14]
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d195      	bne.n	800ad3e <ff_wtoupper+0x1a>
 800ae12:	8a3b      	ldrh	r3, [r7, #16]
 800ae14:	005b      	lsls	r3, r3, #1
 800ae16:	697a      	ldr	r2, [r7, #20]
 800ae18:	4413      	add	r3, r2
 800ae1a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800ae1c:	e78f      	b.n	800ad3e <ff_wtoupper+0x1a>
			break;
 800ae1e:	bf00      	nop
	}

	return chr;
 800ae20:	88fb      	ldrh	r3, [r7, #6]
}
 800ae22:	4618      	mov	r0, r3
 800ae24:	371c      	adds	r7, #28
 800ae26:	46bd      	mov	sp, r7
 800ae28:	bc80      	pop	{r7}
 800ae2a:	4770      	bx	lr
 800ae2c:	0800b9c8 	.word	0x0800b9c8
 800ae30:	0800bbbc 	.word	0x0800bbbc

0800ae34 <__errno>:
 800ae34:	4b01      	ldr	r3, [pc, #4]	; (800ae3c <__errno+0x8>)
 800ae36:	6818      	ldr	r0, [r3, #0]
 800ae38:	4770      	bx	lr
 800ae3a:	bf00      	nop
 800ae3c:	2000006c 	.word	0x2000006c

0800ae40 <exit>:
 800ae40:	b508      	push	{r3, lr}
 800ae42:	4b07      	ldr	r3, [pc, #28]	; (800ae60 <exit+0x20>)
 800ae44:	4604      	mov	r4, r0
 800ae46:	b113      	cbz	r3, 800ae4e <exit+0xe>
 800ae48:	2100      	movs	r1, #0
 800ae4a:	f3af 8000 	nop.w
 800ae4e:	4b05      	ldr	r3, [pc, #20]	; (800ae64 <exit+0x24>)
 800ae50:	6818      	ldr	r0, [r3, #0]
 800ae52:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800ae54:	b103      	cbz	r3, 800ae58 <exit+0x18>
 800ae56:	4798      	blx	r3
 800ae58:	4620      	mov	r0, r4
 800ae5a:	f7f7 f85d 	bl	8001f18 <_exit>
 800ae5e:	bf00      	nop
 800ae60:	00000000 	.word	0x00000000
 800ae64:	0800bc78 	.word	0x0800bc78

0800ae68 <__libc_init_array>:
 800ae68:	b570      	push	{r4, r5, r6, lr}
 800ae6a:	2600      	movs	r6, #0
 800ae6c:	4d0c      	ldr	r5, [pc, #48]	; (800aea0 <__libc_init_array+0x38>)
 800ae6e:	4c0d      	ldr	r4, [pc, #52]	; (800aea4 <__libc_init_array+0x3c>)
 800ae70:	1b64      	subs	r4, r4, r5
 800ae72:	10a4      	asrs	r4, r4, #2
 800ae74:	42a6      	cmp	r6, r4
 800ae76:	d109      	bne.n	800ae8c <__libc_init_array+0x24>
 800ae78:	f000 fc5c 	bl	800b734 <_init>
 800ae7c:	2600      	movs	r6, #0
 800ae7e:	4d0a      	ldr	r5, [pc, #40]	; (800aea8 <__libc_init_array+0x40>)
 800ae80:	4c0a      	ldr	r4, [pc, #40]	; (800aeac <__libc_init_array+0x44>)
 800ae82:	1b64      	subs	r4, r4, r5
 800ae84:	10a4      	asrs	r4, r4, #2
 800ae86:	42a6      	cmp	r6, r4
 800ae88:	d105      	bne.n	800ae96 <__libc_init_array+0x2e>
 800ae8a:	bd70      	pop	{r4, r5, r6, pc}
 800ae8c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae90:	4798      	blx	r3
 800ae92:	3601      	adds	r6, #1
 800ae94:	e7ee      	b.n	800ae74 <__libc_init_array+0xc>
 800ae96:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae9a:	4798      	blx	r3
 800ae9c:	3601      	adds	r6, #1
 800ae9e:	e7f2      	b.n	800ae86 <__libc_init_array+0x1e>
 800aea0:	0800bcb8 	.word	0x0800bcb8
 800aea4:	0800bcb8 	.word	0x0800bcb8
 800aea8:	0800bcb8 	.word	0x0800bcb8
 800aeac:	0800bcbc 	.word	0x0800bcbc

0800aeb0 <memcpy>:
 800aeb0:	440a      	add	r2, r1
 800aeb2:	4291      	cmp	r1, r2
 800aeb4:	f100 33ff 	add.w	r3, r0, #4294967295
 800aeb8:	d100      	bne.n	800aebc <memcpy+0xc>
 800aeba:	4770      	bx	lr
 800aebc:	b510      	push	{r4, lr}
 800aebe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aec2:	4291      	cmp	r1, r2
 800aec4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aec8:	d1f9      	bne.n	800aebe <memcpy+0xe>
 800aeca:	bd10      	pop	{r4, pc}

0800aecc <memset>:
 800aecc:	4603      	mov	r3, r0
 800aece:	4402      	add	r2, r0
 800aed0:	4293      	cmp	r3, r2
 800aed2:	d100      	bne.n	800aed6 <memset+0xa>
 800aed4:	4770      	bx	lr
 800aed6:	f803 1b01 	strb.w	r1, [r3], #1
 800aeda:	e7f9      	b.n	800aed0 <memset+0x4>

0800aedc <siprintf>:
 800aedc:	b40e      	push	{r1, r2, r3}
 800aede:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800aee2:	b500      	push	{lr}
 800aee4:	b09c      	sub	sp, #112	; 0x70
 800aee6:	ab1d      	add	r3, sp, #116	; 0x74
 800aee8:	9002      	str	r0, [sp, #8]
 800aeea:	9006      	str	r0, [sp, #24]
 800aeec:	9107      	str	r1, [sp, #28]
 800aeee:	9104      	str	r1, [sp, #16]
 800aef0:	4808      	ldr	r0, [pc, #32]	; (800af14 <siprintf+0x38>)
 800aef2:	4909      	ldr	r1, [pc, #36]	; (800af18 <siprintf+0x3c>)
 800aef4:	f853 2b04 	ldr.w	r2, [r3], #4
 800aef8:	9105      	str	r1, [sp, #20]
 800aefa:	6800      	ldr	r0, [r0, #0]
 800aefc:	a902      	add	r1, sp, #8
 800aefe:	9301      	str	r3, [sp, #4]
 800af00:	f000 f868 	bl	800afd4 <_svfiprintf_r>
 800af04:	2200      	movs	r2, #0
 800af06:	9b02      	ldr	r3, [sp, #8]
 800af08:	701a      	strb	r2, [r3, #0]
 800af0a:	b01c      	add	sp, #112	; 0x70
 800af0c:	f85d eb04 	ldr.w	lr, [sp], #4
 800af10:	b003      	add	sp, #12
 800af12:	4770      	bx	lr
 800af14:	2000006c 	.word	0x2000006c
 800af18:	ffff0208 	.word	0xffff0208

0800af1c <__ssputs_r>:
 800af1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af20:	688e      	ldr	r6, [r1, #8]
 800af22:	4682      	mov	sl, r0
 800af24:	429e      	cmp	r6, r3
 800af26:	460c      	mov	r4, r1
 800af28:	4690      	mov	r8, r2
 800af2a:	461f      	mov	r7, r3
 800af2c:	d838      	bhi.n	800afa0 <__ssputs_r+0x84>
 800af2e:	898a      	ldrh	r2, [r1, #12]
 800af30:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800af34:	d032      	beq.n	800af9c <__ssputs_r+0x80>
 800af36:	6825      	ldr	r5, [r4, #0]
 800af38:	6909      	ldr	r1, [r1, #16]
 800af3a:	3301      	adds	r3, #1
 800af3c:	eba5 0901 	sub.w	r9, r5, r1
 800af40:	6965      	ldr	r5, [r4, #20]
 800af42:	444b      	add	r3, r9
 800af44:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800af48:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800af4c:	106d      	asrs	r5, r5, #1
 800af4e:	429d      	cmp	r5, r3
 800af50:	bf38      	it	cc
 800af52:	461d      	movcc	r5, r3
 800af54:	0553      	lsls	r3, r2, #21
 800af56:	d531      	bpl.n	800afbc <__ssputs_r+0xa0>
 800af58:	4629      	mov	r1, r5
 800af5a:	f000 fb45 	bl	800b5e8 <_malloc_r>
 800af5e:	4606      	mov	r6, r0
 800af60:	b950      	cbnz	r0, 800af78 <__ssputs_r+0x5c>
 800af62:	230c      	movs	r3, #12
 800af64:	f04f 30ff 	mov.w	r0, #4294967295
 800af68:	f8ca 3000 	str.w	r3, [sl]
 800af6c:	89a3      	ldrh	r3, [r4, #12]
 800af6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af72:	81a3      	strh	r3, [r4, #12]
 800af74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af78:	464a      	mov	r2, r9
 800af7a:	6921      	ldr	r1, [r4, #16]
 800af7c:	f7ff ff98 	bl	800aeb0 <memcpy>
 800af80:	89a3      	ldrh	r3, [r4, #12]
 800af82:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800af86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af8a:	81a3      	strh	r3, [r4, #12]
 800af8c:	6126      	str	r6, [r4, #16]
 800af8e:	444e      	add	r6, r9
 800af90:	6026      	str	r6, [r4, #0]
 800af92:	463e      	mov	r6, r7
 800af94:	6165      	str	r5, [r4, #20]
 800af96:	eba5 0509 	sub.w	r5, r5, r9
 800af9a:	60a5      	str	r5, [r4, #8]
 800af9c:	42be      	cmp	r6, r7
 800af9e:	d900      	bls.n	800afa2 <__ssputs_r+0x86>
 800afa0:	463e      	mov	r6, r7
 800afa2:	4632      	mov	r2, r6
 800afa4:	4641      	mov	r1, r8
 800afa6:	6820      	ldr	r0, [r4, #0]
 800afa8:	f000 fab8 	bl	800b51c <memmove>
 800afac:	68a3      	ldr	r3, [r4, #8]
 800afae:	6822      	ldr	r2, [r4, #0]
 800afb0:	1b9b      	subs	r3, r3, r6
 800afb2:	4432      	add	r2, r6
 800afb4:	2000      	movs	r0, #0
 800afb6:	60a3      	str	r3, [r4, #8]
 800afb8:	6022      	str	r2, [r4, #0]
 800afba:	e7db      	b.n	800af74 <__ssputs_r+0x58>
 800afbc:	462a      	mov	r2, r5
 800afbe:	f000 fb6d 	bl	800b69c <_realloc_r>
 800afc2:	4606      	mov	r6, r0
 800afc4:	2800      	cmp	r0, #0
 800afc6:	d1e1      	bne.n	800af8c <__ssputs_r+0x70>
 800afc8:	4650      	mov	r0, sl
 800afca:	6921      	ldr	r1, [r4, #16]
 800afcc:	f000 fac0 	bl	800b550 <_free_r>
 800afd0:	e7c7      	b.n	800af62 <__ssputs_r+0x46>
	...

0800afd4 <_svfiprintf_r>:
 800afd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afd8:	4698      	mov	r8, r3
 800afda:	898b      	ldrh	r3, [r1, #12]
 800afdc:	4607      	mov	r7, r0
 800afde:	061b      	lsls	r3, r3, #24
 800afe0:	460d      	mov	r5, r1
 800afe2:	4614      	mov	r4, r2
 800afe4:	b09d      	sub	sp, #116	; 0x74
 800afe6:	d50e      	bpl.n	800b006 <_svfiprintf_r+0x32>
 800afe8:	690b      	ldr	r3, [r1, #16]
 800afea:	b963      	cbnz	r3, 800b006 <_svfiprintf_r+0x32>
 800afec:	2140      	movs	r1, #64	; 0x40
 800afee:	f000 fafb 	bl	800b5e8 <_malloc_r>
 800aff2:	6028      	str	r0, [r5, #0]
 800aff4:	6128      	str	r0, [r5, #16]
 800aff6:	b920      	cbnz	r0, 800b002 <_svfiprintf_r+0x2e>
 800aff8:	230c      	movs	r3, #12
 800affa:	603b      	str	r3, [r7, #0]
 800affc:	f04f 30ff 	mov.w	r0, #4294967295
 800b000:	e0d1      	b.n	800b1a6 <_svfiprintf_r+0x1d2>
 800b002:	2340      	movs	r3, #64	; 0x40
 800b004:	616b      	str	r3, [r5, #20]
 800b006:	2300      	movs	r3, #0
 800b008:	9309      	str	r3, [sp, #36]	; 0x24
 800b00a:	2320      	movs	r3, #32
 800b00c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b010:	2330      	movs	r3, #48	; 0x30
 800b012:	f04f 0901 	mov.w	r9, #1
 800b016:	f8cd 800c 	str.w	r8, [sp, #12]
 800b01a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b1c0 <_svfiprintf_r+0x1ec>
 800b01e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b022:	4623      	mov	r3, r4
 800b024:	469a      	mov	sl, r3
 800b026:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b02a:	b10a      	cbz	r2, 800b030 <_svfiprintf_r+0x5c>
 800b02c:	2a25      	cmp	r2, #37	; 0x25
 800b02e:	d1f9      	bne.n	800b024 <_svfiprintf_r+0x50>
 800b030:	ebba 0b04 	subs.w	fp, sl, r4
 800b034:	d00b      	beq.n	800b04e <_svfiprintf_r+0x7a>
 800b036:	465b      	mov	r3, fp
 800b038:	4622      	mov	r2, r4
 800b03a:	4629      	mov	r1, r5
 800b03c:	4638      	mov	r0, r7
 800b03e:	f7ff ff6d 	bl	800af1c <__ssputs_r>
 800b042:	3001      	adds	r0, #1
 800b044:	f000 80aa 	beq.w	800b19c <_svfiprintf_r+0x1c8>
 800b048:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b04a:	445a      	add	r2, fp
 800b04c:	9209      	str	r2, [sp, #36]	; 0x24
 800b04e:	f89a 3000 	ldrb.w	r3, [sl]
 800b052:	2b00      	cmp	r3, #0
 800b054:	f000 80a2 	beq.w	800b19c <_svfiprintf_r+0x1c8>
 800b058:	2300      	movs	r3, #0
 800b05a:	f04f 32ff 	mov.w	r2, #4294967295
 800b05e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b062:	f10a 0a01 	add.w	sl, sl, #1
 800b066:	9304      	str	r3, [sp, #16]
 800b068:	9307      	str	r3, [sp, #28]
 800b06a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b06e:	931a      	str	r3, [sp, #104]	; 0x68
 800b070:	4654      	mov	r4, sl
 800b072:	2205      	movs	r2, #5
 800b074:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b078:	4851      	ldr	r0, [pc, #324]	; (800b1c0 <_svfiprintf_r+0x1ec>)
 800b07a:	f000 fa41 	bl	800b500 <memchr>
 800b07e:	9a04      	ldr	r2, [sp, #16]
 800b080:	b9d8      	cbnz	r0, 800b0ba <_svfiprintf_r+0xe6>
 800b082:	06d0      	lsls	r0, r2, #27
 800b084:	bf44      	itt	mi
 800b086:	2320      	movmi	r3, #32
 800b088:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b08c:	0711      	lsls	r1, r2, #28
 800b08e:	bf44      	itt	mi
 800b090:	232b      	movmi	r3, #43	; 0x2b
 800b092:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b096:	f89a 3000 	ldrb.w	r3, [sl]
 800b09a:	2b2a      	cmp	r3, #42	; 0x2a
 800b09c:	d015      	beq.n	800b0ca <_svfiprintf_r+0xf6>
 800b09e:	4654      	mov	r4, sl
 800b0a0:	2000      	movs	r0, #0
 800b0a2:	f04f 0c0a 	mov.w	ip, #10
 800b0a6:	9a07      	ldr	r2, [sp, #28]
 800b0a8:	4621      	mov	r1, r4
 800b0aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b0ae:	3b30      	subs	r3, #48	; 0x30
 800b0b0:	2b09      	cmp	r3, #9
 800b0b2:	d94e      	bls.n	800b152 <_svfiprintf_r+0x17e>
 800b0b4:	b1b0      	cbz	r0, 800b0e4 <_svfiprintf_r+0x110>
 800b0b6:	9207      	str	r2, [sp, #28]
 800b0b8:	e014      	b.n	800b0e4 <_svfiprintf_r+0x110>
 800b0ba:	eba0 0308 	sub.w	r3, r0, r8
 800b0be:	fa09 f303 	lsl.w	r3, r9, r3
 800b0c2:	4313      	orrs	r3, r2
 800b0c4:	46a2      	mov	sl, r4
 800b0c6:	9304      	str	r3, [sp, #16]
 800b0c8:	e7d2      	b.n	800b070 <_svfiprintf_r+0x9c>
 800b0ca:	9b03      	ldr	r3, [sp, #12]
 800b0cc:	1d19      	adds	r1, r3, #4
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	9103      	str	r1, [sp, #12]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	bfbb      	ittet	lt
 800b0d6:	425b      	neglt	r3, r3
 800b0d8:	f042 0202 	orrlt.w	r2, r2, #2
 800b0dc:	9307      	strge	r3, [sp, #28]
 800b0de:	9307      	strlt	r3, [sp, #28]
 800b0e0:	bfb8      	it	lt
 800b0e2:	9204      	strlt	r2, [sp, #16]
 800b0e4:	7823      	ldrb	r3, [r4, #0]
 800b0e6:	2b2e      	cmp	r3, #46	; 0x2e
 800b0e8:	d10c      	bne.n	800b104 <_svfiprintf_r+0x130>
 800b0ea:	7863      	ldrb	r3, [r4, #1]
 800b0ec:	2b2a      	cmp	r3, #42	; 0x2a
 800b0ee:	d135      	bne.n	800b15c <_svfiprintf_r+0x188>
 800b0f0:	9b03      	ldr	r3, [sp, #12]
 800b0f2:	3402      	adds	r4, #2
 800b0f4:	1d1a      	adds	r2, r3, #4
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	9203      	str	r2, [sp, #12]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	bfb8      	it	lt
 800b0fe:	f04f 33ff 	movlt.w	r3, #4294967295
 800b102:	9305      	str	r3, [sp, #20]
 800b104:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b1d0 <_svfiprintf_r+0x1fc>
 800b108:	2203      	movs	r2, #3
 800b10a:	4650      	mov	r0, sl
 800b10c:	7821      	ldrb	r1, [r4, #0]
 800b10e:	f000 f9f7 	bl	800b500 <memchr>
 800b112:	b140      	cbz	r0, 800b126 <_svfiprintf_r+0x152>
 800b114:	2340      	movs	r3, #64	; 0x40
 800b116:	eba0 000a 	sub.w	r0, r0, sl
 800b11a:	fa03 f000 	lsl.w	r0, r3, r0
 800b11e:	9b04      	ldr	r3, [sp, #16]
 800b120:	3401      	adds	r4, #1
 800b122:	4303      	orrs	r3, r0
 800b124:	9304      	str	r3, [sp, #16]
 800b126:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b12a:	2206      	movs	r2, #6
 800b12c:	4825      	ldr	r0, [pc, #148]	; (800b1c4 <_svfiprintf_r+0x1f0>)
 800b12e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b132:	f000 f9e5 	bl	800b500 <memchr>
 800b136:	2800      	cmp	r0, #0
 800b138:	d038      	beq.n	800b1ac <_svfiprintf_r+0x1d8>
 800b13a:	4b23      	ldr	r3, [pc, #140]	; (800b1c8 <_svfiprintf_r+0x1f4>)
 800b13c:	bb1b      	cbnz	r3, 800b186 <_svfiprintf_r+0x1b2>
 800b13e:	9b03      	ldr	r3, [sp, #12]
 800b140:	3307      	adds	r3, #7
 800b142:	f023 0307 	bic.w	r3, r3, #7
 800b146:	3308      	adds	r3, #8
 800b148:	9303      	str	r3, [sp, #12]
 800b14a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b14c:	4433      	add	r3, r6
 800b14e:	9309      	str	r3, [sp, #36]	; 0x24
 800b150:	e767      	b.n	800b022 <_svfiprintf_r+0x4e>
 800b152:	460c      	mov	r4, r1
 800b154:	2001      	movs	r0, #1
 800b156:	fb0c 3202 	mla	r2, ip, r2, r3
 800b15a:	e7a5      	b.n	800b0a8 <_svfiprintf_r+0xd4>
 800b15c:	2300      	movs	r3, #0
 800b15e:	f04f 0c0a 	mov.w	ip, #10
 800b162:	4619      	mov	r1, r3
 800b164:	3401      	adds	r4, #1
 800b166:	9305      	str	r3, [sp, #20]
 800b168:	4620      	mov	r0, r4
 800b16a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b16e:	3a30      	subs	r2, #48	; 0x30
 800b170:	2a09      	cmp	r2, #9
 800b172:	d903      	bls.n	800b17c <_svfiprintf_r+0x1a8>
 800b174:	2b00      	cmp	r3, #0
 800b176:	d0c5      	beq.n	800b104 <_svfiprintf_r+0x130>
 800b178:	9105      	str	r1, [sp, #20]
 800b17a:	e7c3      	b.n	800b104 <_svfiprintf_r+0x130>
 800b17c:	4604      	mov	r4, r0
 800b17e:	2301      	movs	r3, #1
 800b180:	fb0c 2101 	mla	r1, ip, r1, r2
 800b184:	e7f0      	b.n	800b168 <_svfiprintf_r+0x194>
 800b186:	ab03      	add	r3, sp, #12
 800b188:	9300      	str	r3, [sp, #0]
 800b18a:	462a      	mov	r2, r5
 800b18c:	4638      	mov	r0, r7
 800b18e:	4b0f      	ldr	r3, [pc, #60]	; (800b1cc <_svfiprintf_r+0x1f8>)
 800b190:	a904      	add	r1, sp, #16
 800b192:	f3af 8000 	nop.w
 800b196:	1c42      	adds	r2, r0, #1
 800b198:	4606      	mov	r6, r0
 800b19a:	d1d6      	bne.n	800b14a <_svfiprintf_r+0x176>
 800b19c:	89ab      	ldrh	r3, [r5, #12]
 800b19e:	065b      	lsls	r3, r3, #25
 800b1a0:	f53f af2c 	bmi.w	800affc <_svfiprintf_r+0x28>
 800b1a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b1a6:	b01d      	add	sp, #116	; 0x74
 800b1a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1ac:	ab03      	add	r3, sp, #12
 800b1ae:	9300      	str	r3, [sp, #0]
 800b1b0:	462a      	mov	r2, r5
 800b1b2:	4638      	mov	r0, r7
 800b1b4:	4b05      	ldr	r3, [pc, #20]	; (800b1cc <_svfiprintf_r+0x1f8>)
 800b1b6:	a904      	add	r1, sp, #16
 800b1b8:	f000 f87c 	bl	800b2b4 <_printf_i>
 800b1bc:	e7eb      	b.n	800b196 <_svfiprintf_r+0x1c2>
 800b1be:	bf00      	nop
 800b1c0:	0800bc7c 	.word	0x0800bc7c
 800b1c4:	0800bc86 	.word	0x0800bc86
 800b1c8:	00000000 	.word	0x00000000
 800b1cc:	0800af1d 	.word	0x0800af1d
 800b1d0:	0800bc82 	.word	0x0800bc82

0800b1d4 <_printf_common>:
 800b1d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1d8:	4616      	mov	r6, r2
 800b1da:	4699      	mov	r9, r3
 800b1dc:	688a      	ldr	r2, [r1, #8]
 800b1de:	690b      	ldr	r3, [r1, #16]
 800b1e0:	4607      	mov	r7, r0
 800b1e2:	4293      	cmp	r3, r2
 800b1e4:	bfb8      	it	lt
 800b1e6:	4613      	movlt	r3, r2
 800b1e8:	6033      	str	r3, [r6, #0]
 800b1ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b1ee:	460c      	mov	r4, r1
 800b1f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b1f4:	b10a      	cbz	r2, 800b1fa <_printf_common+0x26>
 800b1f6:	3301      	adds	r3, #1
 800b1f8:	6033      	str	r3, [r6, #0]
 800b1fa:	6823      	ldr	r3, [r4, #0]
 800b1fc:	0699      	lsls	r1, r3, #26
 800b1fe:	bf42      	ittt	mi
 800b200:	6833      	ldrmi	r3, [r6, #0]
 800b202:	3302      	addmi	r3, #2
 800b204:	6033      	strmi	r3, [r6, #0]
 800b206:	6825      	ldr	r5, [r4, #0]
 800b208:	f015 0506 	ands.w	r5, r5, #6
 800b20c:	d106      	bne.n	800b21c <_printf_common+0x48>
 800b20e:	f104 0a19 	add.w	sl, r4, #25
 800b212:	68e3      	ldr	r3, [r4, #12]
 800b214:	6832      	ldr	r2, [r6, #0]
 800b216:	1a9b      	subs	r3, r3, r2
 800b218:	42ab      	cmp	r3, r5
 800b21a:	dc28      	bgt.n	800b26e <_printf_common+0x9a>
 800b21c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b220:	1e13      	subs	r3, r2, #0
 800b222:	6822      	ldr	r2, [r4, #0]
 800b224:	bf18      	it	ne
 800b226:	2301      	movne	r3, #1
 800b228:	0692      	lsls	r2, r2, #26
 800b22a:	d42d      	bmi.n	800b288 <_printf_common+0xb4>
 800b22c:	4649      	mov	r1, r9
 800b22e:	4638      	mov	r0, r7
 800b230:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b234:	47c0      	blx	r8
 800b236:	3001      	adds	r0, #1
 800b238:	d020      	beq.n	800b27c <_printf_common+0xa8>
 800b23a:	6823      	ldr	r3, [r4, #0]
 800b23c:	68e5      	ldr	r5, [r4, #12]
 800b23e:	f003 0306 	and.w	r3, r3, #6
 800b242:	2b04      	cmp	r3, #4
 800b244:	bf18      	it	ne
 800b246:	2500      	movne	r5, #0
 800b248:	6832      	ldr	r2, [r6, #0]
 800b24a:	f04f 0600 	mov.w	r6, #0
 800b24e:	68a3      	ldr	r3, [r4, #8]
 800b250:	bf08      	it	eq
 800b252:	1aad      	subeq	r5, r5, r2
 800b254:	6922      	ldr	r2, [r4, #16]
 800b256:	bf08      	it	eq
 800b258:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b25c:	4293      	cmp	r3, r2
 800b25e:	bfc4      	itt	gt
 800b260:	1a9b      	subgt	r3, r3, r2
 800b262:	18ed      	addgt	r5, r5, r3
 800b264:	341a      	adds	r4, #26
 800b266:	42b5      	cmp	r5, r6
 800b268:	d11a      	bne.n	800b2a0 <_printf_common+0xcc>
 800b26a:	2000      	movs	r0, #0
 800b26c:	e008      	b.n	800b280 <_printf_common+0xac>
 800b26e:	2301      	movs	r3, #1
 800b270:	4652      	mov	r2, sl
 800b272:	4649      	mov	r1, r9
 800b274:	4638      	mov	r0, r7
 800b276:	47c0      	blx	r8
 800b278:	3001      	adds	r0, #1
 800b27a:	d103      	bne.n	800b284 <_printf_common+0xb0>
 800b27c:	f04f 30ff 	mov.w	r0, #4294967295
 800b280:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b284:	3501      	adds	r5, #1
 800b286:	e7c4      	b.n	800b212 <_printf_common+0x3e>
 800b288:	2030      	movs	r0, #48	; 0x30
 800b28a:	18e1      	adds	r1, r4, r3
 800b28c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b290:	1c5a      	adds	r2, r3, #1
 800b292:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b296:	4422      	add	r2, r4
 800b298:	3302      	adds	r3, #2
 800b29a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b29e:	e7c5      	b.n	800b22c <_printf_common+0x58>
 800b2a0:	2301      	movs	r3, #1
 800b2a2:	4622      	mov	r2, r4
 800b2a4:	4649      	mov	r1, r9
 800b2a6:	4638      	mov	r0, r7
 800b2a8:	47c0      	blx	r8
 800b2aa:	3001      	adds	r0, #1
 800b2ac:	d0e6      	beq.n	800b27c <_printf_common+0xa8>
 800b2ae:	3601      	adds	r6, #1
 800b2b0:	e7d9      	b.n	800b266 <_printf_common+0x92>
	...

0800b2b4 <_printf_i>:
 800b2b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b2b8:	460c      	mov	r4, r1
 800b2ba:	7e27      	ldrb	r7, [r4, #24]
 800b2bc:	4691      	mov	r9, r2
 800b2be:	2f78      	cmp	r7, #120	; 0x78
 800b2c0:	4680      	mov	r8, r0
 800b2c2:	469a      	mov	sl, r3
 800b2c4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b2c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b2ca:	d807      	bhi.n	800b2dc <_printf_i+0x28>
 800b2cc:	2f62      	cmp	r7, #98	; 0x62
 800b2ce:	d80a      	bhi.n	800b2e6 <_printf_i+0x32>
 800b2d0:	2f00      	cmp	r7, #0
 800b2d2:	f000 80d9 	beq.w	800b488 <_printf_i+0x1d4>
 800b2d6:	2f58      	cmp	r7, #88	; 0x58
 800b2d8:	f000 80a4 	beq.w	800b424 <_printf_i+0x170>
 800b2dc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b2e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b2e4:	e03a      	b.n	800b35c <_printf_i+0xa8>
 800b2e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b2ea:	2b15      	cmp	r3, #21
 800b2ec:	d8f6      	bhi.n	800b2dc <_printf_i+0x28>
 800b2ee:	a001      	add	r0, pc, #4	; (adr r0, 800b2f4 <_printf_i+0x40>)
 800b2f0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800b2f4:	0800b34d 	.word	0x0800b34d
 800b2f8:	0800b361 	.word	0x0800b361
 800b2fc:	0800b2dd 	.word	0x0800b2dd
 800b300:	0800b2dd 	.word	0x0800b2dd
 800b304:	0800b2dd 	.word	0x0800b2dd
 800b308:	0800b2dd 	.word	0x0800b2dd
 800b30c:	0800b361 	.word	0x0800b361
 800b310:	0800b2dd 	.word	0x0800b2dd
 800b314:	0800b2dd 	.word	0x0800b2dd
 800b318:	0800b2dd 	.word	0x0800b2dd
 800b31c:	0800b2dd 	.word	0x0800b2dd
 800b320:	0800b46f 	.word	0x0800b46f
 800b324:	0800b391 	.word	0x0800b391
 800b328:	0800b451 	.word	0x0800b451
 800b32c:	0800b2dd 	.word	0x0800b2dd
 800b330:	0800b2dd 	.word	0x0800b2dd
 800b334:	0800b491 	.word	0x0800b491
 800b338:	0800b2dd 	.word	0x0800b2dd
 800b33c:	0800b391 	.word	0x0800b391
 800b340:	0800b2dd 	.word	0x0800b2dd
 800b344:	0800b2dd 	.word	0x0800b2dd
 800b348:	0800b459 	.word	0x0800b459
 800b34c:	680b      	ldr	r3, [r1, #0]
 800b34e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b352:	1d1a      	adds	r2, r3, #4
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	600a      	str	r2, [r1, #0]
 800b358:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b35c:	2301      	movs	r3, #1
 800b35e:	e0a4      	b.n	800b4aa <_printf_i+0x1f6>
 800b360:	6825      	ldr	r5, [r4, #0]
 800b362:	6808      	ldr	r0, [r1, #0]
 800b364:	062e      	lsls	r6, r5, #24
 800b366:	f100 0304 	add.w	r3, r0, #4
 800b36a:	d50a      	bpl.n	800b382 <_printf_i+0xce>
 800b36c:	6805      	ldr	r5, [r0, #0]
 800b36e:	600b      	str	r3, [r1, #0]
 800b370:	2d00      	cmp	r5, #0
 800b372:	da03      	bge.n	800b37c <_printf_i+0xc8>
 800b374:	232d      	movs	r3, #45	; 0x2d
 800b376:	426d      	negs	r5, r5
 800b378:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b37c:	230a      	movs	r3, #10
 800b37e:	485e      	ldr	r0, [pc, #376]	; (800b4f8 <_printf_i+0x244>)
 800b380:	e019      	b.n	800b3b6 <_printf_i+0x102>
 800b382:	f015 0f40 	tst.w	r5, #64	; 0x40
 800b386:	6805      	ldr	r5, [r0, #0]
 800b388:	600b      	str	r3, [r1, #0]
 800b38a:	bf18      	it	ne
 800b38c:	b22d      	sxthne	r5, r5
 800b38e:	e7ef      	b.n	800b370 <_printf_i+0xbc>
 800b390:	680b      	ldr	r3, [r1, #0]
 800b392:	6825      	ldr	r5, [r4, #0]
 800b394:	1d18      	adds	r0, r3, #4
 800b396:	6008      	str	r0, [r1, #0]
 800b398:	0628      	lsls	r0, r5, #24
 800b39a:	d501      	bpl.n	800b3a0 <_printf_i+0xec>
 800b39c:	681d      	ldr	r5, [r3, #0]
 800b39e:	e002      	b.n	800b3a6 <_printf_i+0xf2>
 800b3a0:	0669      	lsls	r1, r5, #25
 800b3a2:	d5fb      	bpl.n	800b39c <_printf_i+0xe8>
 800b3a4:	881d      	ldrh	r5, [r3, #0]
 800b3a6:	2f6f      	cmp	r7, #111	; 0x6f
 800b3a8:	bf0c      	ite	eq
 800b3aa:	2308      	moveq	r3, #8
 800b3ac:	230a      	movne	r3, #10
 800b3ae:	4852      	ldr	r0, [pc, #328]	; (800b4f8 <_printf_i+0x244>)
 800b3b0:	2100      	movs	r1, #0
 800b3b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b3b6:	6866      	ldr	r6, [r4, #4]
 800b3b8:	2e00      	cmp	r6, #0
 800b3ba:	bfa8      	it	ge
 800b3bc:	6821      	ldrge	r1, [r4, #0]
 800b3be:	60a6      	str	r6, [r4, #8]
 800b3c0:	bfa4      	itt	ge
 800b3c2:	f021 0104 	bicge.w	r1, r1, #4
 800b3c6:	6021      	strge	r1, [r4, #0]
 800b3c8:	b90d      	cbnz	r5, 800b3ce <_printf_i+0x11a>
 800b3ca:	2e00      	cmp	r6, #0
 800b3cc:	d04d      	beq.n	800b46a <_printf_i+0x1b6>
 800b3ce:	4616      	mov	r6, r2
 800b3d0:	fbb5 f1f3 	udiv	r1, r5, r3
 800b3d4:	fb03 5711 	mls	r7, r3, r1, r5
 800b3d8:	5dc7      	ldrb	r7, [r0, r7]
 800b3da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b3de:	462f      	mov	r7, r5
 800b3e0:	42bb      	cmp	r3, r7
 800b3e2:	460d      	mov	r5, r1
 800b3e4:	d9f4      	bls.n	800b3d0 <_printf_i+0x11c>
 800b3e6:	2b08      	cmp	r3, #8
 800b3e8:	d10b      	bne.n	800b402 <_printf_i+0x14e>
 800b3ea:	6823      	ldr	r3, [r4, #0]
 800b3ec:	07df      	lsls	r7, r3, #31
 800b3ee:	d508      	bpl.n	800b402 <_printf_i+0x14e>
 800b3f0:	6923      	ldr	r3, [r4, #16]
 800b3f2:	6861      	ldr	r1, [r4, #4]
 800b3f4:	4299      	cmp	r1, r3
 800b3f6:	bfde      	ittt	le
 800b3f8:	2330      	movle	r3, #48	; 0x30
 800b3fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b3fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b402:	1b92      	subs	r2, r2, r6
 800b404:	6122      	str	r2, [r4, #16]
 800b406:	464b      	mov	r3, r9
 800b408:	4621      	mov	r1, r4
 800b40a:	4640      	mov	r0, r8
 800b40c:	f8cd a000 	str.w	sl, [sp]
 800b410:	aa03      	add	r2, sp, #12
 800b412:	f7ff fedf 	bl	800b1d4 <_printf_common>
 800b416:	3001      	adds	r0, #1
 800b418:	d14c      	bne.n	800b4b4 <_printf_i+0x200>
 800b41a:	f04f 30ff 	mov.w	r0, #4294967295
 800b41e:	b004      	add	sp, #16
 800b420:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b424:	4834      	ldr	r0, [pc, #208]	; (800b4f8 <_printf_i+0x244>)
 800b426:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b42a:	680e      	ldr	r6, [r1, #0]
 800b42c:	6823      	ldr	r3, [r4, #0]
 800b42e:	f856 5b04 	ldr.w	r5, [r6], #4
 800b432:	061f      	lsls	r7, r3, #24
 800b434:	600e      	str	r6, [r1, #0]
 800b436:	d514      	bpl.n	800b462 <_printf_i+0x1ae>
 800b438:	07d9      	lsls	r1, r3, #31
 800b43a:	bf44      	itt	mi
 800b43c:	f043 0320 	orrmi.w	r3, r3, #32
 800b440:	6023      	strmi	r3, [r4, #0]
 800b442:	b91d      	cbnz	r5, 800b44c <_printf_i+0x198>
 800b444:	6823      	ldr	r3, [r4, #0]
 800b446:	f023 0320 	bic.w	r3, r3, #32
 800b44a:	6023      	str	r3, [r4, #0]
 800b44c:	2310      	movs	r3, #16
 800b44e:	e7af      	b.n	800b3b0 <_printf_i+0xfc>
 800b450:	6823      	ldr	r3, [r4, #0]
 800b452:	f043 0320 	orr.w	r3, r3, #32
 800b456:	6023      	str	r3, [r4, #0]
 800b458:	2378      	movs	r3, #120	; 0x78
 800b45a:	4828      	ldr	r0, [pc, #160]	; (800b4fc <_printf_i+0x248>)
 800b45c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b460:	e7e3      	b.n	800b42a <_printf_i+0x176>
 800b462:	065e      	lsls	r6, r3, #25
 800b464:	bf48      	it	mi
 800b466:	b2ad      	uxthmi	r5, r5
 800b468:	e7e6      	b.n	800b438 <_printf_i+0x184>
 800b46a:	4616      	mov	r6, r2
 800b46c:	e7bb      	b.n	800b3e6 <_printf_i+0x132>
 800b46e:	680b      	ldr	r3, [r1, #0]
 800b470:	6826      	ldr	r6, [r4, #0]
 800b472:	1d1d      	adds	r5, r3, #4
 800b474:	6960      	ldr	r0, [r4, #20]
 800b476:	600d      	str	r5, [r1, #0]
 800b478:	0635      	lsls	r5, r6, #24
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	d501      	bpl.n	800b482 <_printf_i+0x1ce>
 800b47e:	6018      	str	r0, [r3, #0]
 800b480:	e002      	b.n	800b488 <_printf_i+0x1d4>
 800b482:	0671      	lsls	r1, r6, #25
 800b484:	d5fb      	bpl.n	800b47e <_printf_i+0x1ca>
 800b486:	8018      	strh	r0, [r3, #0]
 800b488:	2300      	movs	r3, #0
 800b48a:	4616      	mov	r6, r2
 800b48c:	6123      	str	r3, [r4, #16]
 800b48e:	e7ba      	b.n	800b406 <_printf_i+0x152>
 800b490:	680b      	ldr	r3, [r1, #0]
 800b492:	1d1a      	adds	r2, r3, #4
 800b494:	600a      	str	r2, [r1, #0]
 800b496:	681e      	ldr	r6, [r3, #0]
 800b498:	2100      	movs	r1, #0
 800b49a:	4630      	mov	r0, r6
 800b49c:	6862      	ldr	r2, [r4, #4]
 800b49e:	f000 f82f 	bl	800b500 <memchr>
 800b4a2:	b108      	cbz	r0, 800b4a8 <_printf_i+0x1f4>
 800b4a4:	1b80      	subs	r0, r0, r6
 800b4a6:	6060      	str	r0, [r4, #4]
 800b4a8:	6863      	ldr	r3, [r4, #4]
 800b4aa:	6123      	str	r3, [r4, #16]
 800b4ac:	2300      	movs	r3, #0
 800b4ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b4b2:	e7a8      	b.n	800b406 <_printf_i+0x152>
 800b4b4:	4632      	mov	r2, r6
 800b4b6:	4649      	mov	r1, r9
 800b4b8:	4640      	mov	r0, r8
 800b4ba:	6923      	ldr	r3, [r4, #16]
 800b4bc:	47d0      	blx	sl
 800b4be:	3001      	adds	r0, #1
 800b4c0:	d0ab      	beq.n	800b41a <_printf_i+0x166>
 800b4c2:	6823      	ldr	r3, [r4, #0]
 800b4c4:	079b      	lsls	r3, r3, #30
 800b4c6:	d413      	bmi.n	800b4f0 <_printf_i+0x23c>
 800b4c8:	68e0      	ldr	r0, [r4, #12]
 800b4ca:	9b03      	ldr	r3, [sp, #12]
 800b4cc:	4298      	cmp	r0, r3
 800b4ce:	bfb8      	it	lt
 800b4d0:	4618      	movlt	r0, r3
 800b4d2:	e7a4      	b.n	800b41e <_printf_i+0x16a>
 800b4d4:	2301      	movs	r3, #1
 800b4d6:	4632      	mov	r2, r6
 800b4d8:	4649      	mov	r1, r9
 800b4da:	4640      	mov	r0, r8
 800b4dc:	47d0      	blx	sl
 800b4de:	3001      	adds	r0, #1
 800b4e0:	d09b      	beq.n	800b41a <_printf_i+0x166>
 800b4e2:	3501      	adds	r5, #1
 800b4e4:	68e3      	ldr	r3, [r4, #12]
 800b4e6:	9903      	ldr	r1, [sp, #12]
 800b4e8:	1a5b      	subs	r3, r3, r1
 800b4ea:	42ab      	cmp	r3, r5
 800b4ec:	dcf2      	bgt.n	800b4d4 <_printf_i+0x220>
 800b4ee:	e7eb      	b.n	800b4c8 <_printf_i+0x214>
 800b4f0:	2500      	movs	r5, #0
 800b4f2:	f104 0619 	add.w	r6, r4, #25
 800b4f6:	e7f5      	b.n	800b4e4 <_printf_i+0x230>
 800b4f8:	0800bc8d 	.word	0x0800bc8d
 800b4fc:	0800bc9e 	.word	0x0800bc9e

0800b500 <memchr>:
 800b500:	4603      	mov	r3, r0
 800b502:	b510      	push	{r4, lr}
 800b504:	b2c9      	uxtb	r1, r1
 800b506:	4402      	add	r2, r0
 800b508:	4293      	cmp	r3, r2
 800b50a:	4618      	mov	r0, r3
 800b50c:	d101      	bne.n	800b512 <memchr+0x12>
 800b50e:	2000      	movs	r0, #0
 800b510:	e003      	b.n	800b51a <memchr+0x1a>
 800b512:	7804      	ldrb	r4, [r0, #0]
 800b514:	3301      	adds	r3, #1
 800b516:	428c      	cmp	r4, r1
 800b518:	d1f6      	bne.n	800b508 <memchr+0x8>
 800b51a:	bd10      	pop	{r4, pc}

0800b51c <memmove>:
 800b51c:	4288      	cmp	r0, r1
 800b51e:	b510      	push	{r4, lr}
 800b520:	eb01 0402 	add.w	r4, r1, r2
 800b524:	d902      	bls.n	800b52c <memmove+0x10>
 800b526:	4284      	cmp	r4, r0
 800b528:	4623      	mov	r3, r4
 800b52a:	d807      	bhi.n	800b53c <memmove+0x20>
 800b52c:	1e43      	subs	r3, r0, #1
 800b52e:	42a1      	cmp	r1, r4
 800b530:	d008      	beq.n	800b544 <memmove+0x28>
 800b532:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b536:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b53a:	e7f8      	b.n	800b52e <memmove+0x12>
 800b53c:	4601      	mov	r1, r0
 800b53e:	4402      	add	r2, r0
 800b540:	428a      	cmp	r2, r1
 800b542:	d100      	bne.n	800b546 <memmove+0x2a>
 800b544:	bd10      	pop	{r4, pc}
 800b546:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b54a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b54e:	e7f7      	b.n	800b540 <memmove+0x24>

0800b550 <_free_r>:
 800b550:	b538      	push	{r3, r4, r5, lr}
 800b552:	4605      	mov	r5, r0
 800b554:	2900      	cmp	r1, #0
 800b556:	d043      	beq.n	800b5e0 <_free_r+0x90>
 800b558:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b55c:	1f0c      	subs	r4, r1, #4
 800b55e:	2b00      	cmp	r3, #0
 800b560:	bfb8      	it	lt
 800b562:	18e4      	addlt	r4, r4, r3
 800b564:	f000 f8d0 	bl	800b708 <__malloc_lock>
 800b568:	4a1e      	ldr	r2, [pc, #120]	; (800b5e4 <_free_r+0x94>)
 800b56a:	6813      	ldr	r3, [r2, #0]
 800b56c:	4610      	mov	r0, r2
 800b56e:	b933      	cbnz	r3, 800b57e <_free_r+0x2e>
 800b570:	6063      	str	r3, [r4, #4]
 800b572:	6014      	str	r4, [r2, #0]
 800b574:	4628      	mov	r0, r5
 800b576:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b57a:	f000 b8cb 	b.w	800b714 <__malloc_unlock>
 800b57e:	42a3      	cmp	r3, r4
 800b580:	d90a      	bls.n	800b598 <_free_r+0x48>
 800b582:	6821      	ldr	r1, [r4, #0]
 800b584:	1862      	adds	r2, r4, r1
 800b586:	4293      	cmp	r3, r2
 800b588:	bf01      	itttt	eq
 800b58a:	681a      	ldreq	r2, [r3, #0]
 800b58c:	685b      	ldreq	r3, [r3, #4]
 800b58e:	1852      	addeq	r2, r2, r1
 800b590:	6022      	streq	r2, [r4, #0]
 800b592:	6063      	str	r3, [r4, #4]
 800b594:	6004      	str	r4, [r0, #0]
 800b596:	e7ed      	b.n	800b574 <_free_r+0x24>
 800b598:	461a      	mov	r2, r3
 800b59a:	685b      	ldr	r3, [r3, #4]
 800b59c:	b10b      	cbz	r3, 800b5a2 <_free_r+0x52>
 800b59e:	42a3      	cmp	r3, r4
 800b5a0:	d9fa      	bls.n	800b598 <_free_r+0x48>
 800b5a2:	6811      	ldr	r1, [r2, #0]
 800b5a4:	1850      	adds	r0, r2, r1
 800b5a6:	42a0      	cmp	r0, r4
 800b5a8:	d10b      	bne.n	800b5c2 <_free_r+0x72>
 800b5aa:	6820      	ldr	r0, [r4, #0]
 800b5ac:	4401      	add	r1, r0
 800b5ae:	1850      	adds	r0, r2, r1
 800b5b0:	4283      	cmp	r3, r0
 800b5b2:	6011      	str	r1, [r2, #0]
 800b5b4:	d1de      	bne.n	800b574 <_free_r+0x24>
 800b5b6:	6818      	ldr	r0, [r3, #0]
 800b5b8:	685b      	ldr	r3, [r3, #4]
 800b5ba:	4401      	add	r1, r0
 800b5bc:	6011      	str	r1, [r2, #0]
 800b5be:	6053      	str	r3, [r2, #4]
 800b5c0:	e7d8      	b.n	800b574 <_free_r+0x24>
 800b5c2:	d902      	bls.n	800b5ca <_free_r+0x7a>
 800b5c4:	230c      	movs	r3, #12
 800b5c6:	602b      	str	r3, [r5, #0]
 800b5c8:	e7d4      	b.n	800b574 <_free_r+0x24>
 800b5ca:	6820      	ldr	r0, [r4, #0]
 800b5cc:	1821      	adds	r1, r4, r0
 800b5ce:	428b      	cmp	r3, r1
 800b5d0:	bf01      	itttt	eq
 800b5d2:	6819      	ldreq	r1, [r3, #0]
 800b5d4:	685b      	ldreq	r3, [r3, #4]
 800b5d6:	1809      	addeq	r1, r1, r0
 800b5d8:	6021      	streq	r1, [r4, #0]
 800b5da:	6063      	str	r3, [r4, #4]
 800b5dc:	6054      	str	r4, [r2, #4]
 800b5de:	e7c9      	b.n	800b574 <_free_r+0x24>
 800b5e0:	bd38      	pop	{r3, r4, r5, pc}
 800b5e2:	bf00      	nop
 800b5e4:	20000370 	.word	0x20000370

0800b5e8 <_malloc_r>:
 800b5e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5ea:	1ccd      	adds	r5, r1, #3
 800b5ec:	f025 0503 	bic.w	r5, r5, #3
 800b5f0:	3508      	adds	r5, #8
 800b5f2:	2d0c      	cmp	r5, #12
 800b5f4:	bf38      	it	cc
 800b5f6:	250c      	movcc	r5, #12
 800b5f8:	2d00      	cmp	r5, #0
 800b5fa:	4606      	mov	r6, r0
 800b5fc:	db01      	blt.n	800b602 <_malloc_r+0x1a>
 800b5fe:	42a9      	cmp	r1, r5
 800b600:	d903      	bls.n	800b60a <_malloc_r+0x22>
 800b602:	230c      	movs	r3, #12
 800b604:	6033      	str	r3, [r6, #0]
 800b606:	2000      	movs	r0, #0
 800b608:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b60a:	f000 f87d 	bl	800b708 <__malloc_lock>
 800b60e:	4921      	ldr	r1, [pc, #132]	; (800b694 <_malloc_r+0xac>)
 800b610:	680a      	ldr	r2, [r1, #0]
 800b612:	4614      	mov	r4, r2
 800b614:	b99c      	cbnz	r4, 800b63e <_malloc_r+0x56>
 800b616:	4f20      	ldr	r7, [pc, #128]	; (800b698 <_malloc_r+0xb0>)
 800b618:	683b      	ldr	r3, [r7, #0]
 800b61a:	b923      	cbnz	r3, 800b626 <_malloc_r+0x3e>
 800b61c:	4621      	mov	r1, r4
 800b61e:	4630      	mov	r0, r6
 800b620:	f000 f862 	bl	800b6e8 <_sbrk_r>
 800b624:	6038      	str	r0, [r7, #0]
 800b626:	4629      	mov	r1, r5
 800b628:	4630      	mov	r0, r6
 800b62a:	f000 f85d 	bl	800b6e8 <_sbrk_r>
 800b62e:	1c43      	adds	r3, r0, #1
 800b630:	d123      	bne.n	800b67a <_malloc_r+0x92>
 800b632:	230c      	movs	r3, #12
 800b634:	4630      	mov	r0, r6
 800b636:	6033      	str	r3, [r6, #0]
 800b638:	f000 f86c 	bl	800b714 <__malloc_unlock>
 800b63c:	e7e3      	b.n	800b606 <_malloc_r+0x1e>
 800b63e:	6823      	ldr	r3, [r4, #0]
 800b640:	1b5b      	subs	r3, r3, r5
 800b642:	d417      	bmi.n	800b674 <_malloc_r+0x8c>
 800b644:	2b0b      	cmp	r3, #11
 800b646:	d903      	bls.n	800b650 <_malloc_r+0x68>
 800b648:	6023      	str	r3, [r4, #0]
 800b64a:	441c      	add	r4, r3
 800b64c:	6025      	str	r5, [r4, #0]
 800b64e:	e004      	b.n	800b65a <_malloc_r+0x72>
 800b650:	6863      	ldr	r3, [r4, #4]
 800b652:	42a2      	cmp	r2, r4
 800b654:	bf0c      	ite	eq
 800b656:	600b      	streq	r3, [r1, #0]
 800b658:	6053      	strne	r3, [r2, #4]
 800b65a:	4630      	mov	r0, r6
 800b65c:	f000 f85a 	bl	800b714 <__malloc_unlock>
 800b660:	f104 000b 	add.w	r0, r4, #11
 800b664:	1d23      	adds	r3, r4, #4
 800b666:	f020 0007 	bic.w	r0, r0, #7
 800b66a:	1ac2      	subs	r2, r0, r3
 800b66c:	d0cc      	beq.n	800b608 <_malloc_r+0x20>
 800b66e:	1a1b      	subs	r3, r3, r0
 800b670:	50a3      	str	r3, [r4, r2]
 800b672:	e7c9      	b.n	800b608 <_malloc_r+0x20>
 800b674:	4622      	mov	r2, r4
 800b676:	6864      	ldr	r4, [r4, #4]
 800b678:	e7cc      	b.n	800b614 <_malloc_r+0x2c>
 800b67a:	1cc4      	adds	r4, r0, #3
 800b67c:	f024 0403 	bic.w	r4, r4, #3
 800b680:	42a0      	cmp	r0, r4
 800b682:	d0e3      	beq.n	800b64c <_malloc_r+0x64>
 800b684:	1a21      	subs	r1, r4, r0
 800b686:	4630      	mov	r0, r6
 800b688:	f000 f82e 	bl	800b6e8 <_sbrk_r>
 800b68c:	3001      	adds	r0, #1
 800b68e:	d1dd      	bne.n	800b64c <_malloc_r+0x64>
 800b690:	e7cf      	b.n	800b632 <_malloc_r+0x4a>
 800b692:	bf00      	nop
 800b694:	20000370 	.word	0x20000370
 800b698:	20000374 	.word	0x20000374

0800b69c <_realloc_r>:
 800b69c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b69e:	4607      	mov	r7, r0
 800b6a0:	4614      	mov	r4, r2
 800b6a2:	460e      	mov	r6, r1
 800b6a4:	b921      	cbnz	r1, 800b6b0 <_realloc_r+0x14>
 800b6a6:	4611      	mov	r1, r2
 800b6a8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b6ac:	f7ff bf9c 	b.w	800b5e8 <_malloc_r>
 800b6b0:	b922      	cbnz	r2, 800b6bc <_realloc_r+0x20>
 800b6b2:	f7ff ff4d 	bl	800b550 <_free_r>
 800b6b6:	4625      	mov	r5, r4
 800b6b8:	4628      	mov	r0, r5
 800b6ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b6bc:	f000 f830 	bl	800b720 <_malloc_usable_size_r>
 800b6c0:	42a0      	cmp	r0, r4
 800b6c2:	d20f      	bcs.n	800b6e4 <_realloc_r+0x48>
 800b6c4:	4621      	mov	r1, r4
 800b6c6:	4638      	mov	r0, r7
 800b6c8:	f7ff ff8e 	bl	800b5e8 <_malloc_r>
 800b6cc:	4605      	mov	r5, r0
 800b6ce:	2800      	cmp	r0, #0
 800b6d0:	d0f2      	beq.n	800b6b8 <_realloc_r+0x1c>
 800b6d2:	4631      	mov	r1, r6
 800b6d4:	4622      	mov	r2, r4
 800b6d6:	f7ff fbeb 	bl	800aeb0 <memcpy>
 800b6da:	4631      	mov	r1, r6
 800b6dc:	4638      	mov	r0, r7
 800b6de:	f7ff ff37 	bl	800b550 <_free_r>
 800b6e2:	e7e9      	b.n	800b6b8 <_realloc_r+0x1c>
 800b6e4:	4635      	mov	r5, r6
 800b6e6:	e7e7      	b.n	800b6b8 <_realloc_r+0x1c>

0800b6e8 <_sbrk_r>:
 800b6e8:	b538      	push	{r3, r4, r5, lr}
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	4d05      	ldr	r5, [pc, #20]	; (800b704 <_sbrk_r+0x1c>)
 800b6ee:	4604      	mov	r4, r0
 800b6f0:	4608      	mov	r0, r1
 800b6f2:	602b      	str	r3, [r5, #0]
 800b6f4:	f7f6 fc1a 	bl	8001f2c <_sbrk>
 800b6f8:	1c43      	adds	r3, r0, #1
 800b6fa:	d102      	bne.n	800b702 <_sbrk_r+0x1a>
 800b6fc:	682b      	ldr	r3, [r5, #0]
 800b6fe:	b103      	cbz	r3, 800b702 <_sbrk_r+0x1a>
 800b700:	6023      	str	r3, [r4, #0]
 800b702:	bd38      	pop	{r3, r4, r5, pc}
 800b704:	20004658 	.word	0x20004658

0800b708 <__malloc_lock>:
 800b708:	4801      	ldr	r0, [pc, #4]	; (800b710 <__malloc_lock+0x8>)
 800b70a:	f000 b811 	b.w	800b730 <__retarget_lock_acquire_recursive>
 800b70e:	bf00      	nop
 800b710:	20004660 	.word	0x20004660

0800b714 <__malloc_unlock>:
 800b714:	4801      	ldr	r0, [pc, #4]	; (800b71c <__malloc_unlock+0x8>)
 800b716:	f000 b80c 	b.w	800b732 <__retarget_lock_release_recursive>
 800b71a:	bf00      	nop
 800b71c:	20004660 	.word	0x20004660

0800b720 <_malloc_usable_size_r>:
 800b720:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b724:	1f18      	subs	r0, r3, #4
 800b726:	2b00      	cmp	r3, #0
 800b728:	bfbc      	itt	lt
 800b72a:	580b      	ldrlt	r3, [r1, r0]
 800b72c:	18c0      	addlt	r0, r0, r3
 800b72e:	4770      	bx	lr

0800b730 <__retarget_lock_acquire_recursive>:
 800b730:	4770      	bx	lr

0800b732 <__retarget_lock_release_recursive>:
 800b732:	4770      	bx	lr

0800b734 <_init>:
 800b734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b736:	bf00      	nop
 800b738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b73a:	bc08      	pop	{r3}
 800b73c:	469e      	mov	lr, r3
 800b73e:	4770      	bx	lr

0800b740 <_fini>:
 800b740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b742:	bf00      	nop
 800b744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b746:	bc08      	pop	{r3}
 800b748:	469e      	mov	lr, r3
 800b74a:	4770      	bx	lr
