module TopModule (
    input clk,
    input a,
    input b,
    output out_assign,
    output reg out_always_comb,
    output reg out_always_ff
);

    // Continuous assignment
    assign out_assign = a ^ b;

    // Combinational always block
    always @(*) begin
        out_always_comb = a ^ b;
    end

    // Clocked always block (output delayed by one clock cycle)
    always @(posedge clk) begin
        out_always_ff <= a ^ b;
    end

endmodule
