{
  "constraints__clocks__count": 3,
  "constraints__clocks__details": [
    "mrx_clk_pad_i: 500.0000",
    "mtx_clk_pad_i: 500.0000",
    "wb_clk_i: 1500.0000"
  ],
  "cts__clock__skew__hold": 195.186,
  "cts__clock__skew__hold__post_repair": 195.115,
  "cts__clock__skew__hold__pre_repair": 195.115,
  "cts__clock__skew__setup": 209.266,
  "cts__clock__skew__setup__post_repair": 209.209,
  "cts__clock__skew__setup__pre_repair": 209.209,
  "cts__cpu__total": 74.72,
  "cts__design__core__area": 18701.9,
  "cts__design__core__area__post_repair": 18701.9,
  "cts__design__core__area__pre_repair": 18701.9,
  "cts__design__die__area": 19872.3,
  "cts__design__die__area__post_repair": 19872.3,
  "cts__design__die__area__pre_repair": 19872.3,
  "cts__design__instance__area": 8012.76,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 8010.51,
  "cts__design__instance__area__pre_repair": 8010.51,
  "cts__design__instance__area__stdcell": 8012.76,
  "cts__design__instance__area__stdcell__post_repair": 8010.51,
  "cts__design__instance__area__stdcell__pre_repair": 8010.51,
  "cts__design__instance__count": 58333,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 58313,
  "cts__design__instance__count__pre_repair": 58313,
  "cts__design__instance__count__setup_buffer": 16,
  "cts__design__instance__count__stdcell": 58333,
  "cts__design__instance__count__stdcell__post_repair": 58313,
  "cts__design__instance__count__stdcell__pre_repair": 58313,
  "cts__design__instance__displacement__max": 0.972,
  "cts__design__instance__displacement__mean": 0,
  "cts__design__instance__displacement__total": 16.367,
  "cts__design__instance__utilization": 0.428446,
  "cts__design__instance__utilization__post_repair": 0.428326,
  "cts__design__instance__utilization__pre_repair": 0.428326,
  "cts__design__instance__utilization__stdcell": 0.428446,
  "cts__design__instance__utilization__stdcell__post_repair": 0.428326,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.428326,
  "cts__design__io": 216,
  "cts__design__io__post_repair": 216,
  "cts__design__io__pre_repair": 216,
  "cts__design__violations": 0,
  "cts__mem__peak": 510808.0,
  "cts__power__internal__total": 0.0478144,
  "cts__power__internal__total__post_repair": 0.0478148,
  "cts__power__internal__total__pre_repair": 0.0478148,
  "cts__power__leakage__total": 6.54686e-06,
  "cts__power__leakage__total__post_repair": 6.54359e-06,
  "cts__power__leakage__total__pre_repair": 6.54359e-06,
  "cts__power__switching__total": 0.013154,
  "cts__power__switching__total__post_repair": 0.0131236,
  "cts__power__switching__total__pre_repair": 0.0131236,
  "cts__power__total": 0.060975,
  "cts__power__total__post_repair": 0.0609449,
  "cts__power__total__pre_repair": 0.0609449,
  "cts__route__wirelength__estimated": 161510,
  "cts__runtime__total": "1:15.05",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.103629,
  "cts__timing__drv__max_cap_limit__post_repair": 0.104538,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.104538,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.0204474,
  "cts__timing__drv__max_slew_limit__post_repair": 0.0307344,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.0307344,
  "cts__timing__drv__setup_violation_count": 17,
  "cts__timing__drv__setup_violation_count__post_repair": 18,
  "cts__timing__drv__setup_violation_count__pre_repair": 18,
  "cts__timing__setup__tns": -387.869,
  "cts__timing__setup__tns__post_repair": -1552.81,
  "cts__timing__setup__tns__pre_repair": -1552.81,
  "cts__timing__setup__ws": -25.4477,
  "cts__timing__setup__ws__post_repair": -91.3039,
  "cts__timing__setup__ws__pre_repair": -91.3039,
  "design__io__hpwl": 8312149,
  "detailedplace__cpu__total": 54.32,
  "detailedplace__design__core__area": 18701.9,
  "detailedplace__design__die__area": 19872.3,
  "detailedplace__design__instance__area": 7751.14,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 7751.14,
  "detailedplace__design__instance__count": 57720,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 57720,
  "detailedplace__design__instance__displacement__max": 2.052,
  "detailedplace__design__instance__displacement__mean": 0.37,
  "detailedplace__design__instance__displacement__total": 21402.8,
  "detailedplace__design__instance__utilization": 0.414457,
  "detailedplace__design__instance__utilization__stdcell": 0.414457,
  "detailedplace__design__io": 216,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 448020.0,
  "detailedplace__power__internal__total": 0.0329735,
  "detailedplace__power__leakage__total": 6.27279e-06,
  "detailedplace__power__switching__total": 0.00238149,
  "detailedplace__power__total": 0.0353613,
  "detailedplace__route__wirelength__estimated": 159039,
  "detailedplace__runtime__total": "0:54.60",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.104538,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.0307312,
  "detailedplace__timing__drv__setup_violation_count": 18,
  "detailedplace__timing__setup__tns": -1482.38,
  "detailedplace__timing__setup__ws": -87.2915,
  "detailedroute__cpu__total": 9124.19,
  "detailedroute__mem__peak": 11099024.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 32141,
  "detailedroute__route__drc_errors__iter:2": 315,
  "detailedroute__route__drc_errors__iter:3": 85,
  "detailedroute__route__drc_errors__iter:4": 1,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 56458,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 502746,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 502746,
  "detailedroute__route__wirelength": 221962,
  "detailedroute__route__wirelength__iter:1": 223726,
  "detailedroute__route__wirelength__iter:2": 221998,
  "detailedroute__route__wirelength__iter:3": 221965,
  "detailedroute__route__wirelength__iter:4": 221962,
  "detailedroute__route__wirelength__iter:5": 221962,
  "detailedroute__runtime__total": "7:03.75",
  "fillcell__cpu__total": 2.89,
  "fillcell__mem__peak": 341400.0,
  "fillcell__runtime__total": "0:03.07",
  "finish__clock__skew__hold": 205.636,
  "finish__clock__skew__setup": 221.477,
  "finish__cpu__total": 87.82,
  "finish__design__core__area": 18701.9,
  "finish__design__die__area": 19872.3,
  "finish__design__instance__area": 8015.79,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 8015.79,
  "finish__design__instance__count": 58344,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 58344,
  "finish__design__instance__utilization": 0.428608,
  "finish__design__instance__utilization__stdcell": 0.428608,
  "finish__design__io": 216,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 0.38469,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.384586,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.440845,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.437187,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.329155,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.437187,
  "finish__mem__peak": 1946324.0,
  "finish__power__internal__total": 0.0478693,
  "finish__power__leakage__total": 6.55164e-06,
  "finish__power__switching__total": 0.0134972,
  "finish__power__total": 0.0613731,
  "finish__runtime__total": "1:28.77",
  "finish__timing__drv__hold_violation_count": 0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.0824356,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 648,
  "finish__timing__drv__max_slew_limit": -0.594586,
  "finish__timing__drv__setup_violation_count": 49,
  "finish__timing__setup__tns": -3324.5,
  "finish__timing__setup__ws": -109.502,
  "finish__timing__wns_percent_delay": -6.146817,
  "finish_merge__cpu__total": 11.22,
  "finish_merge__mem__peak": 727168.0,
  "finish_merge__runtime__total": "0:11.75",
  "floorplan__cpu__total": 16.99,
  "floorplan__design__core__area": 18701.9,
  "floorplan__design__die__area": 19872.3,
  "floorplan__design__instance__area": 7053.31,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 7053.31,
  "floorplan__design__instance__count": 53170,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 53170,
  "floorplan__design__instance__utilization": 0.377144,
  "floorplan__design__instance__utilization__stdcell": 0.377144,
  "floorplan__design__io": 216,
  "floorplan__mem__peak": 370036.0,
  "floorplan__power__internal__total": 0.0387106,
  "floorplan__power__leakage__total": 5.23395e-06,
  "floorplan__power__switching__total": 0.00159773,
  "floorplan__power__total": 0.0403135,
  "floorplan__runtime__total": "0:17.33",
  "floorplan__timing__setup__tns": -17482600.0,
  "floorplan__timing__setup__ws": -118111,
  "floorplan_io__cpu__total": 2.05,
  "floorplan_io__mem__peak": 242440.0,
  "floorplan_io__runtime__total": "0:02.17",
  "floorplan_macro__cpu__total": 2.13,
  "floorplan_macro__mem__peak": 241704.0,
  "floorplan_macro__runtime__total": "0:02.25",
  "floorplan_pdn__cpu__total": 3.21,
  "floorplan_pdn__mem__peak": 250560.0,
  "floorplan_pdn__runtime__total": "0:03.34",
  "floorplan_tap__cpu__total": 2.36,
  "floorplan_tap__mem__peak": 209620.0,
  "floorplan_tap__runtime__total": "0:02.47",
  "floorplan_tdms__cpu__total": 2.1,
  "floorplan_tdms__mem__peak": 240592.0,
  "floorplan_tdms__runtime__total": "0:02.22",
  "globalplace__cpu__total": 242.55,
  "globalplace__design__core__area": 18701.9,
  "globalplace__design__die__area": 19872.3,
  "globalplace__design__instance__area": 7119.85,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 7119.85,
  "globalplace__design__instance__count": 55452,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 55452,
  "globalplace__design__instance__utilization": 0.380702,
  "globalplace__design__instance__utilization__stdcell": 0.380702,
  "globalplace__design__io": 216,
  "globalplace__mem__peak": 780692.0,
  "globalplace__power__internal__total": 0.0415318,
  "globalplace__power__leakage__total": 5.23395e-06,
  "globalplace__power__switching__total": 0.00214446,
  "globalplace__power__total": 0.0436815,
  "globalplace__runtime__total": "3:12.80",
  "globalplace__timing__setup__tns": -32188700.0,
  "globalplace__timing__setup__ws": -216005,
  "globalplace_io__cpu__total": 2.13,
  "globalplace_io__mem__peak": 249576.0,
  "globalplace_io__runtime__total": "0:02.27",
  "globalplace_skip_io__cpu__total": 17.67,
  "globalplace_skip_io__mem__peak": 316504.0,
  "globalplace_skip_io__runtime__total": "0:17.85",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 193.386,
  "globalroute__clock__skew__setup": 208.098,
  "globalroute__cpu__total": 100.5,
  "globalroute__design__core__area": 18701.9,
  "globalroute__design__die__area": 19872.3,
  "globalroute__design__instance__area": 8015.79,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 8015.79,
  "globalroute__design__instance__count": 58344,
  "globalroute__design__instance__count__hold_buffer": 0,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__setup_buffer": 2,
  "globalroute__design__instance__count__stdcell": 58344,
  "globalroute__design__instance__displacement__max": 0.702,
  "globalroute__design__instance__displacement__mean": 0,
  "globalroute__design__instance__displacement__total": 0.972,
  "globalroute__design__instance__utilization": 0.428608,
  "globalroute__design__instance__utilization__stdcell": 0.428608,
  "globalroute__design__io": 216,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 1077504.0,
  "globalroute__power__internal__total": 0.0478091,
  "globalroute__power__leakage__total": 6.55123e-06,
  "globalroute__power__switching__total": 0.013795,
  "globalroute__power__total": 0.0616106,
  "globalroute__route__wirelength__estimated": 161797,
  "globalroute__runtime__total": "1:41.18",
  "globalroute__timing__clock__slack": "N/A",
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.0779811,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 44,
  "globalroute__timing__drv__max_slew_limit": -0.12833,
  "globalroute__timing__drv__setup_violation_count": 17,
  "globalroute__timing__setup__tns": -657.241,
  "globalroute__timing__setup__ws": -41.8255,
  "placeopt__cpu__total": 51.24,
  "placeopt__design__core__area": 18701.9,
  "placeopt__design__core__area__pre_opt": 18701.9,
  "placeopt__design__die__area": 19872.3,
  "placeopt__design__die__area__pre_opt": 19872.3,
  "placeopt__design__instance__area": 7751.14,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 7119.85,
  "placeopt__design__instance__area__stdcell": 7751.14,
  "placeopt__design__instance__area__stdcell__pre_opt": 7119.85,
  "placeopt__design__instance__count": 57720,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 55452,
  "placeopt__design__instance__count__stdcell": 57720,
  "placeopt__design__instance__count__stdcell__pre_opt": 55452,
  "placeopt__design__instance__utilization": 0.414457,
  "placeopt__design__instance__utilization__pre_opt": 0.380702,
  "placeopt__design__instance__utilization__stdcell": 0.414457,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.380702,
  "placeopt__design__io": 216,
  "placeopt__design__io__pre_opt": 216,
  "placeopt__mem__peak": 421848.0,
  "placeopt__power__internal__total": 0.032575,
  "placeopt__power__internal__total__pre_opt": 0.0415318,
  "placeopt__power__leakage__total": 6.34448e-06,
  "placeopt__power__leakage__total__pre_opt": 5.23395e-06,
  "placeopt__power__switching__total": 0.00145252,
  "placeopt__power__switching__total__pre_opt": 0.00214446,
  "placeopt__power__total": 0.0340339,
  "placeopt__power__total__pre_opt": 0.0436815,
  "placeopt__runtime__total": "0:51.49",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.113584,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0177998,
  "placeopt__timing__drv__setup_violation_count": 18,
  "placeopt__timing__setup__tns": -1404.13,
  "placeopt__timing__setup__tns__pre_opt": -32188700.0,
  "placeopt__timing__setup__ws": -91.2099,
  "placeopt__timing__setup__ws__pre_opt": -216005,
  "run__flow__design": "ethmac",
  "run__flow__generate_date": "2024-03-13 13:53",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-12539-gfed44ee59",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "2d45c8e92d91ca65ca21178676d038ccb689f66e",
  "run__flow__scripts_commit": "2d45c8e92d91ca65ca21178676d038ccb689f66e",
  "run__flow__uuid": "8e916842-1784-4a38-a7f7-2c45fa6d2a9b",
  "run__flow__variant": "base",
  "synth__cpu__total": 63.11,
  "synth__design__instance__area__stdcell": 7504.26768,
  "synth__design__instance__count__stdcell": 59091.0,
  "synth__mem__peak": 354540.0,
  "synth__runtime__total": "1:03.71",
  "total_time": "0:18:36.070000"
}