Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d3ea40a6cfc544bdb7fee7a9e1ea6970 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot problem1_sim_behav xil_defaultlib.problem1_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FourAndGates
Compiling module xil_defaultlib.FourXorGates
Compiling module xil_defaultlib.TwoToOneMux
Compiling module xil_defaultlib.Four2To1Muxs
Compiling module xil_defaultlib.FourInvert
Compiling module xil_defaultlib.Problem1MuxCircuit
Compiling module xil_defaultlib.problem1_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot problem1_sim_behav
