v 20061020 1
P 3800 4000 3500 4000 1 0 0
{
T 3600 4050 5 8 1 1 0 0 1
pinnumber=20
T 3600 3950 5 8 0 1 0 2 1
pinseq=20
T 3450 4000 9 8 1 1 0 6 1
pinlabel=DIO0 / AD0
T 3450 4000 5 8 0 1 0 8 1
pintype=in
}
P 3800 3600 3500 3600 1 0 0
{
T 3600 3650 5 8 1 1 0 0 1
pinnumber=19
T 3600 3550 5 8 0 1 0 2 1
pinseq=19
T 3450 3600 9 8 1 1 0 6 1
pinlabel=DIO1 / AD1
T 3450 3600 5 8 0 1 0 8 1
pintype=io
}
P 3800 3200 3500 3200 1 0 0
{
T 3600 3250 5 8 1 1 0 0 1
pinnumber=18
T 3600 3150 5 8 0 1 0 2 1
pinseq=18
T 3450 3200 9 8 1 1 0 6 1
pinlabel=DIO2 / AD2
T 3450 3200 5 8 0 1 0 8 1
pintype=io
}
P 3800 2800 3500 2800 1 0 0
{
T 3600 2850 5 8 1 1 0 0 1
pinnumber=17
T 3600 2750 5 8 0 1 0 2 1
pinseq=17
T 3450 2800 9 8 1 1 0 6 1
pinlabel=DIO3 / AD3
T 3450 2800 5 8 0 1 0 8 1
pintype=io
}
P 0 800 300 800 1 0 0
{
T 200 850 5 8 1 1 0 6 1
pinnumber=11
T 200 750 5 8 0 1 0 8 1
pinseq=11
T 350 800 9 8 1 1 0 0 1
pinlabel=DIO4 / AD4
T 350 800 5 8 0 1 0 2 1
pintype=io
}
P 3800 2000 3500 2000 1 0 0
{
T 3600 2050 5 8 1 1 0 0 1
pinnumber=15
T 3600 1950 5 8 0 1 0 2 1
pinseq=15
T 3450 2000 9 8 1 1 0 6 1
pinlabel=DIO5 / AD5 / Ass
T 3450 2000 5 8 0 1 0 8 1
pintype=io
}
P 3800 1200 3500 1200 1 0 0
{
T 3600 1250 5 8 1 1 0 0 1
pinnumber=12
T 3600 1150 5 8 0 1 0 2 1
pinseq=12
T 3450 1200 9 8 1 1 0 6 1
pinlabel=DIO4 / CTS'
T 3450 1200 5 8 0 1 0 8 1
pintype=io
}
P 3800 800 3500 800 1 0 0
{
T 3600 850 5 8 1 1 0 0 1
pinnumber=13
T 3600 750 5 8 0 1 0 2 1
pinseq=13
T 3450 800 9 8 1 1 0 6 1
pinlabel=SLEEP' / ON
T 3450 800 5 8 0 1 0 8 1
pintype=io
}
P 3800 2400 3500 2400 1 0 0
{
T 3600 2450 5 8 1 1 0 0 1
pinnumber=16
T 3600 2350 5 8 0 1 0 2 1
pinseq=16
T 3450 2400 9 8 1 1 0 6 1
pinlabel=DIO6 / AD6 / RTS'
T 3450 2400 5 8 0 1 0 8 1
pintype=io
}
P 3800 1600 3500 1600 1 0 0
{
T 3600 1650 5 8 1 1 0 0 1
pinnumber=14
T 3600 1550 5 8 0 1 0 2 1
pinseq=14
T 3450 1600 9 8 1 1 0 6 1
pinlabel=VREF
T 3450 1600 5 8 0 1 0 8 1
pintype=io
}
P 0 3600 300 3600 1 0 0
{
T 200 3650 5 8 1 1 0 6 1
pinnumber=3
T 200 3550 5 8 0 1 0 8 1
pinseq=3
T 350 3600 9 8 1 1 0 0 1
pinlabel=DIN / CONFIG'
T 350 3600 5 8 0 1 0 2 1
pintype=io
}
P 0 3200 300 3200 1 0 0
{
T 200 3250 5 8 1 1 0 6 1
pinnumber=4
T 200 3150 5 8 0 1 0 8 1
pinseq=4
T 350 3200 9 8 1 1 0 0 1
pinlabel=DO8*
T 350 3200 5 8 0 1 0 2 1
pintype=io
}
P 0 4000 300 4000 1 0 0
{
T 200 4050 5 8 1 1 0 6 1
pinnumber=2
T 200 3950 5 8 0 1 0 8 1
pinseq=2
T 350 4000 9 8 1 1 0 0 1
pinlabel=DOUT
T 350 4000 5 8 0 1 0 2 1
pintype=io
}
P 0 1200 300 1200 1 0 0
{
T 200 1250 5 8 1 1 0 6 1
pinnumber=9
T 200 1150 5 8 0 1 0 8 1
pinseq=9
T 350 1200 9 8 1 1 0 0 1
pinlabel=DTR' / SLEEP_RQ / DI8
T 350 1200 5 8 0 1 0 2 1
pintype=io
}
P 1900 0 1900 300 1 0 0
{
T 1850 200 5 8 1 1 90 6 1
pinnumber=10
T 1950 200 5 8 0 1 90 8 1
pinseq=10
T 2050 500 9 8 1 1 180 0 1
pinlabel=GND
T 1900 350 5 8 0 1 90 2 1
pintype=pwr
}
P 0 2400 300 2400 1 0 0
{
T 200 2450 5 8 1 1 0 6 1
pinnumber=6
T 200 2350 5 8 0 1 0 8 1
pinseq=6
T 350 2400 9 8 1 1 0 0 1
pinlabel=PWM0 / RSSI
T 350 2400 5 8 0 1 0 2 1
pintype=io
}
P 0 2000 300 2000 1 0 0
{
T 200 2050 5 8 1 1 0 6 1
pinnumber=7
T 200 1950 5 8 0 1 0 8 1
pinseq=7
T 350 2000 9 8 1 1 0 0 1
pinlabel=PWM1
T 350 2000 5 8 0 1 0 2 1
pintype=io
}
P 0 2800 300 2800 1 0 0
{
T 200 2850 5 8 1 1 0 6 1
pinnumber=5
T 200 2750 5 8 0 1 0 8 1
pinseq=5
T 350 2800 9 8 1 1 0 0 1
pinlabel=RESET'
T 350 2800 5 8 0 1 0 2 1
pintype=io
}
P 1900 4700 1900 4400 1 0 0
{
T 1850 4500 5 8 1 1 90 0 1
pinnumber=1
T 1850 4500 5 8 0 1 270 8 1
pinseq=1
T 1750 4300 9 8 1 1 180 6 1
pinlabel=VCC
T 1900 4350 5 8 0 1 270 2 1
pintype=pwr
}
P 0 1600 300 1600 1 0 0
{
T 200 1650 5 8 1 1 0 6 1
pinnumber=8
T 200 1550 5 8 0 1 0 8 1
pinseq=8
T 350 1600 9 8 1 1 0 0 1
pinlabel=[reserved]
T 350 1600 5 8 0 1 0 2 1
pintype=io
}
B 300 300 3200 4100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 3300 4500 8 10 1 1 0 6 1
refdes=U?
T 300 4500 9 10 1 0 0 0 1
xbee
T 300 4400 5 10 0 0 0 0 1
device=xbee
T 300 4600 5 10 0 0 0 0 1
footprint=xbee
T 300 4800 5 10 0 0 0 0 1
author=
T 300 5000 5 10 0 0 0 0 1
documentation=
T 300 5200 5 10 0 0 0 0 1
description=
T 300 5400 5 10 0 0 0 0 1
numslots=0
