# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:46:59 on Nov 05,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 08:47:00 on Nov 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:47:00 on Nov 05,2021
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 08:47:00 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:47:00 on Nov 05,2021
# vlog -reportprogress 300 ./d_ff_enable.sv 
# -- Compiling module d_ff_enable
# 
# Top level modules:
# 	d_ff_enable
# End time: 08:47:00 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:47:00 on Nov 05,2021
# vlog -reportprogress 300 ./dec2x4.sv 
# -- Compiling module dec2x4
# 
# Top level modules:
# 	dec2x4
# End time: 08:47:00 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:47:00 on Nov 05,2021
# vlog -reportprogress 300 ./dec3x8.sv 
# -- Compiling module dec3x8
# 
# Top level modules:
# 	dec3x8
# End time: 08:47:00 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:47:00 on Nov 05,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 08:47:00 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:47:00 on Nov 05,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# 
# Top level modules:
# 	mux32_1
# End time: 08:47:00 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:47:00 on Nov 05,2021
# vlog -reportprogress 300 ./mux32_64.sv 
# -- Compiling module mux32_64
# 
# Top level modules:
# 	mux32_64
# End time: 08:47:00 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:47:00 on Nov 05,2021
# vlog -reportprogress 300 ./regFile.sv 
# -- Compiling module regFile
# 
# Top level modules:
# 	regFile
# End time: 08:47:00 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:47:00 on Nov 05,2021
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 08:47:00 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:47:00 on Nov 05,2021
# vlog -reportprogress 300 ./dec5x32.sv 
# -- Compiling module dec5x32
# 
# Top level modules:
# 	dec5x32
# End time: 08:47:01 on Nov 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 08:47:01 on Nov 05,2021
# Loading sv_std.std
# Loading work.regstim
# Loading work.regFile
# Loading work.dec5x32
# Loading work.dec2x4
# Loading work.dec3x8
# Loading work.mux32_64
# Loading work.mux32_1
# Loading work.mux2_1
# Loading work.d_ff_enable
# Loading work.d_ff
# Loading work.mux4_1
# ** Warning: Design size of 11338 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
# End time: 08:48:11 on Nov 05,2021, Elapsed time: 0:01:10
# Errors: 0, Warnings: 1
