06:59:11 INFO  : Registering command handlers for SDK TCF services
06:59:13 INFO  : Launching XSCT server: xsct.bat -interactive H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\temp_xsdb_launch_script.tcl
06:59:17 INFO  : XSCT server has started successfully.
06:59:17 INFO  : Successfully done setting XSCT server connection channel  
06:59:18 INFO  : Successfully done setting SDK workspace  
06:59:18 INFO  : Restoring global repository preferences: 
		 H:\FPGA\VGA\device-tree-xlnx
06:59:18 INFO  : Processing command line option -hwspec H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper.hdf.
22:12:21 INFO  : Launching XSCT server: xsct.bat -interactive H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\temp_xsdb_launch_script.tcl
22:12:28 INFO  : XSCT server has started successfully.
22:12:48 INFO  : Successfully done setting XSCT server connection channel  
22:12:48 INFO  : Successfully done setting SDK workspace  
22:12:53 INFO  : Registering command handlers for SDK TCF services
22:13:03 INFO  : Restoring global repository preferences: 
		 H:\FPGA\VGA\device-tree-xlnx
22:13:03 INFO  : Processing command line option -hwspec H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper.hdf.
22:13:03 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
22:42:26 INFO  : Launching XSCT server: xsct.bat -interactive H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\temp_xsdb_launch_script.tcl
22:42:34 INFO  : XSCT server has started successfully.
22:42:54 INFO  : Successfully done setting XSCT server connection channel  
22:42:54 INFO  : Successfully done setting SDK workspace  
22:43:00 INFO  : Registering command handlers for SDK TCF services
22:43:05 INFO  : Restoring global repository preferences: 
		 H:\FPGA\VGA\device-tree-xlnx
22:43:06 INFO  : Processing command line option -hwspec H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper.hdf.
22:43:06 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
23:41:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:46:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1' command is executed.
23:47:34 INFO  : FPGA configured successfully with bitstream "H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
23:53:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1' command is executed.
23:53:07 INFO  : 'fpga -state' command is executed.
23:53:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:08 INFO  : Jtag cable 'Platform Cable USB 00001abcffac01' is selected.
23:53:08 INFO  : 'jtag frequency' command is executed.
23:53:08 INFO  : Sourcing of 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:53:08 INFO  : Context for 'APU' is selected.
23:53:08 INFO  : Hardware design information is loaded from 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf'.
23:53:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:08 INFO  : Context for 'APU' is selected.
23:53:08 INFO  : 'stop' command is executed.
23:53:10 INFO  : 'ps7_init' command is executed.
23:53:10 INFO  : 'ps7_post_config' command is executed.
23:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:12 INFO  : The application 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/FSBLvga/Debug/FSBLvga.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:53:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
loadhw -hw H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
dow H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/FSBLvga/Debug/FSBLvga.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:12 INFO  : Memory regions updated for context APU
23:53:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:13 INFO  : 'con' command is executed.
23:53:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
con
----------------End of Script----------------

23:53:13 INFO  : Launch script is exported to file 'H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fsblvga.elf_on_local.tcl'
00:24:02 INFO  : Refreshed build settings on project FSBLvga
00:24:02 INFO  : Refreshed build settings on project digilent_example_standalone_0
00:34:49 INFO  : Disconnected from the channel tcfchan#1.
00:34:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1' command is executed.
00:34:50 INFO  : 'fpga -state' command is executed.
00:34:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:51 INFO  : Jtag cable 'Platform Cable USB 00001abcffac01' is selected.
00:34:51 INFO  : 'jtag frequency' command is executed.
00:34:51 INFO  : Sourcing of 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:34:51 INFO  : Context for 'APU' is selected.
00:34:56 INFO  : Hardware design information is loaded from 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf'.
00:34:56 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:56 INFO  : Context for 'APU' is selected.
00:34:56 INFO  : 'stop' command is executed.
00:34:58 INFO  : 'ps7_init' command is executed.
00:34:58 INFO  : 'ps7_post_config' command is executed.
00:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:59 INFO  : The application 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:59 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
loadhw -hw H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
dow H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:59 INFO  : Memory regions updated for context APU
00:34:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:59 INFO  : 'con' command is executed.
00:34:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
con
----------------End of Script----------------

00:34:59 INFO  : Launch script is exported to file 'H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:59:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1' command is executed.
00:59:56 INFO  : FPGA configured successfully with bitstream "H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
01:05:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:06:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:06:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1' command is executed.
01:08:28 INFO  : FPGA configured successfully with bitstream "H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
02:00:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:00:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1' command is executed.
02:00:57 INFO  : FPGA configured successfully with bitstream "H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
02:09:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:09:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1' command is executed.
02:09:36 INFO  : FPGA configured successfully with bitstream "H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
02:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:10:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1' command is executed.
02:10:34 INFO  : FPGA configured successfully with bitstream "H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
02:25:58 INFO  : Disconnected from the channel tcfchan#2.
02:25:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:25:59 INFO  : Jtag cable 'Platform Cable USB 00001abcffac01' is selected.
02:25:59 INFO  : 'jtag frequency' command is executed.
02:25:59 INFO  : Sourcing of 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:25:59 INFO  : Context for 'APU' is selected.
02:26:00 INFO  : System reset is completed.
02:26:03 INFO  : 'after 3000' command is executed.
02:26:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1' command is executed.
02:26:07 INFO  : FPGA configured successfully with bitstream "H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
02:26:08 INFO  : Context for 'APU' is selected.
02:26:14 INFO  : Hardware design information is loaded from 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf'.
02:26:14 INFO  : 'configparams force-mem-access 1' command is executed.
02:26:14 INFO  : Context for 'APU' is selected.
02:26:15 INFO  : 'ps7_init' command is executed.
02:26:15 INFO  : 'ps7_post_config' command is executed.
02:26:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:16 INFO  : The application 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/FSBLvga/Debug/FSBLvga.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:26:16 INFO  : 'configparams force-mem-access 0' command is executed.
02:26:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1
fpga -file H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
loadhw -hw H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
dow H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/FSBLvga/Debug/FSBLvga.elf
configparams force-mem-access 0
----------------End of Script----------------

02:26:17 INFO  : Memory regions updated for context APU
02:26:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:17 INFO  : 'con' command is executed.
02:26:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
con
----------------End of Script----------------

02:26:17 INFO  : Launch script is exported to file 'H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_my_example_linux_0.elf_on_linux_agent.tcl'
02:29:08 INFO  : Disconnected from the channel tcfchan#3.
02:29:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:29:09 INFO  : Jtag cable 'Platform Cable USB 00001abcffac01' is selected.
02:29:09 INFO  : 'jtag frequency' command is executed.
02:29:09 INFO  : Sourcing of 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:29:09 INFO  : Context for 'APU' is selected.
02:29:10 INFO  : System reset is completed.
02:29:13 INFO  : 'after 3000' command is executed.
02:29:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1' command is executed.
02:29:18 INFO  : FPGA configured successfully with bitstream "H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
02:29:18 INFO  : Context for 'APU' is selected.
02:29:23 INFO  : Hardware design information is loaded from 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf'.
02:29:23 INFO  : 'configparams force-mem-access 1' command is executed.
02:29:23 INFO  : Context for 'APU' is selected.
02:29:24 INFO  : 'ps7_init' command is executed.
02:29:24 INFO  : 'ps7_post_config' command is executed.
02:29:24 INFO  : 'configparams force-mem-access 0' command is executed.
02:29:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1
fpga -file H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
loadhw -hw H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

02:29:24 INFO  : Memory regions updated for context APU
02:29:24 INFO  : Launch script is exported to file 'H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_getsourcesapp_2.elf_on_linux_agent.tcl'
02:30:59 INFO  : Disconnected from the channel tcfchan#4.
02:31:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:31:01 INFO  : Jtag cable 'Platform Cable USB 00001abcffac01' is selected.
02:31:01 INFO  : 'jtag frequency' command is executed.
02:31:01 INFO  : Sourcing of 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:31:01 INFO  : Context for 'APU' is selected.
02:31:01 INFO  : System reset is completed.
02:31:04 INFO  : 'after 3000' command is executed.
02:31:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1' command is executed.
02:31:09 INFO  : FPGA configured successfully with bitstream "H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
02:31:09 INFO  : Context for 'APU' is selected.
02:31:15 INFO  : Hardware design information is loaded from 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf'.
02:31:15 INFO  : 'configparams force-mem-access 1' command is executed.
02:31:15 INFO  : Context for 'APU' is selected.
02:31:16 INFO  : 'ps7_init' command is executed.
02:31:16 INFO  : 'ps7_post_config' command is executed.
02:31:16 INFO  : 'configparams force-mem-access 0' command is executed.
02:31:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1
fpga -file H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
loadhw -hw H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

02:31:16 INFO  : Memory regions updated for context APU
02:31:16 INFO  : Launch script is exported to file 'H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_getsourcesapp_2.elf_on_linux_agent.tcl'
02:31:39 INFO  : Disconnected from the channel tcfchan#5.
02:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:31:40 INFO  : Jtag cable 'Platform Cable USB 00001abcffac01' is selected.
02:31:40 INFO  : 'jtag frequency' command is executed.
02:31:40 INFO  : Sourcing of 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:31:40 INFO  : Context for 'APU' is selected.
02:31:41 INFO  : System reset is completed.
02:31:44 INFO  : 'after 3000' command is executed.
02:31:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1' command is executed.
02:31:49 INFO  : FPGA configured successfully with bitstream "H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
02:31:49 INFO  : Context for 'APU' is selected.
02:31:54 INFO  : Hardware design information is loaded from 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf'.
02:31:54 INFO  : 'configparams force-mem-access 1' command is executed.
02:31:54 INFO  : Context for 'APU' is selected.
02:31:55 INFO  : 'ps7_init' command is executed.
02:31:55 INFO  : 'ps7_post_config' command is executed.
02:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:57 INFO  : The application 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/FSBLvga/Debug/FSBLvga.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:31:57 INFO  : 'configparams force-mem-access 0' command is executed.
02:31:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1
fpga -file H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
loadhw -hw H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
dow H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/FSBLvga/Debug/FSBLvga.elf
configparams force-mem-access 0
----------------End of Script----------------

02:31:57 INFO  : Memory regions updated for context APU
02:31:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:57 INFO  : 'con' command is executed.
02:31:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
con
----------------End of Script----------------

02:31:57 INFO  : Launch script is exported to file 'H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_my_example_linux_0.elf_on_linux_agent.tcl'
02:40:08 INFO  : Disconnected from the channel tcfchan#6.
02:40:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:40:09 INFO  : Jtag cable 'Platform Cable USB 00001abcffac01' is selected.
02:40:09 INFO  : 'jtag frequency' command is executed.
02:40:09 INFO  : Sourcing of 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:40:09 INFO  : Context for 'APU' is selected.
02:40:10 INFO  : System reset is completed.
02:40:13 INFO  : 'after 3000' command is executed.
02:40:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1' command is executed.
02:40:17 INFO  : FPGA configured successfully with bitstream "H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
02:40:18 INFO  : Context for 'APU' is selected.
02:40:24 INFO  : Hardware design information is loaded from 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf'.
02:40:24 INFO  : 'configparams force-mem-access 1' command is executed.
02:40:24 INFO  : Context for 'APU' is selected.
02:40:25 INFO  : 'ps7_init' command is executed.
02:40:25 INFO  : 'ps7_post_config' command is executed.
02:40:25 INFO  : 'configparams force-mem-access 0' command is executed.
02:40:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1
fpga -file H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
loadhw -hw H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

02:40:25 INFO  : Memory regions updated for context APU
02:40:25 INFO  : Launch script is exported to file 'H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_getsourcesapp_2.elf_on_linux_agent.tcl'
02:40:54 INFO  : Disconnected from the channel tcfchan#7.
02:40:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:40:56 INFO  : Jtag cable 'Platform Cable USB 00001abcffac01' is selected.
02:40:56 INFO  : 'jtag frequency' command is executed.
02:40:56 INFO  : Sourcing of 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:40:56 INFO  : Context for 'APU' is selected.
02:40:57 INFO  : System reset is completed.
02:41:00 INFO  : 'after 3000' command is executed.
02:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1' command is executed.
02:41:04 INFO  : FPGA configured successfully with bitstream "H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
02:41:04 INFO  : Context for 'APU' is selected.
02:41:09 INFO  : Hardware design information is loaded from 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf'.
02:41:09 INFO  : 'configparams force-mem-access 1' command is executed.
02:41:10 INFO  : Context for 'APU' is selected.
02:41:11 INFO  : 'ps7_init' command is executed.
02:41:11 INFO  : 'ps7_post_config' command is executed.
02:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:41:12 INFO  : The application 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/FSBLvga/Debug/FSBLvga.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:41:12 INFO  : 'configparams force-mem-access 0' command is executed.
02:41:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1
fpga -file H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
loadhw -hw H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
dow H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/FSBLvga/Debug/FSBLvga.elf
configparams force-mem-access 0
----------------End of Script----------------

02:41:12 INFO  : Memory regions updated for context APU
02:41:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:41:13 INFO  : 'con' command is executed.
02:41:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
con
----------------End of Script----------------

02:41:13 INFO  : Launch script is exported to file 'H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_my_example_linux_0.elf_on_linux_agent.tcl'
02:46:59 INFO  : Disconnected from the channel tcfchan#8.
02:47:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1' command is executed.
02:47:00 INFO  : 'fpga -state' command is executed.
02:47:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:47:00 INFO  : Jtag cable 'Platform Cable USB 00001abcffac01' is selected.
02:47:00 INFO  : 'jtag frequency' command is executed.
02:47:00 INFO  : Sourcing of 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:47:01 INFO  : Context for 'APU' is selected.
02:47:05 INFO  : Hardware design information is loaded from 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf'.
02:47:05 INFO  : 'configparams force-mem-access 1' command is executed.
02:47:06 INFO  : Context for 'APU' is selected.
02:47:06 INFO  : 'stop' command is executed.
02:47:07 INFO  : 'ps7_init' command is executed.
02:47:07 INFO  : 'ps7_post_config' command is executed.
02:47:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:47:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:47:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:47:09 INFO  : The application 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/hello/Debug/digilent_example_standalone_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:47:09 INFO  : 'configparams force-mem-access 0' command is executed.
02:47:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
loadhw -hw H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
dow H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/hello/Debug/digilent_example_standalone_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:47:09 INFO  : Memory regions updated for context APU
02:47:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:47:09 INFO  : 'con' command is executed.
02:47:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
con
----------------End of Script----------------

02:47:09 INFO  : Launch script is exported to file 'H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_digilent_example_standalone_0.elf_on_local.tcl'
02:49:51 INFO  : Disconnected from the channel tcfchan#9.
02:49:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:49:53 INFO  : Jtag cable 'Platform Cable USB 00001abcffac01' is selected.
02:49:53 INFO  : 'jtag frequency' command is executed.
02:49:53 INFO  : Sourcing of 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:49:53 INFO  : Context for 'APU' is selected.
02:49:54 INFO  : System reset is completed.
02:49:57 INFO  : 'after 3000' command is executed.
02:49:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1' command is executed.
02:50:01 INFO  : FPGA configured successfully with bitstream "H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
02:50:01 INFO  : Context for 'APU' is selected.
02:50:06 INFO  : Hardware design information is loaded from 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf'.
02:50:06 INFO  : 'configparams force-mem-access 1' command is executed.
02:50:06 INFO  : Context for 'APU' is selected.
02:50:08 INFO  : 'ps7_init' command is executed.
02:50:08 INFO  : 'ps7_post_config' command is executed.
02:50:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:10 INFO  : The application 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/hello/Debug/digilent_example_standalone_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:50:10 INFO  : 'configparams force-mem-access 0' command is executed.
02:50:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1
fpga -file H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
loadhw -hw H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
dow H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/hello/Debug/digilent_example_standalone_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:50:10 INFO  : Memory regions updated for context APU
02:50:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:10 INFO  : 'con' command is executed.
02:50:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
con
----------------End of Script----------------

02:50:10 INFO  : Launch script is exported to file 'H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_digilent_example_standalone_0.elf_on_local.tcl'
02:56:05 INFO  : Disconnected from the channel tcfchan#10.
02:56:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:56:06 INFO  : Jtag cable 'Platform Cable USB 00001abcffac01' is selected.
02:56:06 INFO  : 'jtag frequency' command is executed.
02:56:06 INFO  : Sourcing of 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:56:06 INFO  : Context for 'APU' is selected.
02:56:07 INFO  : System reset is completed.
02:56:10 INFO  : 'after 3000' command is executed.
02:56:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1' command is executed.
02:56:15 INFO  : FPGA configured successfully with bitstream "H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
02:56:15 INFO  : Context for 'APU' is selected.
02:56:21 INFO  : Hardware design information is loaded from 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf'.
02:56:21 INFO  : 'configparams force-mem-access 1' command is executed.
02:56:21 INFO  : Context for 'APU' is selected.
02:56:22 INFO  : 'ps7_init' command is executed.
02:56:22 INFO  : 'ps7_post_config' command is executed.
02:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:24 INFO  : The application 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/hello/Debug/digilent_example_standalone_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:56:24 INFO  : 'configparams force-mem-access 0' command is executed.
02:56:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1
fpga -file H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
loadhw -hw H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
dow H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/hello/Debug/digilent_example_standalone_0.elf
configparams force-mem-access 0
----------------End of Script----------------

02:56:25 INFO  : Memory regions updated for context APU
02:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:25 INFO  : 'con' command is executed.
02:56:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
con
----------------End of Script----------------

02:56:25 INFO  : Launch script is exported to file 'H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_digilent_example_standalone_0.elf_on_local.tcl'
03:16:33 INFO  : Disconnected from the channel tcfchan#11.
03:16:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:16:35 INFO  : Jtag cable 'Platform Cable USB 00001abcffac01' is selected.
03:16:35 INFO  : 'jtag frequency' command is executed.
03:16:35 INFO  : Sourcing of 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:16:35 INFO  : Context for 'APU' is selected.
03:16:35 INFO  : System reset is completed.
03:16:38 INFO  : 'after 3000' command is executed.
03:16:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1' command is executed.
03:16:43 INFO  : FPGA configured successfully with bitstream "H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
03:16:43 INFO  : Context for 'APU' is selected.
03:16:49 INFO  : Hardware design information is loaded from 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf'.
03:16:49 INFO  : 'configparams force-mem-access 1' command is executed.
03:16:49 INFO  : Context for 'APU' is selected.
03:16:50 INFO  : 'ps7_init' command is executed.
03:16:51 INFO  : 'ps7_post_config' command is executed.
03:16:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:16:52 INFO  : The application 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/hello/Debug/digilent_example_standalone_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:16:52 INFO  : 'configparams force-mem-access 0' command is executed.
03:16:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1
fpga -file H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
loadhw -hw H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
dow H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/hello/Debug/digilent_example_standalone_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:16:53 INFO  : Memory regions updated for context APU
03:16:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:16:53 INFO  : 'con' command is executed.
03:16:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
con
----------------End of Script----------------

03:16:53 INFO  : Launch script is exported to file 'H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_digilent_example_standalone_0.elf_on_local.tcl'
03:38:12 INFO  : Disconnected from the channel tcfchan#12.
03:55:55 INFO  : Launching XSCT server: xsct.bat -interactive H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\temp_xsdb_launch_script.tcl
03:56:02 INFO  : XSCT server has started successfully.
03:56:15 INFO  : Successfully done setting XSCT server connection channel  
03:56:15 INFO  : Successfully done setting SDK workspace  
03:56:15 INFO  : Restoring global repository preferences: 
		 H:\FPGA\VGA\device-tree-xlnx
03:56:41 INFO  : Registering command handlers for SDK TCF services
03:56:41 INFO  : Processing command line option -hwspec H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper.hdf.
03:56:42 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
03:56:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1699145611407,  Project:1698983537033
03:56:42 INFO  : The hardware specification for project 'block_design_wrapper_hw_platform_0' is different from H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper.hdf.
03:56:47 INFO  : Copied contents of H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper.hdf into \block_design_wrapper_hw_platform_0\system.hdf.
03:57:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:57:55 INFO  : 
03:58:02 INFO  : 
03:58:03 INFO  : Updating hardware inferred compiler options for FSBLvga.
03:58:04 INFO  : Updating hardware inferred compiler options for hello.
03:58:04 INFO  : Clearing existing target manager status.
03:59:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:59:41 INFO  : Jtag cable 'Platform Cable USB 00001abcffac01' is selected.
03:59:41 INFO  : 'jtag frequency' command is executed.
03:59:41 INFO  : Sourcing of 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:59:41 INFO  : Context for 'APU' is selected.
03:59:41 INFO  : System reset is completed.
03:59:44 INFO  : 'after 3000' command is executed.
03:59:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1' command is executed.
03:59:49 INFO  : FPGA configured successfully with bitstream "H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit"
03:59:49 INFO  : Context for 'APU' is selected.
03:59:50 INFO  : Hardware design information is loaded from 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf'.
03:59:50 INFO  : 'configparams force-mem-access 1' command is executed.
03:59:50 INFO  : Context for 'APU' is selected.
03:59:51 INFO  : 'ps7_init' command is executed.
03:59:51 INFO  : 'ps7_post_config' command is executed.
03:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:59:53 INFO  : The application 'H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/hello/Debug/digilent_example_standalone_0.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:59:53 INFO  : 'configparams force-mem-access 0' command is executed.
03:59:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001abcffac01" && level==0} -index 1
fpga -file H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
loadhw -hw H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
dow H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/hello/Debug/digilent_example_standalone_0.elf
configparams force-mem-access 0
----------------End of Script----------------

03:59:53 INFO  : Memory regions updated for context APU
03:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:59:53 INFO  : 'con' command is executed.
03:59:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
con
----------------End of Script----------------

03:59:53 INFO  : Launch script is exported to file 'H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_digilent_example_standalone_0.elf_on_local.tcl'
04:20:51 INFO  : Inferring section assignments and sizes from elf file: H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\hello\Debug\hello.elf
04:21:07 INFO  : Successfully generated H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\hello\src\lscript.ld.
04:21:07 INFO  : Applying linker script to all configurations of project hello.
04:21:07 INFO  : Setting rebuild state to true for all configurations of project hello.
04:24:37 INFO  : Invoking Bootgen: bootgen -image FSBLvga.bif -arch zynq -o H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\FSBLvga\bootimage\BOOT.bin
04:24:37 INFO  : Creating new bif file H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\FSBLvga\bootimage\FSBLvga.bif
04:24:41 INFO  : Bootgen command execution is done.
04:27:01 INFO  : Invoking Bootgen: bootgen -image FSBLvga.bif -arch zynq -o H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\FSBLvga\bootimage\BOOT.bin -w on
04:27:04 INFO  : Bootgen command execution is done.
04:27:32 INFO  : Disconnected from the channel tcfchan#1.
04:35:46 INFO  : Launching XSCT server: xsct.bat -interactive H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\temp_xsdb_launch_script.tcl
04:35:52 INFO  : XSCT server has started successfully.
04:35:53 INFO  : Successfully done setting XSCT server connection channel  
04:35:53 INFO  : Successfully done setting SDK workspace  
04:35:53 INFO  : Restoring global repository preferences: 
		 H:\FPGA\VGA\device-tree-xlnx
04:36:07 INFO  : Registering command handlers for SDK TCF services
04:36:07 INFO  : Processing command line option -hwspec H:/FPGA/VGA/zybo_petalinux/zybo_petalinux_vga/ast/block_design_wrapper.hdf.
04:36:08 INFO  : Checking for hwspec changes in the project block_design_wrapper_hw_platform_0.
04:38:26 INFO  : Invoking Bootgen: bootgen -image hello.bif -arch zynq -o H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\hello\bootimage\BOOT.bin
04:38:26 INFO  : Creating new bif file H:\FPGA\VGA\zybo_petalinux\zybo_petalinux_vga\ast\hello\bootimage\hello.bif
04:38:30 INFO  : Bootgen command execution is done.
