#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1f00130 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
P_0x1e7ea40 .param/l "CI" 0 2 11, +C4<00000000000000000000000000000011>;
P_0x1e7ea80 .param/l "CO" 0 2 12, +C4<00000000000000000000000000001000>;
P_0x1e7eac0 .param/l "DATA_WIDTH" 0 2 2, +C4<00000000000000000000000000010000>;
P_0x1e7eb00 .param/l "IFM_SIZE" 0 2 5, +C4<00000000000000000000000001000000>;
P_0x1e7eb40 .param/l "IFM_WIDTH" 0 2 4, +C4<00000000000000000000000000001000>;
P_0x1e7eb80 .param/l "KERNEL_SIZE" 0 2 7, +C4<00000000000000000000000000000011>;
P_0x1e7ebc0 .param/l "OFM_SIZE" 0 2 15, +C4<0000000000000000000000000000000000000000000000000000000000000111110>;
P_0x1e7ec00 .param/l "OUT_FEATURE" 0 2 14, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000100000>;
P_0x1e7ec40 .param/l "PAD" 0 2 9, +C4<00000000000000000000000000000000>;
P_0x1e7ec80 .param/l "PADDING_SIZE" 0 2 13, +C4<00000000000000000000000000000000>;
P_0x1e7ecc0 .param/l "RELU" 0 2 10, +C4<00000000000000000000000000000001>;
P_0x1e7ed00 .param/l "STRIDE" 0 2 8, +C4<00000000000000000000000000000001>;
P_0x1e7ed40 .param/l "TOTAL_ELEMENTS" 0 2 16, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000100000>;
P_0x1e7ed80 .param/l "WEIGHT_WIDTH" 0 2 3, +C4<00000000000000000000000000001000>;
v0x1f65a00_0 .net *"_s0", 31 0, L_0x1f7c280;  1 drivers
v0x1f65b00_0 .net *"_s10", 32 0, L_0x1f7c5b0;  1 drivers
L_0x7f81d54678d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f65be0_0 .net *"_s13", 0 0, L_0x7f81d54678d0;  1 drivers
L_0x7f81d5467918 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1f65ca0_0 .net/2u *"_s14", 32 0, L_0x7f81d5467918;  1 drivers
v0x1f65d80_0 .net *"_s16", 32 0, L_0x1f7ac20;  1 drivers
L_0x7f81d5467960 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1f65eb0_0 .net/2u *"_s18", 7 0, L_0x7f81d5467960;  1 drivers
v0x1f65f90_0 .net *"_s22", 31 0, L_0x1f7ccc0;  1 drivers
L_0x7f81d54679a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f66070_0 .net *"_s25", 30 0, L_0x7f81d54679a8;  1 drivers
L_0x7f81d54679f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1f66150_0 .net/2u *"_s26", 31 0, L_0x7f81d54679f0;  1 drivers
v0x1f662c0_0 .net *"_s28", 0 0, L_0x1f7cdb0;  1 drivers
L_0x7f81d5467840 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f66380_0 .net *"_s3", 30 0, L_0x7f81d5467840;  1 drivers
v0x1f66460_0 .net *"_s30", 7 0, L_0x1f7cf40;  1 drivers
v0x1f66540_0 .net *"_s32", 32 0, L_0x1f7cfe0;  1 drivers
L_0x7f81d5467a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f66620_0 .net *"_s35", 0 0, L_0x7f81d5467a38;  1 drivers
L_0x7f81d5467a80 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1f66700_0 .net/2u *"_s36", 32 0, L_0x7f81d5467a80;  1 drivers
v0x1f667e0_0 .net *"_s38", 32 0, L_0x1f7d080;  1 drivers
L_0x7f81d5467888 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1f668c0_0 .net/2u *"_s4", 31 0, L_0x7f81d5467888;  1 drivers
L_0x7f81d5467ac8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1f66a70_0 .net/2u *"_s40", 7 0, L_0x7f81d5467ac8;  1 drivers
v0x1f66b10_0 .net *"_s6", 0 0, L_0x1f7c3a0;  1 drivers
v0x1f66bd0_0 .net *"_s8", 7 0, L_0x1f7c510;  1 drivers
v0x1f66cb0_0 .var "clk1", 0 0;
v0x1f66d50_0 .var "clk2", 0 0;
v0x1f66df0_0 .net "data_output", 15 0, L_0x1f7c140;  1 drivers
v0x1f66eb0_0 .net "end_conv", 0 0, v0x1f4d540_0;  1 drivers
v0x1f66f50_0 .net "ifm", 7 0, L_0x1f7cb30;  1 drivers
v0x1f67040_0 .var "ifm_cnt", 31 0;
v0x1f67120 .array "ifm_in", 12287 0, 7 0;
v0x1f671e0_0 .net "ifm_read", 0 0, L_0x1f7b860;  1 drivers
v0x1f672d0_0 .var "ifm_read_reg", 0 0;
v0x1f67390 .array "ofm", 0 30751, 15 0;
v0x1f67450 .array "ofm_golden", 0 30751, 15 0;
v0x1f67510_0 .var/i "ofm_rtl", 31 0;
v0x1f675f0_0 .net "out_valid", 0 0, v0x1f4d860_0;  1 drivers
v0x1f669b0_0 .var/i "ow", 31 0;
v0x1f678c0_0 .var/i "ow_1", 31 0;
v0x1f679a0_0 .var "rst_n", 0 0;
v0x1f67a40_0 .var "start_conv", 0 0;
v0x1f67b30_0 .net "wgt", 7 0, L_0x1f7d240;  1 drivers
v0x1f67bf0_0 .var "wgt_cnt", 31 0;
v0x1f67cd0 .array "wgt_in", 215 0, 7 0;
v0x1f67d90_0 .net "wgt_read", 0 0, L_0x1f7bbb0;  1 drivers
v0x1f67e80_0 .var "wgt_read_reg", 0 0;
E_0x1f063a0 .event posedge, v0x1f4d540_0;
E_0x1f2cbc0 .event edge, v0x1f48490_0;
L_0x1f7c280 .concat [ 1 31 0 0], v0x1f672d0_0, L_0x7f81d5467840;
L_0x1f7c3a0 .cmp/eq 32, L_0x1f7c280, L_0x7f81d5467888;
L_0x1f7c510 .array/port v0x1f67120, L_0x1f7ac20;
L_0x1f7c5b0 .concat [ 32 1 0 0], v0x1f67040_0, L_0x7f81d54678d0;
L_0x1f7ac20 .arith/sub 33, L_0x1f7c5b0, L_0x7f81d5467918;
L_0x1f7cb30 .functor MUXZ 8, L_0x7f81d5467960, L_0x1f7c510, L_0x1f7c3a0, C4<>;
L_0x1f7ccc0 .concat [ 1 31 0 0], v0x1f67e80_0, L_0x7f81d54679a8;
L_0x1f7cdb0 .cmp/eq 32, L_0x1f7ccc0, L_0x7f81d54679f0;
L_0x1f7cf40 .array/port v0x1f67cd0, L_0x1f7d080;
L_0x1f7cfe0 .concat [ 32 1 0 0], v0x1f67bf0_0, L_0x7f81d5467a38;
L_0x1f7d080 .arith/sub 33, L_0x1f7cfe0, L_0x7f81d5467a80;
L_0x1f7d240 .functor MUXZ 8, L_0x7f81d5467ac8, L_0x1f7cf40, L_0x1f7cdb0, C4<>;
S_0x1f00410 .scope task, "compare" "compare" 2 182, 2 182 0, S_0x1f00130;
 .timescale 0 0;
v0x1f131a0_0 .var/i "i", 31 0;
TD_tb.compare ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f131a0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x1f131a0_0;
    %pad/s 166;
    %cmpi/s 30752, 0, 166;
    %jmp/0xz T_0.1, 5;
    %ix/getv/s 4, v0x1f131a0_0;
    %load/vec4a v0x1f67450, 4;
    %ix/getv/s 4, v0x1f131a0_0;
    %load/vec4a v0x1f67390, 4;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 189 "$display", "NO PASS in %d", v0x1f131a0_0 {0 0 0};
    %disable S_0x1f00410;
T_0.2 ;
    %load/vec4 v0x1f131a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f131a0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 193 "$display", "\012" {0 0 0};
    %vpi_call 2 194 "$display", "\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227  \342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227 \342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227    \342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227" {0 0 0};
    %vpi_call 2 195 "$display", "\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235    \342\225\232\342\225\220\342\225\220\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\235\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235\342\225\232\342\225\220\342\225\220\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call 2 196 "$display", "\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\224\342\225\235\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\221\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227       \342\226\210\342\226\210\342\225\221   \342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227  \342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210    \342\226\210\342\226\210\342\225\221   " {0 0 0};
    %vpi_call 2 197 "$display", "\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\220\342\225\235 \342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\226\210\342\226\210\342\225\221\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\226\210\342\226\210\342\225\221\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\226\210\342\226\210\342\225\221       \342\226\210\342\226\210\342\225\221   \342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\235       \342\226\210\342\226\210    \342\226\210\342\226\210\342\225\221   " {0 0 0};
    %vpi_call 2 198 "$display", "\342\226\210\342\226\210\342\225\221     \342\226\210\342\226\210\342\225\221  \342\226\210\342\226\210\342\225\221\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\221\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\221       \342\226\210\342\226\210\342\225\221   \342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227   \342\226\210\342\226\210\342\225\221   " {0 0 0};
    %vpi_call 2 199 "$display", "\342\225\232\342\225\220\342\225\235     \342\225\232\342\225\220\342\225\235  \342\225\232\342\225\220\342\225\235\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235       \342\225\232\342\225\220\342\225\235   \342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235   \342\225\232\342\225\220\342\225\235   " {0 0 0};
    %vpi_call 2 200 "$display", "PASSTEST" {0 0 0};
    %end;
S_0x1f46ee0 .scope module, "cov" "CONV" 2 58, 3 1 0, S_0x1f00130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rst_n"
    .port_info 3 /INPUT 1 "start_conv"
    .port_info 4 /INPUT 8 "ifm"
    .port_info 5 /INPUT 8 "wgt"
    .port_info 6 /OUTPUT 1 "ifm_read"
    .port_info 7 /OUTPUT 1 "wgt_read"
    .port_info 8 /OUTPUT 1 "out_valid"
    .port_info 9 /OUTPUT 1 "end_conv"
    .port_info 10 /OUTPUT 16 "data_output"
P_0x1f470d0 .param/l "ADD_WIDTH" 1 3 28, +C4<000000000000000000000000000000111>;
P_0x1f47110 .param/l "CI" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x1f47150 .param/l "CO" 0 3 13, +C4<00000000000000000000000000001000>;
P_0x1f47190 .param/l "DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000010000>;
P_0x1f471d0 .param/l "FIFO_SIZE" 0 3 11, +C4<000000000000000000000000000000000000000000000000000000000000111110>;
P_0x1f47210 .param/l "IFM_SIZE" 0 3 6, +C4<00000000000000000000000001000000>;
P_0x1f47250 .param/l "IFM_WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
P_0x1f47290 .param/l "KERNEL_SIZE" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x1f472d0 .param/l "PAD" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x1f47310 .param/l "RELU" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1f47350 .param/l "STRIDE" 0 3 8, +C4<00000000000000000000000000000001>;
P_0x1f47390 .param/l "WEIGHT_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
v0x1f638c0_0 .net *"_s28", 0 0, L_0x1f7c010;  1 drivers
L_0x7f81d54677f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f639c0_0 .net/2u *"_s29", 15 0, L_0x7f81d54677f8;  1 drivers
v0x1f63aa0_0 .net "clk1", 0 0, v0x1f66cb0_0;  1 drivers
v0x1f63b40_0 .net "clk2", 0 0, v0x1f66d50_0;  1 drivers
v0x1f63c70_0 .net "data_output", 15 0, L_0x1f7c140;  alias, 1 drivers
v0x1f63d30_0 .net "data_output_temp", 15 0, v0x1f4efe0_0;  1 drivers
v0x1f63e40_0 .net "end_conv", 0 0, v0x1f4d540_0;  alias, 1 drivers
v0x1f63ee0_0 .net "ifm", 7 0, L_0x1f7cb30;  alias, 1 drivers
v0x1f63f80_0 .net "ifm_read", 0 0, L_0x1f7b860;  alias, 1 drivers
v0x1f640e0_0 .net "ifm_wire", 7 0, v0x1f635b0_0;  1 drivers
v0x1f64180_0 .net "out_valid", 0 0, v0x1f4d860_0;  alias, 1 drivers
L_0x7f81d5467138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f64250 .array "psum", 11 0;
v0x1f64250_0 .net v0x1f64250 0, 15 0, L_0x7f81d5467138; 1 drivers
v0x1f64250_1 .net v0x1f64250 1, 15 0, L_0x1f67f40; 1 drivers
v0x1f64250_2 .net v0x1f64250 2, 15 0, L_0x1f680f0; 1 drivers
v0x1f64250_3 .net v0x1f64250 3, 15 0, L_0x1f682a0; 1 drivers
v0x1f64250_4 .net v0x1f64250 4, 15 0, L_0x1f68450; 1 drivers
v0x1f64250_5 .net v0x1f64250 5, 15 0, L_0x1f67fd0; 1 drivers
v0x1f64250_6 .net v0x1f64250 6, 15 0, L_0x1f68180; 1 drivers
v0x1f64250_7 .net v0x1f64250 7, 15 0, L_0x1f68330; 1 drivers
v0x1f64250_8 .net v0x1f64250 8, 15 0, L_0x1f68670; 1 drivers
v0x1f64250_9 .net v0x1f64250 9, 15 0, L_0x1f68060; 1 drivers
v0x1f64250_10 .net v0x1f64250 10, 15 0, L_0x1f68210; 1 drivers
v0x1f64250_11 .net v0x1f64250 11, 15 0, L_0x1f683c0; 1 drivers
v0x1f646b0_0 .net "psum_buffer", 15 0, L_0x1f69530;  1 drivers
v0x1f647a0_0 .net "rd_clr", 0 0, v0x1f4d920_0;  1 drivers
v0x1f648d0_0 .net "rd_en", 2 0, v0x1f4d9e0_0;  1 drivers
v0x1f64970_0 .net "re_buffer", 0 0, L_0x1f7a680;  1 drivers
v0x1f64a10_0 .net "rst_n", 0 0, v0x1f679a0_0;  1 drivers
v0x1f64bc0_0 .net "set_ifm", 0 0, v0x1f4dc60_0;  1 drivers
v0x1f64c60_0 .net "set_reg", 0 0, v0x1f4dd00_0;  1 drivers
v0x1f64d00_0 .net "set_wgt", 8 0, v0x1f4c2b0_0;  1 drivers
v0x1f64da0_0 .net "start_conv", 0 0, v0x1f67a40_0;  1 drivers
v0x1f64e40_0 .net "wgt", 7 0, L_0x1f7d240;  alias, 1 drivers
v0x1f64ee0_0 .net "wgt_read", 0 0, L_0x1f7bbb0;  alias, 1 drivers
v0x1f64f80 .array "wgt_wire", 0 8;
v0x1f64f80_0 .net v0x1f64f80 0, 7 0, L_0x1f68820; 1 drivers
v0x1f64f80_1 .net v0x1f64f80 1, 7 0, L_0x1f689b0; 1 drivers
v0x1f64f80_2 .net v0x1f64f80 2, 7 0, L_0x1f68b30; 1 drivers
v0x1f64f80_3 .net v0x1f64f80 3, 7 0, L_0x1f68d00; 1 drivers
v0x1f64f80_4 .net v0x1f64f80 4, 7 0, L_0x1f68e70; 1 drivers
v0x1f64f80_5 .net v0x1f64f80 5, 7 0, L_0x1f68fe0; 1 drivers
v0x1f64f80_6 .net v0x1f64f80 6, 7 0, L_0x1f691b0; 1 drivers
v0x1f64f80_7 .net v0x1f64f80 7, 7 0, L_0x1f68c70; 1 drivers
v0x1f64f80_8 .net v0x1f64f80 8, 7 0, L_0x1f695a0; 1 drivers
v0x1f652f0_0 .net "wr_clr", 0 0, v0x1f4e250_0;  1 drivers
v0x1f65420_0 .net "wr_en", 2 0, v0x1f4e2f0_0;  1 drivers
L_0x1f684e0 .part v0x1f4e2f0_0, 0, 1;
L_0x1f68580 .part v0x1f4d9e0_0, 0, 1;
L_0x1f686e0 .part v0x1f4e2f0_0, 1, 1;
L_0x1f68780 .part v0x1f4d9e0_0, 1, 1;
L_0x1f68890 .part v0x1f4c2b0_0, 0, 1;
L_0x1f68a20 .part v0x1f4c2b0_0, 1, 1;
L_0x1f68ba0 .part v0x1f4c2b0_0, 2, 1;
L_0x1f68da0 .part v0x1f4c2b0_0, 3, 1;
L_0x1f68f10 .part v0x1f4c2b0_0, 4, 1;
L_0x1f69080 .part v0x1f4c2b0_0, 5, 1;
L_0x1f69250 .part v0x1f4c2b0_0, 6, 1;
L_0x1f69460 .part v0x1f4c2b0_0, 7, 1;
L_0x1f69640 .part v0x1f4c2b0_0, 8, 1;
L_0x1f7bd10 .part v0x1f4e2f0_0, 2, 1;
L_0x1f7bdb0 .part v0x1f4d9e0_0, 2, 1;
L_0x1f7bee0 .part v0x1f4d9e0_0, 2, 1;
L_0x1f7c010 .part v0x1f4efe0_0, 15, 1;
L_0x1f7c140 .functor MUXZ 16, v0x1f4efe0_0, L_0x7f81d54677f8, L_0x1f7c010, C4<>;
S_0x1f47bf0 .scope module, "buffer_psum" "BUFFER" 3 118, 4 1 0, S_0x1f46ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 16 "d_in"
    .port_info 3 /OUTPUT 16 "d_out"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
P_0x1f47dc0 .param/l "ADDR" 1 4 11, +C4<00000000000000000000000000001100>;
P_0x1f47e00 .param/l "DATA_WIDTH" 0 4 1, +C4<00000000000000000000000000010000>;
P_0x1f47e40 .param/l "DEPTH" 1 4 10, +C4<000000000000000000000000000000000000000000000000000000000000111110>;
P_0x1f47e80 .param/l "IFM_SIZE" 0 4 1, +C4<00000000000000000000000001000000>;
P_0x1f47ec0 .param/l "KERNEL_SIZE" 0 4 1, +C4<00000000000000000000000000000011>;
P_0x1f47f00 .param/l "PAD" 0 4 1, +C4<00000000000000000000000000000000>;
P_0x1f47f40 .param/l "STRIDE" 0 4 1, +C4<00000000000000000000000000000001>;
L_0x1f69530 .functor BUFZ 16, v0x1f48ab0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1f48490_0 .net "clk", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f48570_0 .net "d_in", 15 0, v0x1f4efe0_0;  alias, 1 drivers
v0x1f48650_0 .net "d_out", 15 0, L_0x1f69530;  alias, 1 drivers
v0x1f48740 .array "mem", 0 3843, 15 0;
v0x1f48800_0 .var "rd_ptr", 11 0;
v0x1f48930_0 .net "re", 0 0, L_0x1f7a680;  alias, 1 drivers
v0x1f489f0_0 .net "rst_n", 0 0, v0x1f679a0_0;  alias, 1 drivers
v0x1f48ab0_0 .var "tmp_data", 15 0;
v0x1f48b90_0 .net "we", 0 0, L_0x1f7bee0;  1 drivers
v0x1f48ce0_0 .var "wr_ptr", 11 0;
E_0x1f48330/0 .event edge, v0x1f489f0_0;
E_0x1f48330/1 .event posedge, v0x1f48490_0;
E_0x1f48330 .event/or E_0x1f48330/0, E_0x1f48330/1;
S_0x1f48ec0 .scope module, "control" "CONTROL" 3 47, 5 1 0, S_0x1f46ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rst_n"
    .port_info 3 /INPUT 1 "start_conv"
    .port_info 4 /OUTPUT 1 "wgt_read"
    .port_info 5 /OUTPUT 1 "ifm_read"
    .port_info 6 /OUTPUT 1 "re_buffer"
    .port_info 7 /OUTPUT 1 "set_ifm"
    .port_info 8 /OUTPUT 1 "rd_clr"
    .port_info 9 /OUTPUT 1 "wr_clr"
    .port_info 10 /OUTPUT 1 "out_valid"
    .port_info 11 /OUTPUT 1 "set_reg"
    .port_info 12 /OUTPUT 1 "end_conv"
    .port_info 13 /OUTPUT 3 "rd_en"
    .port_info 14 /OUTPUT 3 "wr_en"
    .port_info 15 /OUTPUT 9 "set_wgt"
P_0x1f49060 .param/l "CI" 0 5 1, +C4<00000000000000000000000000000011>;
P_0x1f490a0 .param/l "CO" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x1f490e0 .param/l "COMPUTE" 0 5 33, C4<001>;
P_0x1f49120 .param/l "END_CHANNEL" 0 5 35, C4<011>;
P_0x1f49160 .param/l "END_CONV" 0 5 37, C4<101>;
P_0x1f491a0 .param/l "END_FILTER" 0 5 36, C4<100>;
P_0x1f491e0 .param/l "END_ROW" 0 5 34, C4<010>;
P_0x1f49220 .param/l "IDLE" 0 5 32, C4<000>;
P_0x1f49260 .param/l "IFM_SIZE" 0 5 1, +C4<00000000000000000000000000000000000000000000000000000000001000000>;
P_0x1f492a0 .param/l "KERNEL_SIZE" 0 5 1, +C4<00000000000000000000000000000011>;
P_0x1f492e0 .param/l "PAD" 0 5 1, +C4<00000000000000000000000000000000>;
P_0x1f49320 .param/l "POOLING" 0 5 1, +C4<00000000000000000000000000000000>;
P_0x1f49360 .param/l "STRIDE" 0 5 1, +C4<00000000000000000000000000000001>;
L_0x1f79cd0 .functor AND 1, L_0x1f79870, L_0x1f79b60, C4<1>, C4<1>;
L_0x1f7a330 .functor AND 1, L_0x1f79f20, L_0x1f7a1a0, C4<1>, C4<1>;
L_0x1f7a440 .functor OR 1, L_0x1f79cd0, L_0x1f7a330, C4<0>, C4<0>;
L_0x1f7aa30 .functor AND 1, L_0x1f7a8f0, L_0x1f7ad30, C4<1>, C4<1>;
L_0x1f7b170 .functor AND 1, L_0x1f7b030, L_0x1f7b340, C4<1>, C4<1>;
L_0x1f7b5c0 .functor AND 1, L_0x1f7aa30, L_0x1f7b170, C4<1>, C4<1>;
v0x1f4a5d0_0 .net *"_s0", 31 0, L_0x1f79720;  1 drivers
L_0x7f81d5467210 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f4a6b0_0 .net *"_s11", 22 0, L_0x7f81d5467210;  1 drivers
L_0x7f81d5467258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1f4a790_0 .net/2u *"_s12", 31 0, L_0x7f81d5467258;  1 drivers
v0x1f4a880_0 .net *"_s14", 0 0, L_0x1f79b60;  1 drivers
v0x1f4a940_0 .net *"_s16", 0 0, L_0x1f79cd0;  1 drivers
v0x1f4aa50_0 .net *"_s18", 31 0, L_0x1f79de0;  1 drivers
L_0x7f81d54672a0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f4ab30_0 .net *"_s21", 22 0, L_0x7f81d54672a0;  1 drivers
L_0x7f81d54672e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f4ac10_0 .net/2u *"_s22", 31 0, L_0x7f81d54672e8;  1 drivers
v0x1f4acf0_0 .net *"_s24", 0 0, L_0x1f79f20;  1 drivers
v0x1f4ae40_0 .net *"_s26", 31 0, L_0x1f7a060;  1 drivers
L_0x7f81d5467330 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f4af20_0 .net *"_s29", 21 0, L_0x7f81d5467330;  1 drivers
L_0x7f81d5467180 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f4b000_0 .net *"_s3", 21 0, L_0x7f81d5467180;  1 drivers
L_0x7f81d5467378 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1f4b0e0_0 .net/2u *"_s30", 31 0, L_0x7f81d5467378;  1 drivers
v0x1f4b1c0_0 .net *"_s32", 0 0, L_0x1f7a1a0;  1 drivers
v0x1f4b280_0 .net *"_s34", 0 0, L_0x1f7a330;  1 drivers
v0x1f4b340_0 .net *"_s36", 0 0, L_0x1f7a440;  1 drivers
v0x1f4b400_0 .net *"_s39", 0 0, L_0x1f7a550;  1 drivers
L_0x7f81d54671c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1f4b5b0_0 .net/2u *"_s4", 31 0, L_0x7f81d54671c8;  1 drivers
L_0x7f81d54673c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f4b650_0 .net/2u *"_s40", 0 0, L_0x7f81d54673c0;  1 drivers
v0x1f4b730_0 .net *"_s44", 31 0, L_0x1f7a800;  1 drivers
L_0x7f81d5467408 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f4b810_0 .net *"_s47", 22 0, L_0x7f81d5467408;  1 drivers
L_0x7f81d5467450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f4b8f0_0 .net/2u *"_s48", 31 0, L_0x7f81d5467450;  1 drivers
v0x1f4b9d0_0 .net *"_s50", 0 0, L_0x1f7a8f0;  1 drivers
v0x1f4ba90_0 .net *"_s52", 64 0, L_0x1f7aaa0;  1 drivers
L_0x7f81d5467498 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f4bb70_0 .net *"_s55", 55 0, L_0x7f81d5467498;  1 drivers
L_0x7f81d54674e0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x1f4bc50_0 .net/2u *"_s56", 64 0, L_0x7f81d54674e0;  1 drivers
v0x1f4bd30_0 .net *"_s58", 0 0, L_0x1f7ad30;  1 drivers
v0x1f4bdf0_0 .net *"_s6", 0 0, L_0x1f79870;  1 drivers
v0x1f4beb0_0 .net *"_s60", 0 0, L_0x1f7aa30;  1 drivers
v0x1f4bf70_0 .net *"_s62", 31 0, L_0x1f7af40;  1 drivers
L_0x7f81d5467528 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f4c050_0 .net *"_s65", 22 0, L_0x7f81d5467528;  1 drivers
L_0x7f81d5467570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f4c130_0 .net/2u *"_s66", 31 0, L_0x7f81d5467570;  1 drivers
v0x1f4c210_0 .net *"_s68", 0 0, L_0x1f7b030;  1 drivers
v0x1f4b4c0_0 .net *"_s70", 64 0, L_0x1f7b200;  1 drivers
L_0x7f81d54675b8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f4c4c0_0 .net *"_s73", 55 0, L_0x7f81d54675b8;  1 drivers
L_0x7f81d5467600 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x1f4c5a0_0 .net/2u *"_s74", 64 0, L_0x7f81d5467600;  1 drivers
v0x1f4c680_0 .net *"_s76", 0 0, L_0x1f7b340;  1 drivers
v0x1f4c740_0 .net *"_s78", 0 0, L_0x1f7b170;  1 drivers
v0x1f4c800_0 .net *"_s8", 31 0, L_0x1f799b0;  1 drivers
v0x1f4c8e0_0 .net *"_s80", 0 0, L_0x1f7b5c0;  1 drivers
L_0x7f81d5467648 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1f4c9a0_0 .net/2s *"_s82", 1 0, L_0x7f81d5467648;  1 drivers
L_0x7f81d5467690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f4ca80_0 .net/2s *"_s84", 1 0, L_0x7f81d5467690;  1 drivers
v0x1f4cb60_0 .net *"_s86", 1 0, L_0x1f7b6d0;  1 drivers
v0x1f4cc40_0 .net *"_s91", 0 0, L_0x1f7b480;  1 drivers
L_0x7f81d54676d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1f4cd00_0 .net/2s *"_s92", 1 0, L_0x7f81d54676d8;  1 drivers
L_0x7f81d5467720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f4cde0_0 .net/2s *"_s94", 1 0, L_0x7f81d5467720;  1 drivers
v0x1f4cec0_0 .net *"_s96", 1 0, L_0x1f7ba00;  1 drivers
v0x1f4cfa0_0 .net "clk1", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f4d040_0 .net "clk2", 0 0, v0x1f66d50_0;  alias, 1 drivers
v0x1f4d0e0_0 .var "cnt_channel", 9 0;
v0x1f4d1c0_0 .var "cnt_filter", 9 0;
v0x1f4d2a0_0 .var "cnt_index", 8 0;
v0x1f4d380_0 .var "cnt_line", 8 0;
v0x1f4d460_0 .var "curr_state", 2 0;
v0x1f4d540_0 .var "end_conv", 0 0;
v0x1f4d600_0 .var "end_reg", 0 0;
v0x1f4d6c0_0 .net "ifm_read", 0 0, L_0x1f7b860;  alias, 1 drivers
v0x1f4d780_0 .var "next_state", 2 0;
v0x1f4d860_0 .var "out_valid", 0 0;
v0x1f4d920_0 .var "rd_clr", 0 0;
v0x1f4d9e0_0 .var "rd_en", 2 0;
v0x1f4dac0_0 .net "re_buffer", 0 0, L_0x1f7a680;  alias, 1 drivers
v0x1f4db90_0 .net "rst_n", 0 0, v0x1f679a0_0;  alias, 1 drivers
v0x1f4dc60_0 .var "set_ifm", 0 0;
v0x1f4dd00_0 .var "set_reg", 0 0;
v0x1f4c2b0_0 .var "set_wgt", 8 0;
v0x1f4c390_0 .net "start_conv", 0 0, v0x1f67a40_0;  alias, 1 drivers
v0x1f4e1b0_0 .net "wgt_read", 0 0, L_0x1f7bbb0;  alias, 1 drivers
v0x1f4e250_0 .var "wr_clr", 0 0;
v0x1f4e2f0_0 .var "wr_en", 2 0;
E_0x1f482f0/0 .event negedge, v0x1f489f0_0;
E_0x1f482f0/1 .event posedge, v0x1f4d040_0;
E_0x1f482f0 .event/or E_0x1f482f0/0, E_0x1f482f0/1;
E_0x1f49c20/0 .event negedge, v0x1f489f0_0;
E_0x1f49c20/1 .event posedge, v0x1f48490_0;
E_0x1f49c20 .event/or E_0x1f49c20/0, E_0x1f49c20/1;
E_0x1f49c80 .event edge, v0x1f4d0e0_0, v0x1f4d380_0, v0x1f4d2a0_0, v0x1f4c390_0;
L_0x1f79720 .concat [ 10 22 0 0], v0x1f4d0e0_0, L_0x7f81d5467180;
L_0x1f79870 .cmp/gt 32, L_0x1f79720, L_0x7f81d54671c8;
L_0x1f799b0 .concat [ 9 23 0 0], v0x1f4d380_0, L_0x7f81d5467210;
L_0x1f79b60 .cmp/ge 32, L_0x1f799b0, L_0x7f81d5467258;
L_0x1f79de0 .concat [ 9 23 0 0], v0x1f4d380_0, L_0x7f81d54672a0;
L_0x1f79f20 .cmp/eq 32, L_0x1f79de0, L_0x7f81d54672e8;
L_0x1f7a060 .concat [ 10 22 0 0], v0x1f4d0e0_0, L_0x7f81d5467330;
L_0x1f7a1a0 .cmp/ne 32, L_0x1f7a060, L_0x7f81d5467378;
L_0x1f7a550 .part v0x1f4e2f0_0, 2, 1;
L_0x1f7a680 .functor MUXZ 1, L_0x7f81d54673c0, L_0x1f7a550, L_0x1f7a440, C4<>;
L_0x1f7a800 .concat [ 9 23 0 0], v0x1f4d380_0, L_0x7f81d5467408;
L_0x1f7a8f0 .cmp/gt 32, L_0x1f7a800, L_0x7f81d5467450;
L_0x1f7aaa0 .concat [ 9 56 0 0], v0x1f4d380_0, L_0x7f81d5467498;
L_0x1f7ad30 .cmp/ge 65, L_0x7f81d54674e0, L_0x1f7aaa0;
L_0x1f7af40 .concat [ 9 23 0 0], v0x1f4d2a0_0, L_0x7f81d5467528;
L_0x1f7b030 .cmp/gt 32, L_0x1f7af40, L_0x7f81d5467570;
L_0x1f7b200 .concat [ 9 56 0 0], v0x1f4d2a0_0, L_0x7f81d54675b8;
L_0x1f7b340 .cmp/ge 65, L_0x7f81d5467600, L_0x1f7b200;
L_0x1f7b6d0 .functor MUXZ 2, L_0x7f81d5467690, L_0x7f81d5467648, L_0x1f7b5c0, C4<>;
L_0x1f7b860 .part L_0x1f7b6d0, 0, 1;
L_0x1f7b480 .reduce/or v0x1f4c2b0_0;
L_0x1f7ba00 .functor MUXZ 2, L_0x7f81d5467720, L_0x7f81d54676d8, L_0x1f7b480, C4<>;
L_0x1f7bbb0 .part L_0x1f7ba00, 0, 1;
S_0x1f49cf0 .scope generate, "genblk1[0]" "genblk1[0]" 5 97, 5 97 0, S_0x1f48ec0;
 .timescale 0 0;
P_0x1f49f00 .param/l "ii" 0 5 97, +C4<00>;
E_0x1f49fe0 .event posedge, v0x1f48490_0;
S_0x1f4a040 .scope generate, "genblk1[1]" "genblk1[1]" 5 97, 5 97 0, S_0x1f48ec0;
 .timescale 0 0;
P_0x1f4a250 .param/l "ii" 0 5 97, +C4<01>;
S_0x1f4a310 .scope generate, "genblk1[2]" "genblk1[2]" 5 97, 5 97 0, S_0x1f48ec0;
 .timescale 0 0;
P_0x1f4a530 .param/l "ii" 0 5 97, +C4<010>;
S_0x1f4e600 .scope module, "fifo_end" "FIFO_ASYNCH_END" 3 103, 6 1 0, S_0x1f46ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rd_clr"
    .port_info 3 /INPUT 1 "wr_clr"
    .port_info 4 /INPUT 1 "rd_inc"
    .port_info 5 /INPUT 1 "wr_inc"
    .port_info 6 /INPUT 1 "wr_en"
    .port_info 7 /INPUT 1 "rd_en"
    .port_info 8 /INPUT 1 "re_buffer"
    .port_info 9 /INPUT 16 "psum_buffer"
    .port_info 10 /INPUT 16 "data_in_fifo"
    .port_info 11 /OUTPUT 16 "data_out_fifo"
    .port_info 12 /NODIR 0 ""
P_0x1f4e780 .param/l "ADD_WIDTH" 0 6 1, +C4<000000000000000000000000000000111>;
P_0x1f4e7c0 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
P_0x1f4e800 .param/l "FIFO_SIZE" 0 6 1, +C4<000000000000000000000000000000000000000000000000000000000000111110>;
v0x1f4ec70_0 .net "clk1", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f4ed80_0 .net "clk2", 0 0, v0x1f66d50_0;  alias, 1 drivers
v0x1f4ee40_0 .net/s "data_in_fifo", 15 0, L_0x1f683c0;  alias, 1 drivers
v0x1f4ef10_0 .net "data_out_fifo", 15 0, v0x1f4efe0_0;  alias, 1 drivers
v0x1f4efe0_0 .var "data_read", 15 0;
v0x1f4f0f0_0 .var "en_add", 0 0;
v0x1f4f1b0 .array/s "fifo_data", 0 61, 15 0;
v0x1f4f270_0 .net/s "psum_buffer", 15 0, L_0x1f69530;  alias, 1 drivers
v0x1f4f330_0 .net "rd_clr", 0 0, v0x1f4d920_0;  alias, 1 drivers
v0x1f4f490_0 .net "rd_en", 0 0, L_0x1f7bdb0;  1 drivers
L_0x7f81d5467768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f4f530_0 .net "rd_inc", 0 0, L_0x7f81d5467768;  1 drivers
v0x1f4f5d0_0 .var "rd_ptr", 6 0;
v0x1f4f6b0_0 .net "re_buffer", 0 0, L_0x1f7a680;  alias, 1 drivers
v0x1f4f750_0 .var "reg_we", 0 0;
v0x1f4f810_0 .net "wr_clr", 0 0, v0x1f4e250_0;  alias, 1 drivers
v0x1f4f8b0_0 .net "wr_en", 0 0, L_0x1f7bd10;  1 drivers
L_0x7f81d54677b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f4f970_0 .net "wr_inc", 0 0, L_0x7f81d54677b0;  1 drivers
v0x1f4fb20_0 .var "wr_ptr", 6 0;
E_0x1f4ea20 .event posedge, v0x1f4e250_0, v0x1f4d040_0;
E_0x1f4ea80 .event posedge, v0x1f4d920_0, v0x1f4d040_0;
S_0x1f4fd90 .scope generate, "genblk1[0]" "genblk1[0]" 3 69, 3 69 0, S_0x1f46ee0;
 .timescale 0 0;
P_0x1f4ffa0 .param/l "arr_j" 0 3 69, +C4<00>;
S_0x1f50060 .scope generate, "genblk2[0]" "genblk2[0]" 3 70, 3 70 0, S_0x1f4fd90;
 .timescale 0 0;
P_0x1f50250 .param/l "arr_i" 0 3 70, +C4<00>;
S_0x1f50330 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x1f50060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x1f50500 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x1f50540 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x1f50580 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x1f505c0 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x1f67f40 .functor BUFZ 16, v0x1f50a90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1f50930_0 .net "clk", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f509d0_0 .net/s "ifm", 7 0, v0x1f635b0_0;  alias, 1 drivers
v0x1f50a90_0 .var/s "psum", 15 0;
v0x1f50ba0_0 .net/s "psum_in", 15 0, L_0x7f81d5467138;  alias, 1 drivers
v0x1f50c80_0 .net/s "psum_out", 15 0, L_0x1f67f40;  alias, 1 drivers
v0x1f50db0_0 .net "rst_n", 0 0, v0x1f679a0_0;  alias, 1 drivers
v0x1f50ea0_0 .net "set_reg", 0 0, v0x1f4dd00_0;  alias, 1 drivers
v0x1f50f40_0 .net/s "wgt", 7 0, L_0x1f68820;  alias, 1 drivers
S_0x1f51120 .scope generate, "genblk2[1]" "genblk2[1]" 3 70, 3 70 0, S_0x1f4fd90;
 .timescale 0 0;
P_0x1f51330 .param/l "arr_i" 0 3 70, +C4<01>;
S_0x1f513f0 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x1f51120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x1f515c0 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x1f51600 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x1f51640 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x1f51680 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x1f67fd0 .functor BUFZ 16, v0x1f51b70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1f51930_0 .net "clk", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f51a80_0 .net/s "ifm", 7 0, v0x1f635b0_0;  alias, 1 drivers
v0x1f51b70_0 .var/s "psum", 15 0;
v0x1f51c40_0 .net/s "psum_in", 15 0, L_0x1f68450;  alias, 1 drivers
v0x1f51d20_0 .net/s "psum_out", 15 0, L_0x1f67fd0;  alias, 1 drivers
v0x1f51e00_0 .net "rst_n", 0 0, v0x1f679a0_0;  alias, 1 drivers
v0x1f51ea0_0 .net "set_reg", 0 0, v0x1f4dd00_0;  alias, 1 drivers
v0x1f51f90_0 .net/s "wgt", 7 0, L_0x1f68d00;  alias, 1 drivers
S_0x1f52190 .scope generate, "genblk2[2]" "genblk2[2]" 3 70, 3 70 0, S_0x1f4fd90;
 .timescale 0 0;
P_0x1f523a0 .param/l "arr_i" 0 3 70, +C4<010>;
S_0x1f52440 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x1f52190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x1f52610 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x1f52650 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x1f52690 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x1f526d0 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x1f68060 .functor BUFZ 16, v0x1f52b80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1f52a40_0 .net "clk", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f52ae0_0 .net/s "ifm", 7 0, v0x1f635b0_0;  alias, 1 drivers
v0x1f52b80_0 .var/s "psum", 15 0;
v0x1f52c40_0 .net/s "psum_in", 15 0, L_0x1f68670;  alias, 1 drivers
v0x1f52d20_0 .net/s "psum_out", 15 0, L_0x1f68060;  alias, 1 drivers
v0x1f52e50_0 .net "rst_n", 0 0, v0x1f679a0_0;  alias, 1 drivers
v0x1f52f80_0 .net "set_reg", 0 0, v0x1f4dd00_0;  alias, 1 drivers
v0x1f53020_0 .net/s "wgt", 7 0, L_0x1f691b0;  alias, 1 drivers
S_0x1f53220 .scope generate, "genblk1[1]" "genblk1[1]" 3 69, 3 69 0, S_0x1f46ee0;
 .timescale 0 0;
P_0x1f53430 .param/l "arr_j" 0 3 69, +C4<01>;
S_0x1f534f0 .scope generate, "genblk2[0]" "genblk2[0]" 3 70, 3 70 0, S_0x1f53220;
 .timescale 0 0;
P_0x1f536e0 .param/l "arr_i" 0 3 70, +C4<00>;
S_0x1f537c0 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x1f534f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x1f53990 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x1f539d0 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x1f53a10 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x1f53a50 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x1f680f0 .functor BUFZ 16, v0x1f53f00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1f53dc0_0 .net "clk", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f53e60_0 .net/s "ifm", 7 0, v0x1f635b0_0;  alias, 1 drivers
v0x1f53f00_0 .var/s "psum", 15 0;
v0x1f53fa0_0 .net/s "psum_in", 15 0, L_0x1f67f40;  alias, 1 drivers
v0x1f54040_0 .net/s "psum_out", 15 0, L_0x1f680f0;  alias, 1 drivers
v0x1f54130_0 .net "rst_n", 0 0, v0x1f679a0_0;  alias, 1 drivers
v0x1f541d0_0 .net "set_reg", 0 0, v0x1f4dd00_0;  alias, 1 drivers
v0x1f54300_0 .net/s "wgt", 7 0, L_0x1f689b0;  alias, 1 drivers
S_0x1f544c0 .scope generate, "genblk2[1]" "genblk2[1]" 3 70, 3 70 0, S_0x1f53220;
 .timescale 0 0;
P_0x1f54680 .param/l "arr_i" 0 3 70, +C4<01>;
S_0x1f54740 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x1f544c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x1f54910 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x1f54950 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x1f54990 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x1f549d0 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x1f68180 .functor BUFZ 16, v0x1f54ed0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1f54cc0_0 .net "clk", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f54d80_0 .net/s "ifm", 7 0, v0x1f635b0_0;  alias, 1 drivers
v0x1f54ed0_0 .var/s "psum", 15 0;
v0x1f54fc0_0 .net/s "psum_in", 15 0, L_0x1f67fd0;  alias, 1 drivers
v0x1f550b0_0 .net/s "psum_out", 15 0, L_0x1f68180;  alias, 1 drivers
v0x1f55170_0 .net "rst_n", 0 0, v0x1f679a0_0;  alias, 1 drivers
v0x1f55210_0 .net "set_reg", 0 0, v0x1f4dd00_0;  alias, 1 drivers
v0x1f552b0_0 .net/s "wgt", 7 0, L_0x1f68e70;  alias, 1 drivers
S_0x1f554b0 .scope generate, "genblk2[2]" "genblk2[2]" 3 70, 3 70 0, S_0x1f53220;
 .timescale 0 0;
P_0x1f556c0 .param/l "arr_i" 0 3 70, +C4<010>;
S_0x1f55760 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x1f554b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x1f55930 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x1f55970 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x1f559b0 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x1f559f0 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x1f68210 .functor BUFZ 16, v0x1f55fb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1f55d60_0 .net "clk", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f55f10_0 .net/s "ifm", 7 0, v0x1f635b0_0;  alias, 1 drivers
v0x1f55fb0_0 .var/s "psum", 15 0;
v0x1f56050_0 .net/s "psum_in", 15 0, L_0x1f68060;  alias, 1 drivers
v0x1f560f0_0 .net/s "psum_out", 15 0, L_0x1f68210;  alias, 1 drivers
v0x1f56200_0 .net "rst_n", 0 0, v0x1f679a0_0;  alias, 1 drivers
v0x1f562a0_0 .net "set_reg", 0 0, v0x1f4dd00_0;  alias, 1 drivers
v0x1f56340_0 .net/s "wgt", 7 0, L_0x1f68c70;  alias, 1 drivers
S_0x1f56540 .scope generate, "genblk1[2]" "genblk1[2]" 3 69, 3 69 0, S_0x1f46ee0;
 .timescale 0 0;
P_0x1f56750 .param/l "arr_j" 0 3 69, +C4<010>;
S_0x1f56810 .scope generate, "genblk2[0]" "genblk2[0]" 3 70, 3 70 0, S_0x1f56540;
 .timescale 0 0;
P_0x1f56a00 .param/l "arr_i" 0 3 70, +C4<00>;
S_0x1f56ae0 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x1f56810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x1f56cb0 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x1f56cf0 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x1f56d30 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x1f56d70 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x1f682a0 .functor BUFZ 16, v0x1f571e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1f57060_0 .net "clk", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f57120_0 .net/s "ifm", 7 0, v0x1f635b0_0;  alias, 1 drivers
v0x1f571e0_0 .var/s "psum", 15 0;
v0x1f572d0_0 .net/s "psum_in", 15 0, L_0x1f680f0;  alias, 1 drivers
v0x1f573c0_0 .net/s "psum_out", 15 0, L_0x1f682a0;  alias, 1 drivers
v0x1f574d0_0 .net "rst_n", 0 0, v0x1f679a0_0;  alias, 1 drivers
v0x1f57680_0 .net "set_reg", 0 0, v0x1f4dd00_0;  alias, 1 drivers
v0x1f57720_0 .net/s "wgt", 7 0, L_0x1f68b30;  alias, 1 drivers
S_0x1f578a0 .scope generate, "genblk2[1]" "genblk2[1]" 3 70, 3 70 0, S_0x1f56540;
 .timescale 0 0;
P_0x1f57ab0 .param/l "arr_i" 0 3 70, +C4<01>;
S_0x1f57b70 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x1f578a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x1f57d40 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x1f57d80 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x1f57dc0 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x1f57e00 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x1f68330 .functor BUFZ 16, v0x1f58270_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1f580f0_0 .net "clk", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f581b0_0 .net/s "ifm", 7 0, v0x1f635b0_0;  alias, 1 drivers
v0x1f58270_0 .var/s "psum", 15 0;
v0x1f58360_0 .net/s "psum_in", 15 0, L_0x1f68180;  alias, 1 drivers
v0x1f58450_0 .net/s "psum_out", 15 0, L_0x1f68330;  alias, 1 drivers
v0x1f58560_0 .net "rst_n", 0 0, v0x1f679a0_0;  alias, 1 drivers
v0x1f58600_0 .net "set_reg", 0 0, v0x1f4dd00_0;  alias, 1 drivers
v0x1f587b0_0 .net/s "wgt", 7 0, L_0x1f68fe0;  alias, 1 drivers
S_0x1f58930 .scope generate, "genblk2[2]" "genblk2[2]" 3 70, 3 70 0, S_0x1f56540;
 .timescale 0 0;
P_0x1f58b40 .param/l "arr_i" 0 3 70, +C4<010>;
S_0x1f58be0 .scope module, "pe" "PE" 3 72, 7 1 0, S_0x1f58930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x1f58db0 .param/l "IFM_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
P_0x1f58df0 .param/l "POOLING" 0 7 1, +C4<00000000000000000000000000000000>;
P_0x1f58e30 .param/l "PSUM_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x1f58e70 .param/l "WEIGHT_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x1f683c0 .functor BUFZ 16, v0x1f59430_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1f591e0_0 .net "clk", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f59280_0 .net/s "ifm", 7 0, v0x1f635b0_0;  alias, 1 drivers
v0x1f59430_0 .var/s "psum", 15 0;
v0x1f594d0_0 .net/s "psum_in", 15 0, L_0x1f68210;  alias, 1 drivers
v0x1f59570_0 .net/s "psum_out", 15 0, L_0x1f683c0;  alias, 1 drivers
v0x1f59660_0 .net "rst_n", 0 0, v0x1f679a0_0;  alias, 1 drivers
v0x1f59700_0 .net "set_reg", 0 0, v0x1f4dd00_0;  alias, 1 drivers
v0x1f597a0_0 .net/s "wgt", 7 0, L_0x1f695a0;  alias, 1 drivers
S_0x1f59980 .scope generate, "genblk3[0]" "genblk3[0]" 3 86, 3 86 0, S_0x1f46ee0;
 .timescale 0 0;
P_0x1f59b90 .param/l "fifo_i" 0 3 86, +C4<00>;
S_0x1f59c50 .scope module, "fifo" "FIFO_ASYNCH" 3 88, 8 1 0, S_0x1f59980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rd_clr"
    .port_info 3 /INPUT 1 "wr_clr"
    .port_info 4 /INPUT 1 "rd_inc"
    .port_info 5 /INPUT 1 "wr_inc"
    .port_info 6 /INPUT 1 "wr_en"
    .port_info 7 /INPUT 1 "rd_en"
    .port_info 8 /INPUT 16 "data_in_fifo"
    .port_info 9 /OUTPUT 16 "data_out_fifo"
    .port_info 10 /NODIR 0 ""
P_0x1f59e20 .param/l "ADD_WIDTH" 0 8 1, +C4<000000000000000000000000000000111>;
P_0x1f59e60 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000010000>;
P_0x1f59ea0 .param/l "FIFO_SIZE" 0 8 1, +C4<000000000000000000000000000000000000000000000000000000000000111110>;
L_0x1f68450 .functor BUFZ 16, v0x1f5a5c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1f5a2c0_0 .net "clk1", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f5a360_0 .net "clk2", 0 0, v0x1f66d50_0;  alias, 1 drivers
v0x1f5a450_0 .net "data_in_fifo", 15 0, L_0x1f682a0;  alias, 1 drivers
v0x1f5a4f0_0 .net "data_out_fifo", 15 0, L_0x1f68450;  alias, 1 drivers
v0x1f5a5c0_0 .var "data_read", 15 0;
v0x1f5a6b0 .array "fifo_data", 0 61, 15 0;
v0x1f5a770_0 .net "rd_clr", 0 0, v0x1f4d920_0;  alias, 1 drivers
v0x1f5a860_0 .net "rd_en", 0 0, L_0x1f68580;  1 drivers
L_0x7f81d5467018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f5a920_0 .net "rd_inc", 0 0, L_0x7f81d5467018;  1 drivers
v0x1f5aa70_0 .var "rd_ptr", 6 0;
v0x1f5ab50_0 .var "reg_we", 0 0;
v0x1f5ac10_0 .net "wr_clr", 0 0, v0x1f4e250_0;  alias, 1 drivers
v0x1f5acb0_0 .net "wr_en", 0 0, L_0x1f684e0;  1 drivers
L_0x7f81d5467060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f5ad70_0 .net "wr_inc", 0 0, L_0x7f81d5467060;  1 drivers
v0x1f5ae30_0 .var "wr_ptr", 6 0;
E_0x1f59070 .event posedge, v0x1f4d040_0;
S_0x1f5b0b0 .scope generate, "genblk3[1]" "genblk3[1]" 3 86, 3 86 0, S_0x1f46ee0;
 .timescale 0 0;
P_0x1f5b2c0 .param/l "fifo_i" 0 3 86, +C4<01>;
S_0x1f5b380 .scope module, "fifo" "FIFO_ASYNCH" 3 88, 8 1 0, S_0x1f5b0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rd_clr"
    .port_info 3 /INPUT 1 "wr_clr"
    .port_info 4 /INPUT 1 "rd_inc"
    .port_info 5 /INPUT 1 "wr_inc"
    .port_info 6 /INPUT 1 "wr_en"
    .port_info 7 /INPUT 1 "rd_en"
    .port_info 8 /INPUT 16 "data_in_fifo"
    .port_info 9 /OUTPUT 16 "data_out_fifo"
    .port_info 10 /NODIR 0 ""
P_0x1f5b550 .param/l "ADD_WIDTH" 0 8 1, +C4<000000000000000000000000000000111>;
P_0x1f5b590 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000010000>;
P_0x1f5b5d0 .param/l "FIFO_SIZE" 0 8 1, +C4<000000000000000000000000000000000000000000000000000000000000111110>;
L_0x1f68670 .functor BUFZ 16, v0x1f5bb90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1f5b720_0 .net "clk1", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f5b930_0 .net "clk2", 0 0, v0x1f66d50_0;  alias, 1 drivers
v0x1f5b9f0_0 .net "data_in_fifo", 15 0, L_0x1f68330;  alias, 1 drivers
v0x1f5bac0_0 .net "data_out_fifo", 15 0, L_0x1f68670;  alias, 1 drivers
v0x1f5bb90_0 .var "data_read", 15 0;
v0x1f5bca0 .array "fifo_data", 0 61, 15 0;
v0x1f5bd60_0 .net "rd_clr", 0 0, v0x1f4d920_0;  alias, 1 drivers
v0x1f5be00_0 .net "rd_en", 0 0, L_0x1f68780;  1 drivers
L_0x7f81d54670a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f5bec0_0 .net "rd_inc", 0 0, L_0x7f81d54670a8;  1 drivers
v0x1f5c010_0 .var "rd_ptr", 6 0;
v0x1f5c0f0_0 .var "reg_we", 0 0;
v0x1f5c1b0_0 .net "wr_clr", 0 0, v0x1f4e250_0;  alias, 1 drivers
v0x1f5c250_0 .net "wr_en", 0 0, L_0x1f686e0;  1 drivers
L_0x7f81d54670f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f5c310_0 .net "wr_inc", 0 0, L_0x7f81d54670f0;  1 drivers
v0x1f5c3d0_0 .var "wr_ptr", 6 0;
S_0x1f5c650 .scope generate, "genblk4[0]" "genblk4[0]" 3 129, 3 129 0, S_0x1f46ee0;
 .timescale 0 0;
P_0x1f533e0 .param/l "wgt_i" 0 3 129, +C4<00>;
S_0x1f5c910 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x1f5c650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x1f5cae0 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x1f68820 .functor BUFZ 8, v0x1f5ce00_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1f5cc00_0 .net "clk", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f5cca0_0 .net "rst_n", 0 0, v0x1f679a0_0;  alias, 1 drivers
v0x1f5cd60_0 .net "set_wgt", 0 0, L_0x1f68890;  1 drivers
v0x1f5ce00_0 .var "weight", 7 0;
v0x1f5cee0_0 .net "wgt_in", 7 0, L_0x1f7d240;  alias, 1 drivers
v0x1f5d010_0 .net "wgt_out", 7 0, L_0x1f68820;  alias, 1 drivers
S_0x1f5d180 .scope generate, "genblk4[1]" "genblk4[1]" 3 129, 3 129 0, S_0x1f46ee0;
 .timescale 0 0;
P_0x1f5d390 .param/l "wgt_i" 0 3 129, +C4<01>;
S_0x1f5d450 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x1f5d180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x1f5d620 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x1f689b0 .functor BUFZ 8, v0x1f5d9c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1f5d770_0 .net "clk", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f5d830_0 .net "rst_n", 0 0, v0x1f679a0_0;  alias, 1 drivers
v0x1f5d8f0_0 .net "set_wgt", 0 0, L_0x1f68a20;  1 drivers
v0x1f5d9c0_0 .var "weight", 7 0;
v0x1f5da80_0 .net "wgt_in", 7 0, L_0x1f7d240;  alias, 1 drivers
v0x1f5db90_0 .net "wgt_out", 7 0, L_0x1f689b0;  alias, 1 drivers
S_0x1f5dd10 .scope generate, "genblk4[2]" "genblk4[2]" 3 129, 3 129 0, S_0x1f46ee0;
 .timescale 0 0;
P_0x1f5df20 .param/l "wgt_i" 0 3 129, +C4<010>;
S_0x1f5dfe0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x1f5dd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x1f5e1b0 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x1f68b30 .functor BUFZ 8, v0x1f5e670_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1f5e300_0 .net "clk", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f55e00_0 .net "rst_n", 0 0, v0x1f679a0_0;  alias, 1 drivers
v0x1f5e5d0_0 .net "set_wgt", 0 0, L_0x1f68ba0;  1 drivers
v0x1f5e670_0 .var "weight", 7 0;
v0x1f5e710_0 .net "wgt_in", 7 0, L_0x1f7d240;  alias, 1 drivers
v0x1f5e870_0 .net "wgt_out", 7 0, L_0x1f68b30;  alias, 1 drivers
S_0x1f5e9b0 .scope generate, "genblk4[3]" "genblk4[3]" 3 129, 3 129 0, S_0x1f46ee0;
 .timescale 0 0;
P_0x1f5ebc0 .param/l "wgt_i" 0 3 129, +C4<011>;
S_0x1f5ec80 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x1f5e9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x1f5ee50 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x1f68d00 .functor BUFZ 8, v0x1f5f1f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1f5efa0_0 .net "clk", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f5f060_0 .net "rst_n", 0 0, v0x1f679a0_0;  alias, 1 drivers
v0x1f5f120_0 .net "set_wgt", 0 0, L_0x1f68da0;  1 drivers
v0x1f5f1f0_0 .var "weight", 7 0;
v0x1f5f2b0_0 .net "wgt_in", 7 0, L_0x1f7d240;  alias, 1 drivers
v0x1f5f3c0_0 .net "wgt_out", 7 0, L_0x1f68d00;  alias, 1 drivers
S_0x1f5f530 .scope generate, "genblk4[4]" "genblk4[4]" 3 129, 3 129 0, S_0x1f46ee0;
 .timescale 0 0;
P_0x1f5f740 .param/l "wgt_i" 0 3 129, +C4<0100>;
S_0x1f5f800 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x1f5f530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x1f5f9d0 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x1f68e70 .functor BUFZ 8, v0x1f5fd70_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1f5fb20_0 .net "clk", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f5fbe0_0 .net "rst_n", 0 0, v0x1f679a0_0;  alias, 1 drivers
v0x1f5fca0_0 .net "set_wgt", 0 0, L_0x1f68f10;  1 drivers
v0x1f5fd70_0 .var "weight", 7 0;
v0x1f5fe30_0 .net "wgt_in", 7 0, L_0x1f7d240;  alias, 1 drivers
v0x1f5ffd0_0 .net "wgt_out", 7 0, L_0x1f68e70;  alias, 1 drivers
S_0x1f60140 .scope generate, "genblk4[5]" "genblk4[5]" 3 129, 3 129 0, S_0x1f46ee0;
 .timescale 0 0;
P_0x1f60300 .param/l "wgt_i" 0 3 129, +C4<0101>;
S_0x1f603c0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x1f60140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x1f60590 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x1f68fe0 .functor BUFZ 8, v0x1f60a70_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1f606e0_0 .net "clk", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f607a0_0 .net "rst_n", 0 0, v0x1f679a0_0;  alias, 1 drivers
v0x1f57570_0 .net "set_wgt", 0 0, L_0x1f69080;  1 drivers
v0x1f60a70_0 .var "weight", 7 0;
v0x1f60b10_0 .net "wgt_in", 7 0, L_0x1f7d240;  alias, 1 drivers
v0x1f60c00_0 .net "wgt_out", 7 0, L_0x1f68fe0;  alias, 1 drivers
S_0x1f60d70 .scope generate, "genblk4[6]" "genblk4[6]" 3 129, 3 129 0, S_0x1f46ee0;
 .timescale 0 0;
P_0x1f60f80 .param/l "wgt_i" 0 3 129, +C4<0110>;
S_0x1f61040 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x1f60d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x1f61210 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x1f691b0 .functor BUFZ 8, v0x1f615b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1f61360_0 .net "clk", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f61420_0 .net "rst_n", 0 0, v0x1f679a0_0;  alias, 1 drivers
v0x1f614e0_0 .net "set_wgt", 0 0, L_0x1f69250;  1 drivers
v0x1f615b0_0 .var "weight", 7 0;
v0x1f61670_0 .net "wgt_in", 7 0, L_0x1f7d240;  alias, 1 drivers
v0x1f61780_0 .net "wgt_out", 7 0, L_0x1f691b0;  alias, 1 drivers
S_0x1f618f0 .scope generate, "genblk4[7]" "genblk4[7]" 3 129, 3 129 0, S_0x1f46ee0;
 .timescale 0 0;
P_0x1f61b00 .param/l "wgt_i" 0 3 129, +C4<0111>;
S_0x1f61bc0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x1f618f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x1f61d90 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x1f68c70 .functor BUFZ 8, v0x1f62130_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1f61ee0_0 .net "clk", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f61fa0_0 .net "rst_n", 0 0, v0x1f679a0_0;  alias, 1 drivers
v0x1f62060_0 .net "set_wgt", 0 0, L_0x1f69460;  1 drivers
v0x1f62130_0 .var "weight", 7 0;
v0x1f621f0_0 .net "wgt_in", 7 0, L_0x1f7d240;  alias, 1 drivers
v0x1f62300_0 .net "wgt_out", 7 0, L_0x1f68c70;  alias, 1 drivers
S_0x1f62470 .scope generate, "genblk4[8]" "genblk4[8]" 3 129, 3 129 0, S_0x1f46ee0;
 .timescale 0 0;
P_0x1f5c810 .param/l "wgt_i" 0 3 129, +C4<01000>;
S_0x1f627e0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 131, 9 1 0, S_0x1f62470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x1f629b0 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x1f695a0 .functor BUFZ 8, v0x1f62d30_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1f62b00_0 .net "clk", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f62ba0_0 .net "rst_n", 0 0, v0x1f679a0_0;  alias, 1 drivers
v0x1f62c60_0 .net "set_wgt", 0 0, L_0x1f69640;  1 drivers
v0x1f62d30_0 .var "weight", 7 0;
v0x1f62df0_0 .net "wgt_in", 7 0, L_0x1f7d240;  alias, 1 drivers
v0x1f63010_0 .net "wgt_out", 7 0, L_0x1f695a0;  alias, 1 drivers
S_0x1f630f0 .scope module, "ifm_buf" "IFM_BUFF" 3 141, 10 1 0, S_0x1f46ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_ifm"
    .port_info 3 /INPUT 8 "ifm_in"
    .port_info 4 /OUTPUT 8 "ifm_out"
P_0x1f632c0 .param/l "DATA_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
v0x1f63410_0 .net "clk", 0 0, v0x1f66cb0_0;  alias, 1 drivers
v0x1f634d0_0 .net "ifm_in", 7 0, L_0x1f7cb30;  alias, 1 drivers
v0x1f635b0_0 .var "ifm_out", 7 0;
v0x1f63680_0 .net "rst_n", 0 0, v0x1f679a0_0;  alias, 1 drivers
v0x1f63720_0 .net "set_ifm", 0 0, v0x1f4dc60_0;  alias, 1 drivers
S_0x1f65620 .scope task, "read_output" "read_output" 2 144, 2 144 0, S_0x1f00130;
 .timescale 0 0;
v0x1f657a0_0 .var "data_output", 15 0;
v0x1f65880_0 .var "out_valid", 0 0;
v0x1f65940_0 .var/i "tow", 31 0;
TD_tb.read_output ;
    %load/vec4 v0x1f669b0_0;
    %pad/s 166;
    %cmpi/s 30752, 0, 166;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x1f65880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x1f657a0_0;
    %ix/getv/s 4, v0x1f669b0_0;
    %store/vec4a v0x1f67390, 4, 0;
    %load/vec4 v0x1f669b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f669b0_0, 0, 32;
T_1.6 ;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f65940_0, 0, 32;
T_1.8 ;
    %load/vec4 v0x1f65940_0;
    %pad/s 166;
    %cmpi/s 30752, 0, 166;
    %jmp/0xz T_1.9, 5;
    %vpi_call 2 162 "$fwrite", v0x1f67510_0, "%b \012", &A<v0x1f67390, v0x1f65940_0 > {0 0 0};
    %load/vec4 v0x1f65940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f65940_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
    %vpi_call 2 163 "$fclose", v0x1f67510_0 {0 0 0};
    %vpi_call 2 164 "$finish" {0 0 0};
T_1.5 ;
    %end;
    .scope S_0x1f50330;
T_2 ;
    %wait E_0x1f49c20;
    %load/vec4 v0x1f50db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1f50a90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1f50ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x1f509d0_0;
    %pad/s 16;
    %load/vec4 v0x1f50f40_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x1f50ba0_0;
    %add;
    %assign/vec4 v0x1f50a90_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x1f50a90_0;
    %assign/vec4 v0x1f50a90_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f513f0;
T_3 ;
    %wait E_0x1f49c20;
    %load/vec4 v0x1f51e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1f51b70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1f51ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x1f51a80_0;
    %pad/s 16;
    %load/vec4 v0x1f51f90_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x1f51c40_0;
    %add;
    %assign/vec4 v0x1f51b70_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x1f51b70_0;
    %assign/vec4 v0x1f51b70_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1f52440;
T_4 ;
    %wait E_0x1f49c20;
    %load/vec4 v0x1f52e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1f52b80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1f52f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1f52ae0_0;
    %pad/s 16;
    %load/vec4 v0x1f53020_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x1f52c40_0;
    %add;
    %assign/vec4 v0x1f52b80_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x1f52b80_0;
    %assign/vec4 v0x1f52b80_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f537c0;
T_5 ;
    %wait E_0x1f49c20;
    %load/vec4 v0x1f54130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1f53f00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1f541d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1f53e60_0;
    %pad/s 16;
    %load/vec4 v0x1f54300_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x1f53fa0_0;
    %add;
    %assign/vec4 v0x1f53f00_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x1f53f00_0;
    %assign/vec4 v0x1f53f00_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1f54740;
T_6 ;
    %wait E_0x1f49c20;
    %load/vec4 v0x1f55170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1f54ed0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1f55210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1f54d80_0;
    %pad/s 16;
    %load/vec4 v0x1f552b0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x1f54fc0_0;
    %add;
    %assign/vec4 v0x1f54ed0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x1f54ed0_0;
    %assign/vec4 v0x1f54ed0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1f55760;
T_7 ;
    %wait E_0x1f49c20;
    %load/vec4 v0x1f56200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1f55fb0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1f562a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1f55f10_0;
    %pad/s 16;
    %load/vec4 v0x1f56340_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x1f56050_0;
    %add;
    %assign/vec4 v0x1f55fb0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1f55fb0_0;
    %assign/vec4 v0x1f55fb0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1f56ae0;
T_8 ;
    %wait E_0x1f49c20;
    %load/vec4 v0x1f574d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1f571e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1f57680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1f57120_0;
    %pad/s 16;
    %load/vec4 v0x1f57720_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x1f572d0_0;
    %add;
    %assign/vec4 v0x1f571e0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x1f571e0_0;
    %assign/vec4 v0x1f571e0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1f57b70;
T_9 ;
    %wait E_0x1f49c20;
    %load/vec4 v0x1f58560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1f58270_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1f58600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x1f581b0_0;
    %pad/s 16;
    %load/vec4 v0x1f587b0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x1f58360_0;
    %add;
    %assign/vec4 v0x1f58270_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1f58270_0;
    %assign/vec4 v0x1f58270_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1f58be0;
T_10 ;
    %wait E_0x1f49c20;
    %load/vec4 v0x1f59660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1f59430_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1f59700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x1f59280_0;
    %pad/s 16;
    %load/vec4 v0x1f597a0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x1f594d0_0;
    %add;
    %assign/vec4 v0x1f59430_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x1f59430_0;
    %assign/vec4 v0x1f59430_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1f59c50;
T_11 ;
    %wait E_0x1f49fe0;
    %load/vec4 v0x1f5acb0_0;
    %assign/vec4 v0x1f5ab50_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1f59c50;
T_12 ;
    %wait E_0x1f59070;
    %load/vec4 v0x1f5a770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1f5aa70_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1f5a860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %ix/getv 4, v0x1f5aa70_0;
    %load/vec4a v0x1f5a6b0, 4;
    %assign/vec4 v0x1f5a5c0_0, 0;
    %load/vec4 v0x1f5aa70_0;
    %load/vec4 v0x1f5a920_0;
    %pad/u 7;
    %add;
    %assign/vec4 v0x1f5aa70_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1f5a5c0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1f59c50;
T_13 ;
    %wait E_0x1f59070;
    %load/vec4 v0x1f5ac10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1f5ae30_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1f5ab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x1f5a450_0;
    %ix/getv 3, v0x1f5ae30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f5a6b0, 0, 4;
    %load/vec4 v0x1f5ae30_0;
    %load/vec4 v0x1f5ad70_0;
    %pad/u 7;
    %add;
    %assign/vec4 v0x1f5ae30_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %ix/getv 4, v0x1f5ae30_0;
    %load/vec4a v0x1f5a6b0, 4;
    %ix/getv 3, v0x1f5ae30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f5a6b0, 0, 4;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1f5b380;
T_14 ;
    %wait E_0x1f49fe0;
    %load/vec4 v0x1f5c250_0;
    %assign/vec4 v0x1f5c0f0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1f5b380;
T_15 ;
    %wait E_0x1f59070;
    %load/vec4 v0x1f5bd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1f5c010_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1f5be00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %ix/getv 4, v0x1f5c010_0;
    %load/vec4a v0x1f5bca0, 4;
    %assign/vec4 v0x1f5bb90_0, 0;
    %load/vec4 v0x1f5c010_0;
    %load/vec4 v0x1f5bec0_0;
    %pad/u 7;
    %add;
    %assign/vec4 v0x1f5c010_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1f5bb90_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1f5b380;
T_16 ;
    %wait E_0x1f59070;
    %load/vec4 v0x1f5c1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1f5c3d0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1f5c0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x1f5b9f0_0;
    %ix/getv 3, v0x1f5c3d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f5bca0, 0, 4;
    %load/vec4 v0x1f5c3d0_0;
    %load/vec4 v0x1f5c310_0;
    %pad/u 7;
    %add;
    %assign/vec4 v0x1f5c3d0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %ix/getv 4, v0x1f5c3d0_0;
    %load/vec4a v0x1f5bca0, 4;
    %ix/getv 3, v0x1f5c3d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f5bca0, 0, 4;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1f5c910;
T_17 ;
    %wait E_0x1f49c20;
    %load/vec4 v0x1f5cca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1f5ce00_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1f5cd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x1f5cee0_0;
    %assign/vec4 v0x1f5ce00_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x1f5ce00_0;
    %assign/vec4 v0x1f5ce00_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1f5d450;
T_18 ;
    %wait E_0x1f49c20;
    %load/vec4 v0x1f5d830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1f5d9c0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1f5d8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x1f5da80_0;
    %assign/vec4 v0x1f5d9c0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x1f5d9c0_0;
    %assign/vec4 v0x1f5d9c0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1f5dfe0;
T_19 ;
    %wait E_0x1f49c20;
    %load/vec4 v0x1f55e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1f5e670_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1f5e5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x1f5e710_0;
    %assign/vec4 v0x1f5e670_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x1f5e670_0;
    %assign/vec4 v0x1f5e670_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1f5ec80;
T_20 ;
    %wait E_0x1f49c20;
    %load/vec4 v0x1f5f060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1f5f1f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1f5f120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x1f5f2b0_0;
    %assign/vec4 v0x1f5f1f0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x1f5f1f0_0;
    %assign/vec4 v0x1f5f1f0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1f5f800;
T_21 ;
    %wait E_0x1f49c20;
    %load/vec4 v0x1f5fbe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1f5fd70_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1f5fca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x1f5fe30_0;
    %assign/vec4 v0x1f5fd70_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x1f5fd70_0;
    %assign/vec4 v0x1f5fd70_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1f603c0;
T_22 ;
    %wait E_0x1f49c20;
    %load/vec4 v0x1f607a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1f60a70_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1f57570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x1f60b10_0;
    %assign/vec4 v0x1f60a70_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x1f60a70_0;
    %assign/vec4 v0x1f60a70_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1f61040;
T_23 ;
    %wait E_0x1f49c20;
    %load/vec4 v0x1f61420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1f615b0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1f614e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x1f61670_0;
    %assign/vec4 v0x1f615b0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x1f615b0_0;
    %assign/vec4 v0x1f615b0_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1f61bc0;
T_24 ;
    %wait E_0x1f49c20;
    %load/vec4 v0x1f61fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1f62130_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1f62060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x1f621f0_0;
    %assign/vec4 v0x1f62130_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x1f62130_0;
    %assign/vec4 v0x1f62130_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1f627e0;
T_25 ;
    %wait E_0x1f49c20;
    %load/vec4 v0x1f62ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1f62d30_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x1f62c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x1f62df0_0;
    %assign/vec4 v0x1f62d30_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x1f62d30_0;
    %assign/vec4 v0x1f62d30_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1f49cf0;
T_26 ;
    %wait E_0x1f49fe0;
    %load/vec4 v0x1f4d1c0_0;
    %or/r;
    %pushi/vec4 2, 0, 10;
    %load/vec4 v0x1f4d380_0;
    %pad/u 10;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1f4d380_0;
    %pad/u 68;
    %cmpi/u 63, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x1f4d380_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1f4d380_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1f4d1c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1f4d0e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %and;
    %or;
    %and;
    %load/vec4 v0x1f4d2a0_0;
    %or/r;
    %load/vec4 v0x1f4d2a0_0;
    %pad/u 65;
    %cmpi/u 62, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x1f4d2a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1f4d9e0_0, 4, 5;
    %load/vec4 v0x1f4d780_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1f4d1c0_0;
    %or/r;
    %and;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x1f4d380_0;
    %pad/u 10;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1f4d380_0;
    %pad/u 68;
    %cmpi/u 62, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x1f4d380_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x1f4d2a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1f4d2a0_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_26.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_26.3, 8;
T_26.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_26.3, 8;
 ; End of false expr.
    %blend;
T_26.3;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1f4e2f0_0, 4, 5;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1f4a040;
T_27 ;
    %wait E_0x1f49fe0;
    %load/vec4 v0x1f4d1c0_0;
    %or/r;
    %pushi/vec4 3, 0, 10;
    %load/vec4 v0x1f4d380_0;
    %pad/u 10;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1f4d380_0;
    %pad/u 68;
    %cmpi/u 64, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x1f4d380_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1f4d380_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1f4d1c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1f4d0e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %and;
    %or;
    %and;
    %load/vec4 v0x1f4d2a0_0;
    %or/r;
    %load/vec4 v0x1f4d2a0_0;
    %pad/u 65;
    %cmpi/u 62, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x1f4d2a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1f4d9e0_0, 4, 5;
    %load/vec4 v0x1f4d780_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1f4d1c0_0;
    %or/r;
    %and;
    %pushi/vec4 2, 0, 10;
    %load/vec4 v0x1f4d380_0;
    %pad/u 10;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1f4d380_0;
    %pad/u 68;
    %cmpi/u 63, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x1f4d380_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x1f4d2a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1f4d2a0_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.3, 8;
T_27.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.3, 8;
 ; End of false expr.
    %blend;
T_27.3;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1f4e2f0_0, 4, 5;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1f4a310;
T_28 ;
    %wait E_0x1f49fe0;
    %load/vec4 v0x1f4d1c0_0;
    %or/r;
    %pushi/vec4 4, 0, 10;
    %load/vec4 v0x1f4d380_0;
    %pad/u 10;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1f4d380_0;
    %pad/u 68;
    %cmpi/u 65, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x1f4d380_0;
    %pad/u 32;
    %subi 4, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x1f4d380_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1f4d1c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1f4d0e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %and;
    %or;
    %and;
    %load/vec4 v0x1f4d2a0_0;
    %or/r;
    %load/vec4 v0x1f4d2a0_0;
    %pad/u 65;
    %cmpi/u 62, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x1f4d2a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1f4d9e0_0, 4, 5;
    %load/vec4 v0x1f4d780_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1f4d1c0_0;
    %or/r;
    %and;
    %pushi/vec4 3, 0, 10;
    %load/vec4 v0x1f4d380_0;
    %pad/u 10;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1f4d380_0;
    %pad/u 68;
    %cmpi/u 64, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x1f4d380_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x1f4d2a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1f4d2a0_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_28.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_28.3, 8;
T_28.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_28.3, 8;
 ; End of false expr.
    %blend;
T_28.3;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1f4e2f0_0, 4, 5;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1f48ec0;
T_29 ;
    %wait E_0x1f49c20;
    %load/vec4 v0x1f4db90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1f4d460_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1f4d780_0;
    %assign/vec4 v0x1f4d460_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1f48ec0;
T_30 ;
    %wait E_0x1f49c80;
    %load/vec4 v0x1f4d460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f4d780_0, 0, 3;
    %jmp T_30.7;
T_30.0 ;
    %load/vec4 v0x1f4c390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1f4d780_0, 0, 3;
    %jmp T_30.9;
T_30.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f4d780_0, 0, 3;
T_30.9 ;
    %jmp T_30.7;
T_30.1 ;
    %load/vec4 v0x1f4d2a0_0;
    %pad/u 65;
    %cmpi/e 64, 0, 65;
    %jmp/0xz  T_30.10, 4;
    %load/vec4 v0x1f4d380_0;
    %pad/u 65;
    %cmpi/u 64, 0, 65;
    %jmp/0xz  T_30.12, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1f4d780_0, 0, 3;
    %jmp T_30.13;
T_30.12 ;
    %load/vec4 v0x1f4d0e0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_30.14, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1f4d780_0, 0, 3;
    %jmp T_30.15;
T_30.14 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1f4d780_0, 0, 3;
T_30.15 ;
T_30.13 ;
    %jmp T_30.11;
T_30.10 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1f4d780_0, 0, 3;
T_30.11 ;
    %jmp T_30.7;
T_30.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1f4d780_0, 0, 3;
    %jmp T_30.7;
T_30.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1f4d780_0, 0, 3;
    %jmp T_30.7;
T_30.4 ;
    %load/vec4 v0x1f4d1c0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_30.16, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1f4d780_0, 0, 3;
    %jmp T_30.17;
T_30.16 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1f4d780_0, 0, 3;
T_30.17 ;
    %jmp T_30.7;
T_30.5 ;
    %pushi/vec4 63, 0, 65;
    %load/vec4 v0x1f4d2a0_0;
    %pad/u 65;
    %cmp/u;
    %jmp/0xz  T_30.18, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f4d780_0, 0, 3;
    %jmp T_30.19;
T_30.18 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1f4d780_0, 0, 3;
T_30.19 ;
    %jmp T_30.7;
T_30.7 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x1f48ec0;
T_31 ;
    %wait E_0x1f49c20;
    %load/vec4 v0x1f4db90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1f4d2a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1f4d380_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1f4d0e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1f4d1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4dd00_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1f4c2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4d600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4d920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4e250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4dc60_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x1f4d780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %load/vec4 v0x1f4d2a0_0;
    %assign/vec4 v0x1f4d2a0_0, 0;
    %load/vec4 v0x1f4d380_0;
    %assign/vec4 v0x1f4d380_0, 0;
    %load/vec4 v0x1f4d0e0_0;
    %assign/vec4 v0x1f4d0e0_0, 0;
    %load/vec4 v0x1f4d1c0_0;
    %assign/vec4 v0x1f4d1c0_0, 0;
    %load/vec4 v0x1f4dd00_0;
    %assign/vec4 v0x1f4dd00_0, 0;
    %load/vec4 v0x1f4dc60_0;
    %assign/vec4 v0x1f4dc60_0, 0;
    %load/vec4 v0x1f4c2b0_0;
    %assign/vec4 v0x1f4c2b0_0, 0;
    %load/vec4 v0x1f4d600_0;
    %assign/vec4 v0x1f4d600_0, 0;
    %load/vec4 v0x1f4e250_0;
    %assign/vec4 v0x1f4e250_0, 0;
    %load/vec4 v0x1f4d920_0;
    %assign/vec4 v0x1f4d920_0, 0;
    %jmp T_31.9;
T_31.2 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1f4d2a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1f4d380_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1f4d0e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1f4d1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4dd00_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1f4c2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4d920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4e250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4dc60_0, 0;
    %load/vec4 v0x1f4d2a0_0;
    %pad/u 65;
    %cmpi/e 64, 0, 65;
    %flag_mov 8, 4;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %pad/s 1;
    %assign/vec4 v0x1f4d600_0, 0;
    %jmp T_31.9;
T_31.3 ;
    %load/vec4 v0x1f4d2a0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x1f4d2a0_0, 0;
    %load/vec4 v0x1f4d2a0_0;
    %or/r;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_31.12, 8;
    %load/vec4 v0x1f4d380_0;
    %addi 1, 0, 9;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %load/vec4 v0x1f4d380_0;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %assign/vec4 v0x1f4d380_0, 0;
    %load/vec4 v0x1f4d2a0_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1f4d380_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_31.14, 8;
    %load/vec4 v0x1f4d0e0_0;
    %addi 1, 0, 10;
    %jmp/1 T_31.15, 8;
T_31.14 ; End of true expr.
    %load/vec4 v0x1f4d0e0_0;
    %jmp/0 T_31.15, 8;
 ; End of false expr.
    %blend;
T_31.15;
    %assign/vec4 v0x1f4d0e0_0, 0;
    %load/vec4 v0x1f4d2a0_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1f4d380_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1f4d0e0_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_31.16, 8;
    %load/vec4 v0x1f4d1c0_0;
    %addi 1, 0, 10;
    %jmp/1 T_31.17, 8;
T_31.16 ; End of true expr.
    %load/vec4 v0x1f4d1c0_0;
    %jmp/0 T_31.17, 8;
 ; End of false expr.
    %blend;
T_31.17;
    %assign/vec4 v0x1f4d1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4dd00_0, 0;
    %load/vec4 v0x1f4d2a0_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1f4d380_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_31.18, 8;
    %pushi/vec4 1, 0, 9;
    %jmp/1 T_31.19, 8;
T_31.18 ; End of true expr.
    %load/vec4 v0x1f4c2b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/0 T_31.19, 8;
 ; End of false expr.
    %blend;
T_31.19;
    %assign/vec4 v0x1f4c2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4d920_0, 0;
    %load/vec4 v0x1f4d2a0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.20, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_31.21, 8;
T_31.20 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_31.21, 8;
 ; End of false expr.
    %blend;
T_31.21;
    %pad/s 1;
    %assign/vec4 v0x1f4e250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4dc60_0, 0;
    %jmp T_31.9;
T_31.4 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1f4d2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4d920_0, 0;
    %load/vec4 v0x1f4c2b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x1f4c2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4dc60_0, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1f4d2a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1f4d380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4d920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4dc60_0, 0;
    %jmp T_31.9;
T_31.6 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1f4d2a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1f4d380_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1f4d0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4d920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4dc60_0, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x1f4d2a0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x1f4d2a0_0, 0;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v0x1f4d380_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0x1f4d0e0_0, 0;
    %pushi/vec4 9, 0, 10;
    %assign/vec4 v0x1f4d1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4dd00_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1f4c2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4dc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4d920_0, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1f48ec0;
T_32 ;
    %wait E_0x1f482f0;
    %load/vec4 v0x1f4db90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4d860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4d540_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x1f4d0e0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x1f4d380_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x1f4d0e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1f4d380_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x1f4d9e0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x1f4d860_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4d860_0, 0;
T_32.3 ;
    %load/vec4 v0x1f4d600_0;
    %assign/vec4 v0x1f4d540_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1f4e600;
T_33 ;
    %wait E_0x1f49fe0;
    %load/vec4 v0x1f4f6b0_0;
    %assign/vec4 v0x1f4f0f0_0, 0;
    %load/vec4 v0x1f4f8b0_0;
    %assign/vec4 v0x1f4f750_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1f4e600;
T_34 ;
    %wait E_0x1f4ea80;
    %load/vec4 v0x1f4f330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1f4f5d0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x1f4f490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %ix/getv 4, v0x1f4f5d0_0;
    %load/vec4a v0x1f4f1b0, 4;
    %assign/vec4 v0x1f4efe0_0, 0;
    %load/vec4 v0x1f4f5d0_0;
    %load/vec4 v0x1f4f530_0;
    %pad/u 7;
    %add;
    %assign/vec4 v0x1f4f5d0_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1f4efe0_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1f4e600;
T_35 ;
    %wait E_0x1f4ea20;
    %load/vec4 v0x1f4f810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1f4fb20_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x1f4f750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x1f4f0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.4, 8;
    %load/vec4 v0x1f4ee40_0;
    %load/vec4 v0x1f4f270_0;
    %add;
    %jmp/1 T_35.5, 8;
T_35.4 ; End of true expr.
    %load/vec4 v0x1f4ee40_0;
    %jmp/0 T_35.5, 8;
 ; End of false expr.
    %blend;
T_35.5;
    %ix/getv 3, v0x1f4fb20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f4f1b0, 0, 4;
    %load/vec4 v0x1f4fb20_0;
    %load/vec4 v0x1f4f970_0;
    %pad/u 7;
    %add;
    %assign/vec4 v0x1f4fb20_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %ix/getv 4, v0x1f4fb20_0;
    %load/vec4a v0x1f4f1b0, 4;
    %ix/getv 3, v0x1f4fb20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f4f1b0, 0, 4;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1f47bf0;
T_36 ;
    %wait E_0x1f48330;
    %load/vec4 v0x1f489f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x1f48800_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x1f48ce0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x1f48b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x1f48570_0;
    %load/vec4 v0x1f48ce0_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f48740, 0, 4;
    %load/vec4 v0x1f48ce0_0;
    %pad/u 66;
    %cmpi/e 3843, 0, 66;
    %flag_mov 8, 4;
    %jmp/0 T_36.4, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_36.5, 8;
T_36.4 ; End of true expr.
    %load/vec4 v0x1f48ce0_0;
    %addi 1, 0, 12;
    %jmp/0 T_36.5, 8;
 ; End of false expr.
    %blend;
T_36.5;
    %assign/vec4 v0x1f48ce0_0, 0;
T_36.2 ;
    %load/vec4 v0x1f48930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %load/vec4 v0x1f48800_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x1f48740, 4;
    %assign/vec4 v0x1f48ab0_0, 0;
    %load/vec4 v0x1f48800_0;
    %pad/u 66;
    %cmpi/e 3843, 0, 66;
    %flag_mov 8, 4;
    %jmp/0 T_36.8, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_36.9, 8;
T_36.8 ; End of true expr.
    %load/vec4 v0x1f48800_0;
    %addi 1, 0, 12;
    %jmp/0 T_36.9, 8;
 ; End of false expr.
    %blend;
T_36.9;
    %assign/vec4 v0x1f48800_0, 0;
    %jmp T_36.7;
T_36.6 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1f48ab0_0, 0;
T_36.7 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1f630f0;
T_37 ;
    %wait E_0x1f49c20;
    %load/vec4 v0x1f63680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1f635b0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x1f63720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x1f634d0_0;
    %assign/vec4 v0x1f635b0_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1f00130;
T_38 ;
    %delay 5, 0;
    %load/vec4 v0x1f66cb0_0;
    %inv;
    %store/vec4 v0x1f66cb0_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1f00130;
T_39 ;
    %wait E_0x1f2cbc0;
    %load/vec4 v0x1f66cb0_0;
    %inv;
    %store/vec4 v0x1f66d50_0, 0, 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x1f00130;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f66cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f67a40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f679a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f679a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f679a0_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f67a40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f67a40_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x1f00130;
T_41 ;
    %vpi_call 2 72 "$dumpfile", "CONV.VCD" {0 0 0};
    %vpi_call 2 73 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1f00130 {0 0 0};
    %end;
    .thread T_41;
    .scope S_0x1f00130;
T_42 ;
    %vpi_call 2 91 "$readmemb", "ifm_bin_c3xh64xw64.txt", v0x1f67120 {0 0 0};
    %end;
    .thread T_42;
    .scope S_0x1f00130;
T_43 ;
    %wait E_0x1f482f0;
    %load/vec4 v0x1f679a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1f67040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f672d0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x1f671e0_0;
    %assign/vec4 v0x1f672d0_0, 0;
    %load/vec4 v0x1f67a40_0;
    %load/vec4 v0x1f671e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x1f67040_0;
    %cmpi/e 12288, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_43.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1f67040_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x1f671e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0x1f67040_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x1f67040_0, 0;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v0x1f67040_0;
    %assign/vec4 v0x1f67040_0, 0;
T_43.5 ;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1f00130;
T_44 ;
    %vpi_call 2 120 "$readmemb", "weight_bin_co8xci3xk3xk3.txt", v0x1f67cd0 {0 0 0};
    %end;
    .thread T_44;
    .scope S_0x1f00130;
T_45 ;
    %wait E_0x1f482f0;
    %load/vec4 v0x1f679a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1f67bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f67e80_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x1f67d90_0;
    %assign/vec4 v0x1f67e80_0, 0;
    %load/vec4 v0x1f67bf0_0;
    %cmpi/e 216, 0, 32;
    %jmp/0xz  T_45.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1f67bf0_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x1f67d90_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1f67a40_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_45.4, 9;
    %load/vec4 v0x1f67bf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x1f67bf0_0, 0;
    %jmp T_45.5;
T_45.4 ;
    %load/vec4 v0x1f67bf0_0;
    %assign/vec4 v0x1f67bf0_0, 0;
T_45.5 ;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x1f00130;
T_46 ;
    %vpi_call 2 171 "$readmemb", "ofm_bin_c8xh62xw62.txt", v0x1f67450 {0 0 0};
    %end;
    .thread T_46;
    .scope S_0x1f00130;
T_47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f669b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f678c0_0, 0, 32;
T_47.0 ;
    %wait E_0x1f49fe0;
    %load/vec4 v0x1f66df0_0;
    %store/vec4 v0x1f657a0_0, 0, 16;
    %load/vec4 v0x1f675f0_0;
    %store/vec4 v0x1f65880_0, 0, 1;
    %fork TD_tb.read_output, S_0x1f65620;
    %join;
    %jmp T_47.0;
    %end;
    .thread T_47;
    .scope S_0x1f00130;
T_48 ;
    %wait E_0x1f063a0;
    %load/vec4 v0x1f66eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %fork TD_tb.compare, S_0x1f00410;
    %join;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x1f00130;
T_49 ;
    %delay 1000000, 0;
    %vpi_call 2 214 "$finish" {0 0 0};
    %end;
    .thread T_49;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "CONV_parameterized.v";
    "BUFFER.v";
    "CONTROL.v";
    "FIFO_ASYNCH_END.v";
    "PE.v";
    "FIFO_ASYNCH.v";
    "WEIGHT_BUFF.v";
    "IFM_BUFF.v";
