/*
 * Copyright (c) 2008-2012 Freescale Semiconductor, Inc. All Rights Reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *     * Redistributions of source code must retain the above copyright
 *       notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *       notice, this list of conditions and the following disclaimer in the
 *       documentation and/or other materials provided with the distribution.
 *     * Neither the name of Freescale Semiconductor nor the
 *       names of its contributors may be used to endorse or promote products
 *       derived from this software without specific prior written permission.
 *
 *
 * ALTERNATIVELY, this software may be distributed under the terms of the
 * GNU General Public License ("GPL") as published by the Free Software
 * Foundation, either version 2 of that License or (at your option) any
 * later version.
 *
 * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 * DO NOT MANUAL EDIT THIS FILE!
 *
 */

#ifndef HW_DMA_DEFS
#define HW_DMA_DEFS

// APBH DMA CHANNEL ASSIGNMENTS
#define HW_APBH_DMA_SSP0_CHANNEL	(  0 )
#define HW_APBH_DMA_SSP1_CHANNEL	(  1 )
#define HW_APBH_DMA_SSP2_CHANNEL	(  2 )
#define HW_APBH_DMA_SSP3_CHANNEL	(  3 )
#define HW_APBH_DMA_GPMI_CH0_CHANNEL	(  4 )
#define HW_APBH_DMA_GPMI_CH1_CHANNEL	(  5 )
#define HW_APBH_DMA_GPMI_CH2_CHANNEL	(  6 )
#define HW_APBH_DMA_GPMI_CH3_CHANNEL	(  7 )
#define HW_APBH_DMA_GPMI_CH4_CHANNEL	(  8 )
#define HW_APBH_DMA_GPMI_CH5_CHANNEL	(  9 )
#define HW_APBH_DMA_GPMI_CH6_CHANNEL	( 10 )
#define HW_APBH_DMA_GPMI_CH7_CHANNEL	( 11 )
#define HW_APBH_DMA_HSADC_CHANNEL	( 12 )
#define HW_APBH_DMA_LCDIF_CHANNEL	( 13 )

// APBX DMA CHANNEL ASSIGNMENTS
#define HW_APBX_DMA_AUART4_RX_CHANNEL	(  0 )
#define HW_APBX_DMA_AUART4_TX_CHANNEL	(  1 )
#define HW_APBX_DMA_SPDIF_CHANNEL	(  2 )
#define HW_APBX_DMA_SAIF0_CHANNEL	(  4 )
#define HW_APBX_DMA_SAIF1_CHANNEL	(  5 )
#define HW_APBX_DMA_I2C0_CHANNEL	(  6 )
#define HW_APBX_DMA_I2C1_CHANNEL	(  7 )
#define HW_APBX_DMA_AUART0_RX_CHANNEL	(  8 )
#define HW_APBX_DMA_AUART0_TX_CHANNEL	(  9 )
#define HW_APBX_DMA_AUART1_RX_CHANNEL	( 10 )
#define HW_APBX_DMA_AUART1_TX_CHANNEL	( 11 )
#define HW_APBX_DMA_AUART2_RX_CHANNEL	( 12 )
#define HW_APBX_DMA_AUART2_TX_CHANNEL	( 13 )
#define HW_APBX_DMA_AUART3_RX_CHANNEL	( 14 )
#define HW_APBX_DMA_AUART3_TX_CHANNEL	( 15 )
#endif // HW_DMA_DEFS
