

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Wed Jul 12 14:48:16 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     
    49                           ; #config settings
    50                           
    51                           	psect	cinit
    52   007FF2                     __pcinit:
    53                           	callstack 0
    54   007FF2                     start_initialization:
    55                           	callstack 0
    56   007FF2                     __initialization:
    57                           	callstack 0
    58   007FF2                     end_of_initialization:
    59                           	callstack 0
    60   007FF2                     __end_of__initialization:
    61                           	callstack 0
    62   007FF2  0100               	movlb	0
    63   007FF4  EFFC  F03F         	goto	_main	;jump to C main() function
    64                           
    65                           	psect	cstackCOMRAM
    66   000000                     __pcstackCOMRAM:
    67                           	callstack 0
    68   000000                     
    69                           ; 1 bytes @ 0x0
    70 ;;
    71 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    72 ;;
    73 ;; *************** function _main *****************
    74 ;; Defined at:
    75 ;;		line 14 in file "main.c"
    76 ;; Parameters:    Size  Location     Type
    77 ;;		None
    78 ;; Auto vars:     Size  Location     Type
    79 ;;		None
    80 ;; Return value:  Size  Location     Type
    81 ;;                  1    wreg      void 
    82 ;; Registers used:
    83 ;;		None
    84 ;; Tracked objects:
    85 ;;		On entry : 0/0
    86 ;;		On exit  : 0/0
    87 ;;		Unchanged: 0/0
    88 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    89 ;;      Params:         0       0       0       0       0       0       0       0       0
    90 ;;      Locals:         0       0       0       0       0       0       0       0       0
    91 ;;      Temps:          0       0       0       0       0       0       0       0       0
    92 ;;      Totals:         0       0       0       0       0       0       0       0       0
    93 ;;Total ram usage:        0 bytes
    94 ;; This function calls:
    95 ;;		Nothing
    96 ;; This function is called by:
    97 ;;		Startup code after reset
    98 ;; This function uses a non-reentrant model
    99 ;;
   100                           
   101                           	psect	text0
   102   007FF8                     __ptext0:
   103                           	callstack 0
   104   007FF8                     _main:
   105                           	callstack 31
   106   007FF8                     l5:
   107   007FF8  EFFC  F03F         	goto	l5
   108   007FFC  EF00  F000         	goto	start
   109   008000                     __end_of_main:
   110                           	callstack 0
   111   000000                     
   112                           	psect	rparam
   113   000000                     
   114                           	psect	idloc
   115                           
   116                           ;Config register IDLOC0 @ 0x200000
   117                           ;	unspecified, using default values
   118   200000                     	org	2097152
   119   200000  FF                 	db	255
   120                           
   121                           ;Config register IDLOC1 @ 0x200001
   122                           ;	unspecified, using default values
   123   200001                     	org	2097153
   124   200001  FF                 	db	255
   125                           
   126                           ;Config register IDLOC2 @ 0x200002
   127                           ;	unspecified, using default values
   128   200002                     	org	2097154
   129   200002  FF                 	db	255
   130                           
   131                           ;Config register IDLOC3 @ 0x200003
   132                           ;	unspecified, using default values
   133   200003                     	org	2097155
   134   200003  FF                 	db	255
   135                           
   136                           ;Config register IDLOC4 @ 0x200004
   137                           ;	unspecified, using default values
   138   200004                     	org	2097156
   139   200004  FF                 	db	255
   140                           
   141                           ;Config register IDLOC5 @ 0x200005
   142                           ;	unspecified, using default values
   143   200005                     	org	2097157
   144   200005  FF                 	db	255
   145                           
   146                           ;Config register IDLOC6 @ 0x200006
   147                           ;	unspecified, using default values
   148   200006                     	org	2097158
   149   200006  FF                 	db	255
   150                           
   151                           ;Config register IDLOC7 @ 0x200007
   152                           ;	unspecified, using default values
   153   200007                     	org	2097159
   154   200007  FF                 	db	255
   155                           
   156                           	psect	config
   157                           
   158                           ;Config register CONFIG1L @ 0x300000
   159                           ;	unspecified, using default values
   160                           ;	PLL Prescaler Selection bits
   161                           ;	PLLDIV = 0x0, unprogrammed default
   162                           ;	System Clock Postscaler Selection bits
   163                           ;	CPUDIV = 0x0, unprogrammed default
   164                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   165                           ;	USBDIV = 0x0, unprogrammed default
   166   300000                     	org	3145728
   167   300000  00                 	db	0
   168                           
   169                           ;Config register CONFIG1H @ 0x300001
   170                           ;	Oscillator Selection bits
   171                           ;	FOSC = INTOSC_HS, Internal oscillator, HS oscillator used by USB (INTHS)
   172                           ;	Fail-Safe Clock Monitor Enable bit
   173                           ;	FCMEN = 0x0, unprogrammed default
   174                           ;	Internal/External Oscillator Switchover bit
   175                           ;	IESO = 0x0, unprogrammed default
   176   300001                     	org	3145729
   177   300001  0B                 	db	11
   178                           
   179                           ;Config register CONFIG2L @ 0x300002
   180                           ;	unspecified, using default values
   181                           ;	Power-up Timer Enable bit
   182                           ;	PWRT = 0x1, unprogrammed default
   183                           ;	Brown-out Reset Enable bits
   184                           ;	BOR = 0x3, unprogrammed default
   185                           ;	Brown-out Reset Voltage bits
   186                           ;	BORV = 0x3, unprogrammed default
   187                           ;	USB Voltage Regulator Enable bit
   188                           ;	VREGEN = 0x0, unprogrammed default
   189   300002                     	org	3145730
   190   300002  1F                 	db	31
   191                           
   192                           ;Config register CONFIG2H @ 0x300003
   193                           ;	Watchdog Timer Enable bit
   194                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   195                           ;	Watchdog Timer Postscale Select bits
   196                           ;	WDTPS = 0xF, unprogrammed default
   197   300003                     	org	3145731
   198   300003  1E                 	db	30
   199                           
   200                           ; Padding undefined space
   201   300004                     	org	3145732
   202   300004  FF                 	db	255
   203                           
   204                           ;Config register CONFIG3H @ 0x300005
   205                           ;	unspecified, using default values
   206                           ;	CCP2 MUX bit
   207                           ;	CCP2MX = 0x1, unprogrammed default
   208                           ;	PORTB A/D Enable bit
   209                           ;	PBADEN = 0x1, unprogrammed default
   210                           ;	Low-Power Timer 1 Oscillator Enable bit
   211                           ;	LPT1OSC = 0x0, unprogrammed default
   212                           ;	MCLR Pin Enable bit
   213                           ;	MCLRE = 0x1, unprogrammed default
   214   300005                     	org	3145733
   215   300005  83                 	db	131
   216                           
   217                           ;Config register CONFIG4L @ 0x300006
   218                           ;	Stack Full/Underflow Reset Enable bit
   219                           ;	STVREN = 0x1, unprogrammed default
   220                           ;	Single-Supply ICSP Enable bit
   221                           ;	LVP = OFF, Single-Supply ICSP disabled
   222                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   223                           ;	ICPRT = 0x0, unprogrammed default
   224                           ;	Extended Instruction Set Enable bit
   225                           ;	XINST = 0x0, unprogrammed default
   226                           ;	Background Debugger Enable bit
   227                           ;	DEBUG = 0x1, unprogrammed default
   228   300006                     	org	3145734
   229   300006  81                 	db	129
   230                           
   231                           ; Padding undefined space
   232   300007                     	org	3145735
   233   300007  FF                 	db	255
   234                           
   235                           ;Config register CONFIG5L @ 0x300008
   236                           ;	unspecified, using default values
   237                           ;	Code Protection bit
   238                           ;	CP0 = 0x1, unprogrammed default
   239                           ;	Code Protection bit
   240                           ;	CP1 = 0x1, unprogrammed default
   241                           ;	Code Protection bit
   242                           ;	CP2 = 0x1, unprogrammed default
   243                           ;	Code Protection bit
   244                           ;	CP3 = 0x1, unprogrammed default
   245   300008                     	org	3145736
   246   300008  0F                 	db	15
   247                           
   248                           ;Config register CONFIG5H @ 0x300009
   249                           ;	unspecified, using default values
   250                           ;	Boot Block Code Protection bit
   251                           ;	CPB = 0x1, unprogrammed default
   252                           ;	Data EEPROM Code Protection bit
   253                           ;	CPD = 0x1, unprogrammed default
   254   300009                     	org	3145737
   255   300009  C0                 	db	192
   256                           
   257                           ;Config register CONFIG6L @ 0x30000A
   258                           ;	unspecified, using default values
   259                           ;	Write Protection bit
   260                           ;	WRT0 = 0x1, unprogrammed default
   261                           ;	Write Protection bit
   262                           ;	WRT1 = 0x1, unprogrammed default
   263                           ;	Write Protection bit
   264                           ;	WRT2 = 0x1, unprogrammed default
   265                           ;	Write Protection bit
   266                           ;	WRT3 = 0x1, unprogrammed default
   267   30000A                     	org	3145738
   268   30000A  0F                 	db	15
   269                           
   270                           ;Config register CONFIG6H @ 0x30000B
   271                           ;	unspecified, using default values
   272                           ;	Configuration Register Write Protection bit
   273                           ;	WRTC = 0x1, unprogrammed default
   274                           ;	Boot Block Write Protection bit
   275                           ;	WRTB = 0x1, unprogrammed default
   276                           ;	Data EEPROM Write Protection bit
   277                           ;	WRTD = 0x1, unprogrammed default
   278   30000B                     	org	3145739
   279   30000B  E0                 	db	224
   280                           
   281                           ;Config register CONFIG7L @ 0x30000C
   282                           ;	unspecified, using default values
   283                           ;	Table Read Protection bit
   284                           ;	EBTR0 = 0x1, unprogrammed default
   285                           ;	Table Read Protection bit
   286                           ;	EBTR1 = 0x1, unprogrammed default
   287                           ;	Table Read Protection bit
   288                           ;	EBTR2 = 0x1, unprogrammed default
   289                           ;	Table Read Protection bit
   290                           ;	EBTR3 = 0x1, unprogrammed default
   291   30000C                     	org	3145740
   292   30000C  0F                 	db	15
   293                           
   294                           ;Config register CONFIG7H @ 0x30000D
   295                           ;	unspecified, using default values
   296                           ;	Boot Block Table Read Protection bit
   297                           ;	EBTRB = 0x1, unprogrammed default
   298   30000D                     	org	3145741
   299   30000D  40                 	db	64
   300                           tosu	equ	0xFFF
   301                           tosh	equ	0xFFE
   302                           tosl	equ	0xFFD
   303                           stkptr	equ	0xFFC
   304                           pclatu	equ	0xFFB
   305                           pclath	equ	0xFFA
   306                           pcl	equ	0xFF9
   307                           tblptru	equ	0xFF8
   308                           tblptrh	equ	0xFF7
   309                           tblptrl	equ	0xFF6
   310                           tablat	equ	0xFF5
   311                           prodh	equ	0xFF4
   312                           prodl	equ	0xFF3
   313                           indf0	equ	0xFEF
   314                           postinc0	equ	0xFEE
   315                           postdec0	equ	0xFED
   316                           preinc0	equ	0xFEC
   317                           plusw0	equ	0xFEB
   318                           fsr0h	equ	0xFEA
   319                           fsr0l	equ	0xFE9
   320                           wreg	equ	0xFE8
   321                           indf1	equ	0xFE7
   322                           postinc1	equ	0xFE6
   323                           postdec1	equ	0xFE5
   324                           preinc1	equ	0xFE4
   325                           plusw1	equ	0xFE3
   326                           fsr1h	equ	0xFE2
   327                           fsr1l	equ	0xFE1
   328                           bsr	equ	0xFE0
   329                           indf2	equ	0xFDF
   330                           postinc2	equ	0xFDE
   331                           postdec2	equ	0xFDD
   332                           preinc2	equ	0xFDC
   333                           plusw2	equ	0xFDB
   334                           fsr2h	equ	0xFDA
   335                           fsr2l	equ	0xFD9
   336                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
ABS                  0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFR           A0      0       0      21        0.0%
BIGRAM             7FF      0       0      22        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Wed Jul 12 14:48:16 2023

                      l5 7FF8                        l6 7FF8                     _main 7FF8  
                   start 0000             ___param_bank 0000                    ?_main 0000  
        __initialization 7FF2             __end_of_main 8000                   ??_main 0000  
          __activetblptr 0000                   isa$std 0001               __accesstop 0060  
__end_of__initialization 7FF2            ___rparam_used 0001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FF2  
                __ramtop 0800                  __ptext0 7FF8     end_of_initialization 7FF2  
    start_initialization 7FF2                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
