Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Tue Feb  3 21:22:12 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  316         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (90)
6. checking no_output_delay (204)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (90)
-------------------------------
 There are 90 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (204)
---------------------------------
 There are 204 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.481        0.000                      0                33628        0.024        0.000                      0                33628        4.427        0.000                       0                 25115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.481        0.000                      0                33628        0.024        0.000                      0                33628        4.427        0.000                       0                 25115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 4.500ns (61.175%)  route 2.856ns (38.825%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.081     0.081    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ap_clk
    RAMB36_X2Y26         RAMB36E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[11])
                                                      0.977     1.058 f  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/DOUTADOUT[11]
                         net (fo=1, routed)           0.570     1.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/q0[11]
    SLICE_X34Y140        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     1.728 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_54/O
                         net (fo=1, routed)           0.395     2.123    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_54_n_0
    SLICE_X20Y142        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.223 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_30/O
                         net (fo=1, routed)           0.242     2.465    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/A[11]
    DSP48E2_X1Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.241     2.706 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.706    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X1Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.098     2.804 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     2.804    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X1Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.647     3.451 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     3.451    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER.U<32>
    DSP48E2_X1Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.059     3.510 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     3.510    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA.U_DATA<32>
    DSP48E2_X1Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.699     4.209 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.209    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.368 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/PCIN[47]
    DSP48E2_X1Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     5.082 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.082    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     5.223 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.756     5.979    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/grp_fu_862_p4[6]
    SLICE_X14Y142        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     6.129 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.157    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[7]_i_1_n_0
    SLICE_X14Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.180 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.208    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[15]_i_1_n_0
    SLICE_X14Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     6.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[23]_i_1/O[7]
                         net (fo=6, routed)           0.208     6.569    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/D[23]
    SLICE_X13Y143        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     6.608 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/and_ln99_3_reg_1799[0]_i_1/O
                         net (fo=3, routed)           0.063     6.671    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/p_1_in
    SLICE_X13Y143        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     6.787 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_4/O
                         net (fo=25, routed)          0.059     6.846    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_4_n_0
    SLICE_X13Y143        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     6.946 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_1/O
                         net (fo=24, routed)          0.491     7.437    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820
    SLICE_X15Y141        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/ap_clk
    SLICE_X15Y141        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[12]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X15Y141        FDSE (Setup_HFF_SLICEL_C_S)
                                                     -0.072     9.918    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[12]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 4.500ns (61.175%)  route 2.856ns (38.825%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.081     0.081    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ap_clk
    RAMB36_X2Y26         RAMB36E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[11])
                                                      0.977     1.058 f  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/DOUTADOUT[11]
                         net (fo=1, routed)           0.570     1.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/q0[11]
    SLICE_X34Y140        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     1.728 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_54/O
                         net (fo=1, routed)           0.395     2.123    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_54_n_0
    SLICE_X20Y142        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.223 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_30/O
                         net (fo=1, routed)           0.242     2.465    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/A[11]
    DSP48E2_X1Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.241     2.706 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.706    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X1Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.098     2.804 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     2.804    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X1Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.647     3.451 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     3.451    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER.U<32>
    DSP48E2_X1Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.059     3.510 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     3.510    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA.U_DATA<32>
    DSP48E2_X1Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.699     4.209 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.209    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.368 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/PCIN[47]
    DSP48E2_X1Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     5.082 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.082    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     5.223 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.756     5.979    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/grp_fu_862_p4[6]
    SLICE_X14Y142        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     6.129 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.157    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[7]_i_1_n_0
    SLICE_X14Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.180 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.208    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[15]_i_1_n_0
    SLICE_X14Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     6.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[23]_i_1/O[7]
                         net (fo=6, routed)           0.208     6.569    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/D[23]
    SLICE_X13Y143        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     6.608 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/and_ln99_3_reg_1799[0]_i_1/O
                         net (fo=3, routed)           0.063     6.671    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/p_1_in
    SLICE_X13Y143        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     6.787 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_4/O
                         net (fo=25, routed)          0.059     6.846    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_4_n_0
    SLICE_X13Y143        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     6.946 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_1/O
                         net (fo=24, routed)          0.491     7.437    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820
    SLICE_X15Y141        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/ap_clk
    SLICE_X15Y141        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[13]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X15Y141        FDSE (Setup_GFF_SLICEL_C_S)
                                                     -0.072     9.918    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[13]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 4.500ns (61.169%)  route 2.857ns (38.831%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.081     0.081    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ap_clk
    RAMB36_X2Y26         RAMB36E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[11])
                                                      0.977     1.058 f  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/DOUTADOUT[11]
                         net (fo=1, routed)           0.570     1.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/q0[11]
    SLICE_X34Y140        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     1.728 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_54/O
                         net (fo=1, routed)           0.395     2.123    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_54_n_0
    SLICE_X20Y142        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.223 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_30/O
                         net (fo=1, routed)           0.242     2.465    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/A[11]
    DSP48E2_X1Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.241     2.706 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.706    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X1Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.098     2.804 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     2.804    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X1Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.647     3.451 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     3.451    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER.U<32>
    DSP48E2_X1Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.059     3.510 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     3.510    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA.U_DATA<32>
    DSP48E2_X1Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.699     4.209 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.209    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.368 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/PCIN[47]
    DSP48E2_X1Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     5.082 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.082    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     5.223 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.756     5.979    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/grp_fu_862_p4[6]
    SLICE_X14Y142        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     6.129 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.157    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[7]_i_1_n_0
    SLICE_X14Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.180 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.208    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[15]_i_1_n_0
    SLICE_X14Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     6.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[23]_i_1/O[7]
                         net (fo=6, routed)           0.208     6.569    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/D[23]
    SLICE_X13Y143        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     6.608 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/and_ln99_3_reg_1799[0]_i_1/O
                         net (fo=3, routed)           0.063     6.671    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/p_1_in
    SLICE_X13Y143        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     6.787 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_4/O
                         net (fo=25, routed)          0.059     6.846    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_4_n_0
    SLICE_X13Y143        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     6.946 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_1/O
                         net (fo=24, routed)          0.492     7.438    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820
    SLICE_X16Y142        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/ap_clk
    SLICE_X16Y142        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[4]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X16Y142        FDSE (Setup_HFF_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[4]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 4.500ns (61.169%)  route 2.857ns (38.831%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.081     0.081    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ap_clk
    RAMB36_X2Y26         RAMB36E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[11])
                                                      0.977     1.058 f  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/DOUTADOUT[11]
                         net (fo=1, routed)           0.570     1.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/q0[11]
    SLICE_X34Y140        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     1.728 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_54/O
                         net (fo=1, routed)           0.395     2.123    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_54_n_0
    SLICE_X20Y142        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.223 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_30/O
                         net (fo=1, routed)           0.242     2.465    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/A[11]
    DSP48E2_X1Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.241     2.706 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.706    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X1Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.098     2.804 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     2.804    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X1Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.647     3.451 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     3.451    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER.U<32>
    DSP48E2_X1Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.059     3.510 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     3.510    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA.U_DATA<32>
    DSP48E2_X1Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.699     4.209 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.209    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.368 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/PCIN[47]
    DSP48E2_X1Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     5.082 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.082    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     5.223 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.756     5.979    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/grp_fu_862_p4[6]
    SLICE_X14Y142        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     6.129 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.157    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[7]_i_1_n_0
    SLICE_X14Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.180 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.208    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[15]_i_1_n_0
    SLICE_X14Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     6.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[23]_i_1/O[7]
                         net (fo=6, routed)           0.208     6.569    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/D[23]
    SLICE_X13Y143        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     6.608 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/and_ln99_3_reg_1799[0]_i_1/O
                         net (fo=3, routed)           0.063     6.671    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/p_1_in
    SLICE_X13Y143        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     6.787 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_4/O
                         net (fo=25, routed)          0.059     6.846    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_4_n_0
    SLICE_X13Y143        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     6.946 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_1/O
                         net (fo=24, routed)          0.492     7.438    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820
    SLICE_X16Y142        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/ap_clk
    SLICE_X16Y142        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[5]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X16Y142        FDSE (Setup_GFF_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[5]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.506ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.330ns  (logic 4.500ns (61.395%)  route 2.830ns (38.605%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.081     0.081    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ap_clk
    RAMB36_X2Y26         RAMB36E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[11])
                                                      0.977     1.058 f  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/DOUTADOUT[11]
                         net (fo=1, routed)           0.570     1.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/q0[11]
    SLICE_X34Y140        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     1.728 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_54/O
                         net (fo=1, routed)           0.395     2.123    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_54_n_0
    SLICE_X20Y142        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.223 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_30/O
                         net (fo=1, routed)           0.242     2.465    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/A[11]
    DSP48E2_X1Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.241     2.706 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.706    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X1Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.098     2.804 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     2.804    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X1Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.647     3.451 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     3.451    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER.U<32>
    DSP48E2_X1Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.059     3.510 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     3.510    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA.U_DATA<32>
    DSP48E2_X1Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.699     4.209 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.209    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.368 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/PCIN[47]
    DSP48E2_X1Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     5.082 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.082    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     5.223 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.756     5.979    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/grp_fu_862_p4[6]
    SLICE_X14Y142        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     6.129 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.157    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[7]_i_1_n_0
    SLICE_X14Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.180 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.208    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[15]_i_1_n_0
    SLICE_X14Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     6.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[23]_i_1/O[7]
                         net (fo=6, routed)           0.208     6.569    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/D[23]
    SLICE_X13Y143        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     6.608 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/and_ln99_3_reg_1799[0]_i_1/O
                         net (fo=3, routed)           0.063     6.671    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/p_1_in
    SLICE_X13Y143        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     6.787 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_4/O
                         net (fo=25, routed)          0.059     6.846    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_4_n_0
    SLICE_X13Y143        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     6.946 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_1/O
                         net (fo=24, routed)          0.465     7.411    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820
    SLICE_X15Y142        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.024    10.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/ap_clk
    SLICE_X15Y142        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[14]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X15Y142        FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[14]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  2.506    

Slack (MET) :             2.506ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.330ns  (logic 4.500ns (61.395%)  route 2.830ns (38.605%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.081     0.081    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ap_clk
    RAMB36_X2Y26         RAMB36E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[11])
                                                      0.977     1.058 f  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/DOUTADOUT[11]
                         net (fo=1, routed)           0.570     1.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/q0[11]
    SLICE_X34Y140        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     1.728 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_54/O
                         net (fo=1, routed)           0.395     2.123    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_54_n_0
    SLICE_X20Y142        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.223 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_30/O
                         net (fo=1, routed)           0.242     2.465    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/A[11]
    DSP48E2_X1Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.241     2.706 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.706    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X1Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.098     2.804 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     2.804    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X1Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.647     3.451 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     3.451    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER.U<32>
    DSP48E2_X1Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.059     3.510 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     3.510    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA.U_DATA<32>
    DSP48E2_X1Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.699     4.209 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.209    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.368 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/PCIN[47]
    DSP48E2_X1Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     5.082 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.082    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     5.223 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.756     5.979    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/grp_fu_862_p4[6]
    SLICE_X14Y142        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     6.129 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.157    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[7]_i_1_n_0
    SLICE_X14Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.180 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.208    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[15]_i_1_n_0
    SLICE_X14Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     6.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[23]_i_1/O[7]
                         net (fo=6, routed)           0.208     6.569    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/D[23]
    SLICE_X13Y143        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     6.608 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/and_ln99_3_reg_1799[0]_i_1/O
                         net (fo=3, routed)           0.063     6.671    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/p_1_in
    SLICE_X13Y143        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     6.787 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_4/O
                         net (fo=25, routed)          0.059     6.846    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_4_n_0
    SLICE_X13Y143        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     6.946 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_1/O
                         net (fo=24, routed)          0.465     7.411    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820
    SLICE_X15Y142        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.024    10.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/ap_clk
    SLICE_X15Y142        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[1]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X15Y142        FDSE (Setup_CFF_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[1]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  2.506    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.236ns  (logic 4.500ns (62.192%)  route 2.736ns (37.808%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.081     0.081    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ap_clk
    RAMB36_X2Y26         RAMB36E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[11])
                                                      0.977     1.058 f  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/DOUTADOUT[11]
                         net (fo=1, routed)           0.570     1.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/q0[11]
    SLICE_X34Y140        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     1.728 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_54/O
                         net (fo=1, routed)           0.395     2.123    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_54_n_0
    SLICE_X20Y142        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.223 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_30/O
                         net (fo=1, routed)           0.242     2.465    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/A[11]
    DSP48E2_X1Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.241     2.706 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.706    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X1Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.098     2.804 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     2.804    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X1Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.647     3.451 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     3.451    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER.U<32>
    DSP48E2_X1Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.059     3.510 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     3.510    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA.U_DATA<32>
    DSP48E2_X1Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.699     4.209 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.209    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.368 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/PCIN[47]
    DSP48E2_X1Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     5.082 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.082    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     5.223 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.756     5.979    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/grp_fu_862_p4[6]
    SLICE_X14Y142        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     6.129 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.157    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[7]_i_1_n_0
    SLICE_X14Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.180 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.208    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[15]_i_1_n_0
    SLICE_X14Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     6.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[23]_i_1/O[7]
                         net (fo=6, routed)           0.208     6.569    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/D[23]
    SLICE_X13Y143        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     6.608 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/and_ln99_3_reg_1799[0]_i_1/O
                         net (fo=3, routed)           0.063     6.671    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/p_1_in
    SLICE_X13Y143        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     6.787 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_4/O
                         net (fo=25, routed)          0.059     6.846    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_4_n_0
    SLICE_X13Y143        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     6.946 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_1/O
                         net (fo=24, routed)          0.371     7.317    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820
    SLICE_X15Y143        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.024    10.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/ap_clk
    SLICE_X15Y143        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[10]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X15Y143        FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[10]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.236ns  (logic 4.500ns (62.192%)  route 2.736ns (37.808%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.081     0.081    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ap_clk
    RAMB36_X2Y26         RAMB36E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[11])
                                                      0.977     1.058 f  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/DOUTADOUT[11]
                         net (fo=1, routed)           0.570     1.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/q0[11]
    SLICE_X34Y140        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     1.728 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_54/O
                         net (fo=1, routed)           0.395     2.123    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_54_n_0
    SLICE_X20Y142        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.223 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_30/O
                         net (fo=1, routed)           0.242     2.465    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/A[11]
    DSP48E2_X1Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.241     2.706 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.706    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X1Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.098     2.804 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     2.804    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X1Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.647     3.451 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     3.451    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER.U<32>
    DSP48E2_X1Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.059     3.510 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     3.510    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA.U_DATA<32>
    DSP48E2_X1Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.699     4.209 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.209    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.368 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/PCIN[47]
    DSP48E2_X1Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     5.082 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.082    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     5.223 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.756     5.979    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/grp_fu_862_p4[6]
    SLICE_X14Y142        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     6.129 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.157    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[7]_i_1_n_0
    SLICE_X14Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.180 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.208    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[15]_i_1_n_0
    SLICE_X14Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     6.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[23]_i_1/O[7]
                         net (fo=6, routed)           0.208     6.569    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/D[23]
    SLICE_X13Y143        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     6.608 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/and_ln99_3_reg_1799[0]_i_1/O
                         net (fo=3, routed)           0.063     6.671    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/p_1_in
    SLICE_X13Y143        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     6.787 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_4/O
                         net (fo=25, routed)          0.059     6.846    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_4_n_0
    SLICE_X13Y143        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     6.946 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_1/O
                         net (fo=24, routed)          0.371     7.317    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820
    SLICE_X15Y143        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.024    10.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/ap_clk
    SLICE_X15Y143        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[11]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X15Y143        FDSE (Setup_CFF_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[11]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.206ns  (logic 4.500ns (62.451%)  route 2.706ns (37.549%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.081     0.081    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ap_clk
    RAMB36_X2Y26         RAMB36E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[11])
                                                      0.977     1.058 f  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/DOUTADOUT[11]
                         net (fo=1, routed)           0.570     1.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/q0[11]
    SLICE_X34Y140        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     1.728 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_54/O
                         net (fo=1, routed)           0.395     2.123    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_54_n_0
    SLICE_X20Y142        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.223 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_30/O
                         net (fo=1, routed)           0.242     2.465    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/A[11]
    DSP48E2_X1Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.241     2.706 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.706    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X1Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.098     2.804 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     2.804    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X1Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.647     3.451 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     3.451    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER.U<32>
    DSP48E2_X1Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.059     3.510 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     3.510    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA.U_DATA<32>
    DSP48E2_X1Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.699     4.209 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.209    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.368 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/PCIN[47]
    DSP48E2_X1Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     5.082 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.082    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     5.223 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.756     5.979    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/grp_fu_862_p4[6]
    SLICE_X14Y142        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     6.129 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.157    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[7]_i_1_n_0
    SLICE_X14Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.180 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.208    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[15]_i_1_n_0
    SLICE_X14Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     6.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[23]_i_1/O[7]
                         net (fo=6, routed)           0.208     6.569    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/D[23]
    SLICE_X13Y143        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     6.608 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/and_ln99_3_reg_1799[0]_i_1/O
                         net (fo=3, routed)           0.063     6.671    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/p_1_in
    SLICE_X13Y143        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     6.787 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_4/O
                         net (fo=25, routed)          0.059     6.846    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_4_n_0
    SLICE_X13Y143        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     6.946 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_1/O
                         net (fo=24, routed)          0.341     7.287    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820
    SLICE_X14Y145        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/ap_clk
    SLICE_X14Y145        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[16]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X14Y145        FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[16]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.206ns  (logic 4.500ns (62.451%)  route 2.706ns (37.549%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.081     0.081    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ap_clk
    RAMB36_X2Y26         RAMB36E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[11])
                                                      0.977     1.058 f  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/DOUTADOUT[11]
                         net (fo=1, routed)           0.570     1.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/q0[11]
    SLICE_X34Y140        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     1.728 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_54/O
                         net (fo=1, routed)           0.395     2.123    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_54_n_0
    SLICE_X20Y142        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.223 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product_i_30/O
                         net (fo=1, routed)           0.242     2.465    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/A[11]
    DSP48E2_X1Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.241     2.706 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.706    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X1Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.098     2.804 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     2.804    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X1Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.647     3.451 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     3.451    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER.U<32>
    DSP48E2_X1Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.059     3.510 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     3.510    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA.U_DATA<32>
    DSP48E2_X1Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.699     4.209 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.209    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.368 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/PCIN[47]
    DSP48E2_X1Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     5.082 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.082    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     5.223 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.756     5.979    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/grp_fu_862_p4[6]
    SLICE_X14Y142        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     6.129 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.157    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[7]_i_1_n_0
    SLICE_X14Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.180 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.208    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[15]_i_1_n_0
    SLICE_X14Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153     6.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/add_ln99_reg_1784_reg[23]_i_1/O[7]
                         net (fo=6, routed)           0.208     6.569    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/D[23]
    SLICE_X13Y143        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.039     6.608 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/and_ln99_3_reg_1799[0]_i_1/O
                         net (fo=3, routed)           0.063     6.671    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/p_1_in
    SLICE_X13Y143        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     6.787 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_4/O
                         net (fo=25, routed)          0.059     6.846    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_4_n_0
    SLICE_X13Y143        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     6.946 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/mul_24s_24s_48_1_1_U248/select_ln99_7_reg_1820[23]_i_1/O
                         net (fo=24, routed)          0.341     7.287    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820
    SLICE_X14Y145        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/ap_clk
    SLICE_X14Y145        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[19]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X14Y145        FDSE (Setup_CFF_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_93_8_VITIS_LOOP_94_9_fu_951/select_ln99_7_reg_1820_reg[19]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  2.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[5].divisor_tmp_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[6].divisor_tmp_reg[7][12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.859%)  route 0.038ns (49.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X7Y110         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[5].divisor_tmp_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[5].divisor_tmp_reg[6][12]/Q
                         net (fo=2, routed)           0.038     0.090    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[5].divisor_tmp_reg[6]_561[11]
    SLICE_X7Y110         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[6].divisor_tmp_reg[7][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X7Y110         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[6].divisor_tmp_reg[7][12]/C
                         clock pessimism              0.000     0.019    
    SLICE_X7Y110         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[6].divisor_tmp_reg[7][12]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[1].divisor_tmp_reg[2][19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[2].divisor_tmp_reg[3][19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.038ns (47.098%)  route 0.043ns (52.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X9Y120         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[1].divisor_tmp_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[1].divisor_tmp_reg[2][19]/Q
                         net (fo=2, routed)           0.043     0.094    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[1].divisor_tmp_reg[2]_553[18]
    SLICE_X9Y120         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[2].divisor_tmp_reg[3][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X9Y120         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[2].divisor_tmp_reg[3][19]/C
                         clock pessimism              0.000     0.019    
    SLICE_X9Y120         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[2].divisor_tmp_reg[3][19]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[27].divisor_tmp_reg[28][9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[28].divisor_tmp_reg[29][9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.337%)  route 0.042ns (51.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X29Y97         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[27].divisor_tmp_reg[28][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[27].divisor_tmp_reg[28][9]/Q
                         net (fo=2, routed)           0.042     0.094    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[27].divisor_tmp_reg[28]_715[8]
    SLICE_X29Y97         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[28].divisor_tmp_reg[29][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X29Y97         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[28].divisor_tmp_reg[29][9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y97         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[28].divisor_tmp_reg[29][9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].divisor_tmp_reg[26][10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.038ns (46.521%)  route 0.044ns (53.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X45Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][10]/Q
                         net (fo=2, routed)           0.044     0.095    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25]_269[9]
    SLICE_X45Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].divisor_tmp_reg[26][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X45Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].divisor_tmp_reg[26][10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X45Y59         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].divisor_tmp_reg[26][10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[1].divisor_tmp_reg[2][23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[2].divisor_tmp_reg[3][23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.038ns (45.959%)  route 0.045ns (54.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X9Y120         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[1].divisor_tmp_reg[2][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[1].divisor_tmp_reg[2][23]/Q
                         net (fo=2, routed)           0.045     0.096    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[1].divisor_tmp_reg[2]_553[22]
    SLICE_X9Y120         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[2].divisor_tmp_reg[3][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X9Y120         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[2].divisor_tmp_reg[3][23]/C
                         clock pessimism              0.000     0.019    
    SLICE_X9Y120         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[2].divisor_tmp_reg[3][23]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[3].divisor_tmp_reg[4][14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[4].divisor_tmp_reg[5][14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.039ns (44.478%)  route 0.049ns (55.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X30Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[3].divisor_tmp_reg[4][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[3].divisor_tmp_reg[4][14]/Q
                         net (fo=2, routed)           0.049     0.100    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[3].divisor_tmp_reg[4]_227[13]
    SLICE_X30Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[4].divisor_tmp_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X30Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[4].divisor_tmp_reg[5][14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y68         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[4].divisor_tmp_reg[5][14]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[31].divisor_tmp_reg[32][4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[32].divisor_tmp_reg[33][4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.039ns (44.478%)  route 0.049ns (55.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X32Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[31].divisor_tmp_reg[32][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[31].divisor_tmp_reg[32][4]/Q
                         net (fo=2, routed)           0.049     0.100    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[31].divisor_tmp_reg[32]_503[3]
    SLICE_X32Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[32].divisor_tmp_reg[33][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X32Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[32].divisor_tmp_reg[33][4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y23         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[32].divisor_tmp_reg[33][4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].remd_tmp_reg[25][15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.352%)  route 0.033ns (35.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X32Y108        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].remd_tmp_reg[25][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].remd_tmp_reg[25][15]/Q
                         net (fo=3, routed)           0.027     0.079    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].remd_tmp_reg[25][22]_0[15]
    SLICE_X32Y108        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     0.099 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][16]_i_1__4/O
                         net (fo=1, routed)           0.006     0.105    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][16]_i_1__4_n_0
    SLICE_X32Y108        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X32Y108        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][16]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y108        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][16]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].remd_tmp_reg[10][30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].remd_tmp_reg[11][31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.059ns (63.658%)  route 0.034ns (36.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X22Y122        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].remd_tmp_reg[10][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].remd_tmp_reg[10][30]/Q
                         net (fo=3, routed)           0.028     0.080    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].remd_tmp_reg[10]_790[30]
    SLICE_X22Y122        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.100 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].remd_tmp[11][31]_i_1__6/O
                         net (fo=1, routed)           0.006     0.106    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].remd_tmp[11][31]_i_1__6_n_0
    SLICE_X22Y122        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].remd_tmp_reg[11][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X22Y122        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].remd_tmp_reg[11][31]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y122        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_69_4_fu_857/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].remd_tmp_reg[11][31]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.059ns (63.649%)  route 0.034ns (36.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/ap_clk
    SLICE_X25Y88         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y88         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt_reg[2]/Q
                         net (fo=4, routed)           0.028     0.080    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt_reg[2]
    SLICE_X25Y88         LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.020     0.100 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt[3]_i_1__6/O
                         net (fo=1, routed)           0.006     0.106    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt[3]_i_1__6_n_0
    SLICE_X25Y88         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.019     0.019    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/ap_clk
    SLICE_X25Y88         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y88         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X3Y32  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X3Y32  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y26  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X3Y48  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y27  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y50  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X3Y27  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X4Y50  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y27  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X3Y50  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X29Y73  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X29Y73  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y73  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y73  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y73  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y73  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y73  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y73  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y73  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y73  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X29Y73  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X29Y73  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y73  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y73  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y73  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y73  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y73  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y73  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y73  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y73  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           204 Endpoints
Min Delay           204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/rs_resp/s_ready_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_bready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/rs_resp/ap_clk
    SLICE_X18Y85         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/rs_resp/s_ready_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y85         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/rs_resp/s_ready_t_reg/Q
                         net (fo=3, unset)            0.000     0.135    m_axi_C_bready
                                                                      r  m_axi_C_bready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X15Y138        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[11]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[11]
                                                                      r  m_axi_C_wdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X15Y140        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[12]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[12]
                                                                      r  m_axi_C_wdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X17Y142        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y142        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[16]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[16]
                                                                      r  m_axi_C_wdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X15Y140        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[19]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[19]
                                                                      r  m_axi_C_wdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X15Y138        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[21]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[21]
                                                                      r  m_axi_C_wdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X15Y140        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[22]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[22]
                                                                      r  m_axi_C_wdata[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X17Y142        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y142        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[6]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[6]
                                                                      r  m_axi_C_wdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X15Y138        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[9]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[9]
                                                                      r  m_axi_C_wdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wstrb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X17Y142        FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y142        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[2]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wstrb[2]
                                                                      r  m_axi_C_wstrb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_A_araddr[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.013     0.013    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X16Y70         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y70         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[14]/Q
                         net (fo=1, unset)            0.000     0.050    m_axi_A_araddr[14]
                                                                      r  m_axi_A_araddr[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_A_araddr[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.013     0.013    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X16Y71         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y71         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[22]/Q
                         net (fo=1, unset)            0.000     0.050    m_axi_A_araddr[22]
                                                                      r  m_axi_A_araddr[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_A_araddr[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.013     0.013    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X16Y72         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[30]/Q
                         net (fo=1, unset)            0.000     0.050    m_axi_A_araddr[30]
                                                                      r  m_axi_A_araddr[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_A_araddr[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.013     0.013    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X16Y73         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[38]/Q
                         net (fo=1, unset)            0.000     0.050    m_axi_A_araddr[38]
                                                                      r  m_axi_A_araddr[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_A_araddr[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.013     0.013    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X16Y74         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y74         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[46]/Q
                         net (fo=1, unset)            0.000     0.050    m_axi_A_araddr[46]
                                                                      r  m_axi_A_araddr[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_A_araddr[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.013     0.013    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X16Y75         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y75         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[54]/Q
                         net (fo=1, unset)            0.000     0.050    m_axi_A_araddr[54]
                                                                      r  m_axi_A_araddr[54] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_A_araddr[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.013     0.013    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X16Y76         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[62]/Q
                         net (fo=1, unset)            0.000     0.050    m_axi_A_araddr[62]
                                                                      r  m_axi_A_araddr[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_A_araddr[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.013     0.013    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X16Y69         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr_reg[6]/Q
                         net (fo=1, unset)            0.000     0.050    m_axi_A_araddr[6]
                                                                      r  m_axi_A_araddr[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X28Y85         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[30]/Q
                         net (fo=0)                   0.000     0.050    m_axi_C_awaddr[30]
                                                                      r  m_axi_C_awaddr[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X28Y89         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[59]/Q
                         net (fo=0)                   0.000     0.050    m_axi_C_awaddr[59]
                                                                      r  m_axi_C_awaddr[59] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          1272 Endpoints
Min Delay          1272 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.456ns  (logic 0.826ns (33.627%)  route 1.630ns (66.373%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X29Y87         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.148 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.562     0.710    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/E[0]
    SLICE_X32Y84         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     0.749 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/local_BUS_WLAST_i_2/O
                         net (fo=3, routed)           0.218     0.968    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_5_in
    SLICE_X29Y87         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.104 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/FSM_sequential_state[1]_i_2__0/O
                         net (fo=13, routed)          0.203     1.307    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_6_in
    SLICE_X29Y86         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.489 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout[63]_i_1/O
                         net (fo=72, routed)          0.133     1.622    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/pop
    SLICE_X29Y84         LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.144     1.766 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/raddr[3]_i_3__2/O
                         net (fo=1, routed)           0.262     2.028    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/p_13_in
    SLICE_X28Y86         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     2.205 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__4/O
                         net (fo=4, routed)           0.251     2.456    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__4_n_0
    SLICE_X28Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.026     0.026    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/ap_clk
    SLICE_X28Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[0]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.456ns  (logic 0.826ns (33.627%)  route 1.630ns (66.373%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X29Y87         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.148 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.562     0.710    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/E[0]
    SLICE_X32Y84         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     0.749 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/local_BUS_WLAST_i_2/O
                         net (fo=3, routed)           0.218     0.968    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_5_in
    SLICE_X29Y87         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.104 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/FSM_sequential_state[1]_i_2__0/O
                         net (fo=13, routed)          0.203     1.307    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_6_in
    SLICE_X29Y86         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.489 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout[63]_i_1/O
                         net (fo=72, routed)          0.133     1.622    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/pop
    SLICE_X29Y84         LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.144     1.766 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/raddr[3]_i_3__2/O
                         net (fo=1, routed)           0.262     2.028    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/p_13_in
    SLICE_X28Y86         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     2.205 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__4/O
                         net (fo=4, routed)           0.251     2.456    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__4_n_0
    SLICE_X28Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.026     0.026    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/ap_clk
    SLICE_X28Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[2]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.424ns  (logic 0.826ns (34.071%)  route 1.598ns (65.929%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X29Y87         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.148 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.562     0.710    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/E[0]
    SLICE_X32Y84         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     0.749 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/local_BUS_WLAST_i_2/O
                         net (fo=3, routed)           0.218     0.968    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_5_in
    SLICE_X29Y87         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.104 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/FSM_sequential_state[1]_i_2__0/O
                         net (fo=13, routed)          0.203     1.307    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_6_in
    SLICE_X29Y86         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.489 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout[63]_i_1/O
                         net (fo=72, routed)          0.133     1.622    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/pop
    SLICE_X29Y84         LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.144     1.766 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/raddr[3]_i_3__2/O
                         net (fo=1, routed)           0.262     2.028    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/p_13_in
    SLICE_X28Y86         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     2.205 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__4/O
                         net (fo=4, routed)           0.219     2.424    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__4_n_0
    SLICE_X27Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.024     0.024    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/ap_clk
    SLICE_X27Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[1]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.424ns  (logic 0.826ns (34.071%)  route 1.598ns (65.929%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X29Y87         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.148 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.562     0.710    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/E[0]
    SLICE_X32Y84         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     0.749 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/local_BUS_WLAST_i_2/O
                         net (fo=3, routed)           0.218     0.968    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_5_in
    SLICE_X29Y87         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.104 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/FSM_sequential_state[1]_i_2__0/O
                         net (fo=13, routed)          0.203     1.307    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_6_in
    SLICE_X29Y86         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.489 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout[63]_i_1/O
                         net (fo=72, routed)          0.133     1.622    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/pop
    SLICE_X29Y84         LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.144     1.766 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/raddr[3]_i_3__2/O
                         net (fo=1, routed)           0.262     2.028    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/p_13_in
    SLICE_X28Y86         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     2.205 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__4/O
                         net (fo=4, routed)           0.219     2.424    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__4_n_0
    SLICE_X27Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.024     0.024    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/ap_clk
    SLICE_X27Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[3]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.281ns  (logic 0.783ns (34.332%)  route 1.498ns (65.668%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X29Y87         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.148 f  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.562     0.710    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/E[0]
    SLICE_X32Y84         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     0.749 f  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/local_BUS_WLAST_i_2/O
                         net (fo=3, routed)           0.218     0.968    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_5_in
    SLICE_X29Y87         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.104 f  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/FSM_sequential_state[1]_i_2__0/O
                         net (fo=13, routed)          0.203     1.307    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_6_in
    SLICE_X29Y86         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.489 f  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout[63]_i_1/O
                         net (fo=72, routed)          0.251     1.741    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/pop
    SLICE_X27Y86         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     1.905 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_3__3/O
                         net (fo=2, routed)           0.205     2.110    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/p_17_in
    SLICE_X27Y86         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     2.224 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_2__4/O
                         net (fo=1, routed)           0.057     2.281    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_2__4_n_0
    SLICE_X27Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.025     0.025    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/ap_clk
    SLICE_X27Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr_reg[4]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.261ns  (logic 0.732ns (32.379%)  route 1.529ns (67.621%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X29Y87         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.148 f  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.562     0.710    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/E[0]
    SLICE_X32Y84         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     0.749 f  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/local_BUS_WLAST_i_2/O
                         net (fo=3, routed)           0.218     0.968    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_5_in
    SLICE_X29Y87         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.104 f  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/FSM_sequential_state[1]_i_2__0/O
                         net (fo=13, routed)          0.203     1.307    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_6_in
    SLICE_X29Y86         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.489 f  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout[63]_i_1/O
                         net (fo=72, routed)          0.251     1.741    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/pop
    SLICE_X27Y86         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     1.905 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_3__3/O
                         net (fo=2, routed)           0.235     2.140    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/p_17_in
    SLICE_X27Y86         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     2.203 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_2__3/O
                         net (fo=1, routed)           0.058     2.261    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_2__3_n_0
    SLICE_X27Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.024     0.024    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/ap_clk
    SLICE_X27Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[3]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.215ns  (logic 0.621ns (28.033%)  route 1.594ns (71.967%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X29Y87         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.148 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.562     0.710    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/E[0]
    SLICE_X32Y84         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     0.749 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/local_BUS_WLAST_i_2/O
                         net (fo=3, routed)           0.218     0.968    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_5_in
    SLICE_X29Y87         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.104 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/FSM_sequential_state[1]_i_2__0/O
                         net (fo=13, routed)          0.203     1.307    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_6_in
    SLICE_X29Y86         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.489 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout[63]_i_1/O
                         net (fo=72, routed)          0.429     1.919    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/pop
    SLICE_X26Y86         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     2.035 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_1__4/O
                         net (fo=5, routed)           0.180     2.215    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_1__4_n_0
    SLICE_X26Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.025     0.025    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/ap_clk
    SLICE_X26Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr_reg[2]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.215ns  (logic 0.621ns (28.033%)  route 1.594ns (71.967%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X29Y87         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.148 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.562     0.710    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/E[0]
    SLICE_X32Y84         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     0.749 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/local_BUS_WLAST_i_2/O
                         net (fo=3, routed)           0.218     0.968    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_5_in
    SLICE_X29Y87         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.104 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/FSM_sequential_state[1]_i_2__0/O
                         net (fo=13, routed)          0.203     1.307    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_6_in
    SLICE_X29Y86         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.489 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout[63]_i_1/O
                         net (fo=72, routed)          0.429     1.919    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/pop
    SLICE_X26Y86         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     2.035 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_1__4/O
                         net (fo=5, routed)           0.180     2.215    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_1__4_n_0
    SLICE_X26Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.025     0.025    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/ap_clk
    SLICE_X26Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr_reg[3]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.215ns  (logic 0.621ns (28.033%)  route 1.594ns (71.967%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X29Y87         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.148 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.562     0.710    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/E[0]
    SLICE_X32Y84         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     0.749 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/local_BUS_WLAST_i_2/O
                         net (fo=3, routed)           0.218     0.968    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_5_in
    SLICE_X29Y87         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.104 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/FSM_sequential_state[1]_i_2__0/O
                         net (fo=13, routed)          0.203     1.307    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_6_in
    SLICE_X29Y86         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.489 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout[63]_i_1/O
                         net (fo=72, routed)          0.429     1.919    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/pop
    SLICE_X26Y86         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     2.035 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_1__4/O
                         net (fo=5, routed)           0.180     2.215    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_1__4_n_0
    SLICE_X27Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.025     0.025    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/ap_clk
    SLICE_X27Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr_reg[4]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.191ns  (logic 0.621ns (28.344%)  route 1.570ns (71.656%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X29Y87         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.148 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.562     0.710    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/E[0]
    SLICE_X32Y84         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     0.749 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/local_BUS_WLAST_i_2/O
                         net (fo=3, routed)           0.218     0.968    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_5_in
    SLICE_X29Y87         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.104 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/FSM_sequential_state[1]_i_2__0/O
                         net (fo=13, routed)          0.203     1.307    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_6_in
    SLICE_X29Y86         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.489 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout[63]_i_1/O
                         net (fo=72, routed)          0.429     1.919    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/pop
    SLICE_X26Y86         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     2.035 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_1__4/O
                         net (fo=5, routed)           0.156     2.191    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_1__4_n_0
    SLICE_X27Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.024     0.024    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/ap_clk
    SLICE_X27Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axi_A_rdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[0] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[0]
    SLICE_X33Y80         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y80         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[10] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[10]
    SLICE_X32Y81         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X32Y81         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[10]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[13] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[13]
    SLICE_X32Y81         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X32Y81         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[14] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[14]
    SLICE_X33Y80         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y80         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[14]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[15] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[15]
    SLICE_X34Y82         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X34Y82         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[15]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[16] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[16]
    SLICE_X32Y81         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X32Y81         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[16]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[1] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[1]
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[1]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[20]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[20] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[20]
    SLICE_X33Y80         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y80         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[20]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[4] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[4]
    SLICE_X32Y81         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X32Y81         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[4]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[6] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[6]
    SLICE_X33Y80         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25114, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y80         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[6]/C





