

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Fri Nov 29 20:35:08 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  708370|  1925851|  708370|  1925851|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+--------+--------+--------+--------+---------+
        |                                   |                        |     Latency     |     Interval    | Pipeline|
        |              Instance             |         Module         |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------------------+------------------------+--------+--------+--------+--------+---------+
        |grp_padding2d_fix16_fu_299         |padding2d_fix16         |     157|   28354|     157|   28354|   none  |
        |grp_depthwise_conv2d_fix_2_fu_317  |depthwise_conv2d_fix_2  |  141601|  565409|  141601|  565409|   none  |
        |grp_depthwise_conv2d_fix_1_fu_341  |depthwise_conv2d_fix_1  |   17769|   70801|   17769|   70801|   none  |
        |grp_pointwise_conv2d_fix_3_fu_365  |pointwise_conv2d_fix_3  |  110257|  110257|  110257|  110257|   none  |
        |grp_pointwise_conv2d_fix_2_fu_373  |pointwise_conv2d_fix_2  |  105305|  105305|  105305|  105305|   none  |
        |grp_max_pooling2d_fix16_fu_381     |max_pooling2d_fix16     |    5617|   44385|    5617|   44385|   none  |
        |grp_pointwise_conv2d_fix_fu_402    |pointwise_conv2d_fix    |   13857|   13857|   13857|   13857|   none  |
        |grp_up_sampling2d_fix16_fu_410     |up_sampling2d_fix16     |    3377|   26017|    3377|   26017|   none  |
        |grp_pointwise_conv2d_fix_4_fu_431  |pointwise_conv2d_fix_4  |   52585|   52585|   52585|   52585|   none  |
        |grp_pointwise_conv2d_fix_1_fu_437  |pointwise_conv2d_fix_1  |   51121|   51121|   51121|   51121|   none  |
        |grp_depthwise_conv2d_fix_fu_447    |depthwise_conv2d_fix    |   34553|   34553|   34553|   34553|   none  |
        +-----------------------------------+------------------------+--------+--------+--------+--------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   784|   784|         1|          -|          -|   784|    no    |
        |- Loop 2  |  1568|  1568|         2|          -|          -|   784|    no    |
        |- Loop 3  |   785|   785|         3|          1|          1|   784|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    169|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      9|    2450|   5124|
|Memory           |       37|      -|     128|     12|
|Multiplexer      |        -|      -|       -|   1287|
|Register         |        -|      -|     210|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       37|      9|    2788|   6592|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       13|      4|       2|     12|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |grp_depthwise_conv2d_fix_fu_447    |depthwise_conv2d_fix    |        0|      1|  136|  336|
    |grp_depthwise_conv2d_fix_1_fu_341  |depthwise_conv2d_fix_1  |        0|      1|  187|  539|
    |grp_depthwise_conv2d_fix_2_fu_317  |depthwise_conv2d_fix_2  |        0|      1|  217|  599|
    |grp_max_pooling2d_fix16_fu_381     |max_pooling2d_fix16     |        0|      1|  149|  397|
    |network_AXILiteS_s_axi_U           |network_AXILiteS_s_axi  |        0|      0|   68|  104|
    |grp_padding2d_fix16_fu_299         |padding2d_fix16         |        0|      0|  452|  958|
    |grp_pointwise_conv2d_fix_fu_402    |pointwise_conv2d_fix    |        0|      1|  224|  405|
    |grp_pointwise_conv2d_fix_1_fu_437  |pointwise_conv2d_fix_1  |        0|      1|  240|  291|
    |grp_pointwise_conv2d_fix_2_fu_373  |pointwise_conv2d_fix_2  |        0|      1|  245|  402|
    |grp_pointwise_conv2d_fix_3_fu_365  |pointwise_conv2d_fix_3  |        0|      1|  246|  405|
    |grp_pointwise_conv2d_fix_4_fu_431  |pointwise_conv2d_fix_4  |        0|      1|  155|  349|
    |grp_up_sampling2d_fix16_fu_410     |up_sampling2d_fix16     |        0|      0|  131|  339|
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |Total                              |                        |        0|      9| 2450| 5124|
    +-----------------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+-------------------------------+---------+----+----+-------+-----+------+-------------+
    |          Memory         |             Module            | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+-------------------------------+---------+----+----+-------+-----+------+-------------+
    |MemBank_A_U              |network_MemBank_A              |       16|   0|   0|  14400|   16|     1|       230400|
    |MemBank_B_U              |network_MemBank_A              |       16|   0|   0|  14400|   16|     1|       230400|
    |MemBank_Out_U            |network_MemBank_Out            |        1|   0|   0|    784|   16|     1|        12544|
    |SeparableConv2D_1_b_1_U  |network_SeparableConv2D_1_b_1  |        0|  32|   4|     16|   16|     1|          256|
    |SeparableConv2D_4_b_s_U  |network_SeparableConv2D_1_b_1  |        0|  32|   4|     16|   16|     1|          256|
    |SeparableConv2D_1_w_s_U  |network_SeparableConv2D_1_w_s  |        1|   0|   0|    144|   16|     1|         2304|
    |SeparableConv2D_2_b_1_U  |network_SeparableConv2D_2_b_1  |        0|  32|   2|      8|   16|     1|          128|
    |SeparableConv2D_3_b_1_U  |network_SeparableConv2D_2_b_1  |        0|  32|   2|      8|   16|     1|          128|
    |SeparableConv2D_2_w_s_U  |network_SeparableConv2D_2_w_s  |        1|   0|   0|     72|   16|     1|         1152|
    |SeparableConv2D_3_w_s_U  |network_SeparableConv2D_3_w_s  |        1|   0|   0|     72|   16|     1|         1152|
    |SeparableConv2D_4_w_s_U  |network_SeparableConv2D_4_w_s  |        1|   0|   0|    144|   16|     1|         2304|
    +-------------------------+-------------------------------+---------+----+----+-------+-----+------+-------------+
    |Total                    |                               |       37| 128|  12|  30064|  176|    11|       481024|
    +-------------------------+-------------------------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_461_p2                          |     +    |      0|  0|  14|          10|           1|
    |i_2_fu_483_p2                          |     +    |      0|  0|  14|          10|           1|
    |i_3_fu_500_p2                          |     +    |      0|  0|  14|          10|           1|
    |ap_block_state2                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state43_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state44_io                    |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_455_p2                     |   icmp   |      0|  0|  13|          10|           9|
    |input_data_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_46_fu_477_p2                       |   icmp   |      0|  0|  13|          10|           9|
    |tmp_48_fu_494_p2                       |   icmp   |      0|  0|  13|          10|           9|
    |tmp_last_V_fu_517_p2                   |   icmp   |      0|  0|  13|          10|           9|
    |tmp_user_V_fu_511_p2                   |   icmp   |      0|  0|  13|          10|           1|
    |ap_block_pp0_stage0_11001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_state46                       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                |    xor   |      0|  0|   2|           2|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0| 169|         104|          60|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                      | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |MemBank_A_address0                               |   56|         13|   14|        182|
    |MemBank_A_ce0                                    |   56|         13|    1|         13|
    |MemBank_A_d0                                     |   38|          7|   16|        112|
    |MemBank_A_we0                                    |   38|          7|    1|          7|
    |MemBank_B_address0                               |   56|         13|   14|        182|
    |MemBank_B_ce0                                    |   56|         13|    1|         13|
    |MemBank_B_d0                                     |   38|          7|   16|        112|
    |MemBank_B_we0                                    |   38|          7|    1|          7|
    |MemBank_Out_address0                             |   15|          3|   10|         30|
    |SeparableConv2D_1_b_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_1_w_s_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_2_b_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_2_w_s_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_3_b_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_3_w_s_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_4_b_s_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_4_w_s_ce0                        |    9|          2|    1|          2|
    |ap_NS_fsm                                        |  197|         45|    1|         45|
    |ap_enable_reg_pp0_iter1                          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                          |    9|          2|    1|          2|
    |grp_depthwise_conv2d_fix_1_fu_341_bias_q0        |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_1_fu_341_input_height   |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_1_fu_341_input_width    |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_1_fu_341_kernel_0_q0    |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_1_fu_341_output_height  |   15|          3|    5|         15|
    |grp_depthwise_conv2d_fix_1_fu_341_output_width   |   15|          3|    5|         15|
    |grp_depthwise_conv2d_fix_2_fu_317_bias_q0        |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_2_fu_317_input_height   |   15|          3|    7|         21|
    |grp_depthwise_conv2d_fix_2_fu_317_input_width    |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_2_fu_317_kernel_0_q0    |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_2_fu_317_output_height  |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_2_fu_317_output_width   |   15|          3|    6|         18|
    |grp_max_pooling2d_fix16_fu_381_input_height      |   15|          3|    7|         21|
    |grp_max_pooling2d_fix16_fu_381_input_width       |   15|          3|    6|         18|
    |grp_max_pooling2d_fix16_fu_381_output_depth      |   15|          3|    6|         18|
    |grp_max_pooling2d_fix16_fu_381_output_height     |   15|          3|    5|         15|
    |grp_max_pooling2d_fix16_fu_381_output_width      |   15|          3|    5|         15|
    |grp_padding2d_fix16_fu_299_input_depth           |   21|          4|    7|         28|
    |grp_padding2d_fix16_fu_299_input_height          |   21|          4|    6|         24|
    |grp_padding2d_fix16_fu_299_input_width           |   21|          4|    6|         24|
    |grp_up_sampling2d_fix16_fu_410_input_height      |   15|          3|    5|         15|
    |grp_up_sampling2d_fix16_fu_410_input_width       |   15|          3|    5|         15|
    |grp_up_sampling2d_fix16_fu_410_output_depth      |   15|          3|    6|         18|
    |grp_up_sampling2d_fix16_fu_410_output_height     |   15|          3|    6|         18|
    |grp_up_sampling2d_fix16_fu_410_output_width      |   15|          3|    6|         18|
    |i1_reg_277                                       |    9|          2|   10|         20|
    |i2_reg_288                                       |    9|          2|   10|         20|
    |i_reg_266                                        |    9|          2|   10|         20|
    |input_data_TDATA_blk_n                           |    9|          2|    1|          2|
    |input_data_V_data_V_0_data_out                   |    9|          2|   16|         32|
    |input_data_V_data_V_0_state                      |   15|          3|    2|          6|
    |input_data_V_dest_V_0_state                      |   15|          3|    2|          6|
    |output_data_TDATA_blk_n                          |    9|          2|    1|          2|
    |output_data_V_data_V_1_data_out                  |    9|          2|   16|         32|
    |output_data_V_data_V_1_state                     |   15|          3|    2|          6|
    |output_data_V_dest_V_1_state                     |   15|          3|    2|          6|
    |output_data_V_id_V_1_state                       |   15|          3|    2|          6|
    |output_data_V_keep_V_1_state                     |   15|          3|    2|          6|
    |output_data_V_last_V_1_data_out                  |    9|          2|    1|          2|
    |output_data_V_last_V_1_state                     |   15|          3|    2|          6|
    |output_data_V_strb_V_1_state                     |   15|          3|    2|          6|
    |output_data_V_user_V_1_data_out                  |    9|          2|    1|          2|
    |output_data_V_user_V_1_state                     |   15|          3|    2|          6|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                            | 1287|        271|  356|       1489|
    +-------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |  44|   0|   44|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_1_fu_341_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_2_fu_317_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_fu_447_ap_start_reg    |   1|   0|    1|          0|
    |grp_max_pooling2d_fix16_fu_381_ap_start_reg     |   1|   0|    1|          0|
    |grp_padding2d_fix16_fu_299_ap_start_reg         |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_1_fu_437_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_2_fu_373_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_3_fu_365_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_4_fu_431_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_fu_402_ap_start_reg    |   1|   0|    1|          0|
    |grp_up_sampling2d_fix16_fu_410_ap_start_reg     |   1|   0|    1|          0|
    |i1_reg_277                                      |  10|   0|   10|          0|
    |i2_reg_288                                      |  10|   0|   10|          0|
    |i_2_reg_535                                     |  10|   0|   10|          0|
    |i_reg_266                                       |  10|   0|   10|          0|
    |input_data_V_data_V_0_payload_A                 |  16|   0|   16|          0|
    |input_data_V_data_V_0_payload_B                 |  16|   0|   16|          0|
    |input_data_V_data_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_data_V_data_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_data_V_data_V_0_state                     |   2|   0|    2|          0|
    |input_data_V_dest_V_0_state                     |   2|   0|    2|          0|
    |output_data_V_data_V_1_payload_A                |  16|   0|   16|          0|
    |output_data_V_data_V_1_payload_B                |  16|   0|   16|          0|
    |output_data_V_data_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_data_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_data_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_dest_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_dest_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_id_V_1_sel_rd                     |   1|   0|    1|          0|
    |output_data_V_id_V_1_state                      |   2|   0|    2|          0|
    |output_data_V_keep_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_keep_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_last_V_1_payload_A                |   1|   0|    1|          0|
    |output_data_V_last_V_1_payload_B                |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_last_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_strb_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_strb_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_user_V_1_payload_A                |   1|   0|    1|          0|
    |output_data_V_user_V_1_payload_B                |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_user_V_1_state                    |   2|   0|    2|          0|
    |tmp_47_reg_540                                  |  10|   0|   64|         54|
    |tmp_48_reg_550                                  |   1|   0|    1|          0|
    |tmp_48_reg_550_pp0_iter1_reg                    |   1|   0|    1|          0|
    |tmp_last_V_reg_564                              |   1|   0|    1|          0|
    |tmp_user_V_reg_559                              |   1|   0|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 210|   0|  264|         54|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       | return value |
|ap_clk                  |  in |    1| ap_ctrl_hs |        network       | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |        network       | return value |
|interrupt               | out |    1| ap_ctrl_hs |        network       | return value |
|input_data_TDATA        |  in |   16|    axis    |  input_data_V_data_V |    pointer   |
|input_data_TVALID       |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TREADY       | out |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TDEST        |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TKEEP        |  in |    2|    axis    |  input_data_V_keep_V |    pointer   |
|input_data_TSTRB        |  in |    2|    axis    |  input_data_V_strb_V |    pointer   |
|input_data_TUSER        |  in |    1|    axis    |  input_data_V_user_V |    pointer   |
|input_data_TLAST        |  in |    1|    axis    |  input_data_V_last_V |    pointer   |
|input_data_TID          |  in |    1|    axis    |   input_data_V_id_V  |    pointer   |
|output_data_TDATA       | out |   16|    axis    | output_data_V_data_V |    pointer   |
|output_data_TREADY      |  in |    1|    axis    | output_data_V_data_V |    pointer   |
|output_data_TVALID      | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TDEST       | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TKEEP       | out |    2|    axis    | output_data_V_keep_V |    pointer   |
|output_data_TSTRB       | out |    2|    axis    | output_data_V_strb_V |    pointer   |
|output_data_TUSER       | out |    1|    axis    | output_data_V_user_V |    pointer   |
|output_data_TLAST       | out |    1|    axis    | output_data_V_last_V |    pointer   |
|output_data_TID         | out |    1|    axis    |  output_data_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

