Getting started
===============

Start by cloning the repo:

  git clone https://github.com/TimotheeCharrierElsys/YOLO-FPGA-VHDL/tree/dev

Source code
-----------

Synthesizable source code is found in the ``SRC/RTL`` folder.
Testbench source code is found in the ``SRC/BENCH`` folder.

The library ``types_pkg`` is required for all modules.


.. warning::
    All files must be handled as VHDL-2008.
