Ahmad, I. and Chen, C. Y. R. 1991. Post-processor for data path synthesis using multiport memories. In Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD). 276--279.
Angerson, Bai, Dongarra, Greenbaum, McKenney, Du Croz, Hammarling, Demmel, Bischof, and Sorensen. 1990. LAPACK: A portable linear algebra library for high-performance computers. In Proceedings of the SC Conference. 2--11. DOI: http://dx.doi.org/10.1109/SUPERC.1990.129995.
Ben-Asher, Y. and Rotem, N. 2008. Synthesis for variable pipelined function units. In Proceedings of the IEEE System-on-Chip International Symposium (SoC). 1--4.
Yosi Ben-Asher , Nadav Rotem, Automatic memory partitioning: increasing memory parallelism via data structure partitioning, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878961.1878989]
Ben-Asher, Y. and Rotem, N. 2008. Synthesis for variable pipelined function units. In Proceedings of the IEEE System-on-Chip International Symposium (SoC'08). 1--4.
Joo M.P. Cardoso , Pedro C. Diniz, Compilation Techniques for Reconfigurable Architectures, Springer Publishing Company, Incorporated, 2008
Jason Cong , Wei Jiang , Bin Liu , Yi Zou, Automatic memory partitioning and scheduling for throughput and power optimization, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687528]
Stephen Curial , Peng Zhao , Jose Nelson Amaral , Yaoqing Gao , Shimin Cui , Raul Silvera , Roch Archambault, MPADS: memory-pooling-assisted data splitting, Proceedings of the 7th international symposium on Memory management, June 07-08, 2008, Tucson, AZ, USA[doi>10.1145/1375634.1375649]
Devadas, S., Ghosh, A., and Keutzer, K. 1994. Logic Synthesis. McGraw-Hill.
Garey, M. R., Johnson, D., and Stockmeyer, L. J. 1974. Some simplified NP-complete problems. In Proceedings of the 6th Annual ACM Symposium on Theory of Computing (STOC'74). 47--63. DOI:http://dx.doi.org/10.1145/800119.803884.
Zhi Guo , Betul Buyukkurt , Walid Najjar, Input data reuse in compiling window operations onto reconfigurable hardware, Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 11-13, 2004, Washington, DC, USA[doi>10.1145/997163.997199]
Zhi Guo , Betul Buyukkurt , Walid Najjar , Kees Vissers, Optimized Generation of Data-Path from C Codes for FPGAs, Proceedings of the conference on Design, Automation and Test in Europe, p.112-117, March 07-11, 2005[doi>10.1109/DATE.2005.234]
Lam, M. 1988. Software pipelining: An effective scheduling technique for VLIW machines. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation. 318--328.
Chris Lattner , Vikram Adve, Automatic pool allocation: improving performance by controlling data structure layout in the heap, ACM SIGPLAN Notices, v.40 n.6, June 2005[doi>10.1145/1064978.1065027]
Lian Li , Hui Feng , Jingling Xue, Compiler-directed scratchpad memory management via graph coloring, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.3, p.1-17, September 2009[doi>10.1145/1582710.1582711]
Qiang Liu , George A. Constantinides , Konstantinos Masselos , Peter Y. K. Cheung, Automatic On-chip Memory Minimization for Data Reuse, Proceedings of the 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.251-260, April 23-25, 2007[doi>10.1109/FCCM.2007.19]
Chi-Keung Luk , Todd C. Mowry, Compiler-based prefetching for recursive data structures, ACM SIGOPS Operating Systems Review, v.30 n.5, p.222-233, Dec. 1996[doi>10.1145/248208.237190]
Jaydeep Marathe , Frank Mueller , Tushar Mohan , Sally A. Mckee , Bronis R. De Supinski , Andy Yoo, METRIC: Memory tracing via dynamic binary rewriting to identify cache inefficiencies, ACM Transactions on Programming Languages and Systems (TOPLAS), v.29 n.2, p.12-es, April 2007[doi>10.1145/1216374.1216380]
Nicholas Nethercote , Julian Seward, Valgrind: a framework for heavyweight dynamic binary instrumentation, ACM SIGPLAN Notices, v.42 n.6, June 2007[doi>10.1145/1273442.1250746]
P. R. Panda , F. Catthoor , N. D. Dutt , K. Danckaert , E. Brockmeyer , C. Kulkarni , A. Vandercappelle , P. G. Kjeldsberg, Data and memory optimization techniques for embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.2, p.149-206, April 2001[doi>10.1145/375977.375978]
Preeti Ranjan Panda , Luc Semeria , Giovanni de Micheli, Cache-efficient memory layout of aggregate data structures, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada[doi>10.1145/500001.500026]
Junghee Lee , Chanik Park , Soonhoi Ha, Memory access pattern analysis and stream cache design for multimedia applications, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119777]
Ramachandran, L., Gajski, D., and Chaiyakul, V. 1994. An algorithm for array variable clustering. In Proceedings of the European Design and Test Conference. 262--266.
Shai Rubin , Rastislav Bodík , Trishul Chilimbi, An efficient profile-analysis framework for data-layout optimizations, Proceedings of the 29th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.140-153, January 16-18, 2002, Portland, Oregon[doi>10.1145/503272.503287]
Jaewon Seo , Taewhan Kim , Preeti Ranjan Panda, Memory allocation and mapping in high-level synthesis: an integrated approach, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.928-938, October 2003[doi>10.1109/TVLSI.2003.817116]
Greg Stitt , Zhi Guo , Walid Najjar , Frank Vahid, Techniques for synthesizing binaries to an advanced register/memory structure, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA[doi>10.1145/1046192.1046208]
Luc Séméria , Koichi Sato , Giovanni De Micheli, Synthesis of hardware models in C with pointers and complex data structures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.743-756, 12/1/2001[doi>10.1109/92.974889]
M. Weinhardt , W. Luk, Pipeline vectorization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.2, p.234-248, November 2006[doi>10.1109/43.908452]
Wolf, M. E. and Lam, M. S. 1991. A data locality optimizing algorithm. SIGPLAN Not. 26, 6, 30--44.
Qiang Wu , Artem Pyatakov , Alexey Spiridonov , Easwaran Raman , Douglas W. Clark , David I. August, Exposing Memory Access Regularities Using Object-Relative Memory Profiling, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.315, March 20-24, 2004, Palo Alto, California
Sven Wuytack , Francky Catthoor , Gjalt de Jong , Bill Lin , Hugo de Man, Flow Graph Balancing for Minimizing the Required Memory Bandwidth, Proceedings of the 9th international symposium on System synthesis, p.127, November 06-08, 1996
Xiangyu Zhang , Rajiv Gupta, Whole execution traces and their applications, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.3, p.301-334, September 2005[doi>10.1145/1089008.1089012]
Peng Zhao , Shimin Cui , Yaoqing Gao , Raúl Silvera , José Nelson Amaral,Forma: A framework for safe automatic array reshaping, ACM Transactions on Programming Languages and Systems (TOPLAS), v.30 n.1, p.2-es, November 2007[doi>10.1145/1290520.1290522]
