<?xml version="1.0" encoding="UTF-8"?>
<wavelist version="3">
  <insertion-point-position>30</insertion-point-position>
  <wave>
    <expr>clk</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>&lt;embedded&gt;::top.chk_ref_model_top.assert_load_data_from_cpu2_to_cpu1</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>bus_ctrl.cache_hit_out1</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>chk_ref_model_top.clk</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>cpu1.controller_and_cache.bus_address_in[7:2]</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>cpu1.controller_and_cache.cache_hit</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>cpu1.controller_and_cache.index_in[7:2]</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>cpu2.controller_and_cache.cache_memory_L1[0].data</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>cpu2.controller_and_cache.cache_memory_L1[0].mesi_state</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>cpu2.controller_and_cache.cache_memory_L1[0].tag</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>cpu1.controller_and_cache.cache_hit</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>cpu2.controller_and_cache.cache_hit_out</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>bus_ctrl.req_core1</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>bus_ctrl.req_core2</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>bus_ctrl.grant_core1</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>bus_ctrl.grant_core2</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>cpu1.controller_and_cache.bus_operation_in</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>cpu1.controller_and_cache.bus_operation_out</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>cpu2.controller_and_cache.bus_operation_in</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>cpu2.controller_and_cache.bus_operation_out</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>opcode_out1</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>cpu2.opcode_out</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>cpu1.controller_and_cache.bus_address_in[7:2]</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>cpu2.controller_and_cache.bus_address_in[7:2]</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>cpu1.controller_and_cache.index_in[7:2]</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>cpu2.controller_and_cache.index_in[7:2]</expr>
    <label/>
    <radix/>
  </wave>
  <group collapsed="false">
    <expr>cpu1.controller_and_cache.cache_memory_L1[0]</expr>
    <label>cpu1.controller_and_cache.cache_memory_L1[0]</label>
    <wave collapsed="true">
      <expr>cpu1.controller_and_cache.cache_memory_L1[0].mesi_state</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>cpu1.controller_and_cache.cache_memory_L1[0].tag</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>cpu1.controller_and_cache.cache_memory_L1[0].data</expr>
      <label/>
      <radix/>
    </wave>
  </group>
</wavelist>
