<block name="C:\Users\RobertKaram\Dropbox\MAHA\MemoryObfuscation\SecBLIF\SecBLIF\bin\Debug\quartus_blif\ex5p_qmap.net" instance="FPGA_packed_netlist[0]">
	<inputs>
		i_4_ i_5_ i_6_ i_7_ i_3_ i_1_ i_0_ i_2_ 
	</inputs>

	<outputs>
		out:o_0_ out:o_1_ out:o_2_ out:o_3_ out:o_4_ out:o_5_ out:o_6_ out:o_7_ out:o_8_ out:o_9_ out:o_10_ out:o_11_ out:o_12_ out:o_13_ out:o_14_ out:o_15_ out:o_16_ out:o_17_ out:o_18_ out:o_19_ out:o_20_ out:o_21_ out:o_22_ out:o_23_ out:o_24_ out:o_25_ out:o_26_ out:o_27_ out:o_28_ out:o_29_ out:o_30_ out:o_31_ out:o_32_ out:o_33_ out:o_34_ out:o_35_ out:o_36_ out:o_37_ out:o_38_ out:o_39_ out:o_40_ out:o_41_ out:o_42_ out:o_43_ out:o_44_ out:o_45_ out:o_46_ out:o_47_ out:o_48_ out:o_49_ out:o_50_ out:o_51_ out:o_52_ out:o_53_ out:o_54_ out:o_55_ out:o_56_ out:o_57_ out:o_58_ out:o_59_ out:o_60_ out:o_61_ out:o_62_ 
	</outputs>

	<clocks>
		
	</clocks>

	<block name="out:o_37_" instance="io[0]" mode="outpad">
		<inputs>
			<port name="outpad">o_37_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_37_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="o_37_" instance="clb[1]" mode="clb">
		<inputs>
			<port name="I">g149 g7 g39 g150 g141 g25 open g143 open g352 g148 open open open open open open i_4_ g347 g13 g146 g335 i_5_ open open open open open open open open open open open open g351 i_3_ g128 g132 g145 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open open fle[3].out[1]->clbouts2  open open open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g350" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[36]->crossbar  fle[0].out[0]->crossbar  clb.I[19]->crossbar  clb.I[22]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g350" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g353" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g353" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g353" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g353 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g350" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g350" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g350" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g350 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g349" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[9]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g349" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g348" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g348" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g348" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g348 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g349" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g349" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g349" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g349 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g345" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]->crossbar  fle[1].out[1]->crossbar  clb.I[18]->crossbar  fle[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g345" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g346" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g346" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g346" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g346 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g345" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g345" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g345" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g345 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g343" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]->crossbar  fle[2].out[1]->crossbar  clb.I[17]->crossbar  fle[2].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g343" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g344" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g344" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g344" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g344 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g343" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g343" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g343" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g343 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g341" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[3]->crossbar  clb.I[5]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g341" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g340" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g340" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g340" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g340 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g341" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g341" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g341" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g341 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g337" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  fle[4].out[0]->crossbar  fle[4].out[1]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g337" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g338" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g338" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g338" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g338 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g337" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g337" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g337" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g337 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g334" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]->crossbar  fle[6].out[0]->crossbar  fle[5].out[1]->crossbar  fle[5].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g334" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g336" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g336" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g336" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g336 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g334" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g334" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g334" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g334 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g151" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]->crossbar  clb.I[39]->crossbar  clb.I[20]->crossbar  clb.I[10]->crossbar  fle[9].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g151" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g151" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g151" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g151" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g151 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g152" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  clb.I[7]->crossbar  fle[7].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g152" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g152" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g152" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g152" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g152 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="o_37_" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[6].out[1]->crossbar  clb.I[21]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_37_" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g333" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g333" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g333" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g333 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="o_37_" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_37_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_37_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_37_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="g150" instance="clb[2]" mode="clb">
		<inputs>
			<port name="I">open open open open i_6_ open open open i_0_ open open open open open open open i_7_ i_2_ open open open open open open open open open open open open i_1_ open open open i_3_ open open i_4_ i_5_ open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  open open fle[9].out[0]->clbouts1  open fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  open fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  open fle[8].out[1]->clbouts2  open </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g278" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[34]->crossbar  clb.I[30]->crossbar  clb.I[17]->crossbar  fle[3].out[1]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g278" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g278" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g278" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g278 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g6" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[34]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g6" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g38" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g38" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g38" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g38 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g6" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g6" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g6" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g6 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g7" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[34]->crossbar  fle[3].out[0]->crossbar  fle[1].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g7" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g8" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g8" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g8" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g8 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g7" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g7" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g7" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g7 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g79" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[16]->crossbar  fle[3].out[0]->crossbar  fle[2].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g79" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g2" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g2" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g2" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g2 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g79" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g79" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g79" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g79 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g149" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g149" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g149" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g149" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g149 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g352" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[4]->crossbar  clb.I[16]->crossbar  clb.I[34]->crossbar  fle[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g352" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g351" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g351" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g351" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g351 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g352" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g352" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g352" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g352 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g335" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  fle[8].out[0]->crossbar  fle[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g335" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g39" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g39" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g39" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g39 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g335" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g335" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g335" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g335 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g342" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  fle[4].out[0]->crossbar  fle[1].out[0]->crossbar  fle[3].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g342" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g342" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g342" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g342" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g342 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g19" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  fle[7].out[1]->crossbar  fle[2].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g19" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g339" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g339" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g339" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g339 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g19" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g19" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g19" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g19 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g150" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  clb.I[34]->crossbar  fle[8].out[1]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g150" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g150" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g150" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g150 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="i_0_" instance="io[3]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_0_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_0_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_2_" instance="io[4]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_2_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_2_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_1_" instance="io[5]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_1_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_1_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="g179" instance="clb[6]" mode="clb">
		<inputs>
			<port name="I">open g128 g282 g176 g39 g264 g287 g267 g90 g187 g84 g232 i_6_ g64 g62 g302 open open open g50 g343 g145 g231 g317 g315 g316 open g272 g275 open open open open open open g59 g138 g20 g178 g96 </port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]->clbouts1  open fle[4].out[0]->clbouts1  open open open fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  open fle[4].out[1]->clbouts2  open open open open open </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g313" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[23]->crossbar  clb.I[24]->crossbar  clb.I[25]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g313" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g314" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g314" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g314" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g314 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g313" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g313" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g313" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g313 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g311" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]->crossbar  fle[0].out[1]->crossbar  clb.I[12]->crossbar  fle[0].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g311" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g312" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g312" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g312" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g312 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g311" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g311" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g311" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g311 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g233" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[36]->crossbar  clb.I[21]->crossbar  fle[1].out[1]->crossbar  clb.I[22]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g233" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g240" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g240" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g240" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g240 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g233" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g233" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g233" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g233 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g276" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[35]->crossbar  clb.I[13]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g276" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g276" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g276" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g276" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g276 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="o_40_" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]->crossbar  fle[3].out[1]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_40_" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_55_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_55_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_55_" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_55_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="o_40_" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_40_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_40_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_40_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g188" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[8]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g188" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g188" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g188" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g188" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g188 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g288" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[7]->crossbar  clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g288" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g288" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g288" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g288" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g288 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g303" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[39]->crossbar  clb.I[10]->crossbar  fle[2].out[1]->crossbar  clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g303" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g303" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g303" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g303" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g303 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g177" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  fle[6].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g177" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_57_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_57_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_57_" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">o_57_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g177" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g177" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g177" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g177 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g179" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  fle[8].out[1]->crossbar  clb.I[38]->crossbar  fle[7].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g179" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_61_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_61_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_61_" instance="lut[0]">
							<inputs>
								<port name="in">open open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">o_61_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g179" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g179" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g179" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g179 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="out:o_61_" instance="io[7]" mode="outpad">
		<inputs>
			<port name="outpad">o_61_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_61_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_57_" instance="io[8]" mode="outpad">
		<inputs>
			<port name="outpad">o_57_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_57_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_40_" instance="io[9]" mode="outpad">
		<inputs>
			<port name="outpad">o_40_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_40_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="g13" instance="clb[10]" mode="clb">
		<inputs>
			<port name="I">g16 g21 g38 open g283 i_5_ open open open g330 g328 open open open open open i_3_ i_6_ g139 g286 g60 open open open open i_2_ open i_0_ open i_4_ open open open open open g190 g191 i_1_ g193 g39 </port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]->clbouts1  open open fle[5].out[0]->clbouts1  open fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  open open open open fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g326" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[17]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g326" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g324" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g324" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g324" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g324 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g326" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g326" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g326" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g326 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g194" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[38]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g194" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g194" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g194" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g194" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g194 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g322" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]->crossbar  fle[0].out[0]->crossbar  fle[1].out[1]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g322" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_41_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_41_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_41_" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">o_41_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g322" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g322" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g322" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g322 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g331" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]->crossbar  fle[5].out[0]->crossbar  clb.I[5]->crossbar  fle[4].out[0]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g331" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g323" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g323" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g323" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g323 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g331" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g331" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g331" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g331 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g244" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  fle[8].out[0]->crossbar  fle[0].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g244" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g325" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g325" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g325" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g325 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g244" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g244" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g244" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g244 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g23" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[25]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g23" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g25" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g25" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g25" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g25 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g23" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g23" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g23" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g23 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g287" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  clb.I[39]->crossbar  clb.I[20]->crossbar  fle[4].out[1]->crossbar  clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g287" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g287" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g287" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g287" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g287 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g285" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[7].out[0]->crossbar  clb.I[4]->crossbar  clb.I[0]->crossbar  fle[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g285" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g26" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g26" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g26" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g26 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g285" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g285" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g285" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g285 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g284" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[16]->crossbar  clb.I[29]->crossbar  fle[5].out[1]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g284" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g327" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g327" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g327" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g327 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g284" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g284" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g284" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g284 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g13" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[25]->crossbar  fle[9].out[1]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g13" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g347" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g347" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g347" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g347 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g13" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g13" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g13" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g13 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="out:o_32_" instance="io[11]" mode="outpad">
		<inputs>
			<port name="outpad">o_32_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_32_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="o_32_" instance="clb[12]" mode="clb">
		<inputs>
			<port name="I">i_3_ open g105 open g58 g23 g201 open i_6_ g91 g131 g258 g31 g261 open open open g363 g19 g70 g73 g75 g83 open open i_4_ open open open open g72 open open open i_5_ g38 g130 g32 g54 g74 </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  open open open open fle[7].out[0]->clbouts1  open open open open open open open open open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g262" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]->crossbar  clb.I[2]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g262" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g262" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g262" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g262" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g262 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g132" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]->crossbar  fle[9].out[0]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[10]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g132" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g132" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g132" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g132 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g359" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[17]->crossbar  fle[0].out[1]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g359" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_53_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_53_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_53_" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">o_53_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g359" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g359" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g359" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g359 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g364" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[12]->crossbar  clb.I[25]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g364" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g362" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g362" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g362" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g362 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g364" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g364" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g364" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g364 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g357" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  fle[4].out[0]->crossbar  fle[2].out[1]->crossbar  fle[3].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g357" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g358" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g358" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g358" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g358 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g357" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g357" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g357" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g357 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g360" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  fle[5].out[0]->crossbar  fle[3].out[1]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g360" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g361" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g361" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g361" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g361 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g360" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g360" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g360" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g360 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g356" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]->crossbar  fle[5].out[1]->crossbar  fle[4].out[1]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g356" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g355" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g355" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g355" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g355 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g356" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g356" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g356" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g356 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g84" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[20]->crossbar  clb.I[21]->crossbar  fle[9].out[0]->crossbar  clb.I[22]->crossbar  clb.I[39]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g84" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g84" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g84" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g84 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g92" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  fle[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g92" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g92" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g92" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g92 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="o_32_" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  fle[6].out[0]->crossbar  fle[6].out[1]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_32_" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g354" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g354" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g354" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g354 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="o_32_" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_32_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_32_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_32_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="g31" instance="clb[13]" mode="clb">
		<inputs>
			<port name="I">open open open open i_3_ open g61 open g23 g38 g39 open open open i_0_ open open g24 g142 g60 g105 g101 open open open open open open i_4_ open i_7_ open open i_6_ g2 g183 g274 i_1_ i_2_ i_5_ </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open open fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  open open open fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  open fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g273" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]->crossbar  clb.I[9]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  clb.I[21]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g273" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g273" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g273" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g273 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g275" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  fle[0].out[0]->crossbar  clb.I[36]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g275" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g275" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g275" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g275" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g275 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g222" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]->crossbar  fle[6].out[0]->crossbar  fle[4].out[1]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g222" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g222" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g222" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g222" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g222 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g5" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]->crossbar  clb.I[34]->crossbar  fle[5].out[0]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g5" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g16" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g16" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g16" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g16 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g5" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g5" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g5" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g5 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g153" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  fle[5].out[1]->crossbar  fle[3].out[1]->crossbar  fle[3].out[0]->crossbar  clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g153" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g62" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g62" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g62" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g62 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g153" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g153" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g153" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g153 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g71" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[30]->crossbar  clb.I[33]->crossbar  fle[7].out[0]->crossbar  fle[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g71" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g15" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g15" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g15" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g15 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g71" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g71" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g71" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g71 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g317" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[4]->crossbar  clb.I[39]->crossbar  fle[8].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g317" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g21" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g21" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g21" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g21 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g317" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  open lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g317" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g317" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g317 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g321" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[28]->crossbar  clb.I[4]->crossbar  clb.I[30]->crossbar  clb.I[39]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g321" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g4" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g4" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g4" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g4 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g321" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g321" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g321" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g321 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g316" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[4]->crossbar  fle[7].out[1]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g316" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g318" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g318" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g318" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g318 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g316" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g316" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g316" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g316 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g31" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[38]->crossbar  fle[9].out[1]->crossbar  clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g31" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g320" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g320" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g320" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g320 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g31" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g31" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g31" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g31 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="out:o_51_" instance="io[14]" mode="outpad">
		<inputs>
			<port name="outpad">o_51_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_51_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_60_" instance="io[15]" mode="outpad">
		<inputs>
			<port name="outpad">o_60_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_60_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_53_" instance="io[16]" mode="outpad">
		<inputs>
			<port name="outpad">o_53_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_53_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="o_60_" instance="clb[17]" mode="clb">
		<inputs>
			<port name="I">g97 g62 open open g258 g181 g244 open i_3_ g39 i_6_ g242 g16 g79 g80 open open g50 i_0_ g25 g21 g26 g249 g305 open open open open open g245 open open open open i_2_ i_1_ g29 g84 g240 g19 </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  open open open fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  open open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  open open open open open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g306" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]->crossbar  clb.I[9]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  clb.I[23]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g306" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g306" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g306" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g306" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g306 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g18" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  clb.I[12]->crossbar  fle[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g18" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g17" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g17" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g17" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g17 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g18" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g18" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g18" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g18 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g246" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]->crossbar  clb.I[36]->crossbar  clb.I[9]->crossbar  clb.I[6]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g246" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g246" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g246" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g246" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g246 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g309" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[8]->crossbar  fle[2].out[1]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g309" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g309" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g309" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g309 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g247" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  fle[6].out[1]->crossbar  clb.I[0]->crossbar  fle[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g247" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g247" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g247" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g247" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g247 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g241" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[39]->crossbar  clb.I[10]->crossbar  clb.I[1]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g241" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g20" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g20" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g20" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g20 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g241" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g241" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g241" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g241 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g243" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]->crossbar  fle[5].out[1]->crossbar  clb.I[11]->crossbar  fle[4].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g243" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_51_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_51_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_51_" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">o_51_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g243" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g243" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g243" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g243 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g308" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[20]->crossbar  clb.I[39]->crossbar  fle[9].out[0]->crossbar  fle[1].out[1]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g308" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g308" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g308" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g308 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g300" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  fle[6].out[1]->crossbar  clb.I[4]->crossbar  fle[7].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g300" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g300" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g300" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g300" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g300 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="o_60_" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[5].out[0]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_60_" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g299" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g299" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g299" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g299 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="o_60_" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_60_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_60_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_60_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="i_3_" instance="io[18]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_3_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_3_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_5_" instance="io[19]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_5_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_5_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_4_" instance="io[20]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_4_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_4_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_6_" instance="io[21]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_6_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_6_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_7_" instance="io[22]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_7_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_7_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_58_" instance="io[23]" mode="outpad">
		<inputs>
			<port name="outpad">o_58_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_58_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_47_" instance="io[24]" mode="outpad">
		<inputs>
			<port name="outpad">o_47_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_47_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="o_58_" instance="clb[25]" mode="clb">
		<inputs>
			<port name="I">g60 g265 g127 g299 g87 g147 open g306 open g15 i_5_ open open g31 open open g21 g17 open g13 g38 i_6_ open open open open open g8 g290 g162 open open open open open i_4_ i_3_ g230 g240 open </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  open open fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  open open open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g77" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g77" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g77" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g77" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g77" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g77 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g216" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  fle[2].out[0]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g216" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g36" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g36" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g36" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g36 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g216" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g216" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g216" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g216 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g170" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]->crossbar  fle[1].out[0]->crossbar  fle[6].out[0]->crossbar  clb.I[21]->crossbar  clb.I[27]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g170" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g12" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g12" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g12" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g12 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g170" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g170" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g170" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g170 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g171" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]->crossbar  fle[0].out[1]->crossbar  fle[2].out[1]->crossbar  clb.I[13]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g171" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g78" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g78" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g78" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g78 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g171" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g171" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g171" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g171 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g289" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g289" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g289" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g289" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g289" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g289 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g307" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]->crossbar  fle[6].out[1]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g307" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g307" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g307" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g307" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g307 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g304" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]->crossbar  clb.I[29]->crossbar  fle[7].out[1]->crossbar  clb.I[17]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g304" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g95" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g95" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g95" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g95 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g304" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g304" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g304" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g304 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g217" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[20]->crossbar  fle[1].out[1]->crossbar  fle[5].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g217" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_62_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_62_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_62_" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">o_62_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g217" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g217" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g217" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g217 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g291" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[37]->crossbar  clb.I[38]->crossbar  fle[4].out[1]->crossbar  clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g291" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g291" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g291" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g291" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g291 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="o_58_" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  fle[3].out[1]->crossbar  clb.I[4]->crossbar  clb.I[29]->crossbar  fle[7].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_58_" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g218" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g218" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g218" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g218 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="o_58_" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_58_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_58_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_58_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="o_47_" instance="clb[26]" mode="clb">
		<inputs>
			<port name="I">g7 g26 g19 g63 g76 open g25 g233 open g71 g62 g38 i_6_ g21 i_3_ open i_0_ g36 open g12 g227 g29 g53 g234 g8 i_1_ i_2_ g15 open open open open open open open i_5_ i_4_ g58 g136 g143 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  open fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  open open open fle[6].out[1]->clbouts2  open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g208" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g208" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g101" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g101" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g101" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g101 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g208" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g208" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g208" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g208 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g211" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]->crossbar  clb.I[17]->crossbar  clb.I[19]->crossbar  clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g211" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g59" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g59" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g59" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g59 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g211" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g211" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g211" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g211 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g330" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[24]->crossbar  clb.I[27]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g330" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g50" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g50" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g50" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g50 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g330" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g330" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g330" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g330 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g319" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  fle[3].out[1]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g319" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g315" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g315" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g315" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g315 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g319" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g319" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g319" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g319 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g228" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[2]->crossbar  fle[6].out[0]->crossbar  clb.I[17]->crossbar  fle[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g228" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g51" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g51" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g51" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g51 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g228" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g228" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g228" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g228 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g229" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  fle[1].out[1]->crossbar  clb.I[4]->crossbar  fle[4].out[1]->crossbar  fle[0].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g229" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g229" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g229" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g229 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g225" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]->crossbar  clb.I[22]->crossbar  clb.I[25]->crossbar  clb.I[16]->crossbar  clb.I[26]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g225" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g27" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g27" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g27" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g27 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g225" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g225" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g225" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g225 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g230" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]->crossbar  fle[6].out[1]->crossbar  fle[9].out[0]->crossbar  clb.I[20]->crossbar  fle[5].out[0]->crossbar  clb.I[39]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g230" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g230" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g230" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g230 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g235" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  fle[7].out[0]->crossbar  clb.I[7]->crossbar  clb.I[23]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g235" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g235" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g235" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g235" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g235 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="o_47_" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[10]->crossbar  fle[0].out[0]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_47_" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g226" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g226" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g226" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g226 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="o_47_" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_47_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_47_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_47_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="out:o_55_" instance="io[27]" mode="outpad">
		<inputs>
			<port name="outpad">o_55_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_55_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="g363" instance="clb[28]" mode="clb">
		<inputs>
			<port name="I">i_6_ i_5_ g13 i_7_ open i_2_ g15 open open i_4_ g70 open g158 open open open open g21 g55 g38 g36 i_0_ g6 open open open open open open open open open open open i_3_ g189 g88 g39 g219 i_1_ </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  open fle[6].out[0]->clbouts1  open fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  open fle[2].out[1]->clbouts2  open open open fle[6].out[1]->clbouts2  open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g137" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]->crossbar  fle[0].out[0]->crossbar  clb.I[20]->crossbar  clb.I[22]->crossbar  clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g137" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g29" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g29" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g29" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g29 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g137" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g137" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g137" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g137 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g236" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  fle[2].out[0]->crossbar  clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[10]->crossbar  fle[0].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g236" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g236" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g236" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g236 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g58" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g58" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g190" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g190" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g190" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g190 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g58" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g58" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g58" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g58 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g57" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[2]->crossbar  fle[4].out[0]->crossbar  clb.I[17]->crossbar  fle[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g57" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_48_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_48_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_48_" instance="lut[0]">
							<inputs>
								<port name="in">open open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">o_48_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g57" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g57" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g57" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g57 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g56" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[9]->crossbar  clb.I[2]->crossbar  clb.I[34]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g56" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g56" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g56" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g56 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g122" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[9]->crossbar  clb.I[34]->crossbar  clb.I[21]->crossbar  clb.I[5]->crossbar  clb.I[39]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g122" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g122" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g122" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g122 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="o_44_" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]->crossbar  fle[5].out[0]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_44_" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_35_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_35_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_35_" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_35_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="o_44_" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_44_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_44_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_44_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g215" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]->crossbar  fle[9].out[0]->crossbar  clb.I[34]->crossbar  clb.I[21]->crossbar  clb.I[5]->crossbar  clb.I[39]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g215" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g215" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g215" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g215 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g237" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[2]->crossbar  clb.I[19]->crossbar  fle[8].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g237" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_49_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_49_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_49_" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">o_49_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g237" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g237" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g237" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g237 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g363" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[3]->crossbar  clb.I[9]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g363" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g1" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g363" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g363" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g363" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g363 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="out:o_42_" instance="io[29]" mode="outpad">
		<inputs>
			<port name="outpad">o_42_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_42_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="o_42_" instance="clb[30]" mode="clb">
		<inputs>
			<port name="I">g39 g27 open i_5_ g201 g129 g153 g16 g23 g38 open g180 g144 g17 g75 g29 g36 open open g48 g95 g12 g25 g181 open g21 open g77 g74 open g202 open open open open g183 g185 g199 g311 g116 </port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  open open open open open open fle[0].out[1]->clbouts2  open fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  open open open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g187" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  fle[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g187" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g187" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g187" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g187" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g187 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g186" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]->crossbar  clb.I[13]->crossbar  fle[2].out[1]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g186" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g186" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g186" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g186" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g186 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g60" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]->crossbar  clb.I[3]->crossbar  clb.I[9]->crossbar  clb.I[12]->crossbar  clb.I[23]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g60" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g182" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g182" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g182" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g182 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g60" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g60" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g60" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g60 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g166" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  fle[2].out[1]->crossbar  fle[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g166" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_12_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_12_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_12_" instance="lut[0]">
							<inputs>
								<port name="in">open open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">o_12_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g166" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g166" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g166" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g166 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g184" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  clb.I[13]->crossbar  clb.I[27]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g184" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g28" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g28" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g28" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g28 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g184" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g184" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g184" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g184 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g204" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[7]->crossbar  clb.I[9]->crossbar  fle[9].out[0]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g204" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g204" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g204" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g204 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g205" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[1]->crossbar  clb.I[16]->crossbar  fle[5].out[0]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g205" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g205" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g205" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g205 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g206" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[20]->crossbar  fle[4].out[1]->crossbar  clb.I[39]->crossbar  fle[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g206" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g206" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g206" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g206" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g206 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g207" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[1]->crossbar  clb.I[37]->crossbar  clb.I[4]->crossbar  clb.I[30]->crossbar  fle[7].out[1]->crossbar  clb.I[38]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g207" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g207" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g207" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g207 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="o_42_" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  clb.I[9]->crossbar  clb.I[25]->crossbar  clb.I[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_42_" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g203" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g203" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g203" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g203 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="o_42_" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_42_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_42_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_42_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="out:o_41_" instance="io[31]" mode="outpad">
		<inputs>
			<port name="outpad">o_41_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_41_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="g328" instance="clb[32]" mode="clb">
		<inputs>
			<port name="I">open g135 g191 open g113 g208 g254 g36 open i_6_ g88 g4 g16 g267 i_7_ open open open g112 g195 g17 g268 g265 open open open open i_5_ open open open open open g23 g25 g125 g111 i_3_ i_4_ g21 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  open open open fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g270" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]->crossbar  clb.I[22]->crossbar  clb.I[2]->crossbar  clb.I[6]->crossbar  clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g270" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g270" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g270" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g270" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g270 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g269" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]->crossbar  clb.I[35]->crossbar  clb.I[10]->crossbar  clb.I[19]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g269" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g269" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g269" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g269" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g269 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g114" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]->crossbar  clb.I[36]->crossbar  clb.I[18]->crossbar  clb.I[4]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g114" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g114" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g114" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g114" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g114 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g127" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]->crossbar  fle[4].out[1]->crossbar  clb.I[12]->crossbar  clb.I[35]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g127" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g127" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g127" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g127" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g127 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g126" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[9]->crossbar  clb.I[33]->crossbar  fle[7].out[1]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g126" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g126" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g126" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g126" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g126 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g209" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[9]->crossbar  fle[6].out[1]->crossbar  clb.I[1]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g209" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g9" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g9" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g9" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g9 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g209" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g209" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g209" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g209 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g110" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[20]->crossbar  fle[7].out[1]->crossbar  clb.I[7]->crossbar  fle[0].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g110" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_54_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_54_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_54_" instance="lut[0]">
							<inputs>
								<port name="in">open open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">o_54_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g110" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g110" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g110" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g110 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g109" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  clb.I[9]->crossbar  clb.I[20]->crossbar  clb.I[39]->crossbar  clb.I[33]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g109" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g277" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g277" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g277" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g277 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g109" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g109" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g109" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g109 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g332" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[38]->crossbar  clb.I[14]->crossbar  clb.I[34]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g332" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g44" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g44" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g44" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g44 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g332" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g332" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g332" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g332 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g328" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[9].out[0]->crossbar  fle[8].out[1]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g328" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g329" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g329" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g329" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g329 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g328" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g328" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g328" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g328 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="g158" instance="clb[33]" mode="clb">
		<inputs>
			<port name="I">g219 g39 open g189 g27 g21 g36 open open g31 i_3_ g111 g249 g118 g310 g15 open g157 g101 g7 i_5_ i_6_ g17 g250 g271 g251 open g53 g129 open g50 open open g23 open g18 g47 g126 g153 i_4_ </port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  open open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  open fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  open open open open </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g252" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[12]->crossbar  clb.I[23]->crossbar  clb.I[25]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g252" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g252" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g252" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g252" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g252 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g154" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[19]->crossbar  clb.I[22]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g154" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g154" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g154" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g154" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g154 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g267" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  fle[3].out[1]->crossbar  clb.I[18]->crossbar  fle[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g267" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g267" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g267" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g267" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g267 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g266" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[13]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g266" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g130" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g130" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g130" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g130 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g266" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g266" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g266" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g266 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g272" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]->crossbar  fle[5].out[1]->crossbar  clb.I[0]->crossbar  fle[3].out[1]->crossbar  clb.I[24]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g272" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_20_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_20_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_20_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_20_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g272" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g272" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g272" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g272 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g221" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  clb.I[1]->crossbar  fle[6].out[0]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g221" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g117" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g117" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g117" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g117 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g221" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g221" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g221" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g221 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g41" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[21]->crossbar  clb.I[5]->crossbar  clb.I[15]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g41" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g115" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g115" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g115" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g115 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g41" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g41" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g41" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g41 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g155" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]->crossbar  clb.I[20]->crossbar  clb.I[21]->crossbar  clb.I[10]->crossbar  clb.I[33]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g155" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g155" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g155" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g155" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g155 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g156" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]->crossbar  fle[6].out[1]->crossbar  clb.I[30]->crossbar  fle[7].out[1]->crossbar  clb.I[33]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g156" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g220" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g220" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g220" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g220 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g156" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g156" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g156" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g156 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g158" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[38]->crossbar  fle[8].out[1]->crossbar  clb.I[17]->crossbar  fle[1].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g158" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g158" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g158" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g158 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="g70" instance="clb[34]" mode="clb">
		<inputs>
			<port name="I">g56 g166 g15 g169 g67 g171 g172 g104 open open g60 g21 g98 g99 g66 g107 open g101 g120 g55 g50 g62 g63 g16 g29 g36 i_1_ i_0_ g173 g114 g116 open g65 i_2_ g19 g18 g96 g59 g69 g27 </port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]->clbouts1  open fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  open fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  open open open open fle[7].out[1]->clbouts2  open open </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g102" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[26]->crossbar  clb.I[27]->crossbar  clb.I[33]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g102" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g102" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g102" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g102" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g102 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g103" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[23]->crossbar  clb.I[24]->crossbar  clb.I[25]->crossbar  fle[0].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g103" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g103" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g103" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g103" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g103 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g100" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[12]->crossbar  clb.I[13]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g100" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g97" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g97" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g97" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g97 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g100" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g100" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g100" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g100 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g121" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]->crossbar  fle[2].out[0]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g121" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g121" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g121" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g121" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g121 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g174" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  clb.I[0]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g174" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_30_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_30_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_30_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_30_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g174" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g174" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g174" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g174 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g175" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  fle[4].out[1]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g175" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_34_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_34_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_34_" instance="lut[0]">
							<inputs>
								<port name="in">open open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">o_34_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g175" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g175" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g175" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g175 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g108" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  fle[2].out[1]->crossbar  fle[1].out[1]->crossbar  clb.I[7]->crossbar  clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g108" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g108" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g108" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g108" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g108 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g53" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[34]->crossbar  clb.I[11]->crossbar  fle[5].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g53" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_39_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_39_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_39_" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">o_39_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g53" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g53" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g53" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g53 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g64" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[39]->crossbar  clb.I[20]->crossbar  fle[7].out[1]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g64" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g64" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g64" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g64 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g70" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[8].out[0]->crossbar  clb.I[14]->crossbar  clb.I[4]->crossbar  clb.I[38]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g70" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g70" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g70" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g70 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="out:o_45_" instance="io[35]" mode="outpad">
		<inputs>
			<port name="outpad">o_45_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_45_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_48_" instance="io[36]" mode="outpad">
		<inputs>
			<port name="outpad">o_48_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_48_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="o_45_" instance="clb[37]" mode="clb">
		<inputs>
			<port name="I">g10 g226 g183 g245 g70 open g78 open g6 g7 i_5_ i_7_ i_3_ g12 g25 open g221 g21 open g23 g44 g29 g36 i_1_ g27 i_0_ i_2_ g16 g2 g222 g50 open open open i_6_ open g38 g17 g218 g31 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  open fle[3].out[0]->clbouts1  open open fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  open open fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  open fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g260" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[17]->crossbar  clb.I[19]->crossbar  clb.I[27]->crossbar  fle[7].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g260" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_14_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_14_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_14_" instance="lut[0]">
							<inputs>
								<port name="in">open open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">o_14_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g260" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g260" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g260" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g260 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g305" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[1]->crossbar  clb.I[12]->crossbar  clb.I[23]->crossbar  clb.I[25]->crossbar  clb.I[26]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g305" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g305" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g305" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g305 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g143" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]->crossbar  clb.I[9]->crossbar  clb.I[19]->crossbar  clb.I[6]->crossbar  fle[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g143" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g143" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g143" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g143" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g143 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g142" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[36]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g142" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g283" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g283" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g283" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g283 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g142" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g142" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g142" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g142 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g259" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[0]->crossbar  clb.I[36]->crossbar  clb.I[2]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g259" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g259" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g259" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g259" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g259 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g261" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  fle[4].out[1]->crossbar  fle[0].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g261" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g261" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g261" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g261" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g261 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g54" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[11]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[24]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g54" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g65" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g65" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g65" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g65 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g54" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g54" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g54" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g54 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g176" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  fle[6].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g176" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g32" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g32" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g32" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g32 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g176" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g176" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g176" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g176 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g223" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  fle[9].out[0]->crossbar  clb.I[16]->crossbar  clb.I[29]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g223" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g223" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g223" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g223 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="o_45_" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  clb.I[39]->crossbar  clb.I[20]->crossbar  fle[7].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_45_" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g219" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g219" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g219" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g219 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="o_45_" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_45_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_45_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_45_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="g257" instance="clb[38]" mode="clb">
		<inputs>
			<port name="I">i_5_ g117 g17 g62 g71 g38 g79 g283 g292 open g100 g256 g216 g36 g50 open g294 open open g225 g114 g273 g25 g12 g16 g295 g31 g44 i_1_ i_0_ g136 open g140 g137 g138 g20 g23 g248 g254 g252 </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  open fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  open open open open open fle[0].out[1]->clbouts2  open fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  open open fle[6].out[1]->clbouts2  open fle[8].out[1]->clbouts2  open </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g139" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[13]->crossbar  clb.I[26]->crossbar  clb.I[33]->crossbar  clb.I[34]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g139" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g139" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g139" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g139" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g139 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g141" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[28]->crossbar  clb.I[30]->crossbar  fle[0].out[1]->crossbar  clb.I[32]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g141" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g141" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g141" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g141 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g98" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[23]->crossbar  clb.I[24]->crossbar  clb.I[26]->crossbar  clb.I[27]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g98" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g42" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g42" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g42" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g42 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g98" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g98" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g98" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g98 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g227" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[22]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g227" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_8_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_8_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_8_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_8_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g227" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g227" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g227" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g227 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g293" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  fle[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g293" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_21_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_21_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_21_" instance="lut[0]">
							<inputs>
								<port name="in">open open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">o_21_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g293" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g293" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g293" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g293 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g297" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[7]->crossbar  clb.I[8]->crossbar  fle[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g297" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g297" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g297" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g297" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g297 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="o_59_" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  fle[4].out[1]->crossbar  clb.I[12]->crossbar  clb.I[16]->crossbar  clb.I[25]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_59_" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g296" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g296" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g296" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g296 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="o_59_" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_59_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_59_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_59_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g253" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  fle[3].out[1]->crossbar  clb.I[39]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g253" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g253" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g253" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g253" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g253 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="o_52_" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  fle[9].out[0]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  fle[5].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_52_" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g298" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g298" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g298" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g298 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="o_52_" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_52_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_52_" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_52_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g257" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[2].out[1]->crossbar  fle[1].out[0]->crossbar  clb.I[38]->crossbar  clb.I[11]->crossbar  fle[7].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g257" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g257" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g257" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g257 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="out:o_59_" instance="io[39]" mode="outpad">
		<inputs>
			<port name="outpad">o_59_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_59_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="g61" instance="clb[40]" mode="clb">
		<inputs>
			<port name="I">g26 g211 g180 g134 g172 g89 open g210 open g5 g77 g169 g209 i_6_ g15 open g21 open g32 g103 g196 g197 g63 g160 g163 open i_4_ i_7_ open g25 open open open open open i_5_ i_3_ g4 g39 g13 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  open open fle[5].out[0]->clbouts1  open open open open open fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  open open fle[5].out[1]->clbouts2  open open fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g164" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[16]->crossbar  fle[1].out[1]->crossbar  clb.I[23]->crossbar  clb.I[24]->crossbar  clb.I[38]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g164" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g164" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g164" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g164 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g159" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[39]->crossbar  clb.I[38]->crossbar  fle[2].out[1]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g159" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g22" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g22" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g22" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g22 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g159" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g159" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g159" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g159 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g86" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]->crossbar  clb.I[38]->crossbar  clb.I[9]->crossbar  fle[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g86" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_9_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_9_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_9_" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">o_9_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g86" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g86" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g86" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g86 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g212" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[29]->crossbar  clb.I[26]->crossbar  clb.I[36]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g212" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g212" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g212" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g212 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g213" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  fle[5].out[0]->crossbar  clb.I[1]->crossbar  clb.I[5]->crossbar  fle[3].out[0]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g213" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g213" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g213" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g213 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="o_43_" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[27]->crossbar  clb.I[37]->crossbar  fle[6].out[1]->crossbar  clb.I[38]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_43_" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g85" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g85" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g85" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g85 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="o_43_" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_43_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_43_" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">o_43_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g214" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  clb.I[7]->crossbar  fle[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g214" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g214" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g214" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g214" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g214 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g198" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g198" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g198" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g198" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g198" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g198 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g199" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  fle[7].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g199" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g199" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g199" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g199" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g199 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g61" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[27]->crossbar  clb.I[37]->crossbar  clb.I[16]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g61" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g61" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g61" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g61" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g61 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="g83" instance="clb[41]" mode="clb">
		<inputs>
			<port name="I">g29 g39 g167 g13 g38 open g9 g21 g50 g170 open open open g36 g23 g162 open open g117 g17 g79 g22 g51 open open open g6 g12 open open g119 open open g8 open open i_6_ g78 g16 i_7_ </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  open open open fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  open fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  open fle[4].out[1]->clbouts2  open fle[6].out[1]->clbouts2  open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g301" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]->crossbar  fle[1].out[1]->crossbar  fle[0].out[0]->crossbar  clb.I[22]->crossbar  clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g301" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g10" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g10" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g10" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g10 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g301" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g301" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g301" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g301 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g118" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[4]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g118" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g180" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g180" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g180" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g180 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g118" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g118" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g118" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g118 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g120" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  clb.I[18]->crossbar  clb.I[21]->crossbar  fle[1].out[1]->crossbar  clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g120" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g120" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g120" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g120" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g120 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g168" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[36]->crossbar  clb.I[26]->crossbar  clb.I[13]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g168" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g168" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g168" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g168" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g168 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g169" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[3]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g169" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g169" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g169" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g169" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g169 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g258" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  fle[6].out[1]->crossbar  clb.I[8]->crossbar  clb.I[9]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g258" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g258" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g258" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g258 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g163" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[4]->crossbar  fle[7].out[0]->crossbar  clb.I[3]->crossbar  clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g163" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g14" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g14" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g14" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g14 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g163" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g163" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g163" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g163 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g81" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  fle[9].out[0]->crossbar  clb.I[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g81" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g161" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g161" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g161" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g161 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g81" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g81" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g81" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g81 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g82" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[38]->crossbar  clb.I[14]->crossbar  clb.I[4]->crossbar  fle[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g82" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_4_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_4_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_4_" instance="lut[0]">
							<inputs>
								<port name="in">open open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">o_4_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g82" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g82" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g82" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g82 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g83" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[7].out[1]->crossbar  fle[8].out[1]->crossbar  clb.I[39]->crossbar  clb.I[33]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g83" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g80" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g80" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g80" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g80 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g83" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g83" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g83" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g83 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="out:o_54_" instance="io[42]" mode="outpad">
		<inputs>
			<port name="outpad">o_54_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_54_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_38_" instance="io[43]" mode="outpad">
		<inputs>
			<port name="outpad">o_38_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_38_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_56_" instance="io[44]" mode="outpad">
		<inputs>
			<port name="outpad">o_56_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_56_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="o_56_" instance="clb[45]" mode="clb">
		<inputs>
			<port name="I">i_6_ g5 open open g85 i_4_ i_5_ g80 open g16 g31 i_3_ g13 open open open open open g29 g71 g277 g36 g278 open open g38 g15 open g9 open g12 open open g23 g39 g21 g17 g70 g272 g50 </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  open fle[3].out[0]->clbouts1  open fle[5].out[0]->clbouts1  open open open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g195" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g195" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g195" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g195" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g195" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g195 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g75" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[36]->crossbar  fle[3].out[1]->crossbar  clb.I[21]->crossbar  fle[3].out[0]->crossbar  clb.I[39]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g75" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g172" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g172" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g172" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g172 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g75" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g75" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g75" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g75 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g196" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[18]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  fle[0].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g196" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g196" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g196" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g196" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g196 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g73" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]->crossbar  clb.I[35]->crossbar  clb.I[26]->crossbar  clb.I[28]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g73" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g49" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g49" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g49" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g49 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g73" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g73" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g73" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g73 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g125" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]->crossbar  clb.I[0]->crossbar  clb.I[35]->crossbar  clb.I[1]->crossbar  clb.I[25]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g125" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g125" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g125" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g125" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g125 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g30" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[36]->crossbar  clb.I[18]->crossbar  fle[3].out[1]->crossbar  fle[1].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g30" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g282" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g282" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g282" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g282 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g30" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g30" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g30" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g30 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g279" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[33]->crossbar  clb.I[34]->crossbar  clb.I[7]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g279" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g279" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g279" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g279" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g279 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g280" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  fle[4].out[1]->crossbar  fle[6].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g280" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g280" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g280" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g280" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g280 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g281" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[37]->crossbar  fle[2].out[1]->crossbar  clb.I[38]->crossbar  fle[7].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g281" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g281" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g281" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g281" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g281 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="o_56_" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[33]->crossbar  clb.I[0]->crossbar  clb.I[35]->crossbar  fle[5].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_56_" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g74" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g74" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g74" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g74 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="o_56_" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_56_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_56_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_56_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="o_38_" instance="clb[46]" mode="clb">
		<inputs>
			<port name="I">open g15 g6 g27 g70 g13 g66 g158 i_6_ i_5_ open i_4_ g310 g164 g301 open i_7_ open open open g21 g55 g182 g49 g144 open g159 g5 g19 g130 open i_3_ g17 open g25 g44 open g32 g54 g20 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  open open open fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  open open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  open fle[2].out[1]->clbouts2  open fle[4].out[1]->clbouts2  open open fle[7].out[1]->clbouts2  open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g136" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]->crossbar  clb.I[12]->crossbar  fle[1].out[0]->crossbar  clb.I[23]->crossbar  clb.I[24]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g136" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g210" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g210" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g210" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g210 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g136" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g136" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g136" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g136 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g133" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[16]->crossbar  clb.I[32]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g133" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g111" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g111" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g111" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g111 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g133" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g133" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g133" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g133 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g193" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]->crossbar  clb.I[39]->crossbar  clb.I[21]->crossbar  fle[1].out[1]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g193" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g193" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g193" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g193" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g193 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g192" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[35]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g192" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g192" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g192" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g192" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g192 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g302" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]->crossbar  clb.I[26]->crossbar  clb.I[6]->crossbar  fle[3].out[1]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g302" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g302" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g302" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g302" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g302 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g294" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[11]->crossbar  clb.I[31]->crossbar  clb.I[32]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g294" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g294" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g294" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g294 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g147" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[11]->crossbar  clb.I[9]->crossbar  clb.I[31]->crossbar  clb.I[32]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g147" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g147" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g147" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g147 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g67" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[20]->crossbar  clb.I[34]->crossbar  clb.I[3]->crossbar  clb.I[35]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g67" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g67" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g67" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g67" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g67 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g165" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  clb.I[7]->crossbar  clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g165" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g165" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g165" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g165" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g165 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="o_38_" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[20]->crossbar  clb.I[3]->crossbar  clb.I[8]->crossbar  fle[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_38_" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g148" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g148" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g148" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g148 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="o_38_" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_38_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_38_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_38_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="out:o_34_" instance="io[47]" mode="outpad">
		<inputs>
			<port name="outpad">o_34_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_34_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_39_" instance="io[48]" mode="outpad">
		<inputs>
			<port name="outpad">o_39_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_39_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_52_" instance="io[49]" mode="outpad">
		<inputs>
			<port name="outpad">o_52_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_52_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_43_" instance="io[50]" mode="outpad">
		<inputs>
			<port name="outpad">o_43_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_43_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="g87" instance="clb[51]" mode="clb">
		<inputs>
			<port name="I">open g17 open open g86 open g8 g50 i_6_ i_3_ g29 open open open open open open i_7_ open g18 g19 g6 open open open open open open g39 g21 open open open g31 open i_4_ i_5_ g12 g38 g13 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  open fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  open open fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open open fle[2].out[1]->clbouts2  open fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g113" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[36]->crossbar  clb.I[9]->crossbar  clb.I[35]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g113" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g113" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g113" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g113 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g104" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[36]->crossbar  clb.I[9]->crossbar  clb.I[35]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g104" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g104" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g104" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g104 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g88" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[21]->crossbar  clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g88" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g88" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g88" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g88" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g88 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g178" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[35]->crossbar  clb.I[9]->crossbar  clb.I[20]->crossbar  clb.I[36]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g178" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g178" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g178" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g178 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g35" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g35" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g173" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g173" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g173" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g173 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g35" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open open lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g35" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g35" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g35 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g89" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[29]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g89" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g52" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g52" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g52" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g52 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g89" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g89" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g89" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g89 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g90" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]->crossbar  clb.I[10]->crossbar  clb.I[33]->crossbar  clb.I[7]->crossbar  fle[5].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g90" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g90" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g90" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g90" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g90 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g91" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[19]->crossbar  fle[4].out[1]->crossbar  fle[2].out[1]->crossbar  fle[6].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g91" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_7_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_7_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_7_" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_7_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g91" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g91" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g91" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g91 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g191" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[28]->crossbar  fle[9].out[1]->crossbar  clb.I[29]->crossbar  fle[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g191" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g40" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g40" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g40" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g40 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g191" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g191" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g191" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g191 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g87" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[28]->crossbar  clb.I[4]->crossbar  fle[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g87" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_29_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_29_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_29_" instance="lut[0]">
							<inputs>
								<port name="in">open open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">o_29_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g87" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g87" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g87" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g87 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="g128" instance="clb[52]" mode="clb">
		<inputs>
			<port name="I">g17 g15 i_3_ i_5_ g29 open open open open open i_4_ open open open g79 open open g127 g13 open open open open open open open open open open g21 g39 open open g9 open g31 open g23 open open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  open fle[0].out[1]->clbouts2  open open open open fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  open fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g24" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[3]->crossbar  clb.I[35]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g24" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_22_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_22_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_22_" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">o_22_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g24" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g24" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g24" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g24 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g224" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]->crossbar  clb.I[0]->crossbar  clb.I[10]->crossbar  clb.I[3]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g224" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_5_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_5_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_5_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">o_5_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g224" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g224" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g224" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g224 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g295" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[18]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g295" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g295" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g295" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g295 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g162" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[18]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g162" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g162" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g162" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g162 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g268" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[18]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g268" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g268" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g268" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g268 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g271" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[1]->crossbar  fle[4].out[0]->crossbar  fle[1].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g271" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_46_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_46_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_46_" instance="lut[0]">
							<inputs>
								<port name="in">open open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">o_46_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g271" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g271" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g271" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g271 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g47" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[33]->crossbar  clb.I[0]->crossbar  fle[6].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g47" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_25_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_25_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_25_" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">o_25_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g47" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g47" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g47" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g47 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g46" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[33]->crossbar  fle[7].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g46" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_24_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_24_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_24_" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">o_24_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g46" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g46" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g46" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g46 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g290" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g290" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_15_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_15_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_15_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_15_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g290" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g290" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g290" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g290 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g128" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[17]->crossbar  clb.I[4]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g128" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g33" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g33" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g33" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g33 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g128" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g128" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g128" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g128 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="g131" instance="clb[53]" mode="clb">
		<inputs>
			<port name="I">g21 open g36 open open open open open g8 open open open open g27 open g29 i_6_ open g137 open open open g25 open open open open g31 open open open open open i_7_ g6 g23 g59 g50 g17 open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  open open open open fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  open open open fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g286" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[33]->crossbar  clb.I[8]->crossbar  clb.I[35]->crossbar  clb.I[38]->crossbar  clb.I[34]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g286" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g286" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g286" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g286 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g202" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[16]->crossbar  clb.I[33]->crossbar  clb.I[0]->crossbar  clb.I[18]->crossbar  clb.I[34]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g202" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g202" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g202" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g202 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g76" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[16]->crossbar  clb.I[33]->crossbar  clb.I[0]->crossbar  clb.I[35]->crossbar  clb.I[34]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g76" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g76" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g76" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g76 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g140" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[16]->crossbar  clb.I[33]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g140" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g140" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g140" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g140" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g140 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g167" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[16]->crossbar  clb.I[33]->crossbar  clb.I[34]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g167" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g167" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g167" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g167" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g167 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g231" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[16]->crossbar  clb.I[33]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g231" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g231" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g231" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g231" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g231 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g265" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]->crossbar  clb.I[22]->crossbar  clb.I[2]->crossbar  clb.I[15]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g265" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g34" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g34" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g34" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g34 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g265" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g265" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g265" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g265 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g264" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[16]->crossbar  clb.I[33]->crossbar  clb.I[8]->crossbar  clb.I[0]->crossbar  fle[8].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g264" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g264" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g264" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g264 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g263" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[27]->crossbar  clb.I[16]->crossbar  clb.I[33]->crossbar  clb.I[34]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g263" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g263" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g263" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g263" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g263 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g131" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[27]->crossbar  clb.I[37]->crossbar  clb.I[36]->crossbar  fle[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g131" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_16_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_16_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_16_" instance="lut[0]">
							<inputs>
								<port name="in">open open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">o_16_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g131" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g131" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g131" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g131 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="out:o_62_" instance="io[54]" mode="outpad">
		<inputs>
			<port name="outpad">o_62_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_62_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="g201" instance="clb[55]" mode="clb">
		<inputs>
			<port name="I">g8 open g17 g31 g12 g4 open open open g2 i_5_ open open open g25 open g38 open g6 g23 g60 open open open open open open open open open g27 open open open i_6_ i_7_ g21 g16 g19 open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  open fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g144" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[30]->crossbar  clb.I[5]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g144" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g3" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g3" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g3" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g3 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g144" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g144" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g144" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g144 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g129" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[38]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g129" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g129" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g129" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g129" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g129 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g183" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[35]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g183" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g183" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g183" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g183" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g183 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g138" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[34]->crossbar  clb.I[5]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g138" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g138" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g138" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g138" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g138 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g292" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g292" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g292" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g292" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g292" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g292 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g197" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[3]->crossbar  clb.I[5]->crossbar  clb.I[35]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g197" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g197" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g197" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g197" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g197 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g134" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[34]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g134" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g134" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g134" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g134" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g134 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g189" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[34]->crossbar  clb.I[0]->crossbar  clb.I[3]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g189" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g135" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g135" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g135" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g135 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g189" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g189" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g189" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g189 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g200" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[19]->crossbar  clb.I[30]->crossbar  clb.I[20]->crossbar  fle[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g200" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_1_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_1_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_1_" instance="lut[0]">
							<inputs>
								<port name="in">open open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">o_1_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g200" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g200" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g200" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g200 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g201" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[16]->crossbar  fle[7].out[1]->crossbar  fle[8].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g201" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g201" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g201" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g201" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g201 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="g63" instance="clb[56]" mode="clb">
		<inputs>
			<port name="I">open i_4_ g23 i_7_ g27 open open open open i_3_ g19 open open open open g38 open g25 open open g16 open g31 open open open open i_5_ i_6_ open open open open open open open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  open open fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  open open open open open fle[6].out[1]->clbouts2  open open open </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g274" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[20]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g274" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g274" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g274" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g274" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g274 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g66" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[9]->crossbar  clb.I[17]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g66" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g66" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g66" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g66 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g112" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[9]->crossbar  clb.I[2]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g112" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g112" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g112" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g112 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g157" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[9]->crossbar  clb.I[2]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g157" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g157" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g157" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g157 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g250" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[9]->crossbar  clb.I[22]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g250" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g250" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g250" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g250 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g181" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[9]->crossbar  clb.I[4]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g181" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g181" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g181" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g181 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g69" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[7].out[0]->crossbar  clb.I[20]->crossbar  clb.I[4]->crossbar  clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g69" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g69" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g69" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g69" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g69 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g68" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g68" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g68" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g68" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g68 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g249" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g249" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g249" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g249" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g249 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g63" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g63" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g63" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g63" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g63 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="g234" instance="clb[57]" mode="clb">
		<inputs>
			<port name="I">open open open open i_3_ open open g154 i_1_ g24 i_7_ open open open open open open i_0_ i_2_ g15 i_6_ g8 g123 open open open open open open open g137 open g73 open open i_4_ i_5_ g49 g86 open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  open fle[5].out[0]->clbouts1  open fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  open open open open open open open fle[8].out[1]->clbouts2  open </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g93" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[36]->crossbar  clb.I[4]->crossbar  clb.I[22]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g93" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g124" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g124" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g124" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g124 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g93" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g93" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g93" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g93 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g239" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  fle[4].out[0]->crossbar  clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g239" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g239" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g239" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g239" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g239 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g185" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[4]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g185" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g185" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g185" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g185 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="g370" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  clb.I[4]->crossbar  fle[1].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g370" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_50_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_50_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_50_" instance="lut[0]">
							<inputs>
								<port name="in">open open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">o_50_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g370" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g370" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g370" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g370 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g368" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[36]->crossbar  fle[3].out[1]->crossbar  clb.I[4]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g368" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g238" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g238" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g238" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g238 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g368" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g368" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g368" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g368 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g365" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]->crossbar  fle[6].out[0]->crossbar  fle[5].out[1]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g365" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_31_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_31_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_31_" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">o_31_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g365" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g365" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g365" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g365 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g367" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  clb.I[36]->crossbar  fle[6].out[1]->crossbar  fle[4].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g367" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g366" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g366" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g366" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g366 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g367" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g367" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g367" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">g367 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g146" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g146" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g146" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g146" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g146 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="o_27_" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[20]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_27_" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g369" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g369" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g369" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g369 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="o_27_" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_27_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_27_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_27_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g234" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[30]->crossbar  clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g234" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g234" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="g234" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">g234 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="g72" instance="clb[58]" mode="clb">
		<inputs>
			<port name="I">g2 g39 g4 g244 open open open open i_4_ g38 g115 open open open i_5_ g23 g12 open open g36 i_3_ g25 g15 open open open open g31 open open g144 open open open open g29 g27 g5 g71 g50 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  open fle[3].out[1]->clbouts2  open fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g242" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[35]->crossbar  clb.I[19]->crossbar  clb.I[21]->crossbar  clb.I[39]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g242" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g242" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g242" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g242" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g242 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g105" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[8]->crossbar  clb.I[36]->crossbar  clb.I[20]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g105" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g105" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g105" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g105" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g105 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g106" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[8]->crossbar  clb.I[0]->crossbar  clb.I[20]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g106" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g106" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g106" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g106" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g106 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g107" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[19]->crossbar  fle[1].out[1]->crossbar  fle[2].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g107" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g107" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g107" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g107" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g107 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g255" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[36]->crossbar  clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g255" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g255" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g255" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g255" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g255 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g256" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[35]->crossbar  clb.I[3]->crossbar  fle[4].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g256" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g256" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g256" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g256" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g256 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g116" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[10]->crossbar  clb.I[8]->crossbar  clb.I[15]->crossbar  clb.I[35]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g116" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g116" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g116" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g116" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g116 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g232" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[9]->crossbar  clb.I[1]->crossbar  clb.I[10]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g232" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g232" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g232" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g232" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g232 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g145" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[14]->crossbar  clb.I[16]->crossbar  clb.I[9]->crossbar  clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g145" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g145" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g145" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g145" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g145 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g72" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[38]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g72" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_2_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_2_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_2_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_2_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g72" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g72" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g72" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g72 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="g254" instance="clb[59]" mode="clb">
		<inputs>
			<port name="I">g13 i_5_ g36 g29 g62 g95 open open g19 i_7_ i_4_ i_2_ open open open open open open g21 g39 g6 g44 g15 open open open g50 open open open i_3_ open open open i_6_ g142 g9 g7 g17 i_0_ </port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  open open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  open fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="g123" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[10]->crossbar  clb.I[36]->crossbar  clb.I[39]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g123" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g123" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g123" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g123" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g123 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g55" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[2]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g55" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g45" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g45" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g45" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g45 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g55" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g55" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g55" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g55 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g99" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[0]->crossbar  clb.I[18]->crossbar  clb.I[9]->crossbar  clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g99" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g99" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g99" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g99" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g99 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g251" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[0]->crossbar  clb.I[36]->crossbar  clb.I[18]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g251" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g251" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g251" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g251" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g251 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g96" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[3]->crossbar  clb.I[5]->crossbar  fle[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g96" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_23_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_23_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_23_" instance="lut[0]">
							<inputs>
								<port name="in">open open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">o_23_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g96" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g96" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g96" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g96 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g37" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  fle[5].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g37" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_18_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_18_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_18_" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">o_18_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g37" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g37" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g37" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">g37 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g248" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[10]->crossbar  clb.I[22]->crossbar  clb.I[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g248" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g160" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g160" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g160" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g160 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g248" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g248" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g248" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">g248 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g245" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[22]->crossbar  clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g245" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g245" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g245" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g245" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g245 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g310" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[30]->crossbar  clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[34]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g310" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g310" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g310" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g310" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g310 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g254" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[26]->crossbar  clb.I[4]->crossbar  clb.I[35]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g254" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_3_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_3_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_3_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_3_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="g254" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g254" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g254" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g254 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="g119" instance="clb[60]" mode="clb">
		<inputs>
			<port name="I">g51 g30 g124 g40 open g14 open open g93 i_4_ g15 g26 open open g16 open open open open open i_2_ open g21 open open open open g79 open open open open open open open open g31 g13 g29 i_0_ </port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  open open open open open open fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="open" instance="fle[0]"/>
		<block name="open" instance="fle[1]"/>
		<block name="open" instance="fle[2]"/>
		<block name="open" instance="fle[3]"/>
		<block name="o_28_" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[2]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_28_" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_36_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_36_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_36_" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_36_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="o_28_" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_28_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_28_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_28_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="o_13_" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_13_" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_19_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_19_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_19_" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_19_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="o_13_" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_13_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_13_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_13_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="o_6_" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]->crossbar  clb.I[11]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_6_" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="o_11_" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_11_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_11_" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_11_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="o_6_" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_6_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_6_" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open open </port>
							</inputs>
							<outputs>
								<port name="out">o_6_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="o_33_" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]->crossbar  clb.I[20]->crossbar  clb.I[10]->crossbar  fle[8].out[1]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_33_" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="g48" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g48" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g48" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g48 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="o_33_" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="o_33_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="o_33_" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">o_33_ </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g94" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[39]->crossbar  clb.I[20]->crossbar  clb.I[10]->crossbar  clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g94" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g94" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g94" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g94" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g94 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="g119" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[38]->crossbar  clb.I[36]->crossbar  clb.I[27]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="g119" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="g119" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="g119" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="g119" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">g119 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="out:o_31_" instance="io[61]" mode="outpad">
		<inputs>
			<port name="outpad">o_31_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_31_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_16_" instance="io[62]" mode="outpad">
		<inputs>
			<port name="outpad">o_16_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_16_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_15_" instance="io[63]" mode="outpad">
		<inputs>
			<port name="outpad">o_15_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_15_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_14_" instance="io[64]" mode="outpad">
		<inputs>
			<port name="outpad">o_14_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_14_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_13_" instance="io[65]" mode="outpad">
		<inputs>
			<port name="outpad">o_13_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_13_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_11_" instance="io[66]" mode="outpad">
		<inputs>
			<port name="outpad">o_11_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_11_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_12_" instance="io[67]" mode="outpad">
		<inputs>
			<port name="outpad">o_12_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_12_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_7_" instance="io[68]" mode="outpad">
		<inputs>
			<port name="outpad">o_7_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_7_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_28_" instance="io[69]" mode="outpad">
		<inputs>
			<port name="outpad">o_28_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_28_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_8_" instance="io[70]" mode="outpad">
		<inputs>
			<port name="outpad">o_8_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_8_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_6_" instance="io[71]" mode="outpad">
		<inputs>
			<port name="outpad">o_6_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_6_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_21_" instance="io[72]" mode="outpad">
		<inputs>
			<port name="outpad">o_21_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_21_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_36_" instance="io[73]" mode="outpad">
		<inputs>
			<port name="outpad">o_36_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_36_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_44_" instance="io[74]" mode="outpad">
		<inputs>
			<port name="outpad">o_44_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_44_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_23_" instance="io[75]" mode="outpad">
		<inputs>
			<port name="outpad">o_23_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_23_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_49_" instance="io[76]" mode="outpad">
		<inputs>
			<port name="outpad">o_49_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_49_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_30_" instance="io[77]" mode="outpad">
		<inputs>
			<port name="outpad">o_30_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_30_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_9_" instance="io[78]" mode="outpad">
		<inputs>
			<port name="outpad">o_9_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_9_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_27_" instance="io[79]" mode="outpad">
		<inputs>
			<port name="outpad">o_27_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_27_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_25_" instance="io[80]" mode="outpad">
		<inputs>
			<port name="outpad">o_25_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_25_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_24_" instance="io[81]" mode="outpad">
		<inputs>
			<port name="outpad">o_24_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_24_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_20_" instance="io[82]" mode="outpad">
		<inputs>
			<port name="outpad">o_20_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_20_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_29_" instance="io[83]" mode="outpad">
		<inputs>
			<port name="outpad">o_29_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_29_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_3_" instance="io[84]" mode="outpad">
		<inputs>
			<port name="outpad">o_3_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_3_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_50_" instance="io[85]" mode="outpad">
		<inputs>
			<port name="outpad">o_50_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_50_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_19_" instance="io[86]" mode="outpad">
		<inputs>
			<port name="outpad">o_19_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_19_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_18_" instance="io[87]" mode="outpad">
		<inputs>
			<port name="outpad">o_18_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_18_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_46_" instance="io[88]" mode="outpad">
		<inputs>
			<port name="outpad">o_46_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_46_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_4_" instance="io[89]" mode="outpad">
		<inputs>
			<port name="outpad">o_4_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_4_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_2_" instance="io[90]" mode="outpad">
		<inputs>
			<port name="outpad">o_2_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_2_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_33_" instance="io[91]" mode="outpad">
		<inputs>
			<port name="outpad">o_33_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_33_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_1_" instance="io[92]" mode="outpad">
		<inputs>
			<port name="outpad">o_1_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_1_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_35_" instance="io[93]" mode="outpad">
		<inputs>
			<port name="outpad">o_35_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_35_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_22_" instance="io[94]" mode="outpad">
		<inputs>
			<port name="outpad">o_22_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_22_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_26_" instance="io[95]" mode="outpad">
		<inputs>
			<port name="outpad">g48 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_26_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_10_" instance="io[96]" mode="outpad">
		<inputs>
			<port name="outpad">g24 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_10_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_17_" instance="io[97]" mode="outpad">
		<inputs>
			<port name="outpad">g35 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_17_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_5_" instance="io[98]" mode="outpad">
		<inputs>
			<port name="outpad">o_5_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_5_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_0_" instance="io[99]" mode="outpad">
		<inputs>
			<port name="outpad">g1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_0_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
</block>

