{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716039000505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716039000505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 10:30:00 2024 " "Processing started: Sat May 18 10:30:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716039000505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039000505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula14 -c Aula14 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula14 -c Aula14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039000505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716039000895 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716039000895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/ULASomaSub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010065 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010073 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010073 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010073 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/decoderInstru.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010073 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010081 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula14-arquitetura " "Found design unit 1: Aula14-arquitetura" {  } { { "Aula14.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010081 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula14 " "Found entity 1: Aula14" {  } { { "Aula14.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/estendeSinalGenerico.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010081 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/estendeSinalGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010081 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010081 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante2-comportamento " "Found design unit 1: somaConstante2-comportamento" {  } { { "somaConstante2.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/somaConstante2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010089 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante2 " "Found entity 1: somaConstante2" {  } { { "somaConstante2.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/somaConstante2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftLeft-comportamento " "Found design unit 1: shiftLeft-comportamento" {  } { { "shiftLeft.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/shiftLeft.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010089 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "shiftLeft.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/shiftLeft.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftLeft2-comportamento " "Found design unit 1: shiftLeft2-comportamento" {  } { { "shiftLeft2.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/shiftLeft2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010089 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2 " "Found entity 1: shiftLeft2" {  } { { "shiftLeft2.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/shiftLeft2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulafinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulafinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAFINAL-comportamento " "Found design unit 1: ULAFINAL-comportamento" {  } { { "ULAFINAL.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/ULAFINAL.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010089 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAFINAL " "Found entity 1: ULAFINAL" {  } { { "ULAFINAL.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/ULAFINAL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1bit-comportamento " "Found design unit 1: ULA1bit-comportamento" {  } { { "ULA1bit.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/ULA1bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010097 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA1bit " "Found entity 1: ULA1bit" {  } { { "ULA1bit.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/ULA1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula1bit_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula1bit_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1bit_32-comportamento " "Found design unit 1: ULA1bit_32-comportamento" {  } { { "ULA1bit_32.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/ULA1bit_32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010097 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA1bit_32 " "Found entity 1: ULA1bit_32" {  } { { "ULA1bit_32.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/ULA1bit_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador1bit-comportamento " "Found design unit 1: Somador1bit-comportamento" {  } { { "Somador1bit.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Somador1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010097 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador1bit " "Found entity 1: Somador1bit" {  } { { "Somador1bit.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Somador1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010105 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1bit-comportamento " "Found design unit 1: muxGenerico2x1bit-comportamento" {  } { { "muxGenerico2x1bit.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/muxGenerico2x1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010105 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1bit " "Found entity 1: muxGenerico2x1bit" {  } { { "muxGenerico2x1bit.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/muxGenerico2x1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontroleula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontroleula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControleULA-comportamento " "Found design unit 1: UnidadeControleULA-comportamento" {  } { { "UnidadeControleULA.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/UnidadeControleULA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010105 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControleULA " "Found entity 1: UnidadeControleULA" {  } { { "UnidadeControleULA.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/UnidadeControleULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderopcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderopcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderOpcode-comportamento " "Found design unit 1: DecoderOpcode-comportamento" {  } { { "DecoderOpcode.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/DecoderOpcode.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010105 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderOpcode " "Found entity 1: DecoderOpcode" {  } { { "DecoderOpcode.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/DecoderOpcode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderfunct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderfunct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderFunct-comportamento " "Found design unit 1: DecoderFunct-comportamento" {  } { { "DecoderFunct.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/DecoderFunct.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010113 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderFunct " "Found entity 1: DecoderFunct" {  } { { "DecoderFunct.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/DecoderFunct.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1bit-comportamento " "Found design unit 1: muxGenerico4x1bit-comportamento" {  } { { "muxGenerico4x1bit.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/muxGenerico4x1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010113 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1bit " "Found entity 1: muxGenerico4x1bit" {  } { { "muxGenerico4x1bit.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/muxGenerico4x1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7seg.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/conversorHex7seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010113 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7seg.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/conversorHex7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010113 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010113 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716039010113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010113 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula14 " "Elaborating entity \"Aula14\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716039010169 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] Aula14.vhd(21) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at Aula14.vhd(21)" {  } { { "Aula14.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 21 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039010185 "|Aula14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub0\"" {  } { { "Aula14.vhd" "detectorSub0" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 83 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "Aula14.vhd" "PC" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC\"" {  } { { "Aula14.vhd" "incrementaPC" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante2 somaConstante2:somaconst2 " "Elaborating entity \"somaConstante2\" for hierarchy \"somaConstante2:somaconst2\"" {  } { { "Aula14.vhd" "somaconst2" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX2 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX2\"" {  } { { "Aula14.vhd" "MUX2" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1bit muxGenerico2x1bit:MUX_BEQS " "Elaborating entity \"muxGenerico2x1bit\" for hierarchy \"muxGenerico2x1bit:MUX_BEQS\"" {  } { { "Aula14.vhd" "MUX_BEQS" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM1 " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM1\"" {  } { { "Aula14.vhd" "ROM1" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010218 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716039010218 "|Aula14|ROMMIPS:ROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru decoderInstru:DECODER " "Elaborating entity \"decoderInstru\" for hierarchy \"decoderInstru:DECODER\"" {  } { { "Aula14.vhd" "DECODER" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControleULA UnidadeControleULA:UNIDADECONTROLEULA " "Elaborating entity \"UnidadeControleULA\" for hierarchy \"UnidadeControleULA:UNIDADECONTROLEULA\"" {  } { { "Aula14.vhd" "UNIDADECONTROLEULA" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderOpcode UnidadeControleULA:UNIDADECONTROLEULA\|DecoderOpcode:OPCODECODER " "Elaborating entity \"DecoderOpcode\" for hierarchy \"UnidadeControleULA:UNIDADECONTROLEULA\|DecoderOpcode:OPCODECODER\"" {  } { { "UnidadeControleULA.vhd" "OPCODECODER" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/UnidadeControleULA.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderFunct UnidadeControleULA:UNIDADECONTROLEULA\|DecoderFunct:FUNCTDECODER " "Elaborating entity \"DecoderFunct\" for hierarchy \"UnidadeControleULA:UNIDADECONTROLEULA\|DecoderFunct:FUNCTDECODER\"" {  } { { "UnidadeControleULA.vhd" "FUNCTDECODER" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/UnidadeControleULA.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 UnidadeControleULA:UNIDADECONTROLEULA\|muxGenerico2x1:MUXGEN " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"UnidadeControleULA:UNIDADECONTROLEULA\|muxGenerico2x1:MUXGEN\"" {  } { { "UnidadeControleULA.vhd" "MUXGEN" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/UnidadeControleULA.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAFINAL ULAFINAL:ULA1 " "Elaborating entity \"ULAFINAL\" for hierarchy \"ULAFINAL:ULA1\"" {  } { { "Aula14.vhd" "ULA1" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA1bit ULAFINAL:ULA1\|ULA1bit:ULA1BIT_0 " "Elaborating entity \"ULA1bit\" for hierarchy \"ULAFINAL:ULA1\|ULA1bit:ULA1BIT_0\"" {  } { { "ULAFINAL.vhd" "ULA1BIT_0" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/ULAFINAL.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1bit ULAFINAL:ULA1\|ULA1bit:ULA1BIT_0\|muxGenerico4x1bit:MUX4X1 " "Elaborating entity \"muxGenerico4x1bit\" for hierarchy \"ULAFINAL:ULA1\|ULA1bit:ULA1BIT_0\|muxGenerico4x1bit:MUX4X1\"" {  } { { "ULA1bit.vhd" "MUX4X1" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/ULA1bit.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador1bit ULAFINAL:ULA1\|ULA1bit:ULA1BIT_0\|Somador1bit:SOMADOR " "Elaborating entity \"Somador1bit\" for hierarchy \"ULAFINAL:ULA1\|ULA1bit:ULA1BIT_0\|Somador1bit:SOMADOR\"" {  } { { "ULA1bit.vhd" "SOMADOR" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/ULA1bit.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA1bit_32 ULAFINAL:ULA1\|ULA1bit_32:ULA1BIT_31 " "Elaborating entity \"ULA1bit_32\" for hierarchy \"ULAFINAL:ULA1\|ULA1bit_32:ULA1BIT_31\"" {  } { { "ULAFINAL.vhd" "ULA1BIT_31" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/ULAFINAL.vhd" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:ESTENDESINAL " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:ESTENDESINAL\"" {  } { { "Aula14.vhd" "ESTENDESINAL" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUX_RT_RD " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUX_RT_RD\"" {  } { { "Aula14.vhd" "MUX_RT_RD" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUX_ULA_MEM " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUX_ULA_MEM\"" {  } { { "Aula14.vhd" "MUX_ULA_MEM" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft shiftLeft:shiftLeftZada " "Elaborating entity \"shiftLeft\" for hierarchy \"shiftLeft:shiftLeftZada\"" {  } { { "Aula14.vhd" "shiftLeftZada" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM1 " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM1\"" {  } { { "Aula14.vhd" "RAM1" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:bancoreg " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:bancoreg\"" {  } { { "Aula14.vhd" "bancoreg" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:DISPLAY0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:DISPLAY0\"" {  } { { "Aula14.vhd" "DISPLAY0" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039010306 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:bancoreg\|registrador " "RAM logic \"bancoReg:bancoreg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/bancoReg.vhd" 47 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1716039010770 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM1\|memRAM " "RAM logic \"RAMMIPS:RAM1\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1716039010770 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM1\|memROM " "RAM logic \"ROMMIPS:ROM1\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1716039010770 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1716039010770 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "46 64 0 3 3 " "46 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "16 " "Memory Initialization File Address 16 is not initialized" {  } { { "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/db/ROMcontent.mif" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/db/ROMcontent.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1716039010770 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "18 30 " "Addresses ranging from 18 to 30 are not initialized" {  } { { "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/db/ROMcontent.mif" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/db/ROMcontent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1716039010770 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "32 63 " "Addresses ranging from 32 to 63 are not initialized" {  } { { "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/db/ROMcontent.mif" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/db/ROMcontent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1716039010770 ""}  } { { "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/db/ROMcontent.mif" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/db/ROMcontent.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1716039010770 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[12\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[11\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[10\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[9\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[8\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[7\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[6\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[5\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[4\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[3\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[2\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[1\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[0\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[13\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[14\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[15\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[16\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[17\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[18\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[19\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[20\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[21\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[22\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[23\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[24\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[25\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[26\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[27\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[28\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[29\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[30\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM1\|Dado_out\[31\] " "Converted tri-state buffer \"RAMMIPS:RAM1\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716039010778 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1716039010778 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716039013598 "|Aula14|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716039013598 "|Aula14|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716039013598 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716039013804 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716039017500 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716039017500 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET_N " "No output dependent on input pin \"FPGA_RESET_N\"" {  } { { "Aula14.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716039017661 "|Aula14|FPGA_RESET_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Aula14.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716039017661 "|Aula14|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Aula14.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716039017661 "|Aula14|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Aula14.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716039017661 "|Aula14|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Aula14.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716039017661 "|Aula14|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Aula14.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716039017661 "|Aula14|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Aula14.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716039017661 "|Aula14|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Aula14.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716039017661 "|Aula14|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Aula14.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716039017661 "|Aula14|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Aula14.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716039017661 "|Aula14|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Aula14.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716039017661 "|Aula14|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Aula14.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716039017661 "|Aula14|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Aula14.vhd" "" { Text "C:/Users/Enzo/Desktop/Sexto Semestre pt2/DesComp2/Aula14/Aula14.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716039017661 "|Aula14|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716039017661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1008 " "Implemented 1008 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716039017669 ""} { "Info" "ICUT_CUT_TM_OPINS" "116 " "Implemented 116 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716039017669 ""} { "Info" "ICUT_CUT_TM_LCELLS" "876 " "Implemented 876 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716039017669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716039017669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716039017789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 10:30:17 2024 " "Processing ended: Sat May 18 10:30:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716039017789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716039017789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716039017789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716039017789 ""}
