module Register(clk,in,out);
	parameter N=32;
	input clk;
	input[N-1:0] in;
	output reg[N-1:0] out={N{1'b0}};
	always@(posedge clk)
		out<=in;
endmodule
