-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rx_axis_words7131 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    axis_V_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    axis_V_V_TVALID : IN STD_LOGIC;
    axis_V_V_TREADY : OUT STD_LOGIC;
    loop_count_V : IN STD_LOGIC_VECTOR (11 downto 0);
    final_burst_length_V : IN STD_LOGIC_VECTOR (12 downto 0);
    val_assign : IN STD_LOGIC_VECTOR (11 downto 0);
    cache_V1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    cache_V1_ce0 : OUT STD_LOGIC;
    cache_V1_we0 : OUT STD_LOGIC;
    cache_V1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    rx_buffer_V_offset : IN STD_LOGIC_VECTOR (0 downto 0);
    rx_buffer_V_offset_out_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    rx_buffer_V_offset_out_full_n : IN STD_LOGIC;
    rx_buffer_V_offset_out_write : OUT STD_LOGIC;
    rx_buffer_V_offset1 : IN STD_LOGIC_VECTOR (28 downto 0);
    rx_buffer_V_offset1_out_din : OUT STD_LOGIC_VECTOR (28 downto 0);
    rx_buffer_V_offset1_out_full_n : IN STD_LOGIC;
    rx_buffer_V_offset1_out_write : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (19 downto 0) );
end;


architecture behav of rx_axis_words7131 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_1FFE : STD_LOGIC_VECTOR (12 downto 0) := "1111111111110";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal axis_V_V_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond1_i_i_i_i_i_fu_394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_i_i_i_i_fu_409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal exitcond1_i_i_i_i_i_reg_560 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_i_i_i_i_reg_569 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_1_i_i_i_i_i_reg_583 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal tmp_5_2_i_i_i_i_i_reg_597 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal tmp_5_3_i_i_i_i_i_reg_611 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal tmp_5_4_i_i_i_i_i_reg_625 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal tmp_5_5_i_i_i_i_i_reg_639 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal tmp_5_6_i_i_i_i_i_reg_653 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal tmp_5_7_i_i_i_i_i_reg_667 : STD_LOGIC_VECTOR (0 downto 0);
    signal rx_buffer_V_offset_out_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal rx_buffer_V_offset1_out_blk_n : STD_LOGIC;
    signal i_i_i_i_i_i_reg_181 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_098_3_6_i_i_i_i_i_reg_247 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_1_1_i_i_i_i_i_reg_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_358_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_reg_550 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_i_i_i_i_i_fu_376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_i_i_i_reg_555 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op58_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_fu_400_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_reg_564 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_V_reg_573 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_length_V_1_i_i_s_fu_415_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_5_1_i_i_i_i_i_fu_421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_length_V_1_1_i_s_fu_427_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal data_length_V_1_1_i_s_reg_587 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_predicate_op63_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal tmp_5_2_i_i_i_i_i_fu_433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_length_V_1_2_i_s_fu_439_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal data_length_V_1_2_i_s_reg_601 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_predicate_op69_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal tmp_5_3_i_i_i_i_i_fu_445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_length_V_1_3_i_s_fu_451_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal data_length_V_1_3_i_s_reg_615 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_predicate_op75_read_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal tmp_5_4_i_i_i_i_i_fu_457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_length_V_1_4_i_s_fu_463_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal data_length_V_1_4_i_s_reg_629 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_predicate_op81_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal tmp_5_5_i_i_i_i_i_fu_469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_length_V_1_5_i_s_fu_475_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal data_length_V_1_5_i_s_reg_643 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_predicate_op87_read_state8 : BOOLEAN;
    signal ap_block_state8_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal tmp_5_6_i_i_i_i_i_fu_481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_length_V_1_6_i_s_fu_487_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal data_length_V_1_6_i_s_reg_657 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_predicate_op93_read_state9 : BOOLEAN;
    signal ap_block_state9_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal tmp_5_7_i_i_i_i_i_fu_493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op99_read_state10 : BOOLEAN;
    signal ap_block_state10_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_block_state2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_phi_mux_i_i_i_i_i_i_phi_fu_185_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_098_3_1_i_i_i_i_i_phi_fu_196_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_reg_pp0_iter0_p_098_3_1_i_i_i_i_i_reg_193 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_p_098_3_2_i_i_i_i_i_phi_fu_206_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_reg_pp0_iter0_p_098_3_2_i_i_i_i_i_reg_203 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_p_098_3_3_i_i_i_i_i_phi_fu_217_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_reg_pp0_iter0_p_098_3_3_i_i_i_i_i_reg_214 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_p_098_3_4_i_i_i_i_i_phi_fu_228_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_reg_pp0_iter0_p_098_3_4_i_i_i_i_i_reg_225 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_p_098_3_5_i_i_i_i_i_phi_fu_239_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_reg_pp0_iter0_p_098_3_5_i_i_i_i_i_reg_236 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_p_098_3_6_i_i_i_i_i_phi_fu_250_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_reg_pp0_iter0_p_098_3_6_i_i_i_i_i_reg_247 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_reg_pp0_iter0_p_1_1_i_i_i_i_i_reg_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_098_3_7_i_i_i_i_i_phi_fu_273_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal data_length_V_1_7_i_s_fu_499_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_reg_pp0_iter0_p_098_3_7_i_i_i_i_i_reg_270 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_reg_pp0_iter0_p_1_2_i_i_i_i_i_reg_280 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_1_2_i_i_i_i_i_reg_280 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_1_3_i_i_i_i_i_reg_291 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_1_3_i_i_i_i_i_reg_291 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_1_4_i_i_i_i_i_reg_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_1_4_i_i_i_i_i_reg_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_1_5_i_i_i_i_i_reg_313 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_1_5_i_i_i_i_i_reg_313 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_1_6_i_i_i_i_i_reg_324 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_1_6_i_i_i_i_i_reg_324 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_1_7_i_i_i_i_i_reg_335 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_1_7_i_i_i_i_i_reg_335 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_094_1_i_i_i_i_i_phi_fu_350_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal axi_word_V_7_i_i_i_i_fu_511_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_i_i_i_i_i_fu_531_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_098_1_i_i_i_i_i_fu_112 : STD_LOGIC_VECTOR (12 downto 0);
    signal final_burst_length_V_4_fu_382_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal lhs_V_cast_i_i_i_i_i_fu_362_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_cast_i_i_i_i_i_fu_372_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_fu_366_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_679 : BOOLEAN;
    signal ap_condition_685 : BOOLEAN;
    signal ap_condition_691 : BOOLEAN;
    signal ap_condition_694 : BOOLEAN;
    signal ap_condition_689 : BOOLEAN;
    signal ap_condition_700 : BOOLEAN;
    signal ap_condition_703 : BOOLEAN;
    signal ap_condition_707 : BOOLEAN;
    signal ap_condition_710 : BOOLEAN;
    signal ap_condition_714 : BOOLEAN;
    signal ap_condition_717 : BOOLEAN;
    signal ap_condition_721 : BOOLEAN;
    signal ap_condition_724 : BOOLEAN;
    signal ap_condition_185 : BOOLEAN;
    signal ap_condition_381 : BOOLEAN;
    signal ap_condition_170 : BOOLEAN;
    signal ap_condition_367 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((rx_buffer_V_offset1_out_full_n = ap_const_logic_0) or (rx_buffer_V_offset_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((not(((rx_buffer_V_offset1_out_full_n = ap_const_logic_0) or (rx_buffer_V_offset_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_p_1_1_i_i_i_i_i_reg_258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_685)) then 
                    ap_phi_reg_pp0_iter0_p_1_1_i_i_i_i_i_reg_258 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_679)) then 
                    ap_phi_reg_pp0_iter0_p_1_1_i_i_i_i_i_reg_258 <= axis_V_V_TDATA;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_p_1_2_i_i_i_i_i_reg_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_689)) then
                if ((ap_const_boolean_1 = ap_condition_694)) then 
                    ap_phi_reg_pp0_iter0_p_1_2_i_i_i_i_i_reg_280 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_691)) then 
                    ap_phi_reg_pp0_iter0_p_1_2_i_i_i_i_i_reg_280 <= axis_V_V_TDATA;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_p_1_3_i_i_i_i_i_reg_291_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_689)) then
                if ((ap_const_boolean_1 = ap_condition_703)) then 
                    ap_phi_reg_pp0_iter0_p_1_3_i_i_i_i_i_reg_291 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_700)) then 
                    ap_phi_reg_pp0_iter0_p_1_3_i_i_i_i_i_reg_291 <= axis_V_V_TDATA;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_p_1_4_i_i_i_i_i_reg_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_689)) then
                if ((ap_const_boolean_1 = ap_condition_710)) then 
                    ap_phi_reg_pp0_iter0_p_1_4_i_i_i_i_i_reg_302 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_707)) then 
                    ap_phi_reg_pp0_iter0_p_1_4_i_i_i_i_i_reg_302 <= axis_V_V_TDATA;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_p_1_5_i_i_i_i_i_reg_313_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_689)) then
                if ((ap_const_boolean_1 = ap_condition_717)) then 
                    ap_phi_reg_pp0_iter0_p_1_5_i_i_i_i_i_reg_313 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_714)) then 
                    ap_phi_reg_pp0_iter0_p_1_5_i_i_i_i_i_reg_313 <= axis_V_V_TDATA;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_p_1_6_i_i_i_i_i_reg_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_689)) then
                if ((ap_const_boolean_1 = ap_condition_724)) then 
                    ap_phi_reg_pp0_iter0_p_1_6_i_i_i_i_i_reg_324 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_721)) then 
                    ap_phi_reg_pp0_iter0_p_1_6_i_i_i_i_i_reg_324 <= axis_V_V_TDATA;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_1_7_i_i_i_i_i_reg_335_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_381)) then
                if ((ap_const_boolean_1 = ap_condition_185)) then 
                    ap_phi_reg_pp0_iter1_p_1_7_i_i_i_i_i_reg_335 <= axis_V_V_TDATA;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_1_7_i_i_i_i_i_reg_335 <= ap_phi_reg_pp0_iter0_p_1_7_i_i_i_i_i_reg_335;
                end if;
            end if; 
        end if;
    end process;

    i_i_i_i_i_i_reg_181_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((rx_buffer_V_offset1_out_full_n = ap_const_logic_0) or (rx_buffer_V_offset_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_i_i_i_i_i_reg_181 <= ap_const_lv10_0;
            elsif (((exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                i_i_i_i_i_i_reg_181 <= i_reg_564;
            end if; 
        end if;
    end process;

    p_098_1_i_i_i_i_i_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                p_098_1_i_i_i_i_i_fu_112 <= ap_phi_mux_p_098_3_7_i_i_i_i_i_phi_fu_273_p4;
            elsif ((not(((rx_buffer_V_offset1_out_full_n = ap_const_logic_0) or (rx_buffer_V_offset_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_098_1_i_i_i_i_i_fu_112 <= final_burst_length_V_4_fu_382_p3;
            end if; 
        end if;
    end process;

    p_098_3_6_i_i_i_i_i_reg_247_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_367)) then
                if ((ap_const_boolean_1 = ap_condition_170)) then 
                    p_098_3_6_i_i_i_i_i_reg_247 <= data_length_V_1_6_i_s_reg_657;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_098_3_6_i_i_i_i_i_reg_247 <= ap_phi_reg_pp0_iter0_p_098_3_6_i_i_i_i_i_reg_247;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_i_i_i_i_i_fu_409_p2 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_fu_394_p2 = ap_const_lv1_0) and (tmp_5_1_i_i_i_i_i_fu_421_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter0_p_098_3_1_i_i_i_i_i_reg_193 <= data_length_V_1_i_i_s_fu_415_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_2_i_i_i_i_i_fu_433_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter0_p_098_3_2_i_i_i_i_i_reg_203 <= ap_phi_mux_p_098_3_1_i_i_i_i_i_phi_fu_196_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_3_i_i_i_i_i_fu_445_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ap_phi_reg_pp0_iter0_p_098_3_3_i_i_i_i_i_reg_214 <= ap_phi_mux_p_098_3_2_i_i_i_i_i_phi_fu_206_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_4_i_i_i_i_i_fu_457_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                ap_phi_reg_pp0_iter0_p_098_3_4_i_i_i_i_i_reg_225 <= ap_phi_mux_p_098_3_3_i_i_i_i_i_phi_fu_217_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_5_i_i_i_i_i_fu_469_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                ap_phi_reg_pp0_iter0_p_098_3_5_i_i_i_i_i_reg_236 <= ap_phi_mux_p_098_3_4_i_i_i_i_i_phi_fu_228_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_6_i_i_i_i_i_fu_481_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                ap_phi_reg_pp0_iter0_p_098_3_6_i_i_i_i_i_reg_247 <= ap_phi_mux_p_098_3_5_i_i_i_i_i_phi_fu_239_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_7_i_i_i_i_i_fu_493_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                ap_phi_reg_pp0_iter0_p_098_3_7_i_i_i_i_i_reg_270 <= ap_phi_mux_p_098_3_6_i_i_i_i_i_phi_fu_250_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                ap_phi_reg_pp0_iter1_p_1_2_i_i_i_i_i_reg_280 <= ap_phi_reg_pp0_iter0_p_1_2_i_i_i_i_i_reg_280;
                ap_phi_reg_pp0_iter1_p_1_3_i_i_i_i_i_reg_291 <= ap_phi_reg_pp0_iter0_p_1_3_i_i_i_i_i_reg_291;
                ap_phi_reg_pp0_iter1_p_1_4_i_i_i_i_i_reg_302 <= ap_phi_reg_pp0_iter0_p_1_4_i_i_i_i_i_reg_302;
                ap_phi_reg_pp0_iter1_p_1_5_i_i_i_i_i_reg_313 <= ap_phi_reg_pp0_iter0_p_1_5_i_i_i_i_i_reg_313;
                ap_phi_reg_pp0_iter1_p_1_6_i_i_i_i_i_reg_324 <= ap_phi_reg_pp0_iter0_p_1_6_i_i_i_i_i_reg_324;
                p_1_1_i_i_i_i_i_reg_258 <= ap_phi_reg_pp0_iter0_p_1_1_i_i_i_i_i_reg_258;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_i_i_i_i_i_fu_409_p2 = ap_const_lv1_0) and (tmp_5_1_i_i_i_i_i_fu_421_p2 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_fu_394_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                data_length_V_1_1_i_s_reg_587 <= data_length_V_1_1_i_s_fu_427_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_2_i_i_i_i_i_fu_433_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                data_length_V_1_2_i_s_reg_601 <= data_length_V_1_2_i_s_fu_439_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_3_i_i_i_i_i_fu_445_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                data_length_V_1_3_i_s_reg_615 <= data_length_V_1_3_i_s_fu_451_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_4_i_i_i_i_i_fu_457_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                data_length_V_1_4_i_s_reg_629 <= data_length_V_1_4_i_s_fu_463_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_5_i_i_i_i_i_fu_469_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                data_length_V_1_5_i_s_reg_643 <= data_length_V_1_5_i_s_fu_475_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_6_i_i_i_i_i_fu_481_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                data_length_V_1_6_i_s_reg_657 <= data_length_V_1_6_i_s_fu_487_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond1_i_i_i_i_i_reg_560 <= exitcond1_i_i_i_i_i_fu_394_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_reg_564 <= i_fu_400_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_i_i_i_i_i_fu_394_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_4_i_i_i_i_i_reg_569 <= tmp_4_i_i_i_i_i_fu_409_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op58_read_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_5_1_i_i_i_i_i_reg_583 <= tmp_5_1_i_i_i_i_i_fu_421_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_5_2_i_i_i_i_i_reg_597 <= tmp_5_2_i_i_i_i_i_fu_433_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                tmp_5_3_i_i_i_i_i_reg_611 <= tmp_5_3_i_i_i_i_i_fu_445_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                tmp_5_4_i_i_i_i_i_reg_625 <= tmp_5_4_i_i_i_i_i_fu_457_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                tmp_5_5_i_i_i_i_i_reg_639 <= tmp_5_5_i_i_i_i_i_fu_469_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                tmp_5_6_i_i_i_i_i_reg_653 <= tmp_5_6_i_i_i_i_i_fu_481_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                tmp_5_7_i_i_i_i_i_reg_667 <= tmp_5_7_i_i_i_i_i_fu_493_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op58_read_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_V_reg_573 <= axis_V_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp_i_i_i_i_i_reg_555 <= tmp_i_i_i_i_i_fu_376_p2;
                tmp_reg_550 <= tmp_fu_358_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, rx_buffer_V_offset_out_full_n, rx_buffer_V_offset1_out_full_n, ap_enable_reg_pp0_iter0, exitcond1_i_i_i_i_i_fu_394_p2, ap_CS_fsm_state2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((rx_buffer_V_offset1_out_full_n = ap_const_logic_0) or (rx_buffer_V_offset_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((exitcond1_i_i_i_i_i_fu_394_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((exitcond1_i_i_i_i_i_fu_394_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(9);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(axis_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op58_read_state3)
    begin
                ap_block_pp0_stage0_11001 <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op58_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(axis_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op58_read_state3)
    begin
                ap_block_pp0_stage0_subdone <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op58_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(axis_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op63_read_state4)
    begin
                ap_block_pp0_stage1_11001 <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op63_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(axis_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op63_read_state4)
    begin
                ap_block_pp0_stage1_subdone <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op63_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(axis_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op69_read_state5)
    begin
                ap_block_pp0_stage2_11001 <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op69_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(axis_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op69_read_state5)
    begin
                ap_block_pp0_stage2_subdone <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op69_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(axis_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op75_read_state6)
    begin
                ap_block_pp0_stage3_11001 <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op75_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(axis_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op75_read_state6)
    begin
                ap_block_pp0_stage3_subdone <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op75_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(axis_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op81_read_state7)
    begin
                ap_block_pp0_stage4_11001 <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op81_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(axis_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op81_read_state7)
    begin
                ap_block_pp0_stage4_subdone <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op81_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(axis_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op87_read_state8)
    begin
                ap_block_pp0_stage5_11001 <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op87_read_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(axis_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op87_read_state8)
    begin
                ap_block_pp0_stage5_subdone <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op87_read_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_assign_proc : process(axis_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op93_read_state9)
    begin
                ap_block_pp0_stage6_11001 <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op93_read_state9 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(axis_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op93_read_state9)
    begin
                ap_block_pp0_stage6_subdone <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op93_read_state9 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_assign_proc : process(axis_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op99_read_state10)
    begin
                ap_block_pp0_stage7_11001 <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op99_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(axis_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op99_read_state10)
    begin
                ap_block_pp0_stage7_subdone <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op99_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state10_pp0_stage7_iter0_assign_proc : process(axis_V_V_TVALID, ap_predicate_op99_read_state10)
    begin
                ap_block_state10_pp0_stage7_iter0 <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op99_read_state10 = ap_const_boolean_1));
    end process;

        ap_block_state11_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_assign_proc : process(rx_buffer_V_offset_out_full_n, rx_buffer_V_offset1_out_full_n)
    begin
                ap_block_state2 <= ((rx_buffer_V_offset1_out_full_n = ap_const_logic_0) or (rx_buffer_V_offset_out_full_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter0_assign_proc : process(axis_V_V_TVALID, ap_predicate_op58_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter0 <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op58_read_state3 = ap_const_boolean_1));
    end process;


    ap_block_state4_pp0_stage1_iter0_assign_proc : process(axis_V_V_TVALID, ap_predicate_op63_read_state4)
    begin
                ap_block_state4_pp0_stage1_iter0 <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op63_read_state4 = ap_const_boolean_1));
    end process;


    ap_block_state5_pp0_stage2_iter0_assign_proc : process(axis_V_V_TVALID, ap_predicate_op69_read_state5)
    begin
                ap_block_state5_pp0_stage2_iter0 <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op69_read_state5 = ap_const_boolean_1));
    end process;


    ap_block_state6_pp0_stage3_iter0_assign_proc : process(axis_V_V_TVALID, ap_predicate_op75_read_state6)
    begin
                ap_block_state6_pp0_stage3_iter0 <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op75_read_state6 = ap_const_boolean_1));
    end process;


    ap_block_state7_pp0_stage4_iter0_assign_proc : process(axis_V_V_TVALID, ap_predicate_op81_read_state7)
    begin
                ap_block_state7_pp0_stage4_iter0 <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op81_read_state7 = ap_const_boolean_1));
    end process;


    ap_block_state8_pp0_stage5_iter0_assign_proc : process(axis_V_V_TVALID, ap_predicate_op87_read_state8)
    begin
                ap_block_state8_pp0_stage5_iter0 <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op87_read_state8 = ap_const_boolean_1));
    end process;


    ap_block_state9_pp0_stage6_iter0_assign_proc : process(axis_V_V_TVALID, ap_predicate_op93_read_state9)
    begin
                ap_block_state9_pp0_stage6_iter0 <= ((axis_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op93_read_state9 = ap_const_boolean_1));
    end process;


    ap_condition_170_assign_proc : process(exitcond1_i_i_i_i_i_reg_560, tmp_4_i_i_i_i_i_reg_569, tmp_5_6_i_i_i_i_i_reg_653)
    begin
                ap_condition_170 <= ((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_6_i_i_i_i_i_reg_653 = ap_const_lv1_0));
    end process;


    ap_condition_185_assign_proc : process(exitcond1_i_i_i_i_i_reg_560, tmp_4_i_i_i_i_i_reg_569, tmp_5_7_i_i_i_i_i_reg_667)
    begin
                ap_condition_185 <= ((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_7_i_i_i_i_i_reg_667 = ap_const_lv1_0));
    end process;


    ap_condition_367_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
                ap_condition_367 <= ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6));
    end process;


    ap_condition_381_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001)
    begin
                ap_condition_381 <= ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7));
    end process;


    ap_condition_679_assign_proc : process(ap_CS_fsm_pp0_stage1, exitcond1_i_i_i_i_i_reg_560, tmp_4_i_i_i_i_i_reg_569, tmp_5_1_i_i_i_i_i_reg_583, ap_block_pp0_stage1_11001)
    begin
                ap_condition_679 <= ((tmp_5_1_i_i_i_i_i_reg_583 = ap_const_lv1_0) and (tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_685_assign_proc : process(ap_CS_fsm_pp0_stage0, exitcond1_i_i_i_i_i_fu_394_p2, tmp_4_i_i_i_i_i_fu_409_p2, ap_block_pp0_stage0_11001, tmp_5_1_i_i_i_i_i_fu_421_p2)
    begin
                ap_condition_685 <= ((tmp_4_i_i_i_i_i_fu_409_p2 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_fu_394_p2 = ap_const_lv1_0) and (tmp_5_1_i_i_i_i_i_fu_421_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_689_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_i_i_i_i_reg_560, tmp_4_i_i_i_i_i_reg_569)
    begin
                ap_condition_689 <= ((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_691_assign_proc : process(ap_CS_fsm_pp0_stage2, tmp_5_2_i_i_i_i_i_reg_597, ap_block_pp0_stage2_11001)
    begin
                ap_condition_691 <= ((tmp_5_2_i_i_i_i_i_reg_597 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_694_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, tmp_5_2_i_i_i_i_i_fu_433_p2)
    begin
                ap_condition_694 <= ((tmp_5_2_i_i_i_i_i_fu_433_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_700_assign_proc : process(ap_CS_fsm_pp0_stage3, tmp_5_3_i_i_i_i_i_reg_611, ap_block_pp0_stage3_11001)
    begin
                ap_condition_700 <= ((tmp_5_3_i_i_i_i_i_reg_611 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_703_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, tmp_5_3_i_i_i_i_i_fu_445_p2)
    begin
                ap_condition_703 <= ((tmp_5_3_i_i_i_i_i_fu_445_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_707_assign_proc : process(ap_CS_fsm_pp0_stage4, tmp_5_4_i_i_i_i_i_reg_625, ap_block_pp0_stage4_11001)
    begin
                ap_condition_707 <= ((tmp_5_4_i_i_i_i_i_reg_625 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_710_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, tmp_5_4_i_i_i_i_i_fu_457_p2)
    begin
                ap_condition_710 <= ((tmp_5_4_i_i_i_i_i_fu_457_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_714_assign_proc : process(ap_CS_fsm_pp0_stage5, tmp_5_5_i_i_i_i_i_reg_639, ap_block_pp0_stage5_11001)
    begin
                ap_condition_714 <= ((tmp_5_5_i_i_i_i_i_reg_639 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_717_assign_proc : process(ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, tmp_5_5_i_i_i_i_i_fu_469_p2)
    begin
                ap_condition_717 <= ((tmp_5_5_i_i_i_i_i_fu_469_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_721_assign_proc : process(ap_CS_fsm_pp0_stage6, tmp_5_6_i_i_i_i_i_reg_653, ap_block_pp0_stage6_11001)
    begin
                ap_condition_721 <= ((tmp_5_6_i_i_i_i_i_reg_653 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6));
    end process;


    ap_condition_724_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, tmp_5_6_i_i_i_i_i_fu_481_p2)
    begin
                ap_condition_724 <= ((tmp_5_6_i_i_i_i_i_fu_481_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_pp0_exit_iter0_state3_assign_proc : process(exitcond1_i_i_i_i_i_fu_394_p2)
    begin
        if ((exitcond1_i_i_i_i_i_fu_394_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_i_i_i_i_i_phi_fu_185_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, exitcond1_i_i_i_i_i_reg_560, i_i_i_i_i_i_reg_181, i_reg_564, ap_enable_reg_pp0_iter1)
    begin
        if (((exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_i_i_i_i_i_i_phi_fu_185_p4 <= i_reg_564;
        else 
            ap_phi_mux_i_i_i_i_i_i_phi_fu_185_p4 <= i_i_i_i_i_i_reg_181;
        end if; 
    end process;


    ap_phi_mux_p_094_1_i_i_i_i_i_phi_fu_350_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, exitcond1_i_i_i_i_i_reg_560, tmp_4_i_i_i_i_i_reg_569, ap_enable_reg_pp0_iter1, axi_word_V_7_i_i_i_i_fu_511_p9)
    begin
        if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_p_094_1_i_i_i_i_i_phi_fu_350_p4 <= axi_word_V_7_i_i_i_i_fu_511_p9;
        else 
            ap_phi_mux_p_094_1_i_i_i_i_i_phi_fu_350_p4 <= ap_const_lv64_0;
        end if; 
    end process;


    ap_phi_mux_p_098_3_1_i_i_i_i_i_phi_fu_196_p4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, exitcond1_i_i_i_i_i_reg_560, tmp_4_i_i_i_i_i_reg_569, tmp_5_1_i_i_i_i_i_reg_583, data_length_V_1_1_i_s_reg_587, ap_phi_reg_pp0_iter0_p_098_3_1_i_i_i_i_i_reg_193)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_5_1_i_i_i_i_i_reg_583 = ap_const_lv1_0) and (tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_phi_mux_p_098_3_1_i_i_i_i_i_phi_fu_196_p4 <= data_length_V_1_1_i_s_reg_587;
        else 
            ap_phi_mux_p_098_3_1_i_i_i_i_i_phi_fu_196_p4 <= ap_phi_reg_pp0_iter0_p_098_3_1_i_i_i_i_i_reg_193;
        end if; 
    end process;


    ap_phi_mux_p_098_3_2_i_i_i_i_i_phi_fu_206_p4_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_i_i_i_i_reg_560, tmp_4_i_i_i_i_i_reg_569, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, tmp_5_2_i_i_i_i_i_reg_597, data_length_V_1_2_i_s_reg_601, ap_phi_reg_pp0_iter0_p_098_3_2_i_i_i_i_i_reg_203)
    begin
        if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_2_i_i_i_i_i_reg_597 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            ap_phi_mux_p_098_3_2_i_i_i_i_i_phi_fu_206_p4 <= data_length_V_1_2_i_s_reg_601;
        else 
            ap_phi_mux_p_098_3_2_i_i_i_i_i_phi_fu_206_p4 <= ap_phi_reg_pp0_iter0_p_098_3_2_i_i_i_i_i_reg_203;
        end if; 
    end process;


    ap_phi_mux_p_098_3_3_i_i_i_i_i_phi_fu_217_p4_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_i_i_i_i_reg_560, tmp_4_i_i_i_i_i_reg_569, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, tmp_5_3_i_i_i_i_i_reg_611, data_length_V_1_3_i_s_reg_615, ap_phi_reg_pp0_iter0_p_098_3_3_i_i_i_i_i_reg_214)
    begin
        if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_3_i_i_i_i_i_reg_611 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            ap_phi_mux_p_098_3_3_i_i_i_i_i_phi_fu_217_p4 <= data_length_V_1_3_i_s_reg_615;
        else 
            ap_phi_mux_p_098_3_3_i_i_i_i_i_phi_fu_217_p4 <= ap_phi_reg_pp0_iter0_p_098_3_3_i_i_i_i_i_reg_214;
        end if; 
    end process;


    ap_phi_mux_p_098_3_4_i_i_i_i_i_phi_fu_228_p4_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_i_i_i_i_reg_560, tmp_4_i_i_i_i_i_reg_569, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, tmp_5_4_i_i_i_i_i_reg_625, data_length_V_1_4_i_s_reg_629, ap_phi_reg_pp0_iter0_p_098_3_4_i_i_i_i_i_reg_225)
    begin
        if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_4_i_i_i_i_i_reg_625 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4))) then 
            ap_phi_mux_p_098_3_4_i_i_i_i_i_phi_fu_228_p4 <= data_length_V_1_4_i_s_reg_629;
        else 
            ap_phi_mux_p_098_3_4_i_i_i_i_i_phi_fu_228_p4 <= ap_phi_reg_pp0_iter0_p_098_3_4_i_i_i_i_i_reg_225;
        end if; 
    end process;


    ap_phi_mux_p_098_3_5_i_i_i_i_i_phi_fu_239_p4_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_i_i_i_i_reg_560, tmp_4_i_i_i_i_i_reg_569, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, tmp_5_5_i_i_i_i_i_reg_639, data_length_V_1_5_i_s_reg_643, ap_phi_reg_pp0_iter0_p_098_3_5_i_i_i_i_i_reg_236)
    begin
        if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_5_i_i_i_i_i_reg_639 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5))) then 
            ap_phi_mux_p_098_3_5_i_i_i_i_i_phi_fu_239_p4 <= data_length_V_1_5_i_s_reg_643;
        else 
            ap_phi_mux_p_098_3_5_i_i_i_i_i_phi_fu_239_p4 <= ap_phi_reg_pp0_iter0_p_098_3_5_i_i_i_i_i_reg_236;
        end if; 
    end process;


    ap_phi_mux_p_098_3_6_i_i_i_i_i_phi_fu_250_p4_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_i_i_i_i_reg_560, tmp_4_i_i_i_i_i_reg_569, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, tmp_5_6_i_i_i_i_i_reg_653, data_length_V_1_6_i_s_reg_657, ap_phi_reg_pp0_iter0_p_098_3_6_i_i_i_i_i_reg_247)
    begin
        if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_6_i_i_i_i_i_reg_653 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6))) then 
            ap_phi_mux_p_098_3_6_i_i_i_i_i_phi_fu_250_p4 <= data_length_V_1_6_i_s_reg_657;
        else 
            ap_phi_mux_p_098_3_6_i_i_i_i_i_phi_fu_250_p4 <= ap_phi_reg_pp0_iter0_p_098_3_6_i_i_i_i_i_reg_247;
        end if; 
    end process;


    ap_phi_mux_p_098_3_7_i_i_i_i_i_phi_fu_273_p4_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond1_i_i_i_i_i_reg_560, tmp_4_i_i_i_i_i_reg_569, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, tmp_5_7_i_i_i_i_i_reg_667, data_length_V_1_7_i_s_fu_499_p2, ap_phi_reg_pp0_iter0_p_098_3_7_i_i_i_i_i_reg_270)
    begin
        if (((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_7_i_i_i_i_i_reg_667 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7))) then 
            ap_phi_mux_p_098_3_7_i_i_i_i_i_phi_fu_273_p4 <= data_length_V_1_7_i_s_fu_499_p2;
        else 
            ap_phi_mux_p_098_3_7_i_i_i_i_i_phi_fu_273_p4 <= ap_phi_reg_pp0_iter0_p_098_3_7_i_i_i_i_i_reg_270;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_1_7_i_i_i_i_i_reg_335 <= ap_const_lv8_0;

    ap_predicate_op58_read_state3_assign_proc : process(exitcond1_i_i_i_i_i_fu_394_p2, tmp_4_i_i_i_i_i_fu_409_p2)
    begin
                ap_predicate_op58_read_state3 <= ((tmp_4_i_i_i_i_i_fu_409_p2 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_fu_394_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op63_read_state4_assign_proc : process(exitcond1_i_i_i_i_i_reg_560, tmp_4_i_i_i_i_i_reg_569, tmp_5_1_i_i_i_i_i_reg_583)
    begin
                ap_predicate_op63_read_state4 <= ((tmp_5_1_i_i_i_i_i_reg_583 = ap_const_lv1_0) and (tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0));
    end process;


    ap_predicate_op69_read_state5_assign_proc : process(exitcond1_i_i_i_i_i_reg_560, tmp_4_i_i_i_i_i_reg_569, tmp_5_2_i_i_i_i_i_reg_597)
    begin
                ap_predicate_op69_read_state5 <= ((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_2_i_i_i_i_i_reg_597 = ap_const_lv1_0));
    end process;


    ap_predicate_op75_read_state6_assign_proc : process(exitcond1_i_i_i_i_i_reg_560, tmp_4_i_i_i_i_i_reg_569, tmp_5_3_i_i_i_i_i_reg_611)
    begin
                ap_predicate_op75_read_state6 <= ((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_3_i_i_i_i_i_reg_611 = ap_const_lv1_0));
    end process;


    ap_predicate_op81_read_state7_assign_proc : process(exitcond1_i_i_i_i_i_reg_560, tmp_4_i_i_i_i_i_reg_569, tmp_5_4_i_i_i_i_i_reg_625)
    begin
                ap_predicate_op81_read_state7 <= ((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_4_i_i_i_i_i_reg_625 = ap_const_lv1_0));
    end process;


    ap_predicate_op87_read_state8_assign_proc : process(exitcond1_i_i_i_i_i_reg_560, tmp_4_i_i_i_i_i_reg_569, tmp_5_5_i_i_i_i_i_reg_639)
    begin
                ap_predicate_op87_read_state8 <= ((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_5_i_i_i_i_i_reg_639 = ap_const_lv1_0));
    end process;


    ap_predicate_op93_read_state9_assign_proc : process(exitcond1_i_i_i_i_i_reg_560, tmp_4_i_i_i_i_i_reg_569, tmp_5_6_i_i_i_i_i_reg_653)
    begin
                ap_predicate_op93_read_state9 <= ((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_6_i_i_i_i_i_reg_653 = ap_const_lv1_0));
    end process;


    ap_predicate_op99_read_state10_assign_proc : process(exitcond1_i_i_i_i_i_reg_560, tmp_4_i_i_i_i_i_reg_569, tmp_5_7_i_i_i_i_i_reg_667)
    begin
                ap_predicate_op99_read_state10 <= ((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_7_i_i_i_i_i_reg_667 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= (tmp_reg_550 & ap_const_lv9_0);
    axi_word_V_7_i_i_i_i_fu_511_p9 <= (((((((ap_phi_reg_pp0_iter1_p_1_7_i_i_i_i_i_reg_335 & ap_phi_reg_pp0_iter1_p_1_6_i_i_i_i_i_reg_324) & ap_phi_reg_pp0_iter1_p_1_5_i_i_i_i_i_reg_313) & ap_phi_reg_pp0_iter1_p_1_4_i_i_i_i_i_reg_302) & ap_phi_reg_pp0_iter1_p_1_3_i_i_i_i_i_reg_291) & ap_phi_reg_pp0_iter1_p_1_2_i_i_i_i_i_reg_280) & p_1_1_i_i_i_i_i_reg_258) & tmp_V_reg_573);

    axis_V_V_TDATA_blk_n_assign_proc : process(axis_V_V_TVALID, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, exitcond1_i_i_i_i_i_fu_394_p2, tmp_4_i_i_i_i_i_fu_409_p2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, exitcond1_i_i_i_i_i_reg_560, tmp_4_i_i_i_i_i_reg_569, tmp_5_1_i_i_i_i_i_reg_583, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, tmp_5_2_i_i_i_i_i_reg_597, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, tmp_5_3_i_i_i_i_i_reg_611, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, tmp_5_4_i_i_i_i_i_reg_625, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, tmp_5_5_i_i_i_i_i_reg_639, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, tmp_5_6_i_i_i_i_i_reg_653, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, tmp_5_7_i_i_i_i_i_reg_667)
    begin
        if ((((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_7_i_i_i_i_i_reg_667 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_6_i_i_i_i_i_reg_653 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_5_i_i_i_i_i_reg_639 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_4_i_i_i_i_i_reg_625 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_3_i_i_i_i_i_reg_611 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (tmp_5_2_i_i_i_i_i_reg_597 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_5_1_i_i_i_i_i_reg_583 = ap_const_lv1_0) and (tmp_4_i_i_i_i_i_reg_569 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((tmp_4_i_i_i_i_i_fu_409_p2 = ap_const_lv1_0) and (exitcond1_i_i_i_i_i_fu_394_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            axis_V_V_TDATA_blk_n <= axis_V_V_TVALID;
        else 
            axis_V_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    axis_V_V_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_predicate_op58_read_state3, ap_block_pp0_stage0_11001, ap_predicate_op63_read_state4, ap_block_pp0_stage1_11001, ap_predicate_op69_read_state5, ap_block_pp0_stage2_11001, ap_predicate_op75_read_state6, ap_block_pp0_stage3_11001, ap_predicate_op81_read_state7, ap_block_pp0_stage4_11001, ap_predicate_op87_read_state8, ap_block_pp0_stage5_11001, ap_predicate_op93_read_state9, ap_block_pp0_stage6_11001, ap_predicate_op99_read_state10, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_predicate_op63_read_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_predicate_op99_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_predicate_op93_read_state9 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_predicate_op87_read_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_op81_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op75_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_predicate_op69_read_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_predicate_op58_read_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            axis_V_V_TREADY <= ap_const_logic_1;
        else 
            axis_V_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    cache_V1_address0 <= tmp_6_i_i_i_i_i_fu_531_p1(9 - 1 downto 0);

    cache_V1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            cache_V1_ce0 <= ap_const_logic_1;
        else 
            cache_V1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cache_V1_d0 <= ap_phi_mux_p_094_1_i_i_i_i_i_phi_fu_350_p4;

    cache_V1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, exitcond1_i_i_i_i_i_reg_560, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((exitcond1_i_i_i_i_i_reg_560 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            cache_V1_we0 <= ap_const_logic_1;
        else 
            cache_V1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    data_length_V_1_1_i_s_fu_427_p2 <= std_logic_vector(unsigned(p_098_1_i_i_i_i_i_fu_112) + unsigned(ap_const_lv13_1FFE));
    data_length_V_1_2_i_s_fu_439_p2 <= std_logic_vector(unsigned(ap_phi_mux_p_098_3_1_i_i_i_i_i_phi_fu_196_p4) + unsigned(ap_const_lv13_1FFF));
    data_length_V_1_3_i_s_fu_451_p2 <= std_logic_vector(unsigned(ap_phi_mux_p_098_3_2_i_i_i_i_i_phi_fu_206_p4) + unsigned(ap_const_lv13_1FFF));
    data_length_V_1_4_i_s_fu_463_p2 <= std_logic_vector(unsigned(ap_phi_mux_p_098_3_3_i_i_i_i_i_phi_fu_217_p4) + unsigned(ap_const_lv13_1FFF));
    data_length_V_1_5_i_s_fu_475_p2 <= std_logic_vector(unsigned(ap_phi_mux_p_098_3_4_i_i_i_i_i_phi_fu_228_p4) + unsigned(ap_const_lv13_1FFF));
    data_length_V_1_6_i_s_fu_487_p2 <= std_logic_vector(unsigned(ap_phi_mux_p_098_3_5_i_i_i_i_i_phi_fu_239_p4) + unsigned(ap_const_lv13_1FFF));
    data_length_V_1_7_i_s_fu_499_p2 <= std_logic_vector(unsigned(p_098_3_6_i_i_i_i_i_reg_247) + unsigned(ap_const_lv13_1FFF));
    data_length_V_1_i_i_s_fu_415_p2 <= std_logic_vector(unsigned(p_098_1_i_i_i_i_i_fu_112) + unsigned(ap_const_lv13_1FFF));
    exitcond1_i_i_i_i_i_fu_394_p2 <= "1" when (ap_phi_mux_i_i_i_i_i_i_phi_fu_185_p4 = ap_const_lv10_200) else "0";
    final_burst_length_V_4_fu_382_p3 <= 
        final_burst_length_V when (tmp_i_i_i_i_i_reg_555(0) = '1') else 
        ap_const_lv13_1000;
    i_fu_400_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_i_i_i_i_i_phi_fu_185_p4) + unsigned(ap_const_lv10_1));
    lhs_V_cast_i_i_i_i_i_fu_362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loop_count_V),13));
    r_V_fu_366_p2 <= std_logic_vector(signed(ap_const_lv13_1FFF) + signed(lhs_V_cast_i_i_i_i_i_fu_362_p1));

    rx_buffer_V_offset1_out_blk_n_assign_proc : process(rx_buffer_V_offset1_out_full_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rx_buffer_V_offset1_out_blk_n <= rx_buffer_V_offset1_out_full_n;
        else 
            rx_buffer_V_offset1_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_buffer_V_offset1_out_din <= rx_buffer_V_offset1;

    rx_buffer_V_offset1_out_write_assign_proc : process(rx_buffer_V_offset_out_full_n, rx_buffer_V_offset1_out_full_n, ap_CS_fsm_state2)
    begin
        if ((not(((rx_buffer_V_offset1_out_full_n = ap_const_logic_0) or (rx_buffer_V_offset_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rx_buffer_V_offset1_out_write <= ap_const_logic_1;
        else 
            rx_buffer_V_offset1_out_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_buffer_V_offset_out_blk_n_assign_proc : process(rx_buffer_V_offset_out_full_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rx_buffer_V_offset_out_blk_n <= rx_buffer_V_offset_out_full_n;
        else 
            rx_buffer_V_offset_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_buffer_V_offset_out_din <= rx_buffer_V_offset;

    rx_buffer_V_offset_out_write_assign_proc : process(rx_buffer_V_offset_out_full_n, rx_buffer_V_offset1_out_full_n, ap_CS_fsm_state2)
    begin
        if ((not(((rx_buffer_V_offset1_out_full_n = ap_const_logic_0) or (rx_buffer_V_offset_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rx_buffer_V_offset_out_write <= ap_const_logic_1;
        else 
            rx_buffer_V_offset_out_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_4_i_i_i_i_i_fu_409_p2 <= "1" when (p_098_1_i_i_i_i_i_fu_112 = ap_const_lv13_0) else "0";
    tmp_5_1_i_i_i_i_i_fu_421_p2 <= "1" when (data_length_V_1_i_i_s_fu_415_p2 = ap_const_lv13_0) else "0";
    tmp_5_2_i_i_i_i_i_fu_433_p2 <= "1" when (ap_phi_mux_p_098_3_1_i_i_i_i_i_phi_fu_196_p4 = ap_const_lv13_0) else "0";
    tmp_5_3_i_i_i_i_i_fu_445_p2 <= "1" when (ap_phi_mux_p_098_3_2_i_i_i_i_i_phi_fu_206_p4 = ap_const_lv13_0) else "0";
    tmp_5_4_i_i_i_i_i_fu_457_p2 <= "1" when (ap_phi_mux_p_098_3_3_i_i_i_i_i_phi_fu_217_p4 = ap_const_lv13_0) else "0";
    tmp_5_5_i_i_i_i_i_fu_469_p2 <= "1" when (ap_phi_mux_p_098_3_4_i_i_i_i_i_phi_fu_228_p4 = ap_const_lv13_0) else "0";
    tmp_5_6_i_i_i_i_i_fu_481_p2 <= "1" when (ap_phi_mux_p_098_3_5_i_i_i_i_i_phi_fu_239_p4 = ap_const_lv13_0) else "0";
    tmp_5_7_i_i_i_i_i_fu_493_p2 <= "1" when (ap_phi_mux_p_098_3_6_i_i_i_i_i_phi_fu_250_p4 = ap_const_lv13_0) else "0";
    tmp_6_i_i_i_i_i_fu_531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_i_i_i_i_i_reg_181),64));
    tmp_cast_i_i_i_i_i_fu_372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_358_p1),13));
    tmp_fu_358_p1 <= val_assign(11 - 1 downto 0);
    tmp_i_i_i_i_i_fu_376_p2 <= "1" when (tmp_cast_i_i_i_i_i_fu_372_p1 = r_V_fu_366_p2) else "0";
end behav;
