#include "isacpu.h"
#include <functional>
#include <QApplication>

#include "acpumodel.h"
#include "amemorydevice.h"
#include "asmprogrammanager.h"
#include "asmprogram.h"
#include "interrupthandler.h"
#include "isacpumemoizer.h"
#include "pep.h"
IsaCpu::IsaCpu(const AsmProgramManager *manager, QSharedPointer<AMemoryDevice> memDevice, QObject *parent):
    ACPUModel(memDevice, parent), InterfaceISACPU(memDevice.get(), manager), memoizer(new IsaCpuMemoizer(*this))
{
    // Create & register callbacks for breakpoint interrupts.
    std::function<void(void)> bpHandler = [this](){breakpointAsmHandler();};
    ACPUModel::handler->registerHandler(Interrupts::BREAKPOINT_ASM, bpHandler);
}

IsaCpu::~IsaCpu()
{
    delete memoizer;
}

void IsaCpu::stepOver()
{
    // Clear at start, so as to preserve highlighting AFTER finshing a write.
    memory->clearBytesWritten();
    int localCallDepth = getCallDepth();
    // Execute instructions until there is an error, or one is at the same depth of the call stack as prior to execution.
    std::function<bool(void)> cond = [this, &localCallDepth](){return localCallDepth < getCallDepth()
            && !getExecutionFinished()
            && !stoppedForBreakpoint()
            && !hadErrorOnStep();};
    doISAStepWhile(cond);
}

bool IsaCpu::canStepInto() const
{
    quint8 byte;
    memory->getByte(getCPURegWordStart(Enu::CPURegisters::PC), byte);
    Enu::EMnemonic mnemon = Pep::decodeMnemonic[byte];
    // Can only step into calls, trap instructions.
    return (mnemon == Enu::EMnemonic::CALL) || Pep::isTrapMap[mnemon];
}

void IsaCpu::stepInto()
{
    // Clear at start, so as to preserve highlighting AFTER finshing a write.
    memory->clearBytesWritten();
    // Step into is jus texecuting a single step, as a single step would enter the trap / call.
    onISAStep();
}

void IsaCpu::stepOut()
{
    // Clear at start, so as to preserve highlighting AFTER finshing a write.
    memory->clearBytesWritten();
    int localCallDepth = getCallDepth();
    // Execute instructions until there is an error, or one is at a higher depth of the call stack as prior to execution.
    std::function<bool(void)> cond = [this, &localCallDepth](){return localCallDepth <= getCallDepth()
            && !getExecutionFinished()
            && !stoppedForBreakpoint()
            && !hadErrorOnStep();};
    doISAStepWhile(cond);
}

void IsaCpu::runUntilLoaded()
{
    std::function<bool(void)> cond = [this](){
        return this->registerBank.readRegisterWordCurrent(Enu::CPURegisters::PC) != 0
        && !getExecutionFinished()
        && !stoppedForBreakpoint()
        && !hadErrorOnStep();};
    doISAStepWhile(cond);
    // Clear memory at end to hide the fact that the user program was loaded.
    memory->clearBytesWritten();
}

quint64 IsaCpu::getCycleCount()
{
    return memoizer->getInstructionCount();
}

quint64 IsaCpu::getInstructionCount()
{
    return memoizer->getInstructionCount();
}

const QVector<quint32> IsaCpu::getInstructionHistogram()
{
    return memoizer->getInstructionHistogram();
}

RegisterFile &IsaCpu::getRegisterBank()
{
    return registerBank;
}

const RegisterFile &IsaCpu::getRegisterBank() const
{
    return registerBank;
}

void IsaCpu::onISAStep()
{
    asmBreakpointHit = false;
    // Store PC at the start of the cycle, so that we know where the instruction started from.
    // Also store any other values needed for detailed statistics
    memoizer->storeStateInstrStart();
    memory->onCycleStarted();
    InterfaceISACPU::calculateStackChangeStart(this->getCPURegByteStart(Enu::CPURegisters::IS));

    // Load PC from register bank, allocate space for operand if it exists.
    quint16 opSpec, pc = registerBank.readRegisterWordCurrent(Enu::CPURegisters::PC);
    quint16 startPC = pc;
    quint8 is;

    bool okay = memory->readByte(pc, is);

    registerBank.writeRegisterByte(Enu::CPURegisters::IS, is);
    Enu::EMnemonic mnemon = Pep::decodeMnemonic[is];
    Enu::EAddrMode addrMode;

    pc += 1;
    registerBank.writeRegisterWord(Enu::CPURegisters::PC, pc);
    if(Pep::isTrapMap[mnemon]) {
        executeTrap(mnemon);
    }
    else if(Pep::isUnaryMap[mnemon]) {
        executeUnary(mnemon);
    }
    else {
        okay &= memory->readWord(pc, opSpec);
        registerBank.writeRegisterWord(Enu::CPURegisters::OS, opSpec);
        addrMode = Pep::decodeAddrMode[is];
        pc += 2;
        registerBank.writeRegisterWord(Enu::CPURegisters::PC, pc);
        executeNonunary(mnemon, opSpec, addrMode);
    }

    if(!okay) {
        controlError = true;
        errorMessage = "Error: Failed to perform memory access.";
    }

    // Post instruction execution cleanup
    InterfaceISACPU::calculateStackChangeEnd(this->getCPURegByteCurrent(Enu::CPURegisters::IS),
                                             this->getCPURegWordCurrent(Enu::CPURegisters::OS),
                                             this->getCPURegWordStart(Enu::CPURegisters::SP),
                                             this->getCPURegWordStart(Enu::CPURegisters::PC),
                                             this->getCPURegWordCurrent(Enu::CPURegisters::A));
    memoizer->storeStateInstrEnd();
    updateAtInstructionEnd();
    emit asmInstructionFinished();
    asmInstructionCounter++;

    qDebug().noquote().nospace() << memoizer->memoize();

    registerBank.flattenFile();

    // Modulus must be greater than 1, or there will be no gaurentee of forward progress.
    // If modulus were 1, then debug debug breakpoints that were signaled externally
    // during process events would never be cleared by branch handler.
    if(asmInstructionCounter % 500 == 0) {
        QApplication::processEvents();
    }

    // If execution finished on this instruction, then restore original starting program counter,
    // as the instruction at the current program counter will not be executed.
    if(executionFinished || hadErrorOnStep()) {
        registerBank.writePCStart(startPC);
        emit simulationFinished();
    }

    if(inDebug && breakpointsISA.contains(registerBank.readRegisterWordCurrent(Enu::CPURegisters::PC))) {
        ACPUModel::handler->interupt(Interrupts::BREAKPOINT_ASM);
    }
    ACPUModel::handler->handleQueuedInterrupts();
}

void IsaCpu::updateAtInstructionEnd()
{
    // Handle changing of call stack depth if the executed instruction affects the call stack.
    if(Pep::decodeMnemonic[getRegisterBank().readRegisterByteCurrent(Enu::CPURegisters::IS)] == Enu::EMnemonic::CALL){
        callDepth++;
    }
    else if(Pep::isTrapMap[Pep::decodeMnemonic[getRegisterBank().readRegisterByteCurrent(Enu::CPURegisters::IS)]]){
        callDepth++;
    }
    else if(Pep::decodeMnemonic[getRegisterBank().readRegisterByteCurrent(Enu::CPURegisters::IS)] == Enu::EMnemonic::RET){
        callDepth--;
    }
    else if(Pep::decodeMnemonic[getRegisterBank().readRegisterByteCurrent(Enu::CPURegisters::IS)] == Enu::EMnemonic::SRET){
        callDepth--;
    }
    if(hadErrorOnStep()) {
        executionFinished = true;
    }

}

bool IsaCpu::readOperandWordValue(quint16 operand, Enu::EAddrMode addrMode, quint16 &opVal)
{
    bool rVal = operandWordValueHelper(operand, addrMode, &AMemoryDevice::readWord, opVal);
    // For instructions that perform loads, cache the decoded operand value.
    // This is in contrast to writes, where the operand value is the memory
    // address of the location to be written.
    InterfaceISACPU::opValCache = opVal;
    return rVal;
}

bool IsaCpu::readOperandByteValue(quint16 operand, Enu::EAddrMode addrMode, quint8 &opVal)
{
    bool rVal = operandByteValueHelper(operand, addrMode, &AMemoryDevice::readByte, opVal);
    // For instructions that perform loads, cache the decoded operand value.
    // This is in contrast to writes, where the operand value is the memory
    // address of the location to be written.
    InterfaceISACPU::opValCache = opVal;
    return rVal;
}

void IsaCpu::initCPU()
{
    // Initialize CPU with proper stack pointer value in SP register.
    if(manager->getOperatingSystem().isNull()) {
        // If there is somehow no opeeating system, default to the correct SP.
        registerBank.writeRegisterWord(Enu::CPURegisters::SP, 0xFBF8);
    }
    // Otherwise, get the correct value from the memory vectors.
    else {
        // Load the system stack from the correct location in the memory vector.
        quint16 value = manager->getMemoryVectorValue(AsmProgramManager::MemoryVectors::SystemStack);
        registerBank.writeRegisterWord(Enu::CPURegisters::SP, value);
        // Also set the program counter to use the system loader.
        value = manager->getMemoryVectorValue(AsmProgramManager::MemoryVectors::Start);
        registerBank.writeRegisterWord(Enu::CPURegisters::PC, value);
    }
    registerBank.flattenFile();
}

bool IsaCpu::getStatusBitCurrent(Enu::EStatusBit statusBit) const
{
    quint8 NZVCSbits = registerBank.readStatusBitsCurrent();
    switch(statusBit)
    {
    // Mask out bit of interest, then convert to bool
    case Enu::STATUS_N:
        return(NZVCSbits & Enu::NMask);
    case Enu::STATUS_Z:
        return(NZVCSbits & Enu::ZMask);
    case Enu::STATUS_V:
        return(NZVCSbits & Enu::VMask);
    case Enu::STATUS_C:
        return(NZVCSbits & Enu::CMask);
    case Enu::STATUS_S:
        return(NZVCSbits & Enu::SMask);
    default:
        // Should never occur, but might happen if a bad status bit is passed
        return false;
    }
}

bool IsaCpu::getStatusBitStart(Enu::EStatusBit statusBit) const
{
    quint8 NZVCSbits = registerBank.readStatusBitsStart();
    switch(statusBit)
    {
    // Mask out bit of interest, then convert to bool
    case Enu::STATUS_N:
        return(NZVCSbits & Enu::NMask);
    case Enu::STATUS_Z:
        return(NZVCSbits & Enu::ZMask);
    case Enu::STATUS_V:
        return(NZVCSbits & Enu::VMask);
    case Enu::STATUS_C:
        return(NZVCSbits & Enu::CMask);
    case Enu::STATUS_S:
        return(NZVCSbits & Enu::SMask);
    default:
        // Should never occur, but might happen if a bad status bit is passed
        return false;
    }
}

quint8 IsaCpu::getCPURegByteCurrent(Enu::CPURegisters reg) const
{
    return registerBank.readRegisterByteCurrent(reg);
}

quint16 IsaCpu::getCPURegWordCurrent(Enu::CPURegisters reg) const
{
    return registerBank.readRegisterWordCurrent(reg);
}

quint8 IsaCpu::getCPURegByteStart(Enu::CPURegisters reg) const
{
    return registerBank.readRegisterByteStart(reg);
}

quint16 IsaCpu::getCPURegWordStart(Enu::CPURegisters reg) const
{
    return registerBank.readRegisterWordStart(reg);
}

QString IsaCpu::getErrorMessage() const noexcept
{
    if(memory->hadError()) return memory->getErrorMessage();
    else if(hadErrorOnStep()) return errorMessage;
    else return "";
}

bool IsaCpu::hadErrorOnStep() const noexcept
{
    return memory->hadError() || controlError;
}

bool IsaCpu::stoppedForBreakpoint() const noexcept
{
    return asmBreakpointHit;
}

void IsaCpu::onSimulationStarted()
{
    inDebug = false;
    inSimulation = false;
    executionFinished = false;
    asmBreakpointHit = false;
    memoizer->clear();
    memory->clearErrors();
    ACPUModel::handler->clearQueuedInterrupts();
}

void IsaCpu::onSimulationFinished()
{
    executionFinished = true;
    inDebug = false;
    ACPUModel::handler->clearQueuedInterrupts();
    #pragma message("TODO: Inform memory that execution is finished")
}

void IsaCpu::enableDebugging()
{
    inDebug = true;
}

void IsaCpu::forceBreakpoint(Enu::BreakpointTypes breakpoint)
{
    switch(breakpoint){
    case Enu::BreakpointTypes::ASSEMBLER:
        ACPUModel::handler->interupt(Interrupts::BREAKPOINT_ASM);
        break;
    default:
        //Ignore any other breakpoint types
        break;
    }
}

void IsaCpu::onCancelExecution()
{
    executionFinished = true;
    inDebug = false;
}

bool IsaCpu::onRun()
{
    timer.start();
    std::function<bool(void)> func = [this]() {
        return !hadErrorOnStep() && !executionFinished && !(inDebug && asmBreakpointHit);};
    // Always execute at least once, otherwise cannot progress past breakpoints
    doISAStepWhile(func);

    // If a breakpoint was reached, or if there was an error on the control flow.
    // return before final statistics are computed or the simulation is finished.
    if(asmBreakpointHit || hadErrorOnStep()) {
        return false;
    }

    // auto value = timer.elapsed();
    // qDebug().nospace().noquote() << memoizer->finalStatistics() << "\n";
    // qDebug().nospace().noquote() << "Executed "<< asmInstructionCounter << " instructions.";
    // qDebug().nospace().noquote() << "Execution time (ms): " << value;
    // qDebug().nospace().noquote() << "Instructions per second: " << asmInstructionCounter / (((float)value/1000));
    return true;
}

void IsaCpu::onResetCPU()
{
    // Reset all internal state, but keep loaded micropgoram & breakpoints
    ACPUModel::memory->clearErrors();
    ACPUModel::handler->clearQueuedInterrupts();
    memoizer->clear();
    InterfaceISACPU::reset();
    inSimulation = false;
    inDebug = false;
    callDepth = 0;
    controlError = false;
    executionFinished = false;
    errorMessage = "";
    asmBreakpointHit = false;
    registerBank.clearRegisters();
    registerBank.clearStatusBits();

}

bool IsaCpu::operandWordValueHelper(quint16 operand, Enu::EAddrMode addrMode,
                               bool (AMemoryDevice::*readFunc)(quint16, quint16 &) const,
                               quint16 &opVal)
{
    bool rVal = true;
    quint16 effectiveAddress = 0;
    switch(addrMode) {
    case Enu::EAddrMode::I:
        opVal = operand;
        break;
    case Enu::EAddrMode::D:
        effectiveAddress = operand;
        rVal  = std::invoke(readFunc, memory.get(), effectiveAddress, opVal);
        break;
    case Enu::EAddrMode::S:
        effectiveAddress = operand + getCPURegWordCurrent(Enu::CPURegisters::SP);
        rVal  = std::invoke(readFunc, memory.get(), effectiveAddress, opVal);
        break;
    case Enu::EAddrMode::X:
        effectiveAddress = operand + getCPURegWordCurrent(Enu::CPURegisters::X);
        rVal  = std::invoke(readFunc, memory.get(), effectiveAddress, opVal);
        break;
    case Enu::EAddrMode::SX:
        effectiveAddress = operand
                + getCPURegWordCurrent(Enu::CPURegisters::SP)
                + getCPURegWordCurrent(Enu::CPURegisters::X);
        rVal  = std::invoke(readFunc, memory.get(), effectiveAddress, opVal);
        break;
    case Enu::EAddrMode::N:
        effectiveAddress = operand;
        rVal  = std::invoke(readFunc, memory.get(), effectiveAddress, effectiveAddress);
        rVal  &= std::invoke(readFunc, memory.get(), effectiveAddress, opVal);
        break;
    case Enu::EAddrMode::SF:
        effectiveAddress = operand + getCPURegWordCurrent(Enu::CPURegisters::SP);
        rVal  = std::invoke(readFunc, memory.get(), effectiveAddress, effectiveAddress);
        rVal  &= std::invoke(readFunc, memory.get(), effectiveAddress, opVal);
        break;
    case Enu::EAddrMode::SFX:
        effectiveAddress = operand + getCPURegWordCurrent(Enu::CPURegisters::SP);
        rVal  = std::invoke(readFunc, memory.get(), effectiveAddress, effectiveAddress);
        effectiveAddress += getCPURegWordCurrent(Enu::CPURegisters::X);
        rVal  &= std::invoke(readFunc, memory.get(), effectiveAddress, opVal);
        break;
    default:
        break;
    }
    return rVal;
}

bool IsaCpu::operandByteValueHelper(quint16 operand, Enu::EAddrMode addrMode, bool (AMemoryDevice::*readFunc)(quint16, quint8 &) const, quint8 &opVal)
{
    bool rVal = true;
    quint16 effectiveAddress = 0;
    quint8 tempByteHi, tempByteLo;
    // Having tested it, it definitely does the wrong thing
#pragma message("Totally untested, might very well not do what I expect")
    switch(addrMode) {
    case Enu::EAddrMode::I:
        opVal = static_cast<quint8>(operand & 0xff);
        break;
    case Enu::EAddrMode::D:
        effectiveAddress = operand;
        rVal  = std::invoke(readFunc, memory.get(), effectiveAddress, opVal);
        break;
    case Enu::EAddrMode::S:
        effectiveAddress = operand + getCPURegWordCurrent(Enu::CPURegisters::SP);
        rVal  = std::invoke(readFunc, memory.get(), effectiveAddress, opVal);
        break;
    case Enu::EAddrMode::X:
        effectiveAddress = operand + getCPURegWordCurrent(Enu::CPURegisters::X);
        rVal  = std::invoke(readFunc, memory.get(), effectiveAddress, opVal);
        break;
    case Enu::EAddrMode::SX:
        effectiveAddress = operand
                + getCPURegWordCurrent(Enu::CPURegisters::SP)
                + getCPURegWordCurrent(Enu::CPURegisters::X);
        rVal  = std::invoke(readFunc, memory.get(), effectiveAddress, opVal);
        break;
    case Enu::EAddrMode::N:
        effectiveAddress = operand;
        rVal  = std::invoke(readFunc, memory.get(), effectiveAddress, tempByteHi);
        rVal  &= std::invoke(readFunc, memory.get(), effectiveAddress + 1, tempByteLo);
        effectiveAddress = static_cast<quint16>(tempByteHi << 8 | tempByteLo);
        rVal  &= std::invoke(readFunc, memory.get(), effectiveAddress , opVal);
        break;
    case Enu::EAddrMode::SF:
        effectiveAddress = operand + getCPURegWordCurrent(Enu::CPURegisters::SP);
        rVal  = std::invoke(readFunc, memory.get(), effectiveAddress, tempByteHi);
        rVal  &= std::invoke(readFunc, memory.get(), effectiveAddress + 1, tempByteLo);
        effectiveAddress = static_cast<quint16>(tempByteHi << 8 | tempByteLo);
        rVal  &= std::invoke(readFunc, memory.get(), effectiveAddress, opVal);
        break;
    case Enu::EAddrMode::SFX:
        effectiveAddress = operand + getCPURegWordCurrent(Enu::CPURegisters::SP);
        rVal  = std::invoke(readFunc, memory.get(), effectiveAddress, tempByteHi);
        rVal  &= std::invoke(readFunc, memory.get(), effectiveAddress + 1, tempByteLo);
        effectiveAddress = static_cast<quint16>(tempByteHi << 8 | tempByteLo);
        effectiveAddress += getCPURegWordCurrent(Enu::CPURegisters::X);
        rVal  &= std::invoke(readFunc, memory.get(), effectiveAddress, opVal);
        break;
    default:
        break;
    }
    return rVal;
}

bool IsaCpu::writeOperandWord(quint16 operand, quint16 value, Enu::EAddrMode addrMode)
{
    bool rVal = true;
    quint16 effectiveAddress = 0;
    switch(addrMode) {
    case Enu::EAddrMode::I:
        rVal = false;
        break;
    case Enu::EAddrMode::D:
        effectiveAddress = operand;
        rVal = memory->writeWord(effectiveAddress, value);
        break;
    case Enu::EAddrMode::S:
        effectiveAddress = operand + getCPURegWordCurrent(Enu::CPURegisters::SP);
        rVal = memory->writeWord(effectiveAddress, value);
        break;
    case Enu::EAddrMode::X:
        effectiveAddress = operand + getCPURegWordCurrent(Enu::CPURegisters::X);
        rVal = memory->writeWord(effectiveAddress, value);
        break;
    case Enu::EAddrMode::SX:
        effectiveAddress = operand
                + getCPURegWordCurrent(Enu::CPURegisters::SP)
                + getCPURegWordCurrent(Enu::CPURegisters::X);
        rVal = memory->writeWord(effectiveAddress, value);
        break;
    case Enu::EAddrMode::N:
        effectiveAddress = operand;
        rVal = memory->readWord(effectiveAddress, effectiveAddress);
        rVal &= memory->writeWord(effectiveAddress, value);
        break;
    case Enu::EAddrMode::SF:
        effectiveAddress = operand + getCPURegWordCurrent(Enu::CPURegisters::SP);
        rVal = memory->readWord(effectiveAddress, effectiveAddress);
        rVal &= memory->writeWord(effectiveAddress, value);
        break;
    case Enu::EAddrMode::SFX:
        effectiveAddress = operand + getCPURegWordCurrent(Enu::CPURegisters::SP);
        rVal = memory->readWord(effectiveAddress, effectiveAddress);
        effectiveAddress += getCPURegWordCurrent(Enu::CPURegisters::X);
        rVal &= memory->writeWord(effectiveAddress, value);
        break;
    default:
        rVal = false;
        break;
    }

    // For write instructions, the operand value is the address in memory
    // where a value is to be written.
    // This is in contrast to loads, where the decoded operand value is
    // mem[write's operand value].
    InterfaceISACPU::opValCache = effectiveAddress;
    return rVal;

}

bool IsaCpu::writeOperandByte(quint16 operand, quint8 value, Enu::EAddrMode addrMode)
{
    bool rVal = true;
    quint16 effectiveAddress = 0;
    switch(addrMode) {
    case Enu::EAddrMode::I:
        rVal = false;
        break;
    case Enu::EAddrMode::D:
        effectiveAddress = operand;
        rVal = memory->writeByte(effectiveAddress, value);
        break;
    case Enu::EAddrMode::S:
        effectiveAddress = operand + getCPURegWordCurrent(Enu::CPURegisters::SP);
        rVal = memory->writeByte(effectiveAddress, value);
        break;
    case Enu::EAddrMode::X:
        effectiveAddress = operand + getCPURegWordCurrent(Enu::CPURegisters::X);
        rVal = memory->writeByte(effectiveAddress, value);
        break;
    case Enu::EAddrMode::SX:
        effectiveAddress = operand
                + getCPURegWordCurrent(Enu::CPURegisters::SP)
                + getCPURegWordCurrent(Enu::CPURegisters::X);
        rVal = memory->writeByte(effectiveAddress, value);
        break;
    case Enu::EAddrMode::N:
        effectiveAddress = operand;
        rVal = memory->readWord(effectiveAddress, effectiveAddress);
        rVal &= memory->writeByte(effectiveAddress, value);
        break;
    case Enu::EAddrMode::SF:
        effectiveAddress = operand + getCPURegWordCurrent(Enu::CPURegisters::SP);
        rVal = memory->readWord(effectiveAddress, effectiveAddress);
        rVal &= memory->writeByte(effectiveAddress, value);
        break;
    case Enu::EAddrMode::SFX:
        effectiveAddress = operand + getCPURegWordCurrent(Enu::CPURegisters::SP);
        rVal = memory->readWord(effectiveAddress, effectiveAddress);
        effectiveAddress += getCPURegWordCurrent(Enu::CPURegisters::X);
        rVal &= memory->writeByte(effectiveAddress, value);
        break;
    default:
        rVal = false;
        break;
    }
    // For write instructions, the operand value is the address in memory
    // where a value is to be written.
    // This is in contrast to loads, where the decoded operand value is
    // mem[write's operand value].
    InterfaceISACPU::opValCache = effectiveAddress;
    return rVal;
}

void IsaCpu::executeUnary(Enu::EMnemonic mnemon)
{
    quint16 temp, sp, acc, idx;
    quint8 tempByte;
    sp = registerBank.readRegisterWordCurrent(Enu::CPURegisters::SP);
    acc = registerBank.readRegisterWordCurrent(Enu::CPURegisters::A);
    idx = registerBank.readRegisterWordCurrent(Enu::CPURegisters::X);

    switch(mnemon) {
    /*case Enu::EMnemonic::STOP:
        executionFinished = true;
        break;
    */
    case Enu::EMnemonic::RET:
        memory->readWord(sp, temp);
        registerBank.writeRegisterWord(Enu::CPURegisters::PC, temp);
        sp += 2;
        registerBank.writeRegisterWord(Enu::CPURegisters::SP, sp);
        break;

    case Enu::EMnemonic::SRET:
        // Only perform single byte read as status bits do not span full word.
        memory->readByte(sp, tempByte);
        // Function will automatically mask out bits that don't matter
        registerBank.writeStatusBits(tempByte);
        memory->readWord(sp + 1, temp);
        registerBank.writeRegisterWord(Enu::CPURegisters::A, temp);
        memory->readWord(sp + 3, temp);
        registerBank.writeRegisterWord(Enu::CPURegisters::X, temp);
        memory->readWord(sp + 5, temp);
        registerBank.writeRegisterWord(Enu::CPURegisters::PC, temp);
        memory->readWord(sp + 7, temp);
        registerBank.writeRegisterWord(Enu::CPURegisters::SP, temp);
        break;

    case Enu::EMnemonic::MOVSPA:
        registerBank.writeRegisterWord(Enu::CPURegisters::A, sp);
        break;
    case Enu::EMnemonic::MOVASP:
        registerBank.writeRegisterWord(Enu::CPURegisters::SP, acc);
        break;

    case Enu::EMnemonic::MOVFLGA:
        registerBank.writeRegisterWord(Enu::CPURegisters::A, registerBank.readStatusBitsCurrent());
        break;
    case Enu::EMnemonic::MOVAFLG:
        // Only move the low order byte of accumulator to the status bits.
        registerBank.writeStatusBits(static_cast<quint8>(acc));
        break;

    case Enu::EMnemonic::MOVTA:
        // Move contents of trap register to A.
        temp = registerBank.readRegisterWordCurrent(Enu::CPURegisters::TR);
        registerBank.writeRegisterWord(Enu::CPURegisters::A, temp);
        break;

    case Enu::EMnemonic::NOTA: // Modifies NZ bits
        acc = ~acc;
        registerBank.writeRegisterWord(Enu::CPURegisters::A, acc);
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, acc & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, acc == 0);
        break;

    case Enu::EMnemonic::NOTX: // Modifies NZ bits
        idx = ~idx;
        registerBank.writeRegisterWord(Enu::CPURegisters::X, idx);
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, idx & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, idx == 0);
        break;

    case Enu::EMnemonic::NEGA: // Modifies NZV bits
        acc = ~acc + 1;
        registerBank.writeRegisterWord(Enu::CPURegisters::A, acc);
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, acc & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, acc == 0);
        // Only a signed overflow if register is 0x8000.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_V, acc == 0x8000);
        break;

    case Enu::EMnemonic::NEGX: // Modifies NZV bits
        idx = ~idx + 1;
        registerBank.writeRegisterWord(Enu::CPURegisters::X, idx);
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, idx & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, idx == 0);
        // Only a signed overflow if register is 0x8000.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_V, idx == 0x8000);
        break;

    // Arithmetic shift instructions
    case Enu::EMnemonic::ASLA: // Modifies NZVC bits
        temp = static_cast<quint16>(acc << 1);
        registerBank.writeRegisterWord(Enu::CPURegisters::A, temp);
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, temp & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, temp == 0);
        // Signed overflow occurs when the starting & ending values of the high order bit differ (a xor temp == 1).
        // Then shift the result over by 15 places to only keep high order bit (which is the sign).
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_V, (acc ^ temp) >> 15);
        // Carry out if register starts with high order 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_C, acc & 0x8000);
        break;

    case Enu::EMnemonic::ASLX: // Modifies NZVC bits
        temp = static_cast<quint16>(idx << 1);
        registerBank.writeRegisterWord(Enu::CPURegisters::X, temp);
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, temp & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, temp == 0);
        // Signed overflow occurs when the starting & ending values of the high order bit differ (a xor temp == 1).
        // Then shift the result over by 15 places to only keep high order bit (which is the sign).
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_V, (idx ^ temp) >> 15);
        // Carry out if register starts with high order 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_C, idx & 0x8000);

        break;

    case Enu::EMnemonic::ASRA: // Modifies NZC bits
        // Shift all bits to the right by 1 position. Since using unsigned shift, must explicitly
        // perform sign extension by hand.
        temp = static_cast<quint16>(acc >> 1 |
                                    // If the high order bit is 1, then sign extend with 1, else 0.
                                    ((acc & 0x8000) ? 1<<15 : 0));
        registerBank.writeRegisterWord(Enu::CPURegisters::A, temp);
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, temp & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, temp == 0);
        // Carry out if register starts with low order 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_C, acc & 0x01);
        break;

    case Enu::EMnemonic::ASRX: // Modifies NZC bits
        // Shift all bits to the right by 1 position. Since using unsigned shift, must explicitly
        // perform sign extension by hand.
        temp = static_cast<quint16>(idx >> 1 |
                                    // If the high order bit is 1, then sign extend with 1, else 0.
                                    ((idx & 0x8000) ? 1<<15 : 0));
        registerBank.writeRegisterWord(Enu::CPURegisters::X, temp);
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, temp & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, temp == 0);
        // Carry out if register starts with low order 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_C, idx & 0x01);
        break;

    // Rotate instructions.
    case Enu::EMnemonic::RORA: // Modifies C bits
        temp = static_cast<quint16>(acc >> 1
                                    // Shift the carry to high order bit.
                                    | (registerBank.readStatusBitCurrent(Enu::EStatusBit::STATUS_C)
                                        ? 1<<15 : 0));
        registerBank.writeRegisterWord(Enu::CPURegisters::A, temp);
        // Carry out if register starts with low order 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_C, acc & 0x01);
        break;

    case Enu::EMnemonic::RORX: // Modifies C bit
        temp = static_cast<quint16>(idx >> 1
                                    // Shift the carry to high order bit.
                                    | (registerBank.readStatusBitCurrent(Enu::EStatusBit::STATUS_C)
                                        ? 1<<15 : 0));
        registerBank.writeRegisterWord(Enu::CPURegisters::X, temp);
        // Carry out if register starts with low order 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_C, idx & 0x01);
        break;

    case Enu::EMnemonic::ROLA: // Modifies C bit
        temp = static_cast<quint16>(acc << 1
                                    // Shift the carry in to low order bit.
                                    | (registerBank.readStatusBitCurrent(Enu::EStatusBit::STATUS_C)
                                        ? 1 : 0));
        registerBank.writeRegisterWord(Enu::CPURegisters::A, temp);
        // Carry out if register starts with high order 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_C, acc & 0x8000);
        break;

    case Enu::EMnemonic::ROLX: // Modifies C bit
        temp = static_cast<quint16>(acc << 1
                                    // Shift the carry in to low order bit.
                                    | (registerBank.readStatusBitCurrent(Enu::EStatusBit::STATUS_C)
                                        ? 1 : 0));
        registerBank.writeRegisterWord(Enu::CPURegisters::X, temp);
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_C, idx & 0x8000);
        break;

    case Enu::EMnemonic::NOP:
        break;
    default:
        // Should never occur, but gaurd against to make compiler happy.
        controlError = true;
        executionFinished = true;
        errorMessage = "Error: Attempedt to execute invalid unary instruction.";
        return;
    }
}

void IsaCpu::executeNonunary(Enu::EMnemonic mnemon, quint16 opSpec, Enu::EAddrMode addrMode)
{
    quint16 tempWord, a, x, sp, result;
    quint8 tempByte;
    a = registerBank.readRegisterWordCurrent(Enu::CPURegisters::A);
    x = registerBank.readRegisterWordCurrent(Enu::CPURegisters::X);
    sp = registerBank.readRegisterWordCurrent(Enu::CPURegisters::SP);
    // I am confident that tempword will be initialized correctly by readOperandWordValue()
    // but the static analyzer is not so sure. Default initialize it to supress this warning.
    tempWord = 0;
    bool memSuccess = true;
    switch(mnemon) {

    case Enu::EMnemonic::BR:
        memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
        registerBank.writeRegisterWord(Enu::CPURegisters::PC, tempWord);
        break;

    case Enu::EMnemonic::BRLE:
        if(registerBank.readStatusBitCurrent(Enu::EStatusBit::STATUS_N) ||
                registerBank.readStatusBitCurrent(Enu::EStatusBit::STATUS_Z)) {
            memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
            registerBank.writeRegisterWord(Enu::CPURegisters::PC, tempWord);
        }
        break;

    case Enu::EMnemonic::BRLT:
        if(registerBank.readStatusBitCurrent(Enu::EStatusBit::STATUS_N)) {
            memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
            registerBank.writeRegisterWord(Enu::CPURegisters::PC, tempWord);
        }
        break;

    case Enu::EMnemonic::BREQ:
        if(registerBank.readStatusBitCurrent(Enu::EStatusBit::STATUS_Z)) {
            memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
            registerBank.writeRegisterWord(Enu::CPURegisters::PC, tempWord);
        }
        break;

    case Enu::EMnemonic::BRNE:
        if(!registerBank.readStatusBitCurrent(Enu::EStatusBit::STATUS_Z)) {
            memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
            registerBank.writeRegisterWord(Enu::CPURegisters::PC, tempWord);
        }
        break;

    case Enu::EMnemonic::BRGE:
        if(!registerBank.readStatusBitCurrent(Enu::EStatusBit::STATUS_N)) {
            memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
            registerBank.writeRegisterWord(Enu::CPURegisters::PC, tempWord);
        }
        break;

    case Enu::EMnemonic::BRGT:
        if(!registerBank.readStatusBitCurrent(Enu::EStatusBit::STATUS_N) &&
                !registerBank.readStatusBitCurrent(Enu::EStatusBit::STATUS_Z)) {
            memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
            registerBank.writeRegisterWord(Enu::CPURegisters::PC, tempWord);
        }
        break;

    case Enu::EMnemonic::BRV:
        if(registerBank.readStatusBitCurrent(Enu::EStatusBit::STATUS_V)) {
            memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
            registerBank.writeRegisterWord(Enu::CPURegisters::PC, tempWord);
        }
        break;

    case Enu::EMnemonic::BRC:
        if(registerBank.readStatusBitCurrent(Enu::EStatusBit::STATUS_C)) {
            memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
            registerBank.writeRegisterWord(Enu::CPURegisters::PC, tempWord);
        }
        break;

    case Enu::EMnemonic::CALL:
        memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
        sp -= 2;
        memSuccess &= memory->writeWord(sp, registerBank.readRegisterWordCurrent(Enu::CPURegisters::PC));
        registerBank.writeRegisterWord(Enu::CPURegisters::PC, tempWord);
        registerBank.writeRegisterWord(Enu::CPURegisters::SP, sp);
        break;

    case Enu::EMnemonic::ADDSP:
        memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
        registerBank.writeRegisterWord(Enu::CPURegisters::SP, sp + tempWord);
        break;
    case Enu::EMnemonic::SUBSP:
        memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
        registerBank.writeRegisterWord(Enu::CPURegisters::SP, sp - tempWord);
        break;

    case Enu::EMnemonic::ADDA:
        memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
        // The result is the decoded operand specifier plus the accumulator
        result = a + tempWord;
        registerBank.writeRegisterWord(Enu::CPURegisters::A, result);
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, result & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, result == 0);
        // There is a signed overflow iff the high order bits of the register and operand
        //are the same, and one input & the output differ in sign.
        // >> Shifts in 0's (unsigned shorts), so after shift, only high order bit remain.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_V, (~(a ^ tempWord) & (a ^ result)) >> 15);
        // Carry out iff result is unsigned less than register or operand.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_C, result < a  || result < tempWord);
        break;
    case Enu::EMnemonic::ADDX:
        memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
        // The result is the decoded operand specifier plus the index reg.
        result = x + tempWord;
        registerBank.writeRegisterWord(Enu::CPURegisters::X, result);
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, result & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, result == 0);
        // There is a signed overflow iff the high order bits of the register and operand
        //are the same, and one input & the output differ in sign.
        // >> Shifts in 0's (unsigned shorts), so after shift, only high order bit remain.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_V, (~(x ^ tempWord) & (x ^ result)) >> 15);
        // Carry out iff result is unsigned less than register or operand.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_C, result < x  || result < tempWord);
        break;

    case Enu::EMnemonic::SUBA:
        memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
        // The result is the two's complement of the decoded operand specifier plus a.
        tempWord = ~tempWord + 1;
        // The result is the decoded operand specifier plus the accumulator.
        result = a + tempWord;
        registerBank.writeRegisterWord(Enu::CPURegisters::A, result);
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, result & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, result == 0);
        // There is a signed overflow iff the high order bits of the register and operand
        //are the same, and one input & the output differ in sign.
        // >> Shifts in 0's (unsigned shorts), so after shift, only high order bit remain.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_V, (~(a ^ tempWord) & (a ^ result)) >> 15);
        // Carry out iff result is unsigned less than register or operand.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_C, result < a  || result < tempWord);
        break;
    case Enu::EMnemonic::SUBX:
        memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
        // The result is the two's complement of the decoded operand specifier plus a.
        tempWord = ~tempWord + 1;
        // The result is the decoded operand specifier plus the index reg.
        result = x + tempWord;
        registerBank.writeRegisterWord(Enu::CPURegisters::X, result);
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, result & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, result == 0);
        // There is a signed overflow iff the high order bits of the register and operand
        //are the same, and one input & the output differ in sign.
        // >> Shifts in 0's (unsigned shorts), so after shift, only high order bit remain.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_V, (~(x ^ tempWord) & (x ^ result)) >> 15);
        // Carry out iff result is unsigned less than register or operand.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_C, result < x  || result < tempWord);
        break;

    case Enu::EMnemonic::ANDA:
        memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
        // The result is the decoded operand specifier bitwise and'ed with the accumulator.
        result = a & tempWord;
        registerBank.writeRegisterWord(Enu::CPURegisters::A, result);
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, result & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, result == 0);
        break;
    case Enu::EMnemonic::ANDX:
        memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
        // The result is the decoded operand specifier bitwise and'ed the index reg.
        result = x & tempWord;
        registerBank.writeRegisterWord(Enu::CPURegisters::X, result);
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, result & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, result == 0);
        break;

    case Enu::EMnemonic::ORA:
        memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
        // The result is the decoded operand specifier bitwise or'ed with the accumulator.
        result = a | tempWord;
        registerBank.writeRegisterWord(Enu::CPURegisters::A, result);
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, result & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, result == 0);
        break;
    case Enu::EMnemonic::ORX:
        memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
        // The result is the decoded operand specifier bitwise or'ed the index reg.
        result = x | tempWord;
        registerBank.writeRegisterWord(Enu::CPURegisters::X, result);
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, result & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, result == 0);
        break;

    case Enu::EMnemonic::XORA:
        memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
        // The result is the decoded operand specifier bitwise or'ed with the accumulator.
        result = a ^ tempWord;
        registerBank.writeRegisterWord(Enu::CPURegisters::A, result);
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, result & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, result == 0);
        break;
    case Enu::EMnemonic::XORX:
        memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
        // The result is the decoded operand specifier bitwise or'ed the index reg.
        result = x ^ tempWord;
        registerBank.writeRegisterWord(Enu::CPURegisters::X, result);
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, result & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, result == 0);
        break;

    case Enu::EMnemonic::CPWA:
        memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
        // The result is the two's complement of the decoded operand specifier plus a.
        tempWord = ~tempWord + 1;
        result = a + tempWord;
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, result & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, result == 0);
        // There is a signed overflow iff the high order bits of the register and operand
        //are the same, and one input & the output differ in sign.
        // >> Shifts in 0's (unsigned shorts), so after shift, only high order bit remain.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_V, (~(a ^  tempWord) & (a ^ result)) >> 15);
        // Carry out iff result is unsigned less than register or operand.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_C, result < a  || result < tempWord);
        // If there was a signed overflow, selectively invert N bit.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, registerBank.readStatusBitCurrent(Enu::EStatusBit::STATUS_N)
                                    ^ registerBank.readStatusBitCurrent(Enu::EStatusBit::STATUS_V));
        break;

    case Enu::EMnemonic::CPWX:
        memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
        // The result is the two's complement of the decoded operand specifier plus x.
        tempWord = ~tempWord + 1;
        result = x + tempWord;
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, result & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, result == 0);
        // There is a signed overflow iff the high order bits of the register and operand
        //are the same, and one input & the output differ in sign.
        // >> Shifts in 0's (unsigned shorts), so after shift, only high order bit remain.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_V, (~(x ^ tempWord) & (x ^ result)) >> 15);
        // Carry out iff result is unsigned less than register or operand.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_C, result < a  || result < tempWord);
        // If there was a signed overflow, selectively invert N bit.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, registerBank.readStatusBitCurrent(Enu::EStatusBit::STATUS_N)
                                    ^ registerBank.readStatusBitCurrent(Enu::EStatusBit::STATUS_V));
        break;

    case Enu::EMnemonic::LDWT:
        // Do not modify status bits.
        // Modifyign status bits would make system call macro touch internal state,
        // and this could be a signifcant annoyance to an end user.
        memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
        registerBank.writeRegisterWord(Enu::CPURegisters::TR, tempWord);
        break;

    case Enu::EMnemonic::LDWA:
        memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
        registerBank.writeRegisterWord(Enu::CPURegisters::A, tempWord);
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, tempWord & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, tempWord == 0);
        break;

    case Enu::EMnemonic::LDWX:
        memSuccess = readOperandWordValue(opSpec, addrMode, tempWord);
        registerBank.writeRegisterWord(Enu::CPURegisters::X, tempWord);
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, tempWord & 0x8000);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, tempWord == 0);
        break;

    case Enu::EMnemonic::STWA:
        tempWord = registerBank.readRegisterWordCurrent(Enu::CPURegisters::A);
        memSuccess = writeOperandWord(opSpec, tempWord, addrMode);
        break;

    case Enu::EMnemonic::STWX:
        tempWord = registerBank.readRegisterWordCurrent(Enu::CPURegisters::X);
        memSuccess = writeOperandWord(opSpec, tempWord, addrMode);
        break;

    // Single byte instructions
    case Enu::EMnemonic::CPBA:
        memSuccess = readOperandByteValue(opSpec, addrMode, tempByte);
        // The result is the two's complement of the decoded operand specifier plus a.
        // Narrow a and operand to 1 byte before widening to 2 bytes for result.
        tempWord = ~tempByte + 1;
        result = (a + tempWord) & 0xff;
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, result & 0x80);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, result == 0);
        // RTL specifies zeroing out V, C bits.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_V, false);
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_C, false);
        break;

    case Enu::EMnemonic::CPBX:
        memSuccess = readOperandByteValue(opSpec, addrMode, tempByte);
        // The result is the two's complement of the decoded operand specifier plus x.
        // Narrow a and operand to 1 byte before widening to 2 bytes for result.
        tempWord = ~tempByte + 1;
        result = (x + tempWord) & 0xff;
        // Is negative if high order bit is 1.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, result & 0x80);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, result == 0);
        // RTL specifies zeroing out V, C bits.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_V, false);
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_C, false);
        break;

    case Enu::EMnemonic::LDBA:
        memSuccess = readOperandByteValue(opSpec, addrMode, tempByte);
        tempWord = a & 0xff00;
        tempWord |= tempByte;
        registerBank.writeRegisterWord(Enu::CPURegisters::A, tempWord);
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, false);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, (tempWord & 0xff) == 0);

        break;

    case Enu::EMnemonic::LDBX:
        memSuccess = readOperandByteValue(opSpec, addrMode, tempByte);
        tempWord = x & 0xff00;
        tempWord |= tempByte;
        registerBank.writeRegisterWord(Enu::CPURegisters::X, tempWord);
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_N, false);
         // Is zero if all bits are 0's.
        registerBank.writeStatusBit(Enu::EStatusBit::STATUS_Z, (tempWord & 0xff) == 0);
        break;

    case Enu::EMnemonic::STBA:
        tempByte = static_cast<quint8>(0xff & registerBank.readRegisterWordCurrent(Enu::CPURegisters::A));
        memSuccess = writeOperandByte(opSpec, tempByte, addrMode);
        break;

    case Enu::EMnemonic::STBX:
        tempByte = static_cast<quint8>(0xff & registerBank.readRegisterWordCurrent(Enu::CPURegisters::X));
        memSuccess = writeOperandByte(opSpec, tempByte, addrMode);
        break;
    default:
        controlError = true;
        executionFinished = true;
        errorMessage = "Error: Attempted to execute invalid nonunary instruction";
        break;
    }
    if(!memSuccess){
        controlError = true;
        errorMessage = "Error: Failed to perform memory access.";
    }
}

void IsaCpu::executeTrap(Enu::EMnemonic mnemon)
{
    quint16 temp = manager->getMemoryVectorValue(AsmProgramManager::MemoryVectors::SystemStack); //-17
    quint16 pc = manager->getMemoryVectorValue(AsmProgramManager::MemoryVectors::Trap); //-1
    bool memSuccess = true;
    switch(mnemon) {
    // Non-unary traps
    case Enu::EMnemonic::USCALL:
        [[fallthrough]];
    case Enu::EMnemonic::SCALL:
        // Writes to mem[T-1].
        memSuccess &= memory->writeByte(temp - 1, registerBank.readRegisterByteCurrent(Enu::CPURegisters::IS) /*IS*/);
        // Writes to mem[T-2], mem[T-3].
        memSuccess &= memory->writeWord(temp - 3, registerBank.readRegisterWordCurrent(Enu::CPURegisters::SP) /*SP*/);
        // Writes to mem[T-4], mem[T-5].
        memSuccess &= memory->writeWord(temp - 5, registerBank.readRegisterWordCurrent(Enu::CPURegisters::PC) /*PC*/);
        // Writes to mem[T-6], mem[T-7].
        memSuccess &= memory->writeWord(temp - 7, registerBank.readRegisterWordCurrent(Enu::CPURegisters::X) /*X*/);
        // Writes to mem[T-8], mem[T-9].
        memSuccess &= memory->writeWord(temp - 9, registerBank.readRegisterWordCurrent(Enu::CPURegisters::A) /*A*/);
        // Writes to mem[T-10].
        memSuccess &= memory->writeByte(temp - 10, registerBank.readStatusBitsCurrent() /*NZVC*/);
        registerBank.writeRegisterWord(Enu::CPURegisters::SP, temp - 10);
        registerBank.writeRegisterWord(Enu::CPURegisters::PC, pc);
        break;
    default:
        controlError = true;
        executionFinished = true;
        errorMessage = "Error: Attempted to execute invalid trap instruction";
        break;
    }
    if(!memSuccess){
        controlError = true;
        errorMessage = "Error: Failed to perform memory access.";
    }
}

void IsaCpu::breakpointAsmHandler()
{
    // Callback function
    asmBreakpointHit = true;
    emit hitBreakpoint(Enu::BreakpointTypes::ASSEMBLER);
    return;
}
