MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  52.20ps 52.20ps 52.20ps 52.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  64.90ps 64.90ps 64.90ps 64.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  76.10ps 76.10ps 76.10ps 76.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  64.60ps 64.60ps 64.60ps 64.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  64.60ps 64.60ps 64.60ps 64.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  65.20ps 65.20ps 65.20ps 65.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  86.00ps 86.00ps 86.00ps 86.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  68.10ps 68.10ps 68.10ps 68.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  72.90ps 72.90ps 72.90ps 72.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  46.40ps 46.40ps 46.40ps 46.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  75.30ps 75.30ps 75.30ps 75.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  70.90ps 70.90ps 70.90ps 70.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  61.80ps 61.80ps 61.80ps 61.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  79.50ps 79.50ps 79.50ps 79.50ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  88.60ps 88.60ps 88.60ps 88.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  64.40ps 64.40ps 64.40ps 64.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  62.40ps 62.40ps 62.40ps 62.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  65.40ps 65.40ps 65.40ps 65.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  65.60ps 65.60ps 65.60ps 65.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  57.70ps 57.70ps 57.70ps 57.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  59.30ps 59.30ps 59.30ps 59.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  65.60ps 65.60ps 65.60ps 65.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  74.80ps 74.80ps 74.80ps 74.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  64.00ps 64.00ps 64.00ps 64.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  56.90ps 56.90ps 56.90ps 56.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  54.40ps 54.40ps 54.40ps 54.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  61.90ps 61.90ps 61.90ps 61.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  49.20ps 49.20ps 49.20ps 49.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  53.20ps 53.20ps 53.20ps 53.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  60.50ps 60.50ps 60.50ps 60.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  56.80ps 56.80ps 56.80ps 56.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  58.80ps 58.80ps 58.80ps 58.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  44.10ps 44.10ps 44.10ps 44.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  73.60ps 73.60ps 73.60ps 73.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  49.80ps 49.80ps 49.80ps 49.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  58.40ps 58.40ps 58.40ps 58.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  58.00ps 58.00ps 58.00ps 58.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  59.10ps 59.10ps 59.10ps 59.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  62.20ps 62.20ps 62.20ps 62.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  74.50ps 74.50ps 74.50ps 74.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  62.80ps 62.80ps 62.80ps 62.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  57.50ps 57.50ps 57.50ps 57.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  47.30ps 47.30ps 47.30ps 47.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  51.80ps 51.80ps 51.80ps 51.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  56.60ps 56.60ps 56.60ps 56.60ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  72.60ps 72.60ps 72.60ps 72.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  63.50ps 63.50ps 63.50ps 63.50ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  78.10ps 78.10ps 78.10ps 78.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  69.40ps 69.40ps 69.40ps 69.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  48.50ps 48.50ps 48.50ps 48.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  48.50ps 48.50ps 48.50ps 48.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  54.70ps 54.70ps 54.70ps 54.70ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  21.60ps 21.60ps 21.60ps 21.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  45.20ps 45.20ps 45.20ps 45.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  44.70ps 44.70ps 44.70ps 44.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  63.90ps 63.90ps 63.90ps 63.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  66.50ps 66.50ps 66.50ps 66.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  52.20ps 52.20ps 52.20ps 52.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  59.40ps 59.40ps 59.40ps 59.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  67.60ps 67.60ps 67.60ps 67.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  50.80ps 50.80ps 50.80ps 50.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  61.50ps 61.50ps 61.50ps 61.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  52.20ps 52.20ps 52.20ps 52.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  52.10ps 52.10ps 52.10ps 52.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  40.80ps 40.80ps 40.80ps 40.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  49.50ps 49.50ps 49.50ps 49.50ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  69.60ps 69.60ps 69.60ps 69.60ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  71.10ps 71.10ps 71.10ps 71.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  38.80ps 38.80ps 38.80ps 38.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  46.20ps 46.20ps 46.20ps 46.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  52.90ps 52.90ps 52.90ps 52.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  58.60ps 58.60ps 58.60ps 58.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  38.00ps 38.00ps 38.00ps 38.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  37.30ps 37.30ps 37.30ps 37.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  38.80ps 38.80ps 38.80ps 38.80ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[1]/CLK  56.30ps 56.30ps 56.30ps 56.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  40.60ps 40.60ps 40.60ps 40.60ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[0]/CLK  56.30ps 56.30ps 56.30ps 56.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  42.50ps 42.50ps 42.50ps 42.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  38.20ps 38.20ps 38.20ps 38.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  42.20ps 42.20ps 42.20ps 42.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  40.10ps 40.10ps 40.10ps 40.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  51.60ps 51.60ps 51.60ps 51.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  34.60ps 34.60ps 34.60ps 34.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  29.80ps 29.80ps 29.80ps 29.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  30.10ps 30.10ps 30.10ps 30.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  34.40ps 34.40ps 34.40ps 34.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  31.90ps 31.90ps 31.90ps 31.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  34.10ps 34.10ps 34.10ps 34.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  34.10ps 34.10ps 34.10ps 34.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  33.30ps 33.30ps 33.30ps 33.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  33.30ps 33.30ps 33.30ps 33.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  33.00ps 33.00ps 33.00ps 33.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  31.70ps 31.70ps 31.70ps 31.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  31.60ps 31.60ps 31.60ps 31.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  31.20ps 31.20ps 31.20ps 31.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  30.60ps 30.60ps 30.60ps 30.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  27.20ps 27.20ps 27.20ps 27.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  27.10ps 27.10ps 27.10ps 27.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  26.20ps 26.20ps 26.20ps 26.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  26.10ps 26.10ps 26.10ps 26.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  25.90ps 25.90ps 25.90ps 25.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  25.90ps 25.90ps 25.90ps 25.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  25.80ps 25.80ps 25.80ps 25.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  24.90ps 24.90ps 24.90ps 24.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  24.90ps 24.90ps 24.90ps 24.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  24.40ps 24.40ps 24.40ps 24.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  24.40ps 24.40ps 24.40ps 24.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  24.40ps 24.40ps 24.40ps 24.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  21.90ps 21.90ps 21.90ps 21.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  21.60ps 21.60ps 21.60ps 21.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  21.40ps 21.40ps 21.40ps 21.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  19.30ps 19.30ps 19.30ps 19.30ps 0pf view_tc
MacroModel pin init_reg_reg/CLK  12.30ps 12.30ps 12.30ps 12.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  10.90ps 10.90ps 10.90ps 10.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[3]/CLK  12.90ps 12.90ps 12.90ps 12.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][23]/CLK  12.20ps 12.20ps 12.20ps 12.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  11.60ps 11.60ps 11.60ps 11.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][24]/CLK  10.90ps 10.90ps 10.90ps 10.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  10.90ps 10.90ps 10.90ps 10.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[14]/CLK  10.60ps 10.60ps 10.60ps 10.60ps 0pf view_tc
