--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf Nexys3_Master.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 118235 paths analyzed, 3491 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.243ns.
--------------------------------------------------------------------------------

Paths for end point _core/data_from_reg_2_3 (SLICE_X24Y18.C4), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.157ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.437 - 0.488)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y30.DOB1    Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X20Y43.B5      net (fanout=1)        2.498   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<1>
    SLICE_X20Y43.BMUX    Topbb                 0.364   _core/immediateL<8>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_514
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_6
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_6
    SLICE_X21Y36.B1      net (fanout=9)        1.069   data_from_ram_b<8>
    SLICE_X21Y36.B       Tilo                  0.259   N980
                                                       _core/core_state_read_index_2<3>1
    SLICE_X24Y18.C4      net (fanout=32)       2.705   _core/read_index_2<3>
    SLICE_X24Y18.CLK     Tas                   0.412   _core/data_from_reg_2<3>
                                                       _core/_RegisterFile/mux41_2_f7_G
                                                       _core/_RegisterFile/mux41_2_f7
                                                       _core/data_from_reg_2_3
    -------------------------------------------------  ---------------------------
    Total                                      9.157ns (2.885ns logic, 6.272ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.050ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.350 - 0.396)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y14.DOB1    Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X20Y43.B6      net (fanout=1)        2.391   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<1>
    SLICE_X20Y43.BMUX    Topbb                 0.364   _core/immediateL<8>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_514
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_6
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_6
    SLICE_X21Y36.B1      net (fanout=9)        1.069   data_from_ram_b<8>
    SLICE_X21Y36.B       Tilo                  0.259   N980
                                                       _core/core_state_read_index_2<3>1
    SLICE_X24Y18.C4      net (fanout=32)       2.705   _core/read_index_2<3>
    SLICE_X24Y18.CLK     Tas                   0.412   _core/data_from_reg_2<3>
                                                       _core/_RegisterFile/mux41_2_f7_G
                                                       _core/_RegisterFile/mux41_2_f7
                                                       _core/data_from_reg_2_3
    -------------------------------------------------  ---------------------------
    Total                                      9.050ns (2.885ns logic, 6.165ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.437 - 0.482)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y18.DOB1    Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X20Y43.B3      net (fanout=1)        2.222   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<1>
    SLICE_X20Y43.BMUX    Topbb                 0.364   _core/immediateL<8>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_514
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_6
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_6
    SLICE_X21Y36.B1      net (fanout=9)        1.069   data_from_ram_b<8>
    SLICE_X21Y36.B       Tilo                  0.259   N980
                                                       _core/core_state_read_index_2<3>1
    SLICE_X24Y18.C4      net (fanout=32)       2.705   _core/read_index_2<3>
    SLICE_X24Y18.CLK     Tas                   0.412   _core/data_from_reg_2<3>
                                                       _core/_RegisterFile/mux41_2_f7_G
                                                       _core/_RegisterFile/mux41_2_f7
                                                       _core/data_from_reg_2_3
    -------------------------------------------------  ---------------------------
    Total                                      8.881ns (2.885ns logic, 5.996ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point _core/data_from_reg_2_3 (SLICE_X24Y18.CX), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.142ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.437 - 0.488)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y30.DOB0    Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X18Y40.B4      net (fanout=1)        2.697   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<0>
    SLICE_X18Y40.BMUX    Topbb                 0.361   _core/immediateL<7>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_512
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_5
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_5
    SLICE_X30Y30.A3      net (fanout=10)       1.981   data_from_ram_b<7>
    SLICE_X30Y30.A       Tilo                  0.203   N88
                                                       _core/core_state_read_index_2<2>1
    SLICE_X24Y18.CX      net (fanout=16)       1.818   _core/read_index_2<2>
    SLICE_X24Y18.CLK     Tdick                 0.232   _core/data_from_reg_2<3>
                                                       _core/_RegisterFile/mux41_2_f7
                                                       _core/data_from_reg_2_3
    -------------------------------------------------  ---------------------------
    Total                                      9.142ns (2.646ns logic, 6.496ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.041ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.437 - 0.482)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y26.DOB0    Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X18Y40.C3      net (fanout=1)        2.571   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<0>
    SLICE_X18Y40.BMUX    Topcb                 0.386   _core/immediateL<7>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_513
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_5
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_5
    SLICE_X30Y30.A3      net (fanout=10)       1.981   data_from_ram_b<7>
    SLICE_X30Y30.A       Tilo                  0.203   N88
                                                       _core/core_state_read_index_2<2>1
    SLICE_X24Y18.CX      net (fanout=16)       1.818   _core/read_index_2<2>
    SLICE_X24Y18.CLK     Tdick                 0.232   _core/data_from_reg_2<3>
                                                       _core/_RegisterFile/mux41_2_f7
                                                       _core/data_from_reg_2_3
    -------------------------------------------------  ---------------------------
    Total                                      9.041ns (2.671ns logic, 6.370ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.967ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.350 - 0.396)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y14.DOB0    Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X18Y40.B2      net (fanout=1)        2.522   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<0>
    SLICE_X18Y40.BMUX    Topbb                 0.361   _core/immediateL<7>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_512
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_5
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_5
    SLICE_X30Y30.A3      net (fanout=10)       1.981   data_from_ram_b<7>
    SLICE_X30Y30.A       Tilo                  0.203   N88
                                                       _core/core_state_read_index_2<2>1
    SLICE_X24Y18.CX      net (fanout=16)       1.818   _core/read_index_2<2>
    SLICE_X24Y18.CLK     Tdick                 0.232   _core/data_from_reg_2<3>
                                                       _core/_RegisterFile/mux41_2_f7
                                                       _core/data_from_reg_2_3
    -------------------------------------------------  ---------------------------
    Total                                      8.967ns (2.646ns logic, 6.321ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point _core/data_from_reg_2_0 (SLICE_X24Y19.D1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.127ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.349 - 0.387)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X27Y29.A4      net (fanout=1)        3.046   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb
    SLICE_X27Y29.A       Tilo                  0.259   _core/immediateL<5>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux61
    SLICE_X31Y28.C3      net (fanout=108)      0.861   data_from_ram_b<5>
    SLICE_X31Y28.C       Tilo                  0.259   _core/_RegisterFile/mux81
                                                       _core/core_state_read_index_2<0>1
    SLICE_X24Y19.B1      net (fanout=17)       1.797   _core/read_index_2<0>
    SLICE_X24Y19.B       Tilo                  0.205   _core/data_from_reg_2<0>
                                                       _core/_RegisterFile/mux24_82
    SLICE_X24Y19.D1      net (fanout=1)        0.443   _core/_RegisterFile/mux24_82
    SLICE_X24Y19.CLK     Tas                   0.407   _core/data_from_reg_2<0>
                                                       _core/_RegisterFile/mux24_2_f7_F
                                                       _core/_RegisterFile/mux24_2_f7
                                                       _core/data_from_reg_2_0
    -------------------------------------------------  ---------------------------
    Total                                      9.127ns (2.980ns logic, 6.147ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.524ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.349 - 0.397)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X27Y29.A3      net (fanout=1)        2.443   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb
    SLICE_X27Y29.A       Tilo                  0.259   _core/immediateL<5>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux61
    SLICE_X31Y28.C3      net (fanout=108)      0.861   data_from_ram_b<5>
    SLICE_X31Y28.C       Tilo                  0.259   _core/_RegisterFile/mux81
                                                       _core/core_state_read_index_2<0>1
    SLICE_X24Y19.B1      net (fanout=17)       1.797   _core/read_index_2<0>
    SLICE_X24Y19.B       Tilo                  0.205   _core/data_from_reg_2<0>
                                                       _core/_RegisterFile/mux24_82
    SLICE_X24Y19.D1      net (fanout=1)        0.443   _core/_RegisterFile/mux24_82
    SLICE_X24Y19.CLK     Tas                   0.407   _core/data_from_reg_2<0>
                                                       _core/_RegisterFile/mux24_2_f7_F
                                                       _core/_RegisterFile/mux24_2_f7
                                                       _core/data_from_reg_2_0
    -------------------------------------------------  ---------------------------
    Total                                      8.524ns (2.980ns logic, 5.544ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3 (FF)
  Destination:          _core/data_from_reg_2_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.074ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.436 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3 to _core/data_from_reg_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y41.CQ      Tcko                  0.447   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3
    SLICE_X27Y29.A2      net (fanout=13)       2.396   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
    SLICE_X27Y29.A       Tilo                  0.259   _core/immediateL<5>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux61
    SLICE_X31Y28.C3      net (fanout=108)      0.861   data_from_ram_b<5>
    SLICE_X31Y28.C       Tilo                  0.259   _core/_RegisterFile/mux81
                                                       _core/core_state_read_index_2<0>1
    SLICE_X24Y19.B1      net (fanout=17)       1.797   _core/read_index_2<0>
    SLICE_X24Y19.B       Tilo                  0.205   _core/data_from_reg_2<0>
                                                       _core/_RegisterFile/mux24_82
    SLICE_X24Y19.D1      net (fanout=1)        0.443   _core/_RegisterFile/mux24_82
    SLICE_X24Y19.CLK     Tas                   0.407   _core/data_from_reg_2<0>
                                                       _core/_RegisterFile/mux24_2_f7_F
                                                       _core/_RegisterFile/mux24_2_f7
                                                       _core/data_from_reg_2_0
    -------------------------------------------------  ---------------------------
    Total                                      7.074ns (1.577ns logic, 5.497ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _vgaController/_pixelGenerator/random_number_7 (SLICE_X12Y20.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _vgaController/_pixelGenerator/random_number_6 (FF)
  Destination:          _vgaController/_pixelGenerator/random_number_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _vgaController/_pixelGenerator/random_number_6 to _vgaController/_pixelGenerator/random_number_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.CQ      Tcko                  0.200   _vgaController/_pixelGenerator/random_number<7>
                                                       _vgaController/_pixelGenerator/random_number_6
    SLICE_X12Y20.DX      net (fanout=2)        0.137   _vgaController/_pixelGenerator/random_number<6>
    SLICE_X12Y20.CLK     Tckdi       (-Th)    -0.048   _vgaController/_pixelGenerator/random_number<7>
                                                       _vgaController/_pixelGenerator/random_number_7
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point _vgaController/_pixelGenerator/random_number_1 (SLICE_X11Y22.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _vgaController/_pixelGenerator/random_number_0 (FF)
  Destination:          _vgaController/_pixelGenerator/random_number_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _vgaController/_pixelGenerator/random_number_0 to _vgaController/_pixelGenerator/random_number_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y22.AQ      Tcko                  0.198   _vgaController/_pixelGenerator/random_number<3>
                                                       _vgaController/_pixelGenerator/random_number_0
    SLICE_X11Y22.BX      net (fanout=2)        0.145   _vgaController/_pixelGenerator/random_number<0>
    SLICE_X11Y22.CLK     Tckdi       (-Th)    -0.059   _vgaController/_pixelGenerator/random_number<3>
                                                       _vgaController/_pixelGenerator/random_number_1
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.257ns logic, 0.145ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point _core/_RegisterFile/r27_13 (SLICE_X25Y40.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _core/core_state_FSM_FFd1 (FF)
  Destination:          _core/_RegisterFile/r27_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _core/core_state_FSM_FFd1 to _core/_RegisterFile/r27_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y40.AQ      Tcko                  0.200   _core/core_state_FSM_FFd5
                                                       _core/core_state_FSM_FFd1
    SLICE_X25Y40.B6      net (fanout=17)       0.031   _core/core_state_FSM_FFd1
    SLICE_X25Y40.CLK     Tah         (-Th)    -0.215   _core/_RegisterFile/r27<15>
                                                       _core/core_state_write_data<13>5
                                                       _core/_RegisterFile/r27_13
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.415ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y26.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.243|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 118235 paths, 0 nets, and 7690 connections

Design statistics:
   Minimum period:   9.243ns{1}   (Maximum frequency: 108.190MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 09 13:38:34 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 270 MB



