<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_merlin_axi_translator_1950/sim/qsys_top_altera_merlin_axi_translator_1950_sjnedva.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_translator_1950" />
 <file
   path="altera_merlin_master_translator_192/sim/qsys_top_altera_merlin_master_translator_192_lykd4la.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_translator_192" />
 <file
   path="altera_merlin_slave_translator_191/sim/qsys_top_altera_merlin_slave_translator_191_x56fcki.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_translator_191" />
 <file
   path="altera_merlin_axi_master_ni_1980/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_master_ni_1980" />
 <file
   path="altera_merlin_axi_master_ni_1980/sim/qsys_top_altera_merlin_axi_master_ni_1980_4qd7sla.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_master_ni_1980" />
 <file
   path="altera_merlin_master_agent_1922/sim/qsys_top_altera_merlin_master_agent_1922_fy3n5ti.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_agent_1922" />
 <file
   path="altera_avalon_sc_fifo_1932/sim/qsys_top_altera_avalon_sc_fifo_1932_w27kryi.v"
   type="VERILOG"
   library="altera_avalon_sc_fifo_1932" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_gcqwp2y.v"
   type="VERILOG"
   library="altera_merlin_axi_slave_ni_1990"
   hasInlineConfiguration="true" />
 <file
   path="altera_avalon_st_pipeline_stage_1930/sim/qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_pipeline_stage_1930" />
 <file
   path="altera_avalon_st_pipeline_stage_1930/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_pipeline_stage_1930" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_tplleti.v"
   type="VERILOG"
   library="altera_merlin_axi_slave_ni_1990"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_mywkkii.v"
   type="VERILOG"
   library="altera_merlin_axi_slave_ni_1990"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_hodfuyi.v"
   type="VERILOG"
   library="altera_merlin_axi_slave_ni_1990"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/compare_eq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/rd_response_mem_kfp6lhq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/rd_comp_sel_kfp6lhq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/rd_pri_mux_kfp6lhq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/rd_sipo_plus_kfp6lhq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/wr_response_mem_kfp6lhq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/wr_comp_sel_kfp6lhq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/wr_pri_mux_kfp6lhq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/wr_sipo_plus_kfp6lhq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_slave_agent_1921/sim/qsys_top_altera_merlin_slave_agent_1921_b6r3djy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_1921" />
 <file
   path="altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_rx2ukqy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_o3oc6ry.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_b63ghlq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_nfdomgy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_zpqxbzy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_5qannyi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_fqkghqy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_za73hyq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_giy2dka.v"
   type="VERILOG"
   library="altera_merlin_traffic_limiter_1921"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_1921" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_1921" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/qsys_top_altera_merlin_traffic_limiter_1921_oarheta.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_1921" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_a4qrc6i.v"
   type="VERILOG"
   library="altera_merlin_burst_adapter_1932"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/qsys_top_altera_merlin_burst_adapter_1932_jnftf5a.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_oyhaejq.v"
   type="VERILOG"
   library="altera_merlin_burst_adapter_1932"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/qsys_top_altera_merlin_burst_adapter_1932_zhi4qhi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_2jk56vy.v"
   type="VERILOG"
   library="altera_merlin_burst_adapter_1932"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/qsys_top_altera_merlin_burst_adapter_1932_q73nwwa.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_obbw62y.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_33uqr2q.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_mhkzrla.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_yfi4tyq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_q6oxj5i.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_rccxyia.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_rm46krq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_olmaybi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_glivj6a.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_width_adapter_1940/sim/qsys_top_altera_merlin_width_adapter_1940_ucmahuy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/qsys_top_altera_merlin_width_adapter_1940_d7wntna.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/qsys_top_altera_merlin_width_adapter_1940_64uwzyq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/qsys_top_altera_merlin_width_adapter_1940_2rtaj4q.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="st_dc_fifo_1951/sim/qsys_top_st_dc_fifo_1951_znub4mq.v"
   type="VERILOG"
   library="st_dc_fifo_1951" />
 <file
   path="st_dc_fifo_1951/sim/altera_reset_synchronizer.v"
   type="SYSTEM_VERILOG"
   library="st_dc_fifo_1951" />
 <file
   path="st_dc_fifo_1951/sim/altera_dcfifo_synchronizer_bundle.v"
   type="VERILOG"
   library="st_dc_fifo_1951" />
 <file
   path="st_dc_fifo_1951/sim/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="st_dc_fifo_1951" />
 <file
   path="altera_mm_interconnect_1920/sim/qsys_top_altera_mm_interconnect_1920_pq3wixi.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_xdbjgbi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_7zim2ca.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_3wbbufi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_hzrdp6a.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_ri3o7qq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_qavdatq.v"
   type="VERILOG"
   library="altera_merlin_traffic_limiter_1921"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_1921" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_1921" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/qsys_top_altera_merlin_traffic_limiter_1921_pzzjgfa.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_1921" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_vnqgxaq.v"
   type="VERILOG"
   library="altera_merlin_burst_adapter_1932"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/qsys_top_altera_merlin_burst_adapter_1932_ushncni.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_dt7zjqy.v"
   type="VERILOG"
   library="altera_merlin_burst_adapter_1932"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/qsys_top_altera_merlin_burst_adapter_1932_t2inumi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_burst_adapter_1932/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1932" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_jrlc7cq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_lzsnmoa.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_qatmvey.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_p7vgkbq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_xltu7ja.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_j5hb25y.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_dpvcbsy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_oie3boi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_qyyslsa.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_width_adapter_1940/sim/qsys_top_altera_merlin_width_adapter_1940_i6v7rii.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/qsys_top_altera_merlin_width_adapter_1940_x5xqwdy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_mm_interconnect_1920/sim/qsys_top_altera_mm_interconnect_1920_b6r35vi.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_wqt7qli.v"
   type="VERILOG"
   library="altera_merlin_axi_slave_ni_1990"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_7rfik7q.v"
   type="VERILOG"
   library="altera_merlin_axi_slave_ni_1990"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_w3red7q.v"
   type="VERILOG"
   library="altera_merlin_axi_slave_ni_1990"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ctm5tey.v"
   type="VERILOG"
   library="altera_merlin_axi_slave_ni_1990"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/compare_eq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/rd_response_mem_vjrabui.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/rd_comp_sel_vjrabui.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/rd_pri_mux_vjrabui.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/rd_sipo_plus_vjrabui.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/wr_response_mem_vjrabui.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/wr_comp_sel_vjrabui.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/wr_pri_mux_vjrabui.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/wr_sipo_plus_vjrabui.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_axi_slave_ni_1990/sim/qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_slave_ni_1990" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_7a3ltra.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_qcsuy2y.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_ag77fna.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_eyom6ci.v"
   type="VERILOG"
   library="altera_merlin_traffic_limiter_1921"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_1921" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_1921" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/qsys_top_altera_merlin_traffic_limiter_1921_ml4qsci.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_4vlon3q.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_y6ppdoy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_vr43bja.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_zoozktq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_width_adapter_1940/sim/qsys_top_altera_merlin_width_adapter_1940_33xal7i.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/qsys_top_altera_merlin_width_adapter_1940_mgyhula.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="hs_clk_xer_1940/sim/qsys_top_hs_clk_xer_1940_jv2gq6y.v"
   type="VERILOG"
   library="hs_clk_xer_1940" />
 <file
   path="hs_clk_xer_1940/sim/alt_hiconnect_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="hs_clk_xer_1940" />
 <file
   path="hs_clk_xer_1940/sim/altera_reset_synchronizer.v"
   type="SYSTEM_VERILOG"
   library="hs_clk_xer_1940" />
 <file
   path="hs_clk_xer_1940/sim/alt_hiconnect_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="hs_clk_xer_1940" />
 <file
   path="hs_clk_xer_1940/sim/altera_std_synchronizer.v"
   type="SYSTEM_VERILOG"
   library="hs_clk_xer_1940" />
 <file
   path="hs_clk_xer_1940/sim/alt_hiconnect_handshake_clock_crosser.sdc"
   type="SDC_ENTITY"
   library="hs_clk_xer_1940" />
 <file
   path="altera_mm_interconnect_1920/sim/qsys_top_altera_mm_interconnect_1920_tzxrmbi.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_mm_interconnect_1920/sim/qsys_top_altera_mm_interconnect_1920_j7dvj2y.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_irq_mapper_2001/sim/qsys_top_altera_irq_mapper_2001_rxikitq.sv"
   type="SYSTEM_VERILOG"
   library="altera_irq_mapper_2001" />
 <file
   path="altera_irq_mapper_2001/sim/qsys_top_altera_irq_mapper_2001_j4mn3ji.sv"
   type="SYSTEM_VERILOG"
   library="altera_irq_mapper_2001" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_1922" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_1922" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_1922" />
 <file
   path="sim/qsys_top.v"
   type="VERILOG"
   library="qsys_top"
   hasInlineConfiguration="true" />
 <topLevel name="qsys_top.qsys_top" />
 <deviceFamily name="agilex7" />
 <device name="AGFB027R24C2E2VR2" />
 <modelMap controllerPath="qsys_top.ocm" modelPath="qsys_top.ocm" />
 <modelMap
   controllerPath="qsys_top.dfd_subsystem.ddr4_wr_rd_0.intel_onchip_memory_1"
   modelPath="qsys_top.dfd_subsystem.ddr4_wr_rd_0.intel_onchip_memory_1" />
</simPackage>
