#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jan 28 20:37:15 2026
# Process ID         : 1196
# Current directory  : C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1
# Command line       : vivado.exe -log fec_gth_loopback_top_nogate.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fec_gth_loopback_top_nogate.tcl -notrace
# Log file           : C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top_nogate.vdi
# Journal file       : C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1\vivado.jou
# Running On         : FSO-A
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 68263 MB
# Swap memory        : 10200 MB
# Total Virtual      : 78464 MB
# Available Virtual  : 49195 MB
#-----------------------------------------------------------
Sourcing tcl script 'D:/2024_2/Vivado/2024.2/scripts/Vivado_init.tcl'
source fec_gth_loopback_top_nogate.tcl -notrace
Command: link_design -top fec_gth_loopback_top_nogate -part xczu15eg-ffvb1156-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu15eg-ffvb1156-2-i
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/div_gen_0/div_gen_0.dcp' for cell 'u_ber_calc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_sys/clk_wiz_sys.dcp' for cell 'u_clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r.dcp' for cell 'u_fec_rx/u_rx_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/rs_decoder_0/rs_decoder_0.dcp' for cell 'u_fec_rx/u_rs_decode_backend/Decoder_U0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/rs_encoder_0/rs_encoder_0.dcp' for cell 'u_fec_tx/u_rs_encode_frontend/Encoder'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/fifo_0/fifo_0.dcp' for cell 'u_fec_tx/u_rs_encode_frontend/fifo0_inst2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0.dcp' for cell 'u_gth_raw/u_gth'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.350 . Memory (MB): peak = 1591.840 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5935 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r.xdc] for cell 'u_fec_rx/u_rx_fifo/U0'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r.xdc] for cell 'u_fec_rx/u_rx_fifo/U0'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r.xdc] for cell 'u_fec_tx/u_tx_fifo/U0'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r.xdc] for cell 'u_fec_tx/u_tx_fifo/U0'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/vio_2/vio_2.xdc] for cell 'u_vio_ctrl'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/vio_2/vio_2.xdc] for cell 'u_vio_ctrl'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'u_gth_raw/u_gth/inst'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'u_gth_raw/u_gth/inst'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/fifo_0/fifo_0.xdc] for cell 'u_fec_tx/u_rs_encode_frontend/fifo0_inst2/U0'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/fifo_0/fifo_0.xdc] for cell 'u_fec_tx/u_rs_encode_frontend/fifo0_inst2/U0'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_sys/clk_wiz_sys_board.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_sys/clk_wiz_sys_board.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_sys/clk_wiz_sys.xdc] for cell 'u_clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_sys/clk_wiz_sys.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_sys/clk_wiz_sys.xdc:54]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2583.191 ; gain = 939.883
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_sys/clk_wiz_sys.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/constrs_1/new/system_cons.xdc]
Finished Parsing XDC File [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/constrs_1/new/system_cons.xdc]
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r_clocks.xdc] for cell 'u_fec_rx/u_rx_fifo/U0'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r_clocks.xdc] for cell 'u_fec_rx/u_rx_fifo/U0'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r_clocks.xdc] for cell 'u_fec_tx/u_tx_fifo/U0'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r_clocks.xdc] for cell 'u_fec_tx/u_tx_fifo/U0'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/fifo_0/fifo_0_clocks.xdc] for cell 'u_fec_tx/u_rs_encode_frontend/fifo0_inst2/U0'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/fifo_0/fifo_0_clocks.xdc] for cell 'u_fec_tx/u_rs_encode_frontend/fifo0_inst2/U0'
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT u_gth_raw/u_bufg_rx
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT u_gth_raw/u_bufg_tx
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell u_fec_tx/u_rs_encode_frontend/fifo0_inst2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
INFO: [Project 1-1687] 19 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2591.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances
  RAM32X1S => RAM32X1S (RAMS32): 16 instances

20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 2591.934 ; gain = 2088.824
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 32 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.466 . Memory (MB): peak = 2756.059 ; gain = 164.125

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 360256972

Time (s): cpu = 00:00:06 ; elapsed = 00:00:00.914 . Memory (MB): peak = 2756.059 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_1 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 119f7d8f4b50246b.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = e66c75b19da78455.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = 38d4d47a67d52cdb.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3023.031 ; gain = 0.000
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3023.031 ; gain = 0.000
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3023.031 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 3023.031 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 2317b04dc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 3023.031 ; gain = 22.387
Phase 1.1 Core Generation And Design Setup | Checksum: 2317b04dc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 3023.031 ; gain = 22.387

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2317b04dc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 3023.031 ; gain = 22.387
Phase 1 Initialization | Checksum: 2317b04dc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 3023.031 ; gain = 22.387

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2317b04dc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 3024.730 ; gain = 24.086

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2317b04dc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 3024.730 ; gain = 24.086
Phase 2 Timer Update And Timing Data Collection | Checksum: 2317b04dc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 3024.730 ; gain = 24.086

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 18 inverters resulting in an inversion of 105 pins
INFO: [Opt 31-138] Pushed 13 inverter(s) to 98 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 3355010f7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 3024.730 ; gain = 24.086
Retarget | Checksum: 3355010f7
INFO: [Opt 31-389] Phase Retarget created 18 cells and removed 75 cells
INFO: [Opt 31-1021] In phase Retarget, 124 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2f5639d8e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 3024.730 ; gain = 24.086
Constant propagation | Checksum: 2f5639d8e
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 68 cells
INFO: [Opt 31-1021] In phase Constant propagation, 74 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3024.730 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3024.730 ; gain = 0.000
Phase 5 Sweep | Checksum: 2f8ed6dee

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3024.730 ; gain = 24.086
Sweep | Checksum: 2f8ed6dee
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2193 cells
INFO: [Opt 31-1021] In phase Sweep, 2071 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 2f8ed6dee

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3024.730 ; gain = 24.086
BUFG optimization | Checksum: 2f8ed6dee
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2f8ed6dee

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3024.730 ; gain = 24.086
Shift Register Optimization | Checksum: 2f8ed6dee
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2f8ed6dee

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3024.730 ; gain = 24.086
Post Processing Netlist | Checksum: 2f8ed6dee
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 82 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 21cc57e9c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3024.730 ; gain = 24.086

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.038 . Memory (MB): peak = 3024.730 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 21cc57e9c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3024.730 ; gain = 24.086
Phase 9 Finalization | Checksum: 21cc57e9c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3024.730 ; gain = 24.086
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              18  |              75  |                                            124  |
|  Constant propagation         |              11  |              68  |                                             74  |
|  Sweep                        |               0  |            2193  |                                           2071  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             82  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 21cc57e9c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3024.730 ; gain = 24.086

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 9 BRAM(s) out of a total of 546 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 21 WE to EN ports
Number of BRAM Ports augmented: 21 newly gated: 469 Total Ports: 1092
Ending PowerOpt Patch Enables Task | Checksum: 301aa6413

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5105.812 ; gain = 0.000
Ending Power Optimization Task | Checksum: 301aa6413

Time (s): cpu = 00:01:52 ; elapsed = 00:00:33 . Memory (MB): peak = 5105.812 ; gain = 2081.082

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 301aa6413

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 5105.812 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 5105.812 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2d9271bd2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.973 . Memory (MB): peak = 5105.812 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:29 ; elapsed = 00:01:05 . Memory (MB): peak = 5105.812 ; gain = 2513.879
INFO: [Vivado 12-24828] Executing command : report_drc -file fec_gth_loopback_top_nogate_drc_opted.rpt -pb fec_gth_loopback_top_nogate_drc_opted.pb -rpx fec_gth_loopback_top_nogate_drc_opted.rpx
Command: report_drc -file fec_gth_loopback_top_nogate_drc_opted.rpt -pb fec_gth_loopback_top_nogate_drc_opted.pb -rpx fec_gth_loopback_top_nogate_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 32 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top_nogate_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 5105.812 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5105.812 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 5105.812 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 5105.812 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5105.812 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 5105.812 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 5105.812 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top_nogate_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 32 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 32 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 32 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 5105.812 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 23257053d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 5105.812 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 5105.812 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 291050639

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5105.812 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 371f2f9d9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 5105.812 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 371f2f9d9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 5105.812 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 371f2f9d9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 5105.812 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 378e6fa47

Time (s): cpu = 00:00:52 ; elapsed = 00:00:16 . Memory (MB): peak = 5105.812 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 2910eb2c1

Time (s): cpu = 00:00:53 ; elapsed = 00:00:17 . Memory (MB): peak = 5105.812 ; gain = 0.000

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 36d251ab4

Time (s): cpu = 00:00:53 ; elapsed = 00:00:17 . Memory (MB): peak = 5105.812 ; gain = 0.000

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 36d251ab4

Time (s): cpu = 00:01:09 ; elapsed = 00:00:21 . Memory (MB): peak = 5105.812 ; gain = 0.000

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 2b7bca4af

Time (s): cpu = 00:01:12 ; elapsed = 00:00:23 . Memory (MB): peak = 5105.812 ; gain = 0.000

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 2b0085299

Time (s): cpu = 00:01:21 ; elapsed = 00:00:25 . Memory (MB): peak = 5105.812 ; gain = 0.000

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 2b0085299

Time (s): cpu = 00:01:21 ; elapsed = 00:00:25 . Memory (MB): peak = 5105.812 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 2b0085299

Time (s): cpu = 00:01:21 ; elapsed = 00:00:25 . Memory (MB): peak = 5105.812 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 32b4b5168

Time (s): cpu = 00:01:22 ; elapsed = 00:00:25 . Memory (MB): peak = 5105.812 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 32b4b5168

Time (s): cpu = 00:01:22 ; elapsed = 00:00:25 . Memory (MB): peak = 5105.812 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 336e7bf15

Time (s): cpu = 00:01:22 ; elapsed = 00:00:25 . Memory (MB): peak = 5105.812 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 30c9b92c2

Time (s): cpu = 00:04:20 ; elapsed = 00:01:08 . Memory (MB): peak = 5375.926 ; gain = 270.113

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 34a94035c

Time (s): cpu = 00:04:29 ; elapsed = 00:01:09 . Memory (MB): peak = 5375.926 ; gain = 270.113

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1634 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 719 nets or LUTs. Breaked 0 LUT, combined 719 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 60 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 52 nets.  Re-placed 302 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 52 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 302 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 5375.926 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 5375.926 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            719  |                   719  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    52  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            719  |                   771  |           0  |           5  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2cb1ac66f

Time (s): cpu = 00:04:45 ; elapsed = 00:01:16 . Memory (MB): peak = 5375.926 ; gain = 270.113
Phase 2.5 Global Place Phase2 | Checksum: 2aed8e308

Time (s): cpu = 00:05:08 ; elapsed = 00:01:21 . Memory (MB): peak = 5375.926 ; gain = 270.113
Phase 2 Global Placement | Checksum: 2aed8e308

Time (s): cpu = 00:05:08 ; elapsed = 00:01:21 . Memory (MB): peak = 5375.926 ; gain = 270.113

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 35f768907

Time (s): cpu = 00:05:36 ; elapsed = 00:01:27 . Memory (MB): peak = 5375.926 ; gain = 270.113

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2c450e50f

Time (s): cpu = 00:05:47 ; elapsed = 00:01:29 . Memory (MB): peak = 5375.926 ; gain = 270.113

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 26a9683fb

Time (s): cpu = 00:06:26 ; elapsed = 00:01:37 . Memory (MB): peak = 5375.926 ; gain = 270.113

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 299aa71c7

Time (s): cpu = 00:06:45 ; elapsed = 00:01:44 . Memory (MB): peak = 5375.926 ; gain = 270.113
Phase 3.3.2 Slice Area Swap | Checksum: 299aa71c7

Time (s): cpu = 00:06:45 ; elapsed = 00:01:44 . Memory (MB): peak = 5375.926 ; gain = 270.113
Phase 3.3 Small Shape DP | Checksum: 2f6f1fd04

Time (s): cpu = 00:07:30 ; elapsed = 00:01:54 . Memory (MB): peak = 5375.926 ; gain = 270.113

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 34fc34ef6

Time (s): cpu = 00:07:31 ; elapsed = 00:01:56 . Memory (MB): peak = 5375.926 ; gain = 270.113

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 30b8400fb

Time (s): cpu = 00:07:32 ; elapsed = 00:01:56 . Memory (MB): peak = 5375.926 ; gain = 270.113
Phase 3 Detail Placement | Checksum: 30b8400fb

Time (s): cpu = 00:07:32 ; elapsed = 00:01:56 . Memory (MB): peak = 5375.926 ; gain = 270.113

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 204f8ed1f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 32 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.045 | TNS=-0.080 |
Phase 1 Physical Synthesis Initialization | Checksum: 149b8646e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:00.398 . Memory (MB): peak = 5375.926 ; gain = 0.000
INFO: [Place 46-35] Processed net tx_path_rst_n, inserted BUFG to drive 4952 loads.
INFO: [Place 46-35] Processed net u_ber_calc/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q, inserted BUFG to drive 2174 loads.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 253c40161

Time (s): cpu = 00:00:08 ; elapsed = 00:00:01 . Memory (MB): peak = 5375.926 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e7790fca

Time (s): cpu = 00:08:29 ; elapsed = 00:02:08 . Memory (MB): peak = 5375.926 ; gain = 270.113

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.038. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f4e5739f

Time (s): cpu = 00:08:31 ; elapsed = 00:02:10 . Memory (MB): peak = 5375.926 ; gain = 270.113

Time (s): cpu = 00:08:31 ; elapsed = 00:02:10 . Memory (MB): peak = 5375.926 ; gain = 270.113
Phase 4.1 Post Commit Optimization | Checksum: 1f4e5739f

Time (s): cpu = 00:08:32 ; elapsed = 00:02:10 . Memory (MB): peak = 5375.926 ; gain = 270.113
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 5375.926 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cb777a56

Time (s): cpu = 00:08:54 ; elapsed = 00:02:18 . Memory (MB): peak = 5375.926 ; gain = 270.113

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1cb777a56

Time (s): cpu = 00:08:55 ; elapsed = 00:02:18 . Memory (MB): peak = 5375.926 ; gain = 270.113
Phase 4.3 Placer Reporting | Checksum: 1cb777a56

Time (s): cpu = 00:08:55 ; elapsed = 00:02:19 . Memory (MB): peak = 5375.926 ; gain = 270.113

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 5375.926 ; gain = 0.000

Time (s): cpu = 00:08:56 ; elapsed = 00:02:20 . Memory (MB): peak = 5375.926 ; gain = 270.113
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26c9c9abc

Time (s): cpu = 00:08:56 ; elapsed = 00:02:20 . Memory (MB): peak = 5375.926 ; gain = 270.113
Ending Placer Task | Checksum: 1bbd17c62

Time (s): cpu = 00:08:57 ; elapsed = 00:02:20 . Memory (MB): peak = 5375.926 ; gain = 270.113
121 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:09:04 ; elapsed = 00:02:21 . Memory (MB): peak = 5375.926 ; gain = 270.113
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file fec_gth_loopback_top_nogate_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.106 . Memory (MB): peak = 5375.926 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file fec_gth_loopback_top_nogate_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.185 . Memory (MB): peak = 5375.926 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file fec_gth_loopback_top_nogate_utilization_placed.rpt -pb fec_gth_loopback_top_nogate_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.077 . Memory (MB): peak = 5375.926 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 5375.926 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5375.926 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 5375.926 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 5375.926 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 5375.926 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 5375.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top_nogate_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:20 ; elapsed = 00:00:04 . Memory (MB): peak = 5375.926 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.038 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.066 . Memory (MB): peak = 5375.926 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 5375.926 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5375.926 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 5375.926 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 5375.926 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 5375.926 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 5375.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top_nogate_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [DRC 23-27] Running DRC with 32 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 32 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3bae7697 ConstDB: 0 ShapeSum: c01cedb5 RouteDB: c0061816
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.626 . Memory (MB): peak = 5418.688 ; gain = 0.000
Post Restoration Checksum: NetGraph: ca55bd94 | NumContArr: 5ce110aa | Constraints: d8d94cbb | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2c2b91596

Time (s): cpu = 00:00:28 ; elapsed = 00:00:05 . Memory (MB): peak = 5484.465 ; gain = 65.777

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2c2b91596

Time (s): cpu = 00:00:29 ; elapsed = 00:00:05 . Memory (MB): peak = 5484.465 ; gain = 65.777

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2c2b91596

Time (s): cpu = 00:00:29 ; elapsed = 00:00:05 . Memory (MB): peak = 5484.465 ; gain = 65.777

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2dafdfc5e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:08 . Memory (MB): peak = 6693.527 ; gain = 1274.840

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18b41b386

Time (s): cpu = 00:00:50 ; elapsed = 00:00:11 . Memory (MB): peak = 6693.527 ; gain = 1274.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.055  | TNS=0.000  | WHS=-0.969 | THS=-4.407 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 21359bea0

Time (s): cpu = 00:01:27 ; elapsed = 00:00:16 . Memory (MB): peak = 6693.527 ; gain = 1274.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.055  | TNS=-0.010 | WHS=-1.516 | THS=-6.054 |

Phase 2.5 Update Timing for Bus Skew | Checksum: 17d5a7dfc

Time (s): cpu = 00:01:27 ; elapsed = 00:00:16 . Memory (MB): peak = 6693.527 ; gain = 1274.840

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000940114 %
  Global Horizontal Routing Utilization  = 0.000184485 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 61321
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 56207
  Number of Partially Routed Nets     = 5114
  Number of Node Overlaps             = 3

Phase 2 Router Initialization | Checksum: 15a5506cd

Time (s): cpu = 00:01:31 ; elapsed = 00:00:18 . Memory (MB): peak = 6885.125 ; gain = 1466.438

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 15a5506cd

Time (s): cpu = 00:01:31 ; elapsed = 00:00:18 . Memory (MB): peak = 6885.125 ; gain = 1466.438

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: f898b9c2

Time (s): cpu = 00:01:56 ; elapsed = 00:00:26 . Memory (MB): peak = 6885.125 ; gain = 1466.438
Phase 4 Initial Routing | Checksum: 896bf098

Time (s): cpu = 00:01:57 ; elapsed = 00:00:26 . Memory (MB): peak = 6885.125 ; gain = 1466.438
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+======================+======================+====================+
| Launch Setup Clock   | Launch Hold Clock    | Pin                |
+======================+======================+====================+
| clk_out1_clk_wiz_sys | clk_out1_clk_wiz_sys | cdr_core_ff1_reg/D |
| clk_out1_clk_wiz_sys | clk_out1_clk_wiz_sys | tx_act_cdc1_reg/D  |
+----------------------+----------------------+--------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 14712
 Number of Nodes with overlaps = 1388
 Number of Nodes with overlaps = 216
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.076  | TNS=0.000  | WHS=-0.099 | THS=-0.186 |

Phase 5.1 Global Iteration 0 | Checksum: 200ffe68f

Time (s): cpu = 00:03:49 ; elapsed = 00:01:12 . Memory (MB): peak = 6885.125 ; gain = 1466.438

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 1fde1229d

Time (s): cpu = 00:03:49 ; elapsed = 00:01:12 . Memory (MB): peak = 6885.125 ; gain = 1466.438
Phase 5 Rip-up And Reroute | Checksum: 1fde1229d

Time (s): cpu = 00:03:50 ; elapsed = 00:01:12 . Memory (MB): peak = 6885.125 ; gain = 1466.438

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.307 | TNS=-0.437 | WHS=0.010  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.307 | TNS=-0.437 | WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2079164da

Time (s): cpu = 00:04:14 ; elapsed = 00:01:20 . Memory (MB): peak = 6885.125 ; gain = 1466.438

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2079164da

Time (s): cpu = 00:04:14 ; elapsed = 00:01:20 . Memory (MB): peak = 6885.125 ; gain = 1466.438
Phase 6 Delay and Skew Optimization | Checksum: 2079164da

Time (s): cpu = 00:04:15 ; elapsed = 00:01:20 . Memory (MB): peak = 6885.125 ; gain = 1466.438

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.103 | TNS=-0.199 | WHS=0.010  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 225df37bf

Time (s): cpu = 00:04:29 ; elapsed = 00:01:22 . Memory (MB): peak = 6885.125 ; gain = 1466.438
Phase 7 Post Hold Fix | Checksum: 225df37bf

Time (s): cpu = 00:04:29 ; elapsed = 00:01:22 . Memory (MB): peak = 6885.125 ; gain = 1466.438

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.34932 %
  Global Horizontal Routing Utilization  = 2.87922 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 55.3991%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 61.1374%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.0769%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.8077%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 225df37bf

Time (s): cpu = 00:04:31 ; elapsed = 00:01:22 . Memory (MB): peak = 6885.125 ; gain = 1466.438

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 225df37bf

Time (s): cpu = 00:04:31 ; elapsed = 00:01:22 . Memory (MB): peak = 6885.125 ; gain = 1466.438

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 225df37bf

Time (s): cpu = 00:04:36 ; elapsed = 00:01:24 . Memory (MB): peak = 6885.125 ; gain = 1466.438

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 225df37bf

Time (s): cpu = 00:04:36 ; elapsed = 00:01:24 . Memory (MB): peak = 6885.125 ; gain = 1466.438

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 225df37bf

Time (s): cpu = 00:04:37 ; elapsed = 00:01:24 . Memory (MB): peak = 6885.125 ; gain = 1466.438

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.103 | TNS=-0.199 | WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 13 Post Router Timing | Checksum: 225df37bf

Time (s): cpu = 00:04:37 ; elapsed = 00:01:24 . Memory (MB): peak = 6885.125 ; gain = 1466.438
Time taken to check if laguna hold fix is required (in secs): 0

Phase 14 Physical Synthesis in Router

Phase 14.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.103 | TNS=-0.198 | WHS=0.011 | THS=0.000 |
Phase 14.1 Physical Synthesis Initialization | Checksum: 225df37bf

Time (s): cpu = 00:05:24 ; elapsed = 00:01:31 . Memory (MB): peak = 6885.125 ; gain = 1466.438

Phase 14.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.103 | TNS=-0.198 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.095. Path group: clk_out2_clk_wiz_sys. Processed net: tx_act_cdc1.
INFO: [Physopt 32-952] Improved path group WNS = -0.059. Path group: clk_out2_clk_wiz_sys. Processed net: cdr_core_ff1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_clk_wiz_sys. Processed net: tx_act_cdc1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_clk_wiz_sys. Processed net: u_gth_raw/tx_active.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.059 | TNS=-0.109 | WHS=0.011 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 6885.125 ; gain = 0.000
Phase 14.2 Critical Path Optimization | Checksum: 21af10ea3

Time (s): cpu = 00:05:31 ; elapsed = 00:01:32 . Memory (MB): peak = 6885.125 ; gain = 1466.438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 6885.125 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.059 | TNS=-0.109 | WHS=0.011 | THS=0.000 |
Phase 14 Physical Synthesis in Router | Checksum: 22f70093c

Time (s): cpu = 00:05:32 ; elapsed = 00:01:33 . Memory (MB): peak = 6885.125 ; gain = 1466.438
Total Elapsed time in route_design: 92.643 secs

Phase 15 Post-Route Event Processing
Phase 15 Post-Route Event Processing | Checksum: 225c524d2

Time (s): cpu = 00:05:33 ; elapsed = 00:01:33 . Memory (MB): peak = 6885.125 ; gain = 1466.438
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 225c524d2

Time (s): cpu = 00:05:33 ; elapsed = 00:01:33 . Memory (MB): peak = 6885.125 ; gain = 1466.438

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
157 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:40 ; elapsed = 00:01:34 . Memory (MB): peak = 6885.125 ; gain = 1509.199
INFO: [Vivado 12-24828] Executing command : report_drc -file fec_gth_loopback_top_nogate_drc_routed.rpt -pb fec_gth_loopback_top_nogate_drc_routed.pb -rpx fec_gth_loopback_top_nogate_drc_routed.rpx
Command: report_drc -file fec_gth_loopback_top_nogate_drc_routed.rpt -pb fec_gth_loopback_top_nogate_drc_routed.pb -rpx fec_gth_loopback_top_nogate_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 32 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top_nogate_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file fec_gth_loopback_top_nogate_methodology_drc_routed.rpt -pb fec_gth_loopback_top_nogate_methodology_drc_routed.pb -rpx fec_gth_loopback_top_nogate_methodology_drc_routed.rpx
Command: report_methodology -file fec_gth_loopback_top_nogate_methodology_drc_routed.rpt -pb fec_gth_loopback_top_nogate_methodology_drc_routed.pb -rpx fec_gth_loopback_top_nogate_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 32 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top_nogate_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file fec_gth_loopback_top_nogate_timing_summary_routed.rpt -pb fec_gth_loopback_top_nogate_timing_summary_routed.pb -rpx fec_gth_loopback_top_nogate_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 32 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file fec_gth_loopback_top_nogate_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file fec_gth_loopback_top_nogate_route_status.rpt -pb fec_gth_loopback_top_nogate_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file fec_gth_loopback_top_nogate_power_routed.rpt -pb fec_gth_loopback_top_nogate_power_summary_routed.pb -rpx fec_gth_loopback_top_nogate_power_routed.rpx
Command: report_power -file fec_gth_loopback_top_nogate_power_routed.rpt -pb fec_gth_loopback_top_nogate_power_summary_routed.pb -rpx fec_gth_loopback_top_nogate_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
174 Infos, 22 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:12 ; elapsed = 00:00:20 . Memory (MB): peak = 6885.125 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file fec_gth_loopback_top_nogate_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file fec_gth_loopback_top_nogate_bus_skew_routed.rpt -pb fec_gth_loopback_top_nogate_bus_skew_routed.pb -rpx fec_gth_loopback_top_nogate_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 32 CPUs
generate_parallel_reports: Time (s): cpu = 00:02:42 ; elapsed = 00:00:31 . Memory (MB): peak = 6885.125 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 6885.125 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 6885.125 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6885.125 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.584 . Memory (MB): peak = 6885.125 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 6885.125 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 6885.125 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 6885.125 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top_nogate_routed.dcp' has been generated.
Command: write_bitstream -force fec_gth_loopback_top_nogate.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 32 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./fec_gth_loopback_top_nogate.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
188 Infos, 22 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:53 ; elapsed = 00:00:15 . Memory (MB): peak = 6885.125 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 28 20:43:54 2026...
