Tests

Total Coverage Summary 
SCORE  LINE   COND   TOGGLE FSM    BRANCH 
 62.92  69.38  68.41  56.81  59.14  60.88 


Total tests in report: 69
-------------------------------------------------------------------------------
Data from the following tests was used to generate this report
TEST LOCATION                              
compilation/simv/user0_irq                 
compilation/simv/spi_master_rd             
compilation/simv/bitbang_spi_i             
compilation/simv/hk_regs_wr_spi            
compilation/simv/uart_rx                   
compilation/simv/PoR                       
compilation/simv/mem_dff2_B                
compilation/simv/spi_master_temp           
compilation/simv/uart_loopback             
compilation/simv/cpu_reset                 
compilation/simv/bitbang_cpu_all_o         
compilation/simv/serial_shifting_01        
compilation/simv/user_pass_thru_connection 
compilation/simv/mgmt_gpio_disable         
compilation/simv/IRQ_external              
compilation/simv/user_address_space        
compilation/simv/serial_shifting_1100      
compilation/simv/mgmt_gpio_bidir           
compilation/simv/hk_disable                
compilation/simv/mgmt_gpio_out             
compilation/simv/mgmt_pass_thru_rd         
compilation/simv/spi_rd_wr_nbyte           
compilation/simv/spi_rd_wr                 
compilation/simv/IRQ_external2             
compilation/simv/user2_irq                 
compilation/simv/bitbang_cpu_all_i         
compilation/simv/mem_dff2_HW               
compilation/simv/IRQ_timer                 
compilation/simv/cpu_stress                
compilation/simv/serial_shifting_0011      
compilation/simv/IRQ_spi                   
compilation/simv/uart_rx_msg               
compilation/simv/gpio_all_o_user           
compilation/simv/uart_tx                   
compilation/simv/debug                     
compilation/simv/gpio_all_i_pd_user        
compilation/simv/user_pass_thru_rd         
compilation/simv/IRQ_uart_rx               
compilation/simv/serial_shifting_10        
compilation/simv/gpio_all_i_pd             
compilation/simv/IRQ_uart                  
compilation/simv/mem_dff2_W                
compilation/simv/gpio_all_i_pu_user        
compilation/simv/mem_dff_B                 
compilation/simv/mem_dff_HW                
compilation/simv/gpio_all_i_pu             
compilation/simv/gpio_all_i_user           
compilation/simv/gpio_all_bidir_user       
compilation/simv/user1_irq                 
compilation/simv/mem_dff_W                 
compilation/simv/mgmt_gpio_in              
compilation/simv/timer0_oneshot            
compilation/simv/gpio_all_i                
compilation/simv/timer0_periodic           
compilation/simv/gpio_all_o                
compilation/simv/bitbang_spi_o             
compilation/simv/clock_redirect            
compilation/simv/hk_regs_wr_wb_cpu         
compilation/simv/hk_regs_rst_spi           
compilation/simv/la                        
RTL-check_defaults0/simv/check_defaults    
RTL-check_defaults1/simv/check_defaults    
RTL-check_defaults2/simv/check_defaults    
RTL-check_defaults3/simv/check_defaults    
RTL-check_defaults4/simv/check_defaults    
RTL-check_defaults5/simv/check_defaults    
RTL-check_defaults6/simv/check_defaults    
RTL-check_defaults7/simv/check_defaults    
RTL-check_defaults8/simv/check_defaults    


Total test records in report: 69
-------------------------------------------------------------------------------
TEST NO TEST LOCATION                              TEST NAME STATUS STARTED                   FINISHED                  SIMULATION TIME 
T1      compilation/simv/user0_irq                                  Aug 09 09:33:56 AM PDT 23 Aug 09 09:35:44 AM PDT 23 6726250001 ps   
T2      compilation/simv/spi_master_rd                              Aug 09 06:46:26 AM PDT 23 Aug 09 06:49:22 AM PDT 23 11649275001 ps  
T3      compilation/simv/bitbang_spi_i                              Aug 09 06:29:04 AM PDT 23 Aug 09 06:30:33 AM PDT 23 4475375001 ps   
T19     compilation/simv/hk_regs_wr_spi                             Aug 09 06:30:35 AM PDT 23 Aug 09 06:31:03 AM PDT 23 470000001 ps    
T22     compilation/simv/uart_rx                                    Aug 09 05:57:43 AM PDT 23 Aug 09 05:58:27 AM PDT 23 2708506993 ps   
T7      compilation/simv/PoR                                        Aug 09 09:19:53 AM PDT 23 Aug 09 09:25:24 AM PDT 23 21371150001 ps  
T40     compilation/simv/mem_dff2_B                                 Aug 09 08:23:33 AM PDT 23 Aug 09 08:41:43 AM PDT 23 77651325001 ps  
T29     compilation/simv/spi_master_temp                            Aug 09 06:58:37 AM PDT 23 Aug 09 06:59:06 AM PDT 23 1664600001 ps   
T20     compilation/simv/uart_loopback                              Aug 09 06:41:04 AM PDT 23 Aug 09 06:42:36 AM PDT 23 4926325001 ps   
T5      compilation/simv/cpu_reset                                  Aug 09 07:55:42 AM PDT 23 Aug 09 07:56:15 AM PDT 23 1960950001 ps   
T14     compilation/simv/bitbang_cpu_all_o                          Aug 09 06:59:07 AM PDT 23 Aug 09 07:13:32 AM PDT 23 58302750001 ps  
T11     compilation/simv/serial_shifting_01                         Aug 09 07:31:39 AM PDT 23 Aug 09 07:33:38 AM PDT 23 7214850001 ps   
T26     compilation/simv/user_pass_thru_connection                  Aug 09 09:19:12 AM PDT 23 Aug 09 09:19:36 AM PDT 23 1286750001 ps   
T10     compilation/simv/mgmt_gpio_disable                          Aug 09 09:18:36 AM PDT 23 Aug 09 09:19:11 AM PDT 23 1597275001 ps   
T25     compilation/simv/IRQ_external                               Aug 09 06:31:04 AM PDT 23 Aug 09 06:32:51 AM PDT 23 6776850001 ps   
T39     compilation/simv/user_address_space                         Aug 09 07:56:16 AM PDT 23 Aug 09 07:56:31 AM PDT 23 722300785 ps    
T12     compilation/simv/serial_shifting_1100                       Aug 09 07:45:10 AM PDT 23 Aug 09 07:47:31 AM PDT 23 8603950001 ps   
T8      compilation/simv/mgmt_gpio_bidir                            Aug 09 06:50:09 AM PDT 23 Aug 09 06:56:37 AM PDT 23 23127625001 ps  
T4      compilation/simv/hk_disable                                 Aug 09 05:57:24 AM PDT 23 Aug 09 05:57:42 AM PDT 23 807187501 ps    
T9      compilation/simv/mgmt_gpio_out                              Aug 09 06:27:55 AM PDT 23 Aug 09 06:29:03 AM PDT 23 4247425001 ps   
T6      compilation/simv/mgmt_pass_thru_rd                          Aug 09 09:39:21 AM PDT 23 Aug 09 09:39:27 AM PDT 23 44225001 ps     
T31     compilation/simv/spi_rd_wr_nbyte                            Aug 09 07:55:15 AM PDT 23 Aug 09 07:55:41 AM PDT 23 645375001 ps    
T48     compilation/simv/spi_rd_wr                                  Aug 09 09:19:37 AM PDT 23 Aug 09 09:19:52 AM PDT 23 274425001 ps    
T28     compilation/simv/IRQ_external2                              Aug 09 09:27:10 AM PDT 23 Aug 09 09:28:57 AM PDT 23 6857050001 ps   
T51     compilation/simv/user2_irq                                  Aug 09 09:37:34 AM PDT 23 Aug 09 09:39:20 AM PDT 23 6753250001 ps   
T17     compilation/simv/bitbang_cpu_all_i                          Aug 09 06:11:48 AM PDT 23 Aug 09 06:21:11 AM PDT 23 37312725001 ps  
T63     compilation/simv/mem_dff2_HW                                Aug 09 07:56:32 AM PDT 23 Aug 09 08:07:56 AM PDT 23 47276325001 ps  
T42     compilation/simv/IRQ_timer                                  Aug 09 06:09:40 AM PDT 23 Aug 09 06:11:47 AM PDT 23 8041550001 ps   
T64     compilation/simv/cpu_stress                                 Aug 09 07:49:57 AM PDT 23 Aug 09 07:55:14 AM PDT 23 20194600001 ps  
T13     compilation/simv/serial_shifting_0011                       Aug 09 07:47:33 AM PDT 23 Aug 09 07:49:56 AM PDT 23 8731800001 ps   
T52     compilation/simv/IRQ_spi                                    Aug 09 09:25:25 AM PDT 23 Aug 09 09:27:08 AM PDT 23 6609600001 ps   
T21     compilation/simv/uart_rx_msg                                Aug 09 09:31:15 AM PDT 23 Aug 09 09:33:55 AM PDT 23 10815044481 ps  
T15     compilation/simv/gpio_all_o_user                            Aug 09 06:07:29 AM PDT 23 Aug 09 06:07:50 AM PDT 23 1040500001 ps   
T54     compilation/simv/uart_tx                                    Aug 09 06:43:27 AM PDT 23 Aug 09 06:45:57 AM PDT 23 9641070161 ps   
T30     compilation/simv/debug                                      Aug 09 06:45:58 AM PDT 23 Aug 09 06:46:25 AM PDT 23 1432505001 ps   
T23     compilation/simv/gpio_all_i_pd_user                         Aug 09 06:00:11 AM PDT 23 Aug 09 06:00:32 AM PDT 23 1078950001 ps   
T59     compilation/simv/user_pass_thru_rd                          Aug 09 06:49:23 AM PDT 23 Aug 09 06:49:47 AM PDT 23 1326350001 ps   
T43     compilation/simv/IRQ_uart_rx                                Aug 09 09:28:59 AM PDT 23 Aug 09 09:31:14 AM PDT 23 8487800001 ps   
T18     compilation/simv/serial_shifting_10                         Aug 09 07:43:06 AM PDT 23 Aug 09 07:45:09 AM PDT 23 7228475001 ps   
T62     compilation/simv/gpio_all_i_pd                              Aug 09 05:59:49 AM PDT 23 Aug 09 06:00:10 AM PDT 23 1078950001 ps   
T44     compilation/simv/IRQ_uart                                   Aug 09 06:32:52 AM PDT 23 Aug 09 06:36:21 AM PDT 23 13280300001 ps  
T41     compilation/simv/mem_dff2_W                                 Aug 09 07:33:39 AM PDT 23 Aug 09 07:43:05 AM PDT 23 40251325001 ps  
T27     compilation/simv/gpio_all_i_pu_user                         Aug 09 05:59:26 AM PDT 23 Aug 09 05:59:48 AM PDT 23 1078950001 ps   
T45     compilation/simv/mem_dff_B                                  Aug 09 08:41:45 AM PDT 23 Aug 09 09:18:35 AM PDT 23 154376325001 ps 
T65     compilation/simv/mem_dff_HW                                 Aug 09 08:07:57 AM PDT 23 Aug 09 08:23:32 AM PDT 23 64851325001 ps  
T24     compilation/simv/gpio_all_i_pu                              Aug 09 05:59:05 AM PDT 23 Aug 09 05:59:25 AM PDT 23 1078950001 ps   
T66     compilation/simv/gpio_all_i_user                            Aug 09 05:58:43 AM PDT 23 Aug 09 05:59:04 AM PDT 23 1022775001 ps   
T16     compilation/simv/gpio_all_bidir_user                        Aug 09 06:00:33 AM PDT 23 Aug 09 06:00:56 AM PDT 23 1040700001 ps   
T50     compilation/simv/user1_irq                                  Aug 09 09:35:45 AM PDT 23 Aug 09 09:37:33 AM PDT 23 6766950001 ps   
T67     compilation/simv/mem_dff_W                                  Aug 09 07:13:33 AM PDT 23 Aug 09 07:31:38 AM PDT 23 77151325001 ps  
T68     compilation/simv/mgmt_gpio_in                               Aug 09 06:36:22 AM PDT 23 Aug 09 06:40:14 AM PDT 23 14206100001 ps  
T55     compilation/simv/timer0_oneshot                             Aug 09 06:40:15 AM PDT 23 Aug 09 06:41:02 AM PDT 23 2934075001 ps   
T69     compilation/simv/gpio_all_i                                 Aug 09 05:56:18 AM PDT 23 Aug 09 05:57:23 AM PDT 23 3877375001 ps   
T56     compilation/simv/timer0_periodic                            Aug 09 06:42:37 AM PDT 23 Aug 09 06:43:26 AM PDT 23 2779550001 ps   
T46     compilation/simv/gpio_all_o                                 Aug 09 06:00:57 AM PDT 23 Aug 09 06:07:27 AM PDT 23 25176475001 ps  
T47     compilation/simv/bitbang_spi_o                              Aug 09 06:21:12 AM PDT 23 Aug 09 06:27:53 AM PDT 23 25343850001 ps  
T58     compilation/simv/clock_redirect                             Aug 09 06:49:49 AM PDT 23 Aug 09 06:50:08 AM PDT 23 923325001 ps    
T53     compilation/simv/hk_regs_wr_wb_cpu                          Aug 09 06:07:51 AM PDT 23 Aug 09 06:09:39 AM PDT 23 2873075001 ps   
T57     compilation/simv/hk_regs_rst_spi                            Aug 09 05:58:28 AM PDT 23 Aug 09 05:58:42 AM PDT 23 272825001 ps    
T49     compilation/simv/la                                         Aug 09 06:56:39 AM PDT 23 Aug 09 06:58:36 AM PDT 23 7204150001 ps   
T33     RTL-check_defaults0/simv/check_defaults                     Aug 09 09:39:35 AM PDT 23 Aug 09 09:41:50 AM PDT 23 6420325001 ps   
T37     RTL-check_defaults1/simv/check_defaults                     Aug 09 09:41:58 AM PDT 23 Aug 09 09:44:11 AM PDT 23 7009200001 ps   
T34     RTL-check_defaults2/simv/check_defaults                     Aug 09 09:44:19 AM PDT 23 Aug 09 09:46:03 AM PDT 23 5242575001 ps   
T32     RTL-check_defaults3/simv/check_defaults                     Aug 09 09:46:11 AM PDT 23 Aug 09 09:48:34 AM PDT 23 6420325001 ps   
T38     RTL-check_defaults4/simv/check_defaults                     Aug 09 09:48:42 AM PDT 23 Aug 09 09:51:16 AM PDT 23 7009200001 ps   
T35     RTL-check_defaults5/simv/check_defaults                     Aug 09 09:51:24 AM PDT 23 Aug 09 09:53:48 AM PDT 23 7009200001 ps   
T36     RTL-check_defaults6/simv/check_defaults                     Aug 09 09:53:57 AM PDT 23 Aug 09 09:56:36 AM PDT 23 7009200001 ps   
T60     RTL-check_defaults7/simv/check_defaults                     Aug 09 09:56:45 AM PDT 23 Aug 09 09:59:00 AM PDT 23 6420325001 ps   
T61     RTL-check_defaults8/simv/check_defaults                     Aug 09 09:59:08 AM PDT 23 Aug 09 10:01:18 AM PDT 23 6420325001 ps   


-------------------------------------------------------------------------------
Test location   compilation/simv/user0_irq                                                                                                                             
Short name      T1                                                                                                                                                     
Test name       
Test status     
Simulation time 6726250001 ps                                                                                                                                          
CPU time        106.8 seconds                                                                                                                                          
Started         Aug 09 09:33:56 AM PDT 23                                                                                                                              
Finished        Aug 09 09:35:44 AM PDT 23                                                                                                                              
Peak memory     199144 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me user0_irq +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/carav 
                el_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/carave 
                l_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/caravel 
                _cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="user0_irq" +FTESTNAME="RTL-user0_irq" +SIM_DIR="/home/rady/caravel/coverage_update/caravel 
                _cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PULLDO 
                WN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLDOWN 
                =3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONAL=6 
                145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INIT=1 
                027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INIT=1 
                027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_INI 
                T=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPIO_1 
                7_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFIG_G 
                PIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_CON 
                FIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 +USE 
                R_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1027 
                 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MPRJ_ 
                PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +CLK_ 
                DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPENFRA 
                ME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                                   
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-user0_irq                                                                      


-------------------------------------------------------------------------------
Test location   compilation/simv/spi_master_rd                                                                                                                         
Short name      T2                                                                                                                                                     
Test name       
Test status     
Simulation time 11649275001 ps                                                                                                                                         
CPU time        174.46 seconds                                                                                                                                         
Started         Aug 09 06:46:26 AM PDT 23                                                                                                                              
Finished        Aug 09 06:49:22 AM PDT 23                                                                                                                              
Peak memory     199984 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me spi_master_rd +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/c 
                aravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/ca 
                ravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/car 
                avel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="spi_master_rd" +FTESTNAME="RTL-spi_master_rd" +SIM_DIR="/home/rady/caravel/coverage_up 
                date/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_ 
                INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_IN 
                PUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BID 
                IRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_G 
                PIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_G 
                PIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG 
                _GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_C 
                ONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +U 
                SER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=10 
                27 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_IN 
                IT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_ 
                36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PAD 
                S_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BL 
                OCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAIN 
                S=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                       
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-spi_master_rd                                                                  


-------------------------------------------------------------------------------
Test location   compilation/simv/bitbang_spi_i                                                                                                                         
Short name      T3                                                                                                                                                     
Test name       
Test status     
Simulation time 4475375001 ps                                                                                                                                          
CPU time        88.19 seconds                                                                                                                                          
Started         Aug 09 06:29:04 AM PDT 23                                                                                                                              
Finished        Aug 09 06:30:33 AM PDT 23                                                                                                                              
Peak memory     209180 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me bitbang_spi_i +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/c 
                aravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/ca 
                ravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/car 
                avel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="bitbang_spi_i" +FTESTNAME="RTL-bitbang_spi_i" +SIM_DIR="/home/rady/caravel/coverage_up 
                date/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_ 
                INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_IN 
                PUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BID 
                IRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_G 
                PIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_G 
                PIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG 
                _GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_C 
                ONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +U 
                SER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=10 
                27 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_IN 
                IT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_ 
                36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PAD 
                S_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BL 
                OCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAIN 
                S=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                       
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-bitbang_spi_i                                                                  


-------------------------------------------------------------------------------
Test location   compilation/simv/hk_regs_wr_spi                                                                                                                        
Short name      T19                                                                                                                                                    
Test name       
Test status     
Simulation time 470000001 ps                                                                                                                                           
CPU time        27.58 seconds                                                                                                                                          
Started         Aug 09 06:30:35 AM PDT 23                                                                                                                              
Finished        Aug 09 06:31:03 AM PDT 23                                                                                                                              
Peak memory     216536 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me hk_regs_wr_spi +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/ 
                caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/c 
                aravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/ca 
                ravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="hk_regs_wr_spi" +FTESTNAME="RTL-hk_regs_wr_spi" +SIM_DIR="/home/rady/caravel/coverage 
                _update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_S 
                TD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD 
                _INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_ 
                BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFI 
                G_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFI 
                G_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CON 
                FIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USE 
                R_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 
                 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT 
                =1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31 
                _INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GP 
                IO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_ 
                PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM 
                _BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOM 
                AINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                    
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-hk_regs_wr_spi                                                                 


-------------------------------------------------------------------------------
Test location   compilation/simv/uart_rx                                                                                                                               
Short name      T22                                                                                                                                                    
Test name       
Test status     
Simulation time 2708506993 ps                                                                                                                                          
CPU time        42.9 seconds                                                                                                                                           
Started         Aug 09 05:57:43 AM PDT 23                                                                                                                              
Finished        Aug 09 05:58:27 AM PDT 23                                                                                                                              
Peak memory     198784 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me uart_rx +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/caravel 
                _cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/caravel_ 
                mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/caravel_c 
                ocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="uart_rx" +FTESTNAME="RTL-uart_rx" +SIM_DIR="/home/rady/caravel/coverage_update/caravel_cocot 
                b_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PULLDOWN=307 
                3 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLDOWN=3072  
                +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONAL=6145 +G 
                PIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INIT=1027 +U 
                SER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INIT=1027 +U 
                SER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_INIT=1027 
                 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPIO_17_INIT 
                =1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFIG_GPIO_22 
                _INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_CONFIG_GP 
                IO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 +USER_CONF 
                IG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1027 +USER 
                _CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MPRJ_PWR_PA 
                DS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +CLK_DIV=2  
                +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPENFRAME_IO_ 
                PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                                         
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-uart_rx                                                                        


-------------------------------------------------------------------------------
Test location   compilation/simv/PoR                                                                                                                                   
Short name      T7                                                                                                                                                     
Test name       
Test status     
Simulation time 21371150001 ps                                                                                                                                         
CPU time        330.18 seconds                                                                                                                                         
Started         Aug 09 09:19:53 AM PDT 23                                                                                                                              
Finished        Aug 09 09:25:24 AM PDT 23                                                                                                                              
Peak memory     196224 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me PoR +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/caravel_coc 
                otb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/caravel_mgmt 
                _soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/caravel_cocot 
                b_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="PoR" +FTESTNAME="RTL-PoR" +SIM_DIR="/home/rady/caravel/coverage_update/caravel_cocotb_tests/veri 
                log/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE 
                _MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_U 
                SER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGM 
                T_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_G 
                PIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_G 
                PIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_INIT=1027 +USER_CONFI 
                G_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPIO_17_INIT=1027 +USER_ 
                CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFIG_GPIO_22_INIT=1027 + 
                USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1 
                027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_I 
                NIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO 
                _37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG 
                _PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 
                 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPI 
                O_MODE_USER_STD_OUT_MONITORED=6146                                                                                                                     
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-PoR                                                                            


-------------------------------------------------------------------------------
Test location   compilation/simv/mem_dff2_B                                                                                                                            
Short name      T40                                                                                                                                                    
Test name       
Test status     
Simulation time 77651325001 ps                                                                                                                                         
CPU time        1089.54 seconds                                                                                                                                        
Started         Aug 09 08:23:33 AM PDT 23                                                                                                                              
Finished        Aug 09 08:41:43 AM PDT 23                                                                                                                              
Peak memory     198980 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me mem_dff2_B +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/cara 
                vel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/carav 
                el_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/carave 
                l_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="mem_dff2_B" +FTESTNAME="RTL-mem_dff2_B" +SIM_DIR="/home/rady/caravel/coverage_update/cara 
                vel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PUL 
                LDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLD 
                OWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONA 
                L=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INI 
                T=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INI 
                T=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_ 
                INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPI 
                O_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFI 
                G_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_ 
                CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 + 
                USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1 
                027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MP 
                RJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +C 
                LK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPEN 
                FRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                                
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-mem_dff2_B                                                                     


-------------------------------------------------------------------------------
Test location   compilation/simv/spi_master_temp                                                                                                                       
Short name      T29                                                                                                                                                    
Test name       
Test status     
Simulation time 1664600001 ps                                                                                                                                          
CPU time        27.34 seconds                                                                                                                                          
Started         Aug 09 06:58:37 AM PDT 23                                                                                                                              
Finished        Aug 09 06:59:06 AM PDT 23                                                                                                                              
Peak memory     198816 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me spi_master_temp +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update 
                /caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/ 
                caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/c 
                aravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="spi_master_temp" +FTESTNAME="RTL-spi_master_temp" +SIM_DIR="/home/rady/caravel/cover 
                age_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGM 
                T_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_ 
                STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_S 
                TD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CO 
                NFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CO 
                NFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_ 
                CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 + 
                USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1 
                027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_I 
                NIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO 
                _31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG 
                _GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_P 
                WR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 + 
                RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_ 
                DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                 
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-spi_master_temp                                                                


-------------------------------------------------------------------------------
Test location   compilation/simv/uart_loopback                                                                                                                         
Short name      T20                                                                                                                                                    
Test name       
Test status     
Simulation time 4926325001 ps                                                                                                                                          
CPU time        91.43 seconds                                                                                                                                          
Started         Aug 09 06:41:04 AM PDT 23                                                                                                                              
Finished        Aug 09 06:42:36 AM PDT 23                                                                                                                              
Peak memory     207124 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me uart_loopback +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/c 
                aravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/ca 
                ravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/car 
                avel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="uart_loopback" +FTESTNAME="RTL-uart_loopback" +SIM_DIR="/home/rady/caravel/coverage_up 
                date/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_ 
                INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_IN 
                PUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BID 
                IRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_G 
                PIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_G 
                PIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG 
                _GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_C 
                ONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +U 
                SER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=10 
                27 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_IN 
                IT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_ 
                36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PAD 
                S_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BL 
                OCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAIN 
                S=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                       
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-uart_loopback                                                                  


-------------------------------------------------------------------------------
Test location   compilation/simv/cpu_reset                                                                                                                             
Short name      T5                                                                                                                                                     
Test name       
Test status     
Simulation time 1960950001 ps                                                                                                                                          
CPU time        32.09 seconds                                                                                                                                          
Started         Aug 09 07:55:42 AM PDT 23                                                                                                                              
Finished        Aug 09 07:56:15 AM PDT 23                                                                                                                              
Peak memory     198716 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me cpu_reset +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/carav 
                el_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/carave 
                l_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/caravel 
                _cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="cpu_reset" +FTESTNAME="RTL-cpu_reset" +SIM_DIR="/home/rady/caravel/coverage_update/caravel 
                _cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PULLDO 
                WN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLDOWN 
                =3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONAL=6 
                145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INIT=1 
                027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INIT=1 
                027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_INI 
                T=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPIO_1 
                7_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFIG_G 
                PIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_CON 
                FIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 +USE 
                R_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1027 
                 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MPRJ_ 
                PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +CLK_ 
                DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPENFRA 
                ME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                                   
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-cpu_reset                                                                      


-------------------------------------------------------------------------------
Test location   compilation/simv/bitbang_cpu_all_o                                                                                                                     
Short name      T14                                                                                                                                                    
Test name       
Test status     
Simulation time 58302750001 ps                                                                                                                                         
CPU time        863.93 seconds                                                                                                                                         
Started         Aug 09 06:59:07 AM PDT 23                                                                                                                              
Finished        Aug 09 07:13:32 AM PDT 23                                                                                                                              
Peak memory     199040 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me bitbang_cpu_all_o +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_upda 
                te/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/packag 
                e/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update 
                /caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="bitbang_cpu_all_o" +FTESTNAME="RTL-bitbang_cpu_all_o" +SIM_DIR="/home/rady/caravel 
                /coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MO 
                DE_MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE 
                _USER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_ 
                MGMT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +U 
                SER_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +U 
                SER_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027  
                +USER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT= 
                1027 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_ 
                INIT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPI 
                O_26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFI 
                G_GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_ 
                CONFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 + 
                MPRJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LAT 
                CH=0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 + 
                POWER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                           
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-bitbang_cpu_all_o                                                              


-------------------------------------------------------------------------------
Test location   compilation/simv/serial_shifting_01                                                                                                                    
Short name      T11                                                                                                                                                    
Test name       
Test status     
Simulation time 7214850001 ps                                                                                                                                          
CPU time        118.23 seconds                                                                                                                                         
Started         Aug 09 07:31:39 AM PDT 23                                                                                                                              
Finished        Aug 09 07:33:38 AM PDT 23                                                                                                                              
Peak memory     199168 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me serial_shifting_01 +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_upd 
                ate/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/packa 
                ge/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_updat 
                e/caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="serial_shifting_01" +FTESTNAME="RTL-serial_shifting_01" +SIM_DIR="/home/rady/cara 
                vel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO 
                _MODE_MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_M 
                ODE_USER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MO 
                DE_MGMT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 
                 +USER_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 
                 +USER_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=10 
                27 +USER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_IN 
                IT=1027 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_ 
                21_INIT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_ 
                GPIO_26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CO 
                NFIG_GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +US 
                ER_CONFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1= 
                2 +MPRJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_ 
                LATCH=0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=1 
                3 +POWER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                        
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-serial_shifting_01                                                             


-------------------------------------------------------------------------------
Test location   compilation/simv/user_pass_thru_connection                                                                                                             
Short name      T26                                                                                                                                                    
Test name       
Test status     
Simulation time 1286750001 ps                                                                                                                                          
CPU time        23.08 seconds                                                                                                                                          
Started         Aug 09 09:19:12 AM PDT 23                                                                                                                              
Finished        Aug 09 09:19:36 AM PDT 23                                                                                                                              
Peak memory     197068 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me user_pass_thru_connection +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/cover 
                age_update/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/carave 
                l/package/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverag 
                e_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="user_pass_thru_connection" +FTESTNAME="RTL-user_pass_thru_connection" +SIM 
                _DIR="/home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_IN 
                PUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPU 
                T_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRE 
                CTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CO 
                NFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CO 
                NFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_C 
                ONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +U 
                SER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=10 
                27 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_IN 
                IT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_ 
                30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_ 
                GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS 
                =38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM 
                _WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=10 
                48572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                   
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-user_pass_thru_connection                                                      


-------------------------------------------------------------------------------
Test location   compilation/simv/mgmt_gpio_disable                                                                                                                     
Short name      T10                                                                                                                                                    
Test name       
Test status     
Simulation time 1597275001 ps                                                                                                                                          
CPU time        33.73 seconds                                                                                                                                          
Started         Aug 09 09:18:36 AM PDT 23                                                                                                                              
Finished        Aug 09 09:19:11 AM PDT 23                                                                                                                              
Peak memory     199660 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me mgmt_gpio_disable +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_upda 
                te/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/packag 
                e/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update 
                /caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="mgmt_gpio_disable" +FTESTNAME="RTL-mgmt_gpio_disable" +SIM_DIR="/home/rady/caravel 
                /coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MO 
                DE_MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE 
                _USER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_ 
                MGMT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +U 
                SER_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +U 
                SER_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027  
                +USER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT= 
                1027 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_ 
                INIT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPI 
                O_26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFI 
                G_GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_ 
                CONFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 + 
                MPRJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LAT 
                CH=0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 + 
                POWER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                           
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-mgmt_gpio_disable                                                              


-------------------------------------------------------------------------------
Test location   compilation/simv/IRQ_external                                                                                                                          
Short name      T25                                                                                                                                                    
Test name       
Test status     
Simulation time 6776850001 ps                                                                                                                                          
CPU time        105.85 seconds                                                                                                                                         
Started         Aug 09 06:31:04 AM PDT 23                                                                                                                              
Finished        Aug 09 06:32:51 AM PDT 23                                                                                                                              
Peak memory     205256 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me IRQ_external +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/ca 
                ravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/car 
                avel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/cara 
                vel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="IRQ_external" +FTESTNAME="RTL-IRQ_external" +SIM_DIR="/home/rady/caravel/coverage_updat 
                e/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INP 
                UT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT 
                _PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRE 
                CTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO 
                _2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO 
                _7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GP 
                IO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONF 
                IG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER 
                _CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027  
                +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT= 
                1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_ 
                INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2 
                =2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCK 
                S=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 
                 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                          
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-IRQ_external                                                                   


-------------------------------------------------------------------------------
Test location   compilation/simv/user_address_space                                                                                                                    
Short name      T39                                                                                                                                                    
Test name       
Test status     
Simulation time 722300785 ps                                                                                                                                           
CPU time        13.25 seconds                                                                                                                                          
Started         Aug 09 07:56:16 AM PDT 23                                                                                                                              
Finished        Aug 09 07:56:31 AM PDT 23                                                                                                                              
Peak memory     197812 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me user_address_space +USE_POWER_PINS +UNIT_DELAY=#1 +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/caravel_ 
                cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/caravel_m 
                gmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/caravel_co 
                cotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="user_address_space" +FTESTNAME="RTL-user_address_space" +SIM_DIR="/home/rady/caravel/coverage 
                _update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_S 
                TD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD 
                _INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_ 
                BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFI 
                G_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFI 
                G_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CON 
                FIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USE 
                R_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 
                 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT 
                =1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31 
                _INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GP 
                IO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_ 
                PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM 
                _BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOM 
                AINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                    
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-user_address_space                                                             


-------------------------------------------------------------------------------
Test location   compilation/simv/serial_shifting_1100                                                                                                                  
Short name      T12                                                                                                                                                    
Test name       
Test status     
Simulation time 8603950001 ps                                                                                                                                          
CPU time        140.25 seconds                                                                                                                                         
Started         Aug 09 07:45:10 AM PDT 23                                                                                                                              
Finished        Aug 09 07:47:31 AM PDT 23                                                                                                                              
Peak memory     202036 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me serial_shifting_1100 +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_u 
                pdate/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/pac 
                kage/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_upd 
                ate/caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="serial_shifting_1100" +FTESTNAME="RTL-serial_shifting_1100" +SIM_DIR="/home/rad 
                y/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 
                 +GPIO_MODE_MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 + 
                GPIO_MODE_USER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +G 
                PIO_MODE_MGMT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INI 
                T=1027 +USER_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INI 
                T=1027 +USER_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_I 
                NIT=1027 +USER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO 
                _16_INIT=1027 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG 
                _GPIO_21_INIT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_C 
                ONFIG_GPIO_26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +U 
                SER_CONFIG_GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=10 
                27 +USER_CONFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_P 
                ADS_1=2 +MPRJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRA 
                M_USE_LATCH=0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_ 
                BITS=13 +POWER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                  
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-serial_shifting_1100                                                           


-------------------------------------------------------------------------------
Test location   compilation/simv/mgmt_gpio_bidir                                                                                                                       
Short name      T8                                                                                                                                                     
Test name       
Test status     
Simulation time 23127625001 ps                                                                                                                                         
CPU time        387.67 seconds                                                                                                                                         
Started         Aug 09 06:50:09 AM PDT 23                                                                                                                              
Finished        Aug 09 06:56:37 AM PDT 23                                                                                                                              
Peak memory     200040 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me mgmt_gpio_bidir +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update 
                /caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/ 
                caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/c 
                aravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="mgmt_gpio_bidir" +FTESTNAME="RTL-mgmt_gpio_bidir" +SIM_DIR="/home/rady/caravel/cover 
                age_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGM 
                T_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_ 
                STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_S 
                TD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CO 
                NFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CO 
                NFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_ 
                CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 + 
                USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1 
                027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_I 
                NIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO 
                _31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG 
                _GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_P 
                WR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 + 
                RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_ 
                DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                 
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-mgmt_gpio_bidir                                                                


-------------------------------------------------------------------------------
Test location   compilation/simv/hk_disable                                                                                                                            
Short name      T4                                                                                                                                                     
Test name       
Test status     
Simulation time 807187501 ps                                                                                                                                           
CPU time        17.58 seconds                                                                                                                                          
Started         Aug 09 05:57:24 AM PDT 23                                                                                                                              
Finished        Aug 09 05:57:42 AM PDT 23                                                                                                                              
Peak memory     201540 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me hk_disable +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/cara 
                vel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/carav 
                el_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/carave 
                l_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="hk_disable" +FTESTNAME="RTL-hk_disable" +SIM_DIR="/home/rady/caravel/coverage_update/cara 
                vel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PUL 
                LDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLD 
                OWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONA 
                L=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INI 
                T=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INI 
                T=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_ 
                INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPI 
                O_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFI 
                G_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_ 
                CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 + 
                USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1 
                027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MP 
                RJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +C 
                LK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPEN 
                FRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                                
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-hk_disable                                                                     


-------------------------------------------------------------------------------
Test location   compilation/simv/mgmt_gpio_out                                                                                                                         
Short name      T9                                                                                                                                                     
Test name       
Test status     
Simulation time 4247425001 ps                                                                                                                                          
CPU time        67.72 seconds                                                                                                                                          
Started         Aug 09 06:27:55 AM PDT 23                                                                                                                              
Finished        Aug 09 06:29:03 AM PDT 23                                                                                                                              
Peak memory     198808 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me mgmt_gpio_out +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/c 
                aravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/ca 
                ravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/car 
                avel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="mgmt_gpio_out" +FTESTNAME="RTL-mgmt_gpio_out" +SIM_DIR="/home/rady/caravel/coverage_up 
                date/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_ 
                INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_IN 
                PUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BID 
                IRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_G 
                PIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_G 
                PIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG 
                _GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_C 
                ONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +U 
                SER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=10 
                27 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_IN 
                IT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_ 
                36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PAD 
                S_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BL 
                OCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAIN 
                S=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                       
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-mgmt_gpio_out                                                                  


-------------------------------------------------------------------------------
Test location   compilation/simv/mgmt_pass_thru_rd                                                                                                                     
Short name      T6                                                                                                                                                     
Test name       
Test status     
Simulation time 44225001 ps                                                                                                                                            
CPU time        5.14 seconds                                                                                                                                           
Started         Aug 09 09:39:21 AM PDT 23                                                                                                                              
Finished        Aug 09 09:39:27 AM PDT 23                                                                                                                              
Peak memory     199024 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me mgmt_pass_thru_rd +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_upda 
                te/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/packag 
                e/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update 
                /caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="mgmt_pass_thru_rd" +FTESTNAME="RTL-mgmt_pass_thru_rd" +SIM_DIR="/home/rady/caravel 
                /coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MO 
                DE_MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE 
                _USER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_ 
                MGMT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +U 
                SER_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +U 
                SER_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027  
                +USER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT= 
                1027 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_ 
                INIT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPI 
                O_26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFI 
                G_GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_ 
                CONFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 + 
                MPRJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LAT 
                CH=0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 + 
                POWER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                           
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-mgmt_pass_thru_rd                                                              


-------------------------------------------------------------------------------
Test location   compilation/simv/spi_rd_wr_nbyte                                                                                                                       
Short name      T31                                                                                                                                                    
Test name       
Test status     
Simulation time 645375001 ps                                                                                                                                           
CPU time        25.18 seconds                                                                                                                                          
Started         Aug 09 07:55:15 AM PDT 23                                                                                                                              
Finished        Aug 09 07:55:41 AM PDT 23                                                                                                                              
Peak memory     201636 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me spi_rd_wr_nbyte +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update 
                /caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/ 
                caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/c 
                aravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="spi_rd_wr_nbyte" +FTESTNAME="RTL-spi_rd_wr_nbyte" +SIM_DIR="/home/rady/caravel/cover 
                age_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGM 
                T_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_ 
                STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_S 
                TD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CO 
                NFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CO 
                NFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_ 
                CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 + 
                USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1 
                027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_I 
                NIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO 
                _31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG 
                _GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_P 
                WR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 + 
                RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_ 
                DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                 
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-spi_rd_wr_nbyte                                                                


-------------------------------------------------------------------------------
Test location   compilation/simv/spi_rd_wr                                                                                                                             
Short name      T48                                                                                                                                                    
Test name       
Test status     
Simulation time 274425001 ps                                                                                                                                           
CPU time        13.52 seconds                                                                                                                                          
Started         Aug 09 09:19:37 AM PDT 23                                                                                                                              
Finished        Aug 09 09:19:52 AM PDT 23                                                                                                                              
Peak memory     199064 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me spi_rd_wr +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/carav 
                el_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/carave 
                l_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/caravel 
                _cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="spi_rd_wr" +FTESTNAME="RTL-spi_rd_wr" +SIM_DIR="/home/rady/caravel/coverage_update/caravel 
                _cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PULLDO 
                WN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLDOWN 
                =3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONAL=6 
                145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INIT=1 
                027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INIT=1 
                027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_INI 
                T=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPIO_1 
                7_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFIG_G 
                PIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_CON 
                FIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 +USE 
                R_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1027 
                 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MPRJ_ 
                PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +CLK_ 
                DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPENFRA 
                ME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                                   
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-spi_rd_wr                                                                      


-------------------------------------------------------------------------------
Test location   compilation/simv/IRQ_external2                                                                                                                         
Short name      T28                                                                                                                                                    
Test name       
Test status     
Simulation time 6857050001 ps                                                                                                                                          
CPU time        106.94 seconds                                                                                                                                         
Started         Aug 09 09:27:10 AM PDT 23                                                                                                                              
Finished        Aug 09 09:28:57 AM PDT 23                                                                                                                              
Peak memory     199176 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me IRQ_external2 +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/c 
                aravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/ca 
                ravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/car 
                avel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="IRQ_external2" +FTESTNAME="RTL-IRQ_external2" +SIM_DIR="/home/rady/caravel/coverage_up 
                date/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_ 
                INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_IN 
                PUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BID 
                IRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_G 
                PIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_G 
                PIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG 
                _GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_C 
                ONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +U 
                SER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=10 
                27 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_IN 
                IT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_ 
                36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PAD 
                S_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BL 
                OCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAIN 
                S=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                       
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-IRQ_external2                                                                  


-------------------------------------------------------------------------------
Test location   compilation/simv/user2_irq                                                                                                                             
Short name      T51                                                                                                                                                    
Test name       
Test status     
Simulation time 6753250001 ps                                                                                                                                          
CPU time        105.31 seconds                                                                                                                                         
Started         Aug 09 09:37:34 AM PDT 23                                                                                                                              
Finished        Aug 09 09:39:20 AM PDT 23                                                                                                                              
Peak memory     198120 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me user2_irq +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/carav 
                el_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/carave 
                l_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/caravel 
                _cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="user2_irq" +FTESTNAME="RTL-user2_irq" +SIM_DIR="/home/rady/caravel/coverage_update/caravel 
                _cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PULLDO 
                WN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLDOWN 
                =3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONAL=6 
                145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INIT=1 
                027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INIT=1 
                027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_INI 
                T=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPIO_1 
                7_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFIG_G 
                PIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_CON 
                FIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 +USE 
                R_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1027 
                 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MPRJ_ 
                PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +CLK_ 
                DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPENFRA 
                ME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                                   
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-user2_irq                                                                      


-------------------------------------------------------------------------------
Test location   compilation/simv/bitbang_cpu_all_i                                                                                                                     
Short name      T17                                                                                                                                                    
Test name       
Test status     
Simulation time 37312725001 ps                                                                                                                                         
CPU time        562.19 seconds                                                                                                                                         
Started         Aug 09 06:11:48 AM PDT 23                                                                                                                              
Finished        Aug 09 06:21:11 AM PDT 23                                                                                                                              
Peak memory     197564 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me bitbang_cpu_all_i +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_upda 
                te/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/packag 
                e/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update 
                /caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="bitbang_cpu_all_i" +FTESTNAME="RTL-bitbang_cpu_all_i" +SIM_DIR="/home/rady/caravel 
                /coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MO 
                DE_MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE 
                _USER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_ 
                MGMT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +U 
                SER_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +U 
                SER_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027  
                +USER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT= 
                1027 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_ 
                INIT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPI 
                O_26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFI 
                G_GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_ 
                CONFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 + 
                MPRJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LAT 
                CH=0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 + 
                POWER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                           
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-bitbang_cpu_all_i                                                              


-------------------------------------------------------------------------------
Test location   compilation/simv/mem_dff2_HW                                                                                                                           
Short name      T63                                                                                                                                                    
Test name       
Test status     
Simulation time 47276325001 ps                                                                                                                                         
CPU time        683.47 seconds                                                                                                                                         
Started         Aug 09 07:56:32 AM PDT 23                                                                                                                              
Finished        Aug 09 08:07:56 AM PDT 23                                                                                                                              
Peak memory     199016 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me mem_dff2_HW +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/car 
                avel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/cara 
                vel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/carav 
                el_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="mem_dff2_HW" +FTESTNAME="RTL-mem_dff2_HW" +SIM_DIR="/home/rady/caravel/coverage_update/c 
                aravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_ 
                PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PU 
                LLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTI 
                ONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_ 
                INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_ 
                INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_ 
                12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_ 
                GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CO 
                NFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +US 
                ER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=102 
                7 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INI 
                T=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2  
                +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 
                 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +O 
                PENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                             
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-mem_dff2_HW                                                                    


-------------------------------------------------------------------------------
Test location   compilation/simv/IRQ_timer                                                                                                                             
Short name      T42                                                                                                                                                    
Test name       
Test status     
Simulation time 8041550001 ps                                                                                                                                          
CPU time        126.27 seconds                                                                                                                                         
Started         Aug 09 06:09:40 AM PDT 23                                                                                                                              
Finished        Aug 09 06:11:47 AM PDT 23                                                                                                                              
Peak memory     200060 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me IRQ_timer +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/carav 
                el_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/carave 
                l_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/caravel 
                _cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="IRQ_timer" +FTESTNAME="RTL-IRQ_timer" +SIM_DIR="/home/rady/caravel/coverage_update/caravel 
                _cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PULLDO 
                WN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLDOWN 
                =3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONAL=6 
                145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INIT=1 
                027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INIT=1 
                027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_INI 
                T=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPIO_1 
                7_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFIG_G 
                PIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_CON 
                FIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 +USE 
                R_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1027 
                 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MPRJ_ 
                PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +CLK_ 
                DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPENFRA 
                ME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                                   
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-IRQ_timer                                                                      


-------------------------------------------------------------------------------
Test location   compilation/simv/cpu_stress                                                                                                                            
Short name      T64                                                                                                                                                    
Test name       
Test status     
Simulation time 20194600001 ps                                                                                                                                         
CPU time        315.96 seconds                                                                                                                                         
Started         Aug 09 07:49:57 AM PDT 23                                                                                                                              
Finished        Aug 09 07:55:14 AM PDT 23                                                                                                                              
Peak memory     197180 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me cpu_stress +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/cara 
                vel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/carav 
                el_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/carave 
                l_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="cpu_stress" +FTESTNAME="RTL-cpu_stress" +SIM_DIR="/home/rady/caravel/coverage_update/cara 
                vel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PUL 
                LDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLD 
                OWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONA 
                L=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INI 
                T=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INI 
                T=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_ 
                INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPI 
                O_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFI 
                G_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_ 
                CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 + 
                USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1 
                027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MP 
                RJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +C 
                LK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPEN 
                FRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                                
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-cpu_stress                                                                     


-------------------------------------------------------------------------------
Test location   compilation/simv/serial_shifting_0011                                                                                                                  
Short name      T13                                                                                                                                                    
Test name       
Test status     
Simulation time 8731800001 ps                                                                                                                                          
CPU time        142.36 seconds                                                                                                                                         
Started         Aug 09 07:47:33 AM PDT 23                                                                                                                              
Finished        Aug 09 07:49:56 AM PDT 23                                                                                                                              
Peak memory     202020 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me serial_shifting_0011 +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_u 
                pdate/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/pac 
                kage/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_upd 
                ate/caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="serial_shifting_0011" +FTESTNAME="RTL-serial_shifting_0011" +SIM_DIR="/home/rad 
                y/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 
                 +GPIO_MODE_MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 + 
                GPIO_MODE_USER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +G 
                PIO_MODE_MGMT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INI 
                T=1027 +USER_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INI 
                T=1027 +USER_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_I 
                NIT=1027 +USER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO 
                _16_INIT=1027 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG 
                _GPIO_21_INIT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_C 
                ONFIG_GPIO_26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +U 
                SER_CONFIG_GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=10 
                27 +USER_CONFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_P 
                ADS_1=2 +MPRJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRA 
                M_USE_LATCH=0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_ 
                BITS=13 +POWER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                  
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-serial_shifting_0011                                                           


-------------------------------------------------------------------------------
Test location   compilation/simv/IRQ_spi                                                                                                                               
Short name      T52                                                                                                                                                    
Test name       
Test status     
Simulation time 6609600001 ps                                                                                                                                          
CPU time        102.61 seconds                                                                                                                                         
Started         Aug 09 09:25:25 AM PDT 23                                                                                                                              
Finished        Aug 09 09:27:08 AM PDT 23                                                                                                                              
Peak memory     199124 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me IRQ_spi +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/caravel 
                _cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/caravel_ 
                mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/caravel_c 
                ocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="IRQ_spi" +FTESTNAME="RTL-IRQ_spi" +SIM_DIR="/home/rady/caravel/coverage_update/caravel_cocot 
                b_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PULLDOWN=307 
                3 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLDOWN=3072  
                +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONAL=6145 +G 
                PIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INIT=1027 +U 
                SER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INIT=1027 +U 
                SER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_INIT=1027 
                 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPIO_17_INIT 
                =1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFIG_GPIO_22 
                _INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_CONFIG_GP 
                IO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 +USER_CONF 
                IG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1027 +USER 
                _CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MPRJ_PWR_PA 
                DS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +CLK_DIV=2  
                +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPENFRAME_IO_ 
                PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                                         
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-IRQ_spi                                                                        


-------------------------------------------------------------------------------
Test location   compilation/simv/uart_rx_msg                                                                                                                           
Short name      T21                                                                                                                                                    
Test name       
Test status     
Simulation time 10815044481 ps                                                                                                                                         
CPU time        159.02 seconds                                                                                                                                         
Started         Aug 09 09:31:15 AM PDT 23                                                                                                                              
Finished        Aug 09 09:33:55 AM PDT 23                                                                                                                              
Peak memory     199228 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me uart_rx_msg +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/car 
                avel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/cara 
                vel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/carav 
                el_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="uart_rx_msg" +FTESTNAME="RTL-uart_rx_msg" +SIM_DIR="/home/rady/caravel/coverage_update/c 
                aravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_ 
                PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PU 
                LLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTI 
                ONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_ 
                INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_ 
                INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_ 
                12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_ 
                GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CO 
                NFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +US 
                ER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=102 
                7 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INI 
                T=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2  
                +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 
                 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +O 
                PENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                             
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-uart_rx_msg                                                                    


-------------------------------------------------------------------------------
Test location   compilation/simv/gpio_all_o_user                                                                                                                       
Short name      T15                                                                                                                                                    
Test name       
Test status     
Simulation time 1040500001 ps                                                                                                                                          
CPU time        20.35 seconds                                                                                                                                          
Started         Aug 09 06:07:29 AM PDT 23                                                                                                                              
Finished        Aug 09 06:07:50 AM PDT 23                                                                                                                              
Peak memory     199624 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me gpio_all_o_user +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update 
                /caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/ 
                caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/c 
                aravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="gpio_all_o_user" +FTESTNAME="RTL-gpio_all_o_user" +SIM_DIR="/home/rady/caravel/cover 
                age_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGM 
                T_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_ 
                STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_S 
                TD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CO 
                NFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CO 
                NFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_ 
                CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 + 
                USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1 
                027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_I 
                NIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO 
                _31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG 
                _GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_P 
                WR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 + 
                RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_ 
                DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                 
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-gpio_all_o_user                                                                


-------------------------------------------------------------------------------
Test location   compilation/simv/uart_tx                                                                                                                               
Short name      T54                                                                                                                                                    
Test name       
Test status     
Simulation time 9641070161 ps                                                                                                                                          
CPU time        149.18 seconds                                                                                                                                         
Started         Aug 09 06:43:27 AM PDT 23                                                                                                                              
Finished        Aug 09 06:45:57 AM PDT 23                                                                                                                              
Peak memory     199200 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me uart_tx +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/caravel 
                _cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/caravel_ 
                mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/caravel_c 
                ocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="uart_tx" +FTESTNAME="RTL-uart_tx" +SIM_DIR="/home/rady/caravel/coverage_update/caravel_cocot 
                b_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PULLDOWN=307 
                3 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLDOWN=3072  
                +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONAL=6145 +G 
                PIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INIT=1027 +U 
                SER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INIT=1027 +U 
                SER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_INIT=1027 
                 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPIO_17_INIT 
                =1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFIG_GPIO_22 
                _INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_CONFIG_GP 
                IO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 +USER_CONF 
                IG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1027 +USER 
                _CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MPRJ_PWR_PA 
                DS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +CLK_DIV=2  
                +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPENFRAME_IO_ 
                PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                                         
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-uart_tx                                                                        


-------------------------------------------------------------------------------
Test location   compilation/simv/debug                                                                                                                                 
Short name      T30                                                                                                                                                    
Test name       
Test status     
Simulation time 1432505001 ps                                                                                                                                          
CPU time        26.37 seconds                                                                                                                                          
Started         Aug 09 06:45:58 AM PDT 23                                                                                                                              
Finished        Aug 09 06:46:25 AM PDT 23                                                                                                                              
Peak memory     199144 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me debug +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/caravel_c 
                ocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/caravel_mg 
                mt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/caravel_coc 
                otb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="debug" +FTESTNAME="RTL-debug" +SIM_DIR="/home/rady/caravel/coverage_update/caravel_cocotb_test 
                s/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PULLDOWN=3073 +GPI 
                O_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLDOWN=3072 +GPIO_ 
                MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONAL=6145 +GPIO_MO 
                DE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INIT=1027 +USER_CO 
                NFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INIT=1027 +USER_CO 
                NFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_INIT=1027 +USER 
                _CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPIO_17_INIT=1027  
                +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFIG_GPIO_22_INIT= 
                1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_CONFIG_GPIO_27_ 
                INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 +USER_CONFIG_GPI 
                O_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1027 +USER_CONFI 
                G_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 + 
                ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_ 
                INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPENFRAME_IO_PADS=4 
                4 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                                               
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-debug                                                                          


-------------------------------------------------------------------------------
Test location   compilation/simv/gpio_all_i_pd_user                                                                                                                    
Short name      T23                                                                                                                                                    
Test name       
Test status     
Simulation time 1078950001 ps                                                                                                                                          
CPU time        20.1 seconds                                                                                                                                           
Started         Aug 09 06:00:11 AM PDT 23                                                                                                                              
Finished        Aug 09 06:00:32 AM PDT 23                                                                                                                              
Peak memory     197972 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me gpio_all_i_pd_user +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_upd 
                ate/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/packa 
                ge/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_updat 
                e/caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="gpio_all_i_pd_user" +FTESTNAME="RTL-gpio_all_i_pd_user" +SIM_DIR="/home/rady/cara 
                vel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO 
                _MODE_MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_M 
                ODE_USER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MO 
                DE_MGMT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 
                 +USER_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 
                 +USER_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=10 
                27 +USER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_IN 
                IT=1027 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_ 
                21_INIT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_ 
                GPIO_26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CO 
                NFIG_GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +US 
                ER_CONFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1= 
                2 +MPRJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_ 
                LATCH=0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=1 
                3 +POWER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                        
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-gpio_all_i_pd_user                                                             


-------------------------------------------------------------------------------
Test location   compilation/simv/user_pass_thru_rd                                                                                                                     
Short name      T59                                                                                                                                                    
Test name       
Test status     
Simulation time 1326350001 ps                                                                                                                                          
CPU time        23.61 seconds                                                                                                                                          
Started         Aug 09 06:49:23 AM PDT 23                                                                                                                              
Finished        Aug 09 06:49:47 AM PDT 23                                                                                                                              
Peak memory     197120 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me user_pass_thru_rd +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_upda 
                te/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/packag 
                e/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update 
                /caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="user_pass_thru_rd" +FTESTNAME="RTL-user_pass_thru_rd" +SIM_DIR="/home/rady/caravel 
                /coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MO 
                DE_MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE 
                _USER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_ 
                MGMT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +U 
                SER_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +U 
                SER_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027  
                +USER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT= 
                1027 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_ 
                INIT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPI 
                O_26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFI 
                G_GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_ 
                CONFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 + 
                MPRJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LAT 
                CH=0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 + 
                POWER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                           
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-user_pass_thru_rd                                                              


-------------------------------------------------------------------------------
Test location   compilation/simv/IRQ_uart_rx                                                                                                                           
Short name      T43                                                                                                                                                    
Test name       
Test status     
Simulation time 8487800001 ps                                                                                                                                          
CPU time        134.17 seconds                                                                                                                                         
Started         Aug 09 09:28:59 AM PDT 23                                                                                                                              
Finished        Aug 09 09:31:14 AM PDT 23                                                                                                                              
Peak memory     199144 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me IRQ_uart_rx +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/car 
                avel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/cara 
                vel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/carav 
                el_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="IRQ_uart_rx" +FTESTNAME="RTL-IRQ_uart_rx" +SIM_DIR="/home/rady/caravel/coverage_update/c 
                aravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_ 
                PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PU 
                LLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTI 
                ONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_ 
                INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_ 
                INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_ 
                12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_ 
                GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CO 
                NFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +US 
                ER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=102 
                7 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INI 
                T=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2  
                +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 
                 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +O 
                PENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                             
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-IRQ_uart_rx                                                                    


-------------------------------------------------------------------------------
Test location   compilation/simv/serial_shifting_10                                                                                                                    
Short name      T18                                                                                                                                                    
Test name       
Test status     
Simulation time 7228475001 ps                                                                                                                                          
CPU time        121.9 seconds                                                                                                                                          
Started         Aug 09 07:43:06 AM PDT 23                                                                                                                              
Finished        Aug 09 07:45:09 AM PDT 23                                                                                                                              
Peak memory     199172 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me serial_shifting_10 +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_upd 
                ate/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/packa 
                ge/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_updat 
                e/caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="serial_shifting_10" +FTESTNAME="RTL-serial_shifting_10" +SIM_DIR="/home/rady/cara 
                vel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO 
                _MODE_MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_M 
                ODE_USER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MO 
                DE_MGMT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 
                 +USER_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 
                 +USER_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=10 
                27 +USER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_IN 
                IT=1027 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_ 
                21_INIT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_ 
                GPIO_26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CO 
                NFIG_GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +US 
                ER_CONFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1= 
                2 +MPRJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_ 
                LATCH=0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=1 
                3 +POWER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                        
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-serial_shifting_10                                                             


-------------------------------------------------------------------------------
Test location   compilation/simv/gpio_all_i_pd                                                                                                                         
Short name      T62                                                                                                                                                    
Test name       
Test status     
Simulation time 1078950001 ps                                                                                                                                          
CPU time        20.16 seconds                                                                                                                                          
Started         Aug 09 05:59:49 AM PDT 23                                                                                                                              
Finished        Aug 09 06:00:10 AM PDT 23                                                                                                                              
Peak memory     197992 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me gpio_all_i_pd +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/c 
                aravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/ca 
                ravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/car 
                avel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="gpio_all_i_pd" +FTESTNAME="RTL-gpio_all_i_pd" +SIM_DIR="/home/rady/caravel/coverage_up 
                date/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_ 
                INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_IN 
                PUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BID 
                IRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_G 
                PIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_G 
                PIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG 
                _GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_C 
                ONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +U 
                SER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=10 
                27 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_IN 
                IT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_ 
                36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PAD 
                S_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BL 
                OCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAIN 
                S=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                       
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-gpio_all_i_pd                                                                  


-------------------------------------------------------------------------------
Test location   compilation/simv/IRQ_uart                                                                                                                              
Short name      T44                                                                                                                                                    
Test name       
Test status     
Simulation time 13280300001 ps                                                                                                                                         
CPU time        207.61 seconds                                                                                                                                         
Started         Aug 09 06:32:52 AM PDT 23                                                                                                                              
Finished        Aug 09 06:36:21 AM PDT 23                                                                                                                              
Peak memory     206300 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me IRQ_uart +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/carave 
                l_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/caravel 
                _mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/caravel_ 
                cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="IRQ_uart" +FTESTNAME="RTL-IRQ_uart" +SIM_DIR="/home/rady/caravel/coverage_update/caravel_co 
                cotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PULLDOWN= 
                3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLDOWN=30 
                72 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONAL=6145 
                 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INIT=1027 
                 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INIT=1027 
                 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_INIT=1 
                027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPIO_17_I 
                NIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFIG_GPIO 
                _22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_CONFIG 
                _GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 +USER_C 
                ONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1027 +U 
                SER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MPRJ_PWR 
                _PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +CLK_DIV 
                =2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPENFRAME_ 
                IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                                      
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-IRQ_uart                                                                       


-------------------------------------------------------------------------------
Test location   compilation/simv/mem_dff2_W                                                                                                                            
Short name      T41                                                                                                                                                    
Test name       
Test status     
Simulation time 40251325001 ps                                                                                                                                         
CPU time        564.81 seconds                                                                                                                                         
Started         Aug 09 07:33:39 AM PDT 23                                                                                                                              
Finished        Aug 09 07:43:05 AM PDT 23                                                                                                                              
Peak memory     198972 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me mem_dff2_W +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/cara 
                vel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/carav 
                el_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/carave 
                l_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="mem_dff2_W" +FTESTNAME="RTL-mem_dff2_W" +SIM_DIR="/home/rady/caravel/coverage_update/cara 
                vel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PUL 
                LDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLD 
                OWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONA 
                L=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INI 
                T=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INI 
                T=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_ 
                INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPI 
                O_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFI 
                G_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_ 
                CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 + 
                USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1 
                027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MP 
                RJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +C 
                LK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPEN 
                FRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                                
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-mem_dff2_W                                                                     


-------------------------------------------------------------------------------
Test location   compilation/simv/gpio_all_i_pu_user                                                                                                                    
Short name      T27                                                                                                                                                    
Test name       
Test status     
Simulation time 1078950001 ps                                                                                                                                          
CPU time        20.21 seconds                                                                                                                                          
Started         Aug 09 05:59:26 AM PDT 23                                                                                                                              
Finished        Aug 09 05:59:48 AM PDT 23                                                                                                                              
Peak memory     197992 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me gpio_all_i_pu_user +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_upd 
                ate/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/packa 
                ge/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_updat 
                e/caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="gpio_all_i_pu_user" +FTESTNAME="RTL-gpio_all_i_pu_user" +SIM_DIR="/home/rady/cara 
                vel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO 
                _MODE_MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_M 
                ODE_USER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MO 
                DE_MGMT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 
                 +USER_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 
                 +USER_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=10 
                27 +USER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_IN 
                IT=1027 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_ 
                21_INIT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_ 
                GPIO_26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CO 
                NFIG_GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +US 
                ER_CONFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1= 
                2 +MPRJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_ 
                LATCH=0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=1 
                3 +POWER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                        
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-gpio_all_i_pu_user                                                             


-------------------------------------------------------------------------------
Test location   compilation/simv/mem_dff_B                                                                                                                             
Short name      T45                                                                                                                                                    
Test name       
Test status     
Simulation time 154376325001 ps                                                                                                                                        
CPU time        2209.35 seconds                                                                                                                                        
Started         Aug 09 08:41:45 AM PDT 23                                                                                                                              
Finished        Aug 09 09:18:35 AM PDT 23                                                                                                                              
Peak memory     199020 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me mem_dff_B +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/carav 
                el_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/carave 
                l_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/caravel 
                _cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="mem_dff_B" +FTESTNAME="RTL-mem_dff_B" +SIM_DIR="/home/rady/caravel/coverage_update/caravel 
                _cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PULLDO 
                WN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLDOWN 
                =3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONAL=6 
                145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INIT=1 
                027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INIT=1 
                027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_INI 
                T=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPIO_1 
                7_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFIG_G 
                PIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_CON 
                FIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 +USE 
                R_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1027 
                 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MPRJ_ 
                PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +CLK_ 
                DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPENFRA 
                ME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                                   
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-mem_dff_B                                                                      


-------------------------------------------------------------------------------
Test location   compilation/simv/mem_dff_HW                                                                                                                            
Short name      T65                                                                                                                                                    
Test name       
Test status     
Simulation time 64851325001 ps                                                                                                                                         
CPU time        933.65 seconds                                                                                                                                         
Started         Aug 09 08:07:57 AM PDT 23                                                                                                                              
Finished        Aug 09 08:23:32 AM PDT 23                                                                                                                              
Peak memory     197164 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me mem_dff_HW +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/cara 
                vel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/carav 
                el_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/carave 
                l_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="mem_dff_HW" +FTESTNAME="RTL-mem_dff_HW" +SIM_DIR="/home/rady/caravel/coverage_update/cara 
                vel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PUL 
                LDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLD 
                OWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONA 
                L=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INI 
                T=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INI 
                T=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_ 
                INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPI 
                O_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFI 
                G_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_ 
                CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 + 
                USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1 
                027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MP 
                RJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +C 
                LK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPEN 
                FRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                                
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-mem_dff_HW                                                                     


-------------------------------------------------------------------------------
Test location   compilation/simv/gpio_all_i_pu                                                                                                                         
Short name      T24                                                                                                                                                    
Test name       
Test status     
Simulation time 1078950001 ps                                                                                                                                          
CPU time        19.63 seconds                                                                                                                                          
Started         Aug 09 05:59:05 AM PDT 23                                                                                                                              
Finished        Aug 09 05:59:25 AM PDT 23                                                                                                                              
Peak memory     197992 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me gpio_all_i_pu +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/c 
                aravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/ca 
                ravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/car 
                avel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="gpio_all_i_pu" +FTESTNAME="RTL-gpio_all_i_pu" +SIM_DIR="/home/rady/caravel/coverage_up 
                date/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_ 
                INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_IN 
                PUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BID 
                IRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_G 
                PIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_G 
                PIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG 
                _GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_C 
                ONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +U 
                SER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=10 
                27 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_IN 
                IT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_ 
                36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PAD 
                S_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BL 
                OCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAIN 
                S=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                       
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-gpio_all_i_pu                                                                  


-------------------------------------------------------------------------------
Test location   compilation/simv/gpio_all_i_user                                                                                                                       
Short name      T66                                                                                                                                                    
Test name       
Test status     
Simulation time 1022775001 ps                                                                                                                                          
CPU time        19.66 seconds                                                                                                                                          
Started         Aug 09 05:58:43 AM PDT 23                                                                                                                              
Finished        Aug 09 05:59:04 AM PDT 23                                                                                                                              
Peak memory     197916 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me gpio_all_i_user +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update 
                /caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/ 
                caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/c 
                aravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="gpio_all_i_user" +FTESTNAME="RTL-gpio_all_i_user" +SIM_DIR="/home/rady/caravel/cover 
                age_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGM 
                T_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_ 
                STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_S 
                TD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CO 
                NFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CO 
                NFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_ 
                CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 + 
                USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1 
                027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_I 
                NIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO 
                _31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG 
                _GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_P 
                WR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 + 
                RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_ 
                DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                 
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-gpio_all_i_user                                                                


-------------------------------------------------------------------------------
Test location   compilation/simv/gpio_all_bidir_user                                                                                                                   
Short name      T16                                                                                                                                                    
Test name       
Test status     
Simulation time 1040700001 ps                                                                                                                                          
CPU time        21.45 seconds                                                                                                                                          
Started         Aug 09 06:00:33 AM PDT 23                                                                                                                              
Finished        Aug 09 06:00:56 AM PDT 23                                                                                                                              
Peak memory     199056 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me gpio_all_bidir_user +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_up 
                date/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/pack 
                age/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_upda 
                te/caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="gpio_all_bidir_user" +FTESTNAME="RTL-gpio_all_bidir_user" +SIM_DIR="/home/rady/c 
                aravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +G 
                PIO_MODE_MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPI 
                O_MODE_USER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO 
                _MODE_MGMT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1 
                027 +USER_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1 
                027 +USER_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT 
                =1027 +USER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16 
                _INIT=1027 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GP 
                IO_21_INIT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONF 
                IG_GPIO_26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER 
                _CONFIG_GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027  
                +USER_CONFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS 
                _1=2 +MPRJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_U 
                SE_LATCH=0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BIT 
                S=13 +POWER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                     
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-gpio_all_bidir_user                                                            


-------------------------------------------------------------------------------
Test location   compilation/simv/user1_irq                                                                                                                             
Short name      T50                                                                                                                                                    
Test name       
Test status     
Simulation time 6766950001 ps                                                                                                                                          
CPU time        107.2 seconds                                                                                                                                          
Started         Aug 09 09:35:45 AM PDT 23                                                                                                                              
Finished        Aug 09 09:37:33 AM PDT 23                                                                                                                              
Peak memory     198116 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me user1_irq +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/carav 
                el_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/carave 
                l_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/caravel 
                _cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="user1_irq" +FTESTNAME="RTL-user1_irq" +SIM_DIR="/home/rady/caravel/coverage_update/caravel 
                _cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PULLDO 
                WN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLDOWN 
                =3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONAL=6 
                145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INIT=1 
                027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INIT=1 
                027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_INI 
                T=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPIO_1 
                7_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFIG_G 
                PIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_CON 
                FIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 +USE 
                R_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1027 
                 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MPRJ_ 
                PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +CLK_ 
                DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPENFRA 
                ME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                                   
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-user1_irq                                                                      


-------------------------------------------------------------------------------
Test location   compilation/simv/mem_dff_W                                                                                                                             
Short name      T67                                                                                                                                                    
Test name       
Test status     
Simulation time 77151325001 ps                                                                                                                                         
CPU time        1083.91 seconds                                                                                                                                        
Started         Aug 09 07:13:33 AM PDT 23                                                                                                                              
Finished        Aug 09 07:31:38 AM PDT 23                                                                                                                              
Peak memory     199016 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me mem_dff_W +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/carav 
                el_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/carave 
                l_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/caravel 
                _cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="mem_dff_W" +FTESTNAME="RTL-mem_dff_W" +SIM_DIR="/home/rady/caravel/coverage_update/caravel 
                _cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PULLDO 
                WN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLDOWN 
                =3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONAL=6 
                145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INIT=1 
                027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INIT=1 
                027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_INI 
                T=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPIO_1 
                7_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFIG_G 
                PIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_CON 
                FIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 +USE 
                R_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1027 
                 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MPRJ_ 
                PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +CLK_ 
                DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPENFRA 
                ME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                                   
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-mem_dff_W                                                                      


-------------------------------------------------------------------------------
Test location   compilation/simv/mgmt_gpio_in                                                                                                                          
Short name      T68                                                                                                                                                    
Test name       
Test status     
Simulation time 14206100001 ps                                                                                                                                         
CPU time        231.68 seconds                                                                                                                                         
Started         Aug 09 06:36:22 AM PDT 23                                                                                                                              
Finished        Aug 09 06:40:14 AM PDT 23                                                                                                                              
Peak memory     206124 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me mgmt_gpio_in +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/ca 
                ravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/car 
                avel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/cara 
                vel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="mgmt_gpio_in" +FTESTNAME="RTL-mgmt_gpio_in" +SIM_DIR="/home/rady/caravel/coverage_updat 
                e/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INP 
                UT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT 
                _PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRE 
                CTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO 
                _2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO 
                _7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GP 
                IO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONF 
                IG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER 
                _CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027  
                +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT= 
                1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_ 
                INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2 
                =2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCK 
                S=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 
                 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                          
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-mgmt_gpio_in                                                                   


-------------------------------------------------------------------------------
Test location   compilation/simv/timer0_oneshot                                                                                                                        
Short name      T55                                                                                                                                                    
Test name       
Test status     
Simulation time 2934075001 ps                                                                                                                                          
CPU time        46.22 seconds                                                                                                                                          
Started         Aug 09 06:40:15 AM PDT 23                                                                                                                              
Finished        Aug 09 06:41:02 AM PDT 23                                                                                                                              
Peak memory     204880 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me timer0_oneshot +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/ 
                caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/c 
                aravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/ca 
                ravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="timer0_oneshot" +FTESTNAME="RTL-timer0_oneshot" +SIM_DIR="/home/rady/caravel/coverage 
                _update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_S 
                TD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD 
                _INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_ 
                BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFI 
                G_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFI 
                G_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CON 
                FIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USE 
                R_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 
                 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT 
                =1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31 
                _INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GP 
                IO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_ 
                PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM 
                _BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOM 
                AINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                    
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-timer0_oneshot                                                                 


-------------------------------------------------------------------------------
Test location   compilation/simv/gpio_all_i                                                                                                                            
Short name      T69                                                                                                                                                    
Test name       
Test status     
Simulation time 3877375001 ps                                                                                                                                          
CPU time        63.36 seconds                                                                                                                                          
Started         Aug 09 05:56:18 AM PDT 23                                                                                                                              
Finished        Aug 09 05:57:23 AM PDT 23                                                                                                                              
Peak memory     197964 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me gpio_all_i +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/cara 
                vel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/carav 
                el_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/carave 
                l_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="gpio_all_i" +FTESTNAME="RTL-gpio_all_i" +SIM_DIR="/home/rady/caravel/coverage_update/cara 
                vel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PUL 
                LDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLD 
                OWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONA 
                L=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INI 
                T=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INI 
                T=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_ 
                INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPI 
                O_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFI 
                G_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_ 
                CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 + 
                USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1 
                027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MP 
                RJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +C 
                LK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPEN 
                FRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                                
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-gpio_all_i                                                                     


-------------------------------------------------------------------------------
Test location   compilation/simv/timer0_periodic                                                                                                                       
Short name      T56                                                                                                                                                    
Test name       
Test status     
Simulation time 2779550001 ps                                                                                                                                          
CPU time        47.31 seconds                                                                                                                                          
Started         Aug 09 06:42:37 AM PDT 23                                                                                                                              
Finished        Aug 09 06:43:26 AM PDT 23                                                                                                                              
Peak memory     198948 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me timer0_periodic +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update 
                /caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/ 
                caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/c 
                aravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="timer0_periodic" +FTESTNAME="RTL-timer0_periodic" +SIM_DIR="/home/rady/caravel/cover 
                age_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGM 
                T_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_ 
                STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_S 
                TD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CO 
                NFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CO 
                NFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_ 
                CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 + 
                USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1 
                027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_I 
                NIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO 
                _31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG 
                _GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_P 
                WR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 + 
                RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_ 
                DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                 
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-timer0_periodic                                                                


-------------------------------------------------------------------------------
Test location   compilation/simv/gpio_all_o                                                                                                                            
Short name      T46                                                                                                                                                    
Test name       
Test status     
Simulation time 25176475001 ps                                                                                                                                         
CPU time        389.92 seconds                                                                                                                                         
Started         Aug 09 06:00:57 AM PDT 23                                                                                                                              
Finished        Aug 09 06:07:27 AM PDT 23                                                                                                                              
Peak memory     199024 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me gpio_all_o +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/cara 
                vel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/carav 
                el_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/carave 
                l_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="gpio_all_o" +FTESTNAME="RTL-gpio_all_o" +SIM_DIR="/home/rady/caravel/coverage_update/cara 
                vel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PUL 
                LDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLD 
                OWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONA 
                L=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INI 
                T=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INI 
                T=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_ 
                INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPI 
                O_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFI 
                G_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_ 
                CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 + 
                USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1 
                027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MP 
                RJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +C 
                LK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPEN 
                FRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                                
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-gpio_all_o                                                                     


-------------------------------------------------------------------------------
Test location   compilation/simv/bitbang_spi_o                                                                                                                         
Short name      T47                                                                                                                                                    
Test name       
Test status     
Simulation time 25343850001 ps                                                                                                                                         
CPU time        400.06 seconds                                                                                                                                         
Started         Aug 09 06:21:12 AM PDT 23                                                                                                                              
Finished        Aug 09 06:27:53 AM PDT 23                                                                                                                              
Peak memory     205868 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me bitbang_spi_o +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/c 
                aravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/ca 
                ravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/car 
                avel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="bitbang_spi_o" +FTESTNAME="RTL-bitbang_spi_o" +SIM_DIR="/home/rady/caravel/coverage_up 
                date/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_ 
                INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_IN 
                PUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BID 
                IRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_G 
                PIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_G 
                PIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG 
                _GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_C 
                ONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +U 
                SER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=10 
                27 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_IN 
                IT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_ 
                36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PAD 
                S_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BL 
                OCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAIN 
                S=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                       
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-bitbang_spi_o                                                                  


-------------------------------------------------------------------------------
Test location   compilation/simv/clock_redirect                                                                                                                        
Short name      T58                                                                                                                                                    
Test name       
Test status     
Simulation time 923325001 ps                                                                                                                                           
CPU time        18.19 seconds                                                                                                                                          
Started         Aug 09 06:49:49 AM PDT 23                                                                                                                              
Finished        Aug 09 06:50:08 AM PDT 23                                                                                                                              
Peak memory     196324 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me clock_redirect +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/ 
                caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/c 
                aravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/ca 
                ravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="clock_redirect" +FTESTNAME="RTL-clock_redirect" +SIM_DIR="/home/rady/caravel/coverage 
                _update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_S 
                TD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD 
                _INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_ 
                BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFI 
                G_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFI 
                G_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CON 
                FIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USE 
                R_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 
                 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT 
                =1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31 
                _INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GP 
                IO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_ 
                PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM 
                _BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOM 
                AINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                    
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-clock_redirect                                                                 


-------------------------------------------------------------------------------
Test location   compilation/simv/hk_regs_wr_wb_cpu                                                                                                                     
Short name      T53                                                                                                                                                    
Test name       
Test status     
Simulation time 2873075001 ps                                                                                                                                          
CPU time        106.64 seconds                                                                                                                                         
Started         Aug 09 06:07:51 AM PDT 23                                                                                                                              
Finished        Aug 09 06:09:39 AM PDT 23                                                                                                                              
Peak memory     275980 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me hk_regs_wr_wb_cpu +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_upda 
                te/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/packag 
                e/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update 
                /caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="hk_regs_wr_wb_cpu" +FTESTNAME="RTL-hk_regs_wr_wb_cpu" +SIM_DIR="/home/rady/caravel 
                /coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MO 
                DE_MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE 
                _USER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_ 
                MGMT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +U 
                SER_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +U 
                SER_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027  
                +USER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT= 
                1027 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_ 
                INIT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPI 
                O_26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFI 
                G_GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_ 
                CONFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 + 
                MPRJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LAT 
                CH=0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 + 
                POWER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                           
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-hk_regs_wr_wb_cpu                                                              


-------------------------------------------------------------------------------
Test location   compilation/simv/hk_regs_rst_spi                                                                                                                       
Short name      T57                                                                                                                                                    
Test name       
Test status     
Simulation time 272825001 ps                                                                                                                                           
CPU time        12.71 seconds                                                                                                                                          
Started         Aug 09 05:58:28 AM PDT 23                                                                                                                              
Finished        Aug 09 05:58:42 AM PDT 23                                                                                                                              
Peak memory     200524 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me hk_regs_rst_spi +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update 
                /caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/ 
                caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/c 
                aravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="hk_regs_rst_spi" +FTESTNAME="RTL-hk_regs_rst_spi" +SIM_DIR="/home/rady/caravel/cover 
                age_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGM 
                T_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_ 
                STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_S 
                TD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CO 
                NFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CO 
                NFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_ 
                CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 + 
                USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1 
                027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_I 
                NIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO 
                _31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG 
                _GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_P 
                WR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 + 
                RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_ 
                DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                                 
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-hk_regs_rst_spi                                                                


-------------------------------------------------------------------------------
Test location   compilation/simv/la                                                                                                                                    
Short name      T49                                                                                                                                                    
Test name       
Test status     
Simulation time 7204150001 ps                                                                                                                                          
CPU time        116.58 seconds                                                                                                                                         
Started         Aug 09 06:56:39 AM PDT 23                                                                                                                              
Finished        Aug 09 06:58:36 AM PDT 23                                                                                                                              
Peak memory     199572 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/compilation/simv -cm line+tgl+cond+fsm+branch+assert -cm_na 
                me la +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_update/caravel_coco 
                tb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/package/caravel_mgmt_ 
                soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_update/caravel_cocotb 
                _tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="la" +FTESTNAME="RTL-la" +SIM_DIR="/home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog 
                /dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE_MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MG 
                MT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_USER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER 
                _STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MGMT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_S 
                TD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USER_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO 
                _3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USER_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO 
                _8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +USER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_G 
                PIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=1027 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CON 
                FIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_INIT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USE 
                R_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 
                 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT 
                =1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CONFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37 
                _INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MPRJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PA 
                DS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH=0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +O 
                ENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +POWER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_M 
                ODE_USER_STD_OUT_MONITORED=6146                                                                                                                        
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-la                                                                             


-------------------------------------------------------------------------------
Test location   RTL-check_defaults0/simv/check_defaults                                                                                                                
Short name      T33                                                                                                                                                    
Test name       
Test status     
Simulation time 6420325001 ps                                                                                                                                          
CPU time        133.34 seconds                                                                                                                                         
Started         Aug 09 09:39:35 AM PDT 23                                                                                                                              
Finished        Aug 09 09:41:50 AM PDT 23                                                                                                                              
Peak memory     219920 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/RTL-check_defaults/simv -cm line+tgl+cond+fsm+branch+assert 
                 -cm_name check_defaults +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_ 
                update/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/pa 
                ckage/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_up 
                date/caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="check_defaults" +FTESTNAME="RTL-check_defaults" +SIM_DIR="/home/rady/caravel/c 
                overage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE 
                _MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_U 
                SER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MG 
                MT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USE 
                R_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USE 
                R_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +U 
                SER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=10 
                27 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_IN 
                IT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_ 
                26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_ 
                GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CO 
                NFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MP 
                RJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH 
                =0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +PO 
                WER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                             
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-check_defaults                                                                 


-------------------------------------------------------------------------------
Test location   RTL-check_defaults1/simv/check_defaults                                                                                                                
Short name      T37                                                                                                                                                    
Test name       
Test status     
Simulation time 7009200001 ps                                                                                                                                          
CPU time        132.32 seconds                                                                                                                                         
Started         Aug 09 09:41:58 AM PDT 23                                                                                                                              
Finished        Aug 09 09:44:11 AM PDT 23                                                                                                                              
Peak memory     206752 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/RTL-check_defaults/simv -cm line+tgl+cond+fsm+branch+assert 
                 -cm_name check_defaults +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_ 
                update/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/pa 
                ckage/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_up 
                date/caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="check_defaults" +FTESTNAME="RTL-check_defaults" +SIM_DIR="/home/rady/caravel/c 
                overage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE 
                _MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_U 
                SER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MG 
                MT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USE 
                R_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USE 
                R_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +U 
                SER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=10 
                27 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_IN 
                IT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_ 
                26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_ 
                GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CO 
                NFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MP 
                RJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH 
                =0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +PO 
                WER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                             
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-check_defaults                                                                 


-------------------------------------------------------------------------------
Test location   RTL-check_defaults2/simv/check_defaults                                                                                                                
Short name      T34                                                                                                                                                    
Test name       
Test status     
Simulation time 5242575001 ps                                                                                                                                          
CPU time        103.3 seconds                                                                                                                                          
Started         Aug 09 09:44:19 AM PDT 23                                                                                                                              
Finished        Aug 09 09:46:03 AM PDT 23                                                                                                                              
Peak memory     204928 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/RTL-check_defaults/simv -cm line+tgl+cond+fsm+branch+assert 
                 -cm_name check_defaults +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_ 
                update/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/pa 
                ckage/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_up 
                date/caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="check_defaults" +FTESTNAME="RTL-check_defaults" +SIM_DIR="/home/rady/caravel/c 
                overage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE 
                _MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_U 
                SER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MG 
                MT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USE 
                R_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USE 
                R_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +U 
                SER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=10 
                27 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_IN 
                IT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_ 
                26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_ 
                GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CO 
                NFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MP 
                RJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH 
                =0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +PO 
                WER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                             
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-check_defaults                                                                 


-------------------------------------------------------------------------------
Test location   RTL-check_defaults3/simv/check_defaults                                                                                                                
Short name      T32                                                                                                                                                    
Test name       
Test status     
Simulation time 6420325001 ps                                                                                                                                          
CPU time        142.05 seconds                                                                                                                                         
Started         Aug 09 09:46:11 AM PDT 23                                                                                                                              
Finished        Aug 09 09:48:34 AM PDT 23                                                                                                                              
Peak memory     225180 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/RTL-check_defaults/simv -cm line+tgl+cond+fsm+branch+assert 
                 -cm_name check_defaults +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_ 
                update/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/pa 
                ckage/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_up 
                date/caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="check_defaults" +FTESTNAME="RTL-check_defaults" +SIM_DIR="/home/rady/caravel/c 
                overage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE 
                _MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_U 
                SER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MG 
                MT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USE 
                R_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USE 
                R_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +U 
                SER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=10 
                27 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_IN 
                IT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_ 
                26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_ 
                GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CO 
                NFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MP 
                RJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH 
                =0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +PO 
                WER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                             
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-check_defaults                                                                 


-------------------------------------------------------------------------------
Test location   RTL-check_defaults4/simv/check_defaults                                                                                                                
Short name      T38                                                                                                                                                    
Test name       
Test status     
Simulation time 7009200001 ps                                                                                                                                          
CPU time        152.98 seconds                                                                                                                                         
Started         Aug 09 09:48:42 AM PDT 23                                                                                                                              
Finished        Aug 09 09:51:16 AM PDT 23                                                                                                                              
Peak memory     226464 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/RTL-check_defaults/simv -cm line+tgl+cond+fsm+branch+assert 
                 -cm_name check_defaults +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_ 
                update/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/pa 
                ckage/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_up 
                date/caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="check_defaults" +FTESTNAME="RTL-check_defaults" +SIM_DIR="/home/rady/caravel/c 
                overage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE 
                _MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_U 
                SER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MG 
                MT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USE 
                R_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USE 
                R_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +U 
                SER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=10 
                27 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_IN 
                IT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_ 
                26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_ 
                GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CO 
                NFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MP 
                RJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH 
                =0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +PO 
                WER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                             
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-check_defaults                                                                 


-------------------------------------------------------------------------------
Test location   RTL-check_defaults5/simv/check_defaults                                                                                                                
Short name      T35                                                                                                                                                    
Test name       
Test status     
Simulation time 7009200001 ps                                                                                                                                          
CPU time        143.34 seconds                                                                                                                                         
Started         Aug 09 09:51:24 AM PDT 23                                                                                                                              
Finished        Aug 09 09:53:48 AM PDT 23                                                                                                                              
Peak memory     221612 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/RTL-check_defaults/simv -cm line+tgl+cond+fsm+branch+assert 
                 -cm_name check_defaults +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_ 
                update/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/pa 
                ckage/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_up 
                date/caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="check_defaults" +FTESTNAME="RTL-check_defaults" +SIM_DIR="/home/rady/caravel/c 
                overage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE 
                _MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_U 
                SER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MG 
                MT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USE 
                R_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USE 
                R_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +U 
                SER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=10 
                27 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_IN 
                IT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_ 
                26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_ 
                GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CO 
                NFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MP 
                RJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH 
                =0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +PO 
                WER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                             
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-check_defaults                                                                 


-------------------------------------------------------------------------------
Test location   RTL-check_defaults6/simv/check_defaults                                                                                                                
Short name      T36                                                                                                                                                    
Test name       
Test status     
Simulation time 7009200001 ps                                                                                                                                          
CPU time        159.01 seconds                                                                                                                                         
Started         Aug 09 09:53:57 AM PDT 23                                                                                                                              
Finished        Aug 09 09:56:36 AM PDT 23                                                                                                                              
Peak memory     236616 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/RTL-check_defaults/simv -cm line+tgl+cond+fsm+branch+assert 
                 -cm_name check_defaults +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_ 
                update/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/pa 
                ckage/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_up 
                date/caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="check_defaults" +FTESTNAME="RTL-check_defaults" +SIM_DIR="/home/rady/caravel/c 
                overage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE 
                _MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_U 
                SER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MG 
                MT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USE 
                R_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USE 
                R_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +U 
                SER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=10 
                27 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_IN 
                IT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_ 
                26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_ 
                GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CO 
                NFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MP 
                RJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH 
                =0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +PO 
                WER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                             
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-check_defaults                                                                 


-------------------------------------------------------------------------------
Test location   RTL-check_defaults7/simv/check_defaults                                                                                                                
Short name      T60                                                                                                                                                    
Test name       
Test status     
Simulation time 6420325001 ps                                                                                                                                          
CPU time        134.89 seconds                                                                                                                                         
Started         Aug 09 09:56:45 AM PDT 23                                                                                                                              
Finished        Aug 09 09:59:00 AM PDT 23                                                                                                                              
Peak memory     219968 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/RTL-check_defaults/simv -cm line+tgl+cond+fsm+branch+assert 
                 -cm_name check_defaults +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_ 
                update/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/pa 
                ckage/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_up 
                date/caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="check_defaults" +FTESTNAME="RTL-check_defaults" +SIM_DIR="/home/rady/caravel/c 
                overage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE 
                _MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_U 
                SER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MG 
                MT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USE 
                R_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USE 
                R_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +U 
                SER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=10 
                27 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_IN 
                IT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_ 
                26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_ 
                GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CO 
                NFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MP 
                RJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH 
                =0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +PO 
                WER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                             
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-check_defaults                                                                 


-------------------------------------------------------------------------------
Test location   RTL-check_defaults8/simv/check_defaults                                                                                                                
Short name      T61                                                                                                                                                    
Test name       
Test status     
Simulation time 6420325001 ps                                                                                                                                          
CPU time        128.57 seconds                                                                                                                                         
Started         Aug 09 09:59:08 AM PDT 23                                                                                                                              
Finished        Aug 09 10:01:18 AM PDT 23                                                                                                                              
Peak memory     209628 kb                                                                                                                                              
Host            license-server-00                                                                                                                                      
User            rady                                                                                                                                                   
Command         /home/rady/caravel/coverage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7/RTL-check_defaults/simv -cm line+tgl+cond+fsm+branch+assert 
                 -cm_name check_defaults +USE_POWER_PINS +UNIT_DELAY=#1 +COCOTB_SIM +FUNCTIONAL +VCS +sky130 +CPU_TYPE_VexRISC +RUN_PATH="/home/rady/caravel/coverage_ 
                update/caravel_cocotb_tests/verilog/dv/cocotb" +TAG="cov_fullrun7" +CARAVEL_ROOT="/home/rady/caravel/package/caravel" +MCW_ROOT="/home/rady/caravel/pa 
                ckage/caravel_mgmt_soc_litex/" +USER_PROJECT_ROOT="/home/rady/caravel/coverage_update/caravel_cocotb_tests/" +SIM_PATH="/home/rady/caravel/coverage_up 
                date/caravel_cocotb_tests/verilog/dv/cocotb/sim/" +SIM="RTL" +TESTNAME="check_defaults" +FTESTNAME="RTL-check_defaults" +SIM_DIR="/home/rady/caravel/c 
                overage_update/caravel_cocotb_tests/verilog/dv/cocotb/sim/cov_fullrun7" +CORNER_nom +__USER_DEFINES_H +GPIO_MODE_MGMT_STD_INPUT_NOPULL=1027 +GPIO_MODE 
                _MGMT_STD_INPUT_PULLDOWN=3073 +GPIO_MODE_MGMT_STD_INPUT_PULLUP=2049 +GPIO_MODE_MGMT_STD_OUTPUT=6153 +GPIO_MODE_USER_STD_INPUT_NOPULL=1026 +GPIO_MODE_U 
                SER_STD_INPUT_PULLDOWN=3072 +GPIO_MODE_USER_STD_INPUT_PULLUP=2048 +GPIO_MODE_USER_STD_OUTPUT=6152 +GPIO_MODE_USER_STD_BIDIRECTIONAL=6144 +GPIO_MODE_MG 
                MT_STD_BIDIRECTIONAL=6145 +GPIO_MODE_MGMT_STD_ANALOG=11 +GPIO_MODE_USER_STD_ANALOG=10 +USER_CONFIG_GPIO_0_INIT=1027 +USER_CONFIG_GPIO_1_INIT=1027 +USE 
                R_CONFIG_GPIO_2_INIT=1027 +USER_CONFIG_GPIO_3_INIT=2049 +USER_CONFIG_GPIO_4_INIT=1027 +USER_CONFIG_GPIO_5_INIT=1027 +USER_CONFIG_GPIO_6_INIT=1027 +USE 
                R_CONFIG_GPIO_7_INIT=1027 +USER_CONFIG_GPIO_8_INIT=1027 +USER_CONFIG_GPIO_9_INIT=1027 +USER_CONFIG_GPIO_10_INIT=1027 +USER_CONFIG_GPIO_11_INIT=1027 +U 
                SER_CONFIG_GPIO_12_INIT=1027 +USER_CONFIG_GPIO_13_INIT=1027 +USER_CONFIG_GPIO_14_INIT=1027 +USER_CONFIG_GPIO_15_INIT=1027 +USER_CONFIG_GPIO_16_INIT=10 
                27 +USER_CONFIG_GPIO_17_INIT=1027 +USER_CONFIG_GPIO_18_INIT=1027 +USER_CONFIG_GPIO_19_INIT=1027 +USER_CONFIG_GPIO_20_INIT=1027 +USER_CONFIG_GPIO_21_IN 
                IT=1027 +USER_CONFIG_GPIO_22_INIT=1027 +USER_CONFIG_GPIO_23_INIT=1027 +USER_CONFIG_GPIO_24_INIT=1027 +USER_CONFIG_GPIO_25_INIT=1027 +USER_CONFIG_GPIO_ 
                26_INIT=1027 +USER_CONFIG_GPIO_27_INIT=1027 +USER_CONFIG_GPIO_28_INIT=1027 +USER_CONFIG_GPIO_29_INIT=1027 +USER_CONFIG_GPIO_30_INIT=1027 +USER_CONFIG_ 
                GPIO_31_INIT=1027 +USER_CONFIG_GPIO_32_INIT=1027 +USER_CONFIG_GPIO_33_INIT=1027 +USER_CONFIG_GPIO_34_INIT=1027 +USER_CONFIG_GPIO_35_INIT=1027 +USER_CO 
                NFIG_GPIO_36_INIT=1027 +USER_CONFIG_GPIO_37_INIT=1027 +__GLOBAL_DEFINE_H +MPRJ_IO_PADS_1=19 +MPRJ_IO_PADS_2=19 +MPRJ_IO_PADS=38 +MPRJ_PWR_PADS_1=2 +MP 
                RJ_PWR_PADS_2=2 +MPRJ_PWR_PADS=4 +ANALOG_PADS_1=5 +ANALOG_PADS_2=6 +ANALOG_PADS=11 +USE_CUSTOM_DFFRAM +MEM_WORDS=256 +DFFRAM_WSIZE=4 +DFFRAM_USE_LATCH 
                =0 +RAM_BLOCKS=1 +CLK_DIV=2 +MGMT_INIT=0 +OENB_INIT=0 +DM_INIT=1 +LA_SIZE=128 +USER_SPACE_ADDR=805306368 +USER_SPACE_SIZE=1048572 +IO_CTRL_BITS=13 +PO 
                WER_DOMAINS=3 +OPENFRAME_IO_PADS=44 +GPIO_MODE_USER_STD_OUT_MONITORED=6146                                                                             
Directory       /mnt/scratch/cocotb_runs/cocotb_run_20230809055610.931_cov_fullrun7/RTL-check_defaults                                                                 

