<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\impl\gwsynthesis\TangcartMSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\TangcartMSX.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\TangcartMSX.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 13 18:42:49 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>14079</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3889</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>176</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>tclock</td>
<td>Base</td>
<td>279.408</td>
<td>3.579
<td>0.000</td>
<td>139.704</td>
<td></td>
<td></td>
<td>tclock_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>46.568</td>
<td>21.474
<td>0.000</td>
<td>23.284</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>46.568</td>
<td>21.474
<td>0.000</td>
<td>23.284</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>93.136</td>
<td>10.737
<td>0.000</td>
<td>46.568</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>139.704</td>
<td>7.158
<td>0.000</td>
<td>69.852</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>21.474(MHz)</td>
<td>34.127(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of tclock!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>tclock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tclock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.633</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>14.269</td>
</tr>
<tr>
<td>2</td>
<td>8.954</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.948</td>
</tr>
<tr>
<td>3</td>
<td>8.954</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.948</td>
</tr>
<tr>
<td>4</td>
<td>9.013</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.889</td>
</tr>
<tr>
<td>5</td>
<td>9.080</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.822</td>
</tr>
<tr>
<td>6</td>
<td>9.340</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.562</td>
</tr>
<tr>
<td>7</td>
<td>9.427</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.475</td>
</tr>
<tr>
<td>8</td>
<td>9.455</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.447</td>
</tr>
<tr>
<td>9</td>
<td>10.528</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.374</td>
</tr>
<tr>
<td>10</td>
<td>10.560</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.342</td>
</tr>
<tr>
<td>11</td>
<td>10.565</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.337</td>
</tr>
<tr>
<td>12</td>
<td>21.150</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc18r_fb_0_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19r_lswave_raw_11_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>25.018</td>
</tr>
<tr>
<td>13</td>
<td>10.769</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.133</td>
</tr>
<tr>
<td>14</td>
<td>10.769</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.133</td>
</tr>
<tr>
<td>15</td>
<td>10.811</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.092</td>
</tr>
<tr>
<td>16</td>
<td>10.865</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.038</td>
</tr>
<tr>
<td>17</td>
<td>10.891</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.012</td>
</tr>
<tr>
<td>18</td>
<td>10.921</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.339</td>
</tr>
<tr>
<td>19</td>
<td>10.954</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.305</td>
</tr>
<tr>
<td>20</td>
<td>10.990</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.269</td>
</tr>
<tr>
<td>21</td>
<td>22.011</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc18r_fb_0_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19r_lswave_raw_10_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>24.156</td>
</tr>
<tr>
<td>22</td>
<td>11.009</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>11.893</td>
</tr>
<tr>
<td>23</td>
<td>11.024</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.236</td>
</tr>
<tr>
<td>24</td>
<td>22.068</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc18r_fb_0_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19r_lswave_raw_9_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>24.099</td>
</tr>
<tr>
<td>25</td>
<td>22.125</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc18r_fb_0_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19r_lswave_raw_8_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>24.042</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.479</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_18_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[19]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.479</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_15_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[16]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.552</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/u_op_z_reg/sr[0]_10_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/zb_sr_16_s10/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_LFO/pm_cntr_1_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_LFO/pm_cntr_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_TIMINGGEN/phisr_0_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_TIMINGGEN/phisr_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_1_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/cntr_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/cntr_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_intcntr/cntr_4_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_intcntr/cntr_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_c/cntr_2_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_c/cntr_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_2_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/cntr_4_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/cntr_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_2_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_2_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_intcntr/cntr_4_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_intcntr/cntr_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/cntr_2_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/cntr_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_2_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_2_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_cyccntr/cntr_3_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_cyccntr/cntr_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_cntr_0_s1/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_cntr_0_s1/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_cntr_2_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_cntr_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>ff_wait_2_s2/Q</td>
<td>ff_wait_2_s2/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_DAC/u_percussion_sr/sr[0]_0_s7/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_DAC/u_percussion_sr/sr[0]_0_s7/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_LFO/pm_cntr_0_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_LFO/pm_cntr_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_5_s0</td>
</tr>
<tr>
<td>2</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_4mhz_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_sound_11_s0</td>
</tr>
<tr>
<td>5</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_wait_1_s2</td>
</tr>
<tr>
<td>6</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/mute_s0</td>
</tr>
<tr>
<td>8</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/vol_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/dr_reg[1]_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc18r_fb_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>7.434</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I0</td>
</tr>
<tr>
<td>8.466</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>9.815</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>10.841</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>11.274</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>12.096</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>12.900</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I0</td>
</tr>
<tr>
<td>13.999</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>15.814</td>
<td>1.815</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/AD[1]</td>
</tr>
<tr>
<td>16.073</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/DO[2]</td>
</tr>
<tr>
<td>16.894</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_2_G[0]_s0/I1</td>
</tr>
<tr>
<td>17.993</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_2_G[0]_s0/F</td>
</tr>
<tr>
<td>17.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C41[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.369, 44.635%; route: 7.442, 52.153%; tC2Q: 0.458, 3.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>7.434</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I0</td>
</tr>
<tr>
<td>8.466</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>9.815</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>10.841</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>11.274</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>12.096</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>12.900</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I0</td>
</tr>
<tr>
<td>13.999</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>15.824</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C39</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/AD[1]</td>
</tr>
<tr>
<td>16.083</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C39</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/DO[3]</td>
</tr>
<tr>
<td>16.573</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_7_G[0]_s0/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_7_G[0]_s0/F</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.369, 45.662%; route: 7.121, 51.052%; tC2Q: 0.458, 3.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>7.434</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I0</td>
</tr>
<tr>
<td>8.466</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>9.815</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>10.841</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>11.274</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>12.096</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>12.900</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I0</td>
</tr>
<tr>
<td>13.999</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>15.824</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C39</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/AD[1]</td>
</tr>
<tr>
<td>16.083</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C39</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/DO[1]</td>
</tr>
<tr>
<td>16.573</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_5_G[0]_s0/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_5_G[0]_s0/F</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.369, 45.662%; route: 7.121, 51.052%; tC2Q: 0.458, 3.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>7.434</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I0</td>
</tr>
<tr>
<td>8.466</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>9.815</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>10.841</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>11.274</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>12.096</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>12.900</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I0</td>
</tr>
<tr>
<td>13.999</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>15.814</td>
<td>1.815</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/AD[1]</td>
</tr>
<tr>
<td>16.095</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/DO[0]</td>
</tr>
<tr>
<td>16.514</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>17.613</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>17.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C41[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.391, 46.013%; route: 7.040, 50.687%; tC2Q: 0.458, 3.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>7.434</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I0</td>
</tr>
<tr>
<td>8.466</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>9.815</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>10.841</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>11.274</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>12.096</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>12.900</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I0</td>
</tr>
<tr>
<td>13.999</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>15.814</td>
<td>1.815</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/AD[1]</td>
</tr>
<tr>
<td>16.095</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/DO[1]</td>
</tr>
<tr>
<td>16.514</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_1_G[0]_s0/I1</td>
</tr>
<tr>
<td>17.546</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_1_G[0]_s0/F</td>
</tr>
<tr>
<td>17.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C41[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.324, 45.751%; route: 7.040, 50.933%; tC2Q: 0.458, 3.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>7.434</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I0</td>
</tr>
<tr>
<td>8.466</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>9.815</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>10.841</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>11.274</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>12.096</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>12.900</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I0</td>
</tr>
<tr>
<td>13.999</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>15.487</td>
<td>1.488</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C40</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/AD[1]</td>
</tr>
<tr>
<td>15.768</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C40</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/DO[0]</td>
</tr>
<tr>
<td>16.187</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_4_G[0]_s0/I1</td>
</tr>
<tr>
<td>17.286</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_4_G[0]_s0/F</td>
</tr>
<tr>
<td>17.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.391, 47.122%; route: 6.713, 49.499%; tC2Q: 0.458, 3.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>7.434</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I0</td>
</tr>
<tr>
<td>8.466</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>9.815</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>10.841</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>11.274</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>12.096</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>12.900</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I0</td>
</tr>
<tr>
<td>13.999</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>15.824</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C39</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/AD[1]</td>
</tr>
<tr>
<td>16.083</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C39</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/DO[2]</td>
</tr>
<tr>
<td>16.573</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_6_G[0]_s0/I0</td>
</tr>
<tr>
<td>17.199</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_6_G[0]_s0/F</td>
</tr>
<tr>
<td>17.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][B]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.896, 43.755%; route: 7.121, 52.844%; tC2Q: 0.458, 3.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>7.434</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I0</td>
</tr>
<tr>
<td>8.466</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>9.815</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>10.841</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>11.274</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>12.096</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>12.900</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I0</td>
</tr>
<tr>
<td>13.999</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>15.323</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C39</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/AD[1]</td>
</tr>
<tr>
<td>15.582</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C39</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/DO[3]</td>
</tr>
<tr>
<td>16.072</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_3_G[0]_s0/I0</td>
</tr>
<tr>
<td>17.171</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_3_G[0]_s0/F</td>
</tr>
<tr>
<td>17.171</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.369, 47.364%; route: 6.620, 49.228%; tC2Q: 0.458, 3.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>6.140</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>7.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>8.715</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s11/I3</td>
</tr>
<tr>
<td>9.537</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R12C41[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s11/F</td>
</tr>
<tr>
<td>11.534</td>
<td>1.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_1_s1/I2</td>
</tr>
<tr>
<td>12.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_1_s1/F</td>
</tr>
<tr>
<td>13.518</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C36</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_1_s/AD[1]</td>
</tr>
<tr>
<td>13.777</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_1_s/DO[2]</td>
</tr>
<tr>
<td>15.066</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_6_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.098</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_6_G[0]_s0/F</td>
</tr>
<tr>
<td>16.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_6_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C35[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.343, 43.180%; route: 6.573, 53.116%; tC2Q: 0.458, 3.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>6.140</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>7.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>8.551</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>9.373</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C40[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>10.216</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>11.315</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C41[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>13.155</td>
<td>1.840</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C38</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_1_s/AD[0]</td>
</tr>
<tr>
<td>13.414</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_1_s/DO[2]</td>
</tr>
<tr>
<td>15.034</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_6_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_6_G[0]_s0/F</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_6_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C41[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.343, 43.291%; route: 6.541, 52.996%; tC2Q: 0.458, 3.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>6.140</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>7.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>8.715</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s11/I3</td>
</tr>
<tr>
<td>9.537</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R12C41[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s11/F</td>
</tr>
<tr>
<td>11.514</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_2_s1/I2</td>
</tr>
<tr>
<td>12.336</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_2_s1/F</td>
</tr>
<tr>
<td>13.690</td>
<td>1.355</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C36</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_0_s/AD[2]</td>
</tr>
<tr>
<td>13.950</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_0_s/DO[2]</td>
</tr>
<tr>
<td>15.239</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_2_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.061</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_2_G[0]_s0/F</td>
</tr>
<tr>
<td>16.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_2_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.856, 39.362%; route: 7.023, 56.922%; tC2Q: 0.458, 3.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>49.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc18r_fb_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19r_lswave_raw_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc18r_fb_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc18r_fb_0_s0/Q</td>
</tr>
<tr>
<td>7.288</td>
<td>3.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_5_s11/I2</td>
</tr>
<tr>
<td>8.110</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C8[3][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_5_s11/F</td>
</tr>
<tr>
<td>9.415</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[3][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s10/I0</td>
</tr>
<tr>
<td>10.447</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9[3][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s10/F</td>
</tr>
<tr>
<td>11.251</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[3][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s8/I1</td>
</tr>
<tr>
<td>12.283</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[3][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s8/F</td>
</tr>
<tr>
<td>13.572</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s7/I1</td>
</tr>
<tr>
<td>14.198</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s7/F</td>
</tr>
<tr>
<td>15.503</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/I1</td>
</tr>
<tr>
<td>16.053</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/COUT</td>
</tr>
<tr>
<td>16.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[2][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/CIN</td>
</tr>
<tr>
<td>16.110</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/COUT</td>
</tr>
<tr>
<td>16.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/CIN</td>
</tr>
<tr>
<td>16.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/COUT</td>
</tr>
<tr>
<td>16.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/CIN</td>
</tr>
<tr>
<td>16.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/COUT</td>
</tr>
<tr>
<td>16.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/CIN</td>
</tr>
<tr>
<td>16.844</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/SUM</td>
</tr>
<tr>
<td>17.709</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/I0</td>
</tr>
<tr>
<td>18.741</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/F</td>
</tr>
<tr>
<td>20.222</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/I3</td>
</tr>
<tr>
<td>21.044</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/F</td>
</tr>
<tr>
<td>21.050</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/I3</td>
</tr>
<tr>
<td>22.149</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/F</td>
</tr>
<tr>
<td>23.438</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/I2</td>
</tr>
<tr>
<td>24.470</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/F</td>
</tr>
<tr>
<td>26.254</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n192_s/I1</td>
</tr>
<tr>
<td>26.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n192_s/COUT</td>
</tr>
<tr>
<td>26.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n191_s/CIN</td>
</tr>
<tr>
<td>26.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n191_s/COUT</td>
</tr>
<tr>
<td>26.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n190_s/CIN</td>
</tr>
<tr>
<td>26.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n190_s/COUT</td>
</tr>
<tr>
<td>26.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n189_s/CIN</td>
</tr>
<tr>
<td>26.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n189_s/COUT</td>
</tr>
<tr>
<td>26.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n188_s/CIN</td>
</tr>
<tr>
<td>27.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n188_s/COUT</td>
</tr>
<tr>
<td>27.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n187_s/CIN</td>
</tr>
<tr>
<td>27.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n187_s/COUT</td>
</tr>
<tr>
<td>27.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n186_s/CIN</td>
</tr>
<tr>
<td>27.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n186_s/COUT</td>
</tr>
<tr>
<td>27.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n185_s/CIN</td>
</tr>
<tr>
<td>27.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n185_s/COUT</td>
</tr>
<tr>
<td>27.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n184_s/CIN</td>
</tr>
<tr>
<td>27.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n184_s/COUT</td>
</tr>
<tr>
<td>27.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n183_s/CIN</td>
</tr>
<tr>
<td>27.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n183_s/COUT</td>
</tr>
<tr>
<td>27.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n182_s/CIN</td>
</tr>
<tr>
<td>27.374</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n182_s/COUT</td>
</tr>
<tr>
<td>28.741</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19r_lswave_raw_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19r_lswave_raw_11_s0/CLK</td>
</tr>
<tr>
<td>49.891</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19r_lswave_raw_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.958, 39.804%; route: 14.602, 58.364%; tC2Q: 0.458, 1.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>6.140</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>7.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>8.715</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s11/I3</td>
</tr>
<tr>
<td>9.537</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R12C41[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s11/F</td>
</tr>
<tr>
<td>11.514</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_2_s1/I2</td>
</tr>
<tr>
<td>12.336</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_2_s1/F</td>
</tr>
<tr>
<td>13.690</td>
<td>1.355</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C36</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_0_s/AD[2]</td>
</tr>
<tr>
<td>13.971</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_0_s/DO[0]</td>
</tr>
<tr>
<td>14.758</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>15.857</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C35[2][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>15.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[2][B]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_0_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.155, 42.485%; route: 6.520, 53.737%; tC2Q: 0.458, 3.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>6.140</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>7.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>8.715</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s11/I3</td>
</tr>
<tr>
<td>9.537</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R12C41[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s11/F</td>
</tr>
<tr>
<td>11.514</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_2_s1/I2</td>
</tr>
<tr>
<td>12.336</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_2_s1/F</td>
</tr>
<tr>
<td>13.690</td>
<td>1.355</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C36</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_0_s/AD[2]</td>
</tr>
<tr>
<td>13.971</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_0_s/DO[1]</td>
</tr>
<tr>
<td>14.758</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_1_G[0]_s0/I1</td>
</tr>
<tr>
<td>15.857</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_1_G[0]_s0/F</td>
</tr>
<tr>
<td>15.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_1_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.155, 42.485%; route: 6.520, 53.737%; tC2Q: 0.458, 3.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>6.140</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>7.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>8.715</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s11/I3</td>
</tr>
<tr>
<td>9.537</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R12C41[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s11/F</td>
</tr>
<tr>
<td>11.514</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_2_s1/I2</td>
</tr>
<tr>
<td>12.336</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_2_s1/F</td>
</tr>
<tr>
<td>13.649</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C35</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_0_0_s/AD[2]</td>
</tr>
<tr>
<td>13.930</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C35</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_0_0_s/DO[3]</td>
</tr>
<tr>
<td>14.716</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_3_G[0]_s0/I0</td>
</tr>
<tr>
<td>15.815</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_3_G[0]_s0/F</td>
</tr>
<tr>
<td>15.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_3_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.155, 42.630%; route: 6.479, 53.579%; tC2Q: 0.458, 3.790%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>6.140</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>7.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>8.715</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s11/I3</td>
</tr>
<tr>
<td>9.537</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R12C41[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s11/F</td>
</tr>
<tr>
<td>11.514</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_2_s1/I2</td>
</tr>
<tr>
<td>12.336</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_2_s1/F</td>
</tr>
<tr>
<td>13.649</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C35</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_0_1_s/AD[2]</td>
</tr>
<tr>
<td>13.908</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_0_1_s/DO[0]</td>
</tr>
<tr>
<td>14.729</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_4_G[0]_s0/I0</td>
</tr>
<tr>
<td>15.761</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_4_G[0]_s0/F</td>
</tr>
<tr>
<td>15.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][B]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_4_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.066, 42.086%; route: 6.513, 54.106%; tC2Q: 0.458, 3.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>6.140</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>7.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>8.551</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>9.373</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C40[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>10.216</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>11.315</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C41[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>13.155</td>
<td>1.840</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C38</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_1_s/AD[0]</td>
</tr>
<tr>
<td>13.414</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_1_s/DO[3]</td>
</tr>
<tr>
<td>14.703</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_7_G[0]_s0/I1</td>
</tr>
<tr>
<td>15.735</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_7_G[0]_s0/F</td>
</tr>
<tr>
<td>15.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_7_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.343, 44.483%; route: 6.210, 51.701%; tC2Q: 0.458, 3.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>7.434</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I0</td>
</tr>
<tr>
<td>8.466</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>9.815</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>10.841</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>11.274</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/I2</td>
</tr>
<tr>
<td>12.096</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/F</td>
</tr>
<tr>
<td>12.101</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/F</td>
</tr>
<tr>
<td>14.665</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s13/I0</td>
</tr>
<tr>
<td>15.691</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C40[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s13/F</td>
</tr>
<tr>
<td>16.062</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/CLK</td>
</tr>
<tr>
<td>26.983</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C40</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.037, 48.928%; route: 5.843, 47.357%; tC2Q: 0.458, 3.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>7.434</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I0</td>
</tr>
<tr>
<td>8.466</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>9.815</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>10.841</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>11.274</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/I2</td>
</tr>
<tr>
<td>12.096</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/F</td>
</tr>
<tr>
<td>12.101</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/F</td>
</tr>
<tr>
<td>14.665</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s13/I0</td>
</tr>
<tr>
<td>15.691</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C40[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s13/F</td>
</tr>
<tr>
<td>16.029</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/CLK</td>
</tr>
<tr>
<td>26.983</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C40</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.037, 49.060%; route: 5.810, 47.215%; tC2Q: 0.458, 3.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>7.434</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I0</td>
</tr>
<tr>
<td>8.466</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>9.815</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>10.841</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>11.274</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/I2</td>
</tr>
<tr>
<td>12.096</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/F</td>
</tr>
<tr>
<td>12.101</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/F</td>
</tr>
<tr>
<td>14.996</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s12/I0</td>
</tr>
<tr>
<td>15.621</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C39[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s12/F</td>
</tr>
<tr>
<td>15.992</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/CLK</td>
</tr>
<tr>
<td>26.983</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C39</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.636, 45.937%; route: 6.175, 50.327%; tC2Q: 0.458, 3.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>49.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc18r_fb_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19r_lswave_raw_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc18r_fb_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc18r_fb_0_s0/Q</td>
</tr>
<tr>
<td>7.288</td>
<td>3.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_5_s11/I2</td>
</tr>
<tr>
<td>8.110</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C8[3][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_5_s11/F</td>
</tr>
<tr>
<td>9.415</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[3][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s10/I0</td>
</tr>
<tr>
<td>10.447</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9[3][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s10/F</td>
</tr>
<tr>
<td>11.251</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[3][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s8/I1</td>
</tr>
<tr>
<td>12.283</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[3][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s8/F</td>
</tr>
<tr>
<td>13.572</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s7/I1</td>
</tr>
<tr>
<td>14.198</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s7/F</td>
</tr>
<tr>
<td>15.503</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/I1</td>
</tr>
<tr>
<td>16.053</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/COUT</td>
</tr>
<tr>
<td>16.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[2][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/CIN</td>
</tr>
<tr>
<td>16.110</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/COUT</td>
</tr>
<tr>
<td>16.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/CIN</td>
</tr>
<tr>
<td>16.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/COUT</td>
</tr>
<tr>
<td>16.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/CIN</td>
</tr>
<tr>
<td>16.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/COUT</td>
</tr>
<tr>
<td>16.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/CIN</td>
</tr>
<tr>
<td>16.844</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/SUM</td>
</tr>
<tr>
<td>17.709</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/I0</td>
</tr>
<tr>
<td>18.741</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/F</td>
</tr>
<tr>
<td>20.222</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/I3</td>
</tr>
<tr>
<td>21.044</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/F</td>
</tr>
<tr>
<td>21.050</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/I3</td>
</tr>
<tr>
<td>22.149</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/F</td>
</tr>
<tr>
<td>23.438</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/I2</td>
</tr>
<tr>
<td>24.470</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/F</td>
</tr>
<tr>
<td>26.254</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n192_s/I1</td>
</tr>
<tr>
<td>26.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n192_s/COUT</td>
</tr>
<tr>
<td>26.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n191_s/CIN</td>
</tr>
<tr>
<td>26.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n191_s/COUT</td>
</tr>
<tr>
<td>26.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n190_s/CIN</td>
</tr>
<tr>
<td>26.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n190_s/COUT</td>
</tr>
<tr>
<td>26.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n189_s/CIN</td>
</tr>
<tr>
<td>26.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n189_s/COUT</td>
</tr>
<tr>
<td>26.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n188_s/CIN</td>
</tr>
<tr>
<td>27.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n188_s/COUT</td>
</tr>
<tr>
<td>27.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n187_s/CIN</td>
</tr>
<tr>
<td>27.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n187_s/COUT</td>
</tr>
<tr>
<td>27.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n186_s/CIN</td>
</tr>
<tr>
<td>27.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n186_s/COUT</td>
</tr>
<tr>
<td>27.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n185_s/CIN</td>
</tr>
<tr>
<td>27.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n185_s/COUT</td>
</tr>
<tr>
<td>27.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n184_s/CIN</td>
</tr>
<tr>
<td>27.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n184_s/COUT</td>
</tr>
<tr>
<td>27.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n183_s/CIN</td>
</tr>
<tr>
<td>27.317</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n183_s/COUT</td>
</tr>
<tr>
<td>27.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n182_s/CIN</td>
</tr>
<tr>
<td>27.880</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n182_s/SUM</td>
</tr>
<tr>
<td>27.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19r_lswave_raw_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19r_lswave_raw_10_s0/CLK</td>
</tr>
<tr>
<td>49.891</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19r_lswave_raw_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.464, 43.318%; route: 13.234, 54.785%; tC2Q: 0.458, 1.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>6.140</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>7.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>8.715</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s11/I3</td>
</tr>
<tr>
<td>9.537</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R12C41[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s11/F</td>
</tr>
<tr>
<td>11.534</td>
<td>1.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_1_s1/I2</td>
</tr>
<tr>
<td>12.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_1_s1/F</td>
</tr>
<tr>
<td>13.518</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C36</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_1_s/AD[1]</td>
</tr>
<tr>
<td>13.798</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C36</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_1_s/DO[1]</td>
</tr>
<tr>
<td>14.585</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_5_G[0]_s0/I1</td>
</tr>
<tr>
<td>15.617</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_5_G[0]_s0/F</td>
</tr>
<tr>
<td>15.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_5_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.365, 45.108%; route: 6.070, 51.039%; tC2Q: 0.458, 3.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_3_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>7.434</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I0</td>
</tr>
<tr>
<td>8.466</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>9.815</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>10.841</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>11.274</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/I2</td>
</tr>
<tr>
<td>12.096</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/F</td>
</tr>
<tr>
<td>12.101</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/F</td>
</tr>
<tr>
<td>14.996</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s12/I0</td>
</tr>
<tr>
<td>15.621</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C39[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s12/F</td>
</tr>
<tr>
<td>15.959</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>26.983</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.636, 46.062%; route: 6.141, 50.192%; tC2Q: 0.458, 3.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>49.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc18r_fb_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19r_lswave_raw_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc18r_fb_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc18r_fb_0_s0/Q</td>
</tr>
<tr>
<td>7.288</td>
<td>3.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_5_s11/I2</td>
</tr>
<tr>
<td>8.110</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C8[3][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_5_s11/F</td>
</tr>
<tr>
<td>9.415</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[3][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s10/I0</td>
</tr>
<tr>
<td>10.447</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9[3][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s10/F</td>
</tr>
<tr>
<td>11.251</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[3][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s8/I1</td>
</tr>
<tr>
<td>12.283</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[3][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s8/F</td>
</tr>
<tr>
<td>13.572</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s7/I1</td>
</tr>
<tr>
<td>14.198</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s7/F</td>
</tr>
<tr>
<td>15.503</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/I1</td>
</tr>
<tr>
<td>16.053</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/COUT</td>
</tr>
<tr>
<td>16.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[2][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/CIN</td>
</tr>
<tr>
<td>16.110</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/COUT</td>
</tr>
<tr>
<td>16.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/CIN</td>
</tr>
<tr>
<td>16.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/COUT</td>
</tr>
<tr>
<td>16.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/CIN</td>
</tr>
<tr>
<td>16.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/COUT</td>
</tr>
<tr>
<td>16.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/CIN</td>
</tr>
<tr>
<td>16.844</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/SUM</td>
</tr>
<tr>
<td>17.709</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/I0</td>
</tr>
<tr>
<td>18.741</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/F</td>
</tr>
<tr>
<td>20.222</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/I3</td>
</tr>
<tr>
<td>21.044</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/F</td>
</tr>
<tr>
<td>21.050</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/I3</td>
</tr>
<tr>
<td>22.149</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/F</td>
</tr>
<tr>
<td>23.438</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/I2</td>
</tr>
<tr>
<td>24.470</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/F</td>
</tr>
<tr>
<td>26.254</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n192_s/I1</td>
</tr>
<tr>
<td>26.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n192_s/COUT</td>
</tr>
<tr>
<td>26.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n191_s/CIN</td>
</tr>
<tr>
<td>26.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n191_s/COUT</td>
</tr>
<tr>
<td>26.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n190_s/CIN</td>
</tr>
<tr>
<td>26.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n190_s/COUT</td>
</tr>
<tr>
<td>26.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n189_s/CIN</td>
</tr>
<tr>
<td>26.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n189_s/COUT</td>
</tr>
<tr>
<td>26.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n188_s/CIN</td>
</tr>
<tr>
<td>27.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n188_s/COUT</td>
</tr>
<tr>
<td>27.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n187_s/CIN</td>
</tr>
<tr>
<td>27.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n187_s/COUT</td>
</tr>
<tr>
<td>27.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n186_s/CIN</td>
</tr>
<tr>
<td>27.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n186_s/COUT</td>
</tr>
<tr>
<td>27.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n185_s/CIN</td>
</tr>
<tr>
<td>27.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n185_s/COUT</td>
</tr>
<tr>
<td>27.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n184_s/CIN</td>
</tr>
<tr>
<td>27.260</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n184_s/COUT</td>
</tr>
<tr>
<td>27.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n183_s/CIN</td>
</tr>
<tr>
<td>27.823</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n183_s/SUM</td>
</tr>
<tr>
<td>27.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19r_lswave_raw_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19r_lswave_raw_9_s0/CLK</td>
</tr>
<tr>
<td>49.891</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19r_lswave_raw_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.407, 43.183%; route: 13.234, 54.915%; tC2Q: 0.458, 1.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>49.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc18r_fb_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19r_lswave_raw_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc18r_fb_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc18r_fb_0_s0/Q</td>
</tr>
<tr>
<td>7.288</td>
<td>3.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_5_s11/I2</td>
</tr>
<tr>
<td>8.110</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C8[3][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_5_s11/F</td>
</tr>
<tr>
<td>9.415</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[3][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s10/I0</td>
</tr>
<tr>
<td>10.447</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9[3][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s10/F</td>
</tr>
<tr>
<td>11.251</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[3][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s8/I1</td>
</tr>
<tr>
<td>12.283</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[3][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s8/F</td>
</tr>
<tr>
<td>13.572</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s7/I1</td>
</tr>
<tr>
<td>14.198</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_op_fdbk_3_s7/F</td>
</tr>
<tr>
<td>15.503</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[1][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/I1</td>
</tr>
<tr>
<td>16.053</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_3_s/COUT</td>
</tr>
<tr>
<td>16.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[2][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/CIN</td>
</tr>
<tr>
<td>16.110</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_4_s/COUT</td>
</tr>
<tr>
<td>16.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_5_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/CIN</td>
</tr>
<tr>
<td>16.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_6_s/COUT</td>
</tr>
<tr>
<td>16.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[0][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/CIN</td>
</tr>
<tr>
<td>16.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_7_s/COUT</td>
</tr>
<tr>
<td>16.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/CIN</td>
</tr>
<tr>
<td>16.844</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_phase_modded_8_s/SUM</td>
</tr>
<tr>
<td>17.709</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/I0</td>
</tr>
<tr>
<td>18.741</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_addr_6_s0/F</td>
</tr>
<tr>
<td>20.222</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/I3</td>
</tr>
<tr>
<td>21.044</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s5/F</td>
</tr>
<tr>
<td>21.050</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/I3</td>
</tr>
<tr>
<td>22.149</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s4/F</td>
</tr>
<tr>
<td>23.438</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/I2</td>
</tr>
<tr>
<td>24.470</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19c_logsin_op1_0_s3/F</td>
</tr>
<tr>
<td>26.254</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n192_s/I1</td>
</tr>
<tr>
<td>26.804</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n192_s/COUT</td>
</tr>
<tr>
<td>26.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n191_s/CIN</td>
</tr>
<tr>
<td>26.861</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n191_s/COUT</td>
</tr>
<tr>
<td>26.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n190_s/CIN</td>
</tr>
<tr>
<td>26.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n190_s/COUT</td>
</tr>
<tr>
<td>26.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n189_s/CIN</td>
</tr>
<tr>
<td>26.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n189_s/COUT</td>
</tr>
<tr>
<td>26.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n188_s/CIN</td>
</tr>
<tr>
<td>27.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n188_s/COUT</td>
</tr>
<tr>
<td>27.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n187_s/CIN</td>
</tr>
<tr>
<td>27.089</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n187_s/COUT</td>
</tr>
<tr>
<td>27.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n186_s/CIN</td>
</tr>
<tr>
<td>27.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n186_s/COUT</td>
</tr>
<tr>
<td>27.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n185_s/CIN</td>
</tr>
<tr>
<td>27.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n185_s/COUT</td>
</tr>
<tr>
<td>27.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/n184_s/CIN</td>
</tr>
<tr>
<td>27.766</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_OP/n184_s/SUM</td>
</tr>
<tr>
<td>27.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19r_lswave_raw_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19r_lswave_raw_8_s0/CLK</td>
</tr>
<tr>
<td>49.891</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[1][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc19r_lswave_raw_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.350, 43.049%; route: 13.234, 55.045%; tC2Q: 0.458, 1.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_18_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_18_s0/Q</td>
</tr>
<tr>
<td>4.229</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.750</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_15_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_15_s0/Q</td>
</tr>
<tr>
<td>4.229</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.750</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/u_op_z_reg/sr[0]_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/zb_sr_16_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/u_op_z_reg/sr[0]_10_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_OP/u_op_z_reg/sr[0]_10_s0/Q</td>
</tr>
<tr>
<td>4.229</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_EG/zb_sr_16_s10/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/zb_sr_16_s10/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/zb_sr_16_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_LFO/pm_cntr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_LFO/pm_cntr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_LFO/pm_cntr_1_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C11[1][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_LFO/pm_cntr_1_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_LFO/n89_s0/I1</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_LFO/n89_s0/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_LFO/pm_cntr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_LFO/pm_cntr_1_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C11[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_LFO/pm_cntr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_TIMINGGEN/phisr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_TIMINGGEN/phisr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_TIMINGGEN/phisr_0_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_TIMINGGEN/phisr_0_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_TIMINGGEN/n33_s0/I2</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_TIMINGGEN/n33_s0/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_TIMINGGEN/phisr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_TIMINGGEN/phisr_0_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_TIMINGGEN/phisr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_1_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C38[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_1_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/n18_s0/I1</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/n18_s0/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_1_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_b/cntr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/cntr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/cntr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/cntr_0_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C38[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/cntr_0_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/n23_s0/I1</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/n23_s0/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/cntr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/cntr_0_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C38[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch4/u_fraccntr_a/cntr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_intcntr/cntr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_intcntr/cntr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_intcntr/cntr_4_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C34[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_intcntr/cntr_4_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_intcntr/n13_s1/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_intcntr/n13_s1/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_intcntr/cntr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_intcntr/cntr_4_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_intcntr/cntr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_c/cntr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_c/cntr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_c/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C35[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_c/cntr_2_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_c/n17_s0/I1</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_c/n17_s0/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_c/cntr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_c/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_c/cntr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C35[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_2_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/n21_s0/I1</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/n21_s0/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/cntr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/cntr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/cntr_4_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/cntr_4_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/n13_s1/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/n13_s1/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/cntr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/cntr_4_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_intcntr/cntr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C33[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_2_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/n17_s0/I1</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/n17_s0/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_c/cntr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_0_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C34[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_0_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/n19_s0/I1</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/n19_s0/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_0_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C34[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_2_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/n17_s0/I1</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/n17_s0/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_b/cntr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_intcntr/cntr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_intcntr/cntr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_intcntr/cntr_4_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C41[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_intcntr/cntr_4_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_intcntr/n13_s1/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_intcntr/n13_s1/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_intcntr/cntr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_intcntr/cntr_4_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_intcntr/cntr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/cntr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/cntr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C39[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/cntr_2_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/n17_s0/I1</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/n17_s0/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/cntr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_c/cntr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_2_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/n17_s0/I1</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/n17_s0/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_0_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C37[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_0_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/n23_s0/I1</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/n23_s0/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_0_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_2_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/n21_s0/I1</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/n21_s0/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_cyccntr/cntr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_cyccntr/cntr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_cyccntr/cntr_3_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C40[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_cyccntr/cntr_3_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_cyccntr/n12_s1/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_cyccntr/n12_s1/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_cyccntr/cntr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_cyccntr/cntr_3_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_cyccntr/cntr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_cntr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_cntr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_cntr_0_s1/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_cntr_0_s1/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n307_s3/I0</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n307_s3/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_cntr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_cntr_0_s1/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_cntr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_cntr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_cntr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_cntr_2_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_cntr_2_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n305_s1/I2</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n305_s1/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_cntr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_cntr_2_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_cntr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_wait_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_wait_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>ff_wait_2_s2/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">ff_wait_2_s2/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>n48_s2/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">n48_s2/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">ff_wait_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>ff_wait_2_s2/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>ff_wait_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_DAC/u_percussion_sr/sr[0]_0_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_DAC/u_percussion_sr/sr[0]_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_DAC/u_percussion_sr/sr[0]_0_s7/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C9[0][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_DAC/u_percussion_sr/sr[0]_0_s7/Q</td>
</tr>
<tr>
<td>4.001</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_DAC/u_percussion_sr/sr[0]_0_s14/I2</td>
</tr>
<tr>
<td>4.373</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_DAC/u_percussion_sr/sr[0]_0_s14/F</td>
</tr>
<tr>
<td>4.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_DAC/u_percussion_sr/sr[0]_0_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_DAC/u_percussion_sr/sr[0]_0_s7/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_DAC/u_percussion_sr/sr[0]_0_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_LFO/pm_cntr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_LFO/pm_cntr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_LFO/pm_cntr_0_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R24C11[0][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_LFO/pm_cntr_0_s0/Q</td>
</tr>
<tr>
<td>4.001</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_LFO/n90_s2/I0</td>
</tr>
<tr>
<td>4.373</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">u_ikaopll_wrapper/u_ikaopll/u_LFO/n90_s2/F</td>
</tr>
<tr>
<td>4.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_LFO/pm_cntr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1377</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_LFO/pm_cntr_0_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C11[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_LFO/pm_cntr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_4mhz_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_4mhz_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_4mhz_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_sound_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_sound_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_sound_11_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_wait_1_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_wait_1_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_wait_1_s2/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/mute_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/mute_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/mute_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/vol_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/vol_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/vol_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/dr_reg[1]_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/dr_reg[1]_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/dr_reg[1]_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc18r_fb_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc18r_fb_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_OP/cyc18r_fb_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1377</td>
<td>clk</td>
<td>8.633</td>
<td>0.262</td>
</tr>
<tr>
<td>513</td>
<td>n86_4</td>
<td>30.443</td>
<td>4.475</td>
</tr>
<tr>
<td>171</td>
<td>m_nc_sel_z_6</td>
<td>35.496</td>
<td>2.665</td>
</tr>
<tr>
<td>143</td>
<td>n80_10</td>
<td>30.443</td>
<td>3.118</td>
</tr>
<tr>
<td>114</td>
<td>n672_5</td>
<td>38.898</td>
<td>3.408</td>
</tr>
<tr>
<td>110</td>
<td>ff_reset[6]</td>
<td>39.066</td>
<td>2.923</td>
</tr>
<tr>
<td>87</td>
<td>cyc19c_logsin_addr[2]</td>
<td>27.185</td>
<td>3.172</td>
</tr>
<tr>
<td>87</td>
<td>cyc19c_logsin_addr[3]</td>
<td>26.483</td>
<td>4.018</td>
</tr>
<tr>
<td>86</td>
<td>cyc19c_logsin_addr[4]</td>
<td>28.164</td>
<td>1.846</td>
</tr>
<tr>
<td>85</td>
<td>cyc19c_logsin_addr[1]</td>
<td>27.144</td>
<td>2.681</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C15</td>
<td>90.28%</td>
</tr>
<tr>
<td>R14C39</td>
<td>87.50%</td>
</tr>
<tr>
<td>R11C10</td>
<td>87.50%</td>
</tr>
<tr>
<td>R9C17</td>
<td>86.11%</td>
</tr>
<tr>
<td>R11C39</td>
<td>86.11%</td>
</tr>
<tr>
<td>R9C7</td>
<td>84.72%</td>
</tr>
<tr>
<td>R13C35</td>
<td>84.72%</td>
</tr>
<tr>
<td>R11C9</td>
<td>84.72%</td>
</tr>
<tr>
<td>R9C22</td>
<td>83.33%</td>
</tr>
<tr>
<td>R14C34</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
