// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_weights_AWVALID,
        m_axi_weights_AWREADY,
        m_axi_weights_AWADDR,
        m_axi_weights_AWID,
        m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT,
        m_axi_weights_AWQOS,
        m_axi_weights_AWREGION,
        m_axi_weights_AWUSER,
        m_axi_weights_WVALID,
        m_axi_weights_WREADY,
        m_axi_weights_WDATA,
        m_axi_weights_WSTRB,
        m_axi_weights_WLAST,
        m_axi_weights_WID,
        m_axi_weights_WUSER,
        m_axi_weights_ARVALID,
        m_axi_weights_ARREADY,
        m_axi_weights_ARADDR,
        m_axi_weights_ARID,
        m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT,
        m_axi_weights_ARQOS,
        m_axi_weights_ARREGION,
        m_axi_weights_ARUSER,
        m_axi_weights_RVALID,
        m_axi_weights_RREADY,
        m_axi_weights_RDATA,
        m_axi_weights_RLAST,
        m_axi_weights_RID,
        m_axi_weights_RFIFONUM,
        m_axi_weights_RUSER,
        m_axi_weights_RRESP,
        m_axi_weights_BVALID,
        m_axi_weights_BREADY,
        m_axi_weights_BRESP,
        m_axi_weights_BID,
        m_axi_weights_BUSER,
        trunc_ln130_1,
        bias_src,
        zext_ln137,
        zext_ln137_31,
        zext_ln137_32,
        zext_ln137_33,
        zext_ln137_34,
        zext_ln137_35,
        zext_ln137_36,
        zext_ln137_37,
        zext_ln137_38,
        zext_ln137_39,
        zext_ln137_40,
        zext_ln137_41,
        zext_ln137_42,
        zext_ln137_43,
        zext_ln137_44,
        zext_ln130,
        bias_dst_address0,
        bias_dst_ce0,
        bias_dst_we0,
        bias_dst_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage4 = 16'd16;
parameter    ap_ST_fsm_pp0_stage5 = 16'd32;
parameter    ap_ST_fsm_pp0_stage6 = 16'd64;
parameter    ap_ST_fsm_pp0_stage7 = 16'd128;
parameter    ap_ST_fsm_pp0_stage8 = 16'd256;
parameter    ap_ST_fsm_pp0_stage9 = 16'd512;
parameter    ap_ST_fsm_pp0_stage10 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_weights_AWVALID;
input   m_axi_weights_AWREADY;
output  [63:0] m_axi_weights_AWADDR;
output  [0:0] m_axi_weights_AWID;
output  [31:0] m_axi_weights_AWLEN;
output  [2:0] m_axi_weights_AWSIZE;
output  [1:0] m_axi_weights_AWBURST;
output  [1:0] m_axi_weights_AWLOCK;
output  [3:0] m_axi_weights_AWCACHE;
output  [2:0] m_axi_weights_AWPROT;
output  [3:0] m_axi_weights_AWQOS;
output  [3:0] m_axi_weights_AWREGION;
output  [0:0] m_axi_weights_AWUSER;
output   m_axi_weights_WVALID;
input   m_axi_weights_WREADY;
output  [255:0] m_axi_weights_WDATA;
output  [31:0] m_axi_weights_WSTRB;
output   m_axi_weights_WLAST;
output  [0:0] m_axi_weights_WID;
output  [0:0] m_axi_weights_WUSER;
output   m_axi_weights_ARVALID;
input   m_axi_weights_ARREADY;
output  [63:0] m_axi_weights_ARADDR;
output  [0:0] m_axi_weights_ARID;
output  [31:0] m_axi_weights_ARLEN;
output  [2:0] m_axi_weights_ARSIZE;
output  [1:0] m_axi_weights_ARBURST;
output  [1:0] m_axi_weights_ARLOCK;
output  [3:0] m_axi_weights_ARCACHE;
output  [2:0] m_axi_weights_ARPROT;
output  [3:0] m_axi_weights_ARQOS;
output  [3:0] m_axi_weights_ARREGION;
output  [0:0] m_axi_weights_ARUSER;
input   m_axi_weights_RVALID;
output   m_axi_weights_RREADY;
input  [255:0] m_axi_weights_RDATA;
input   m_axi_weights_RLAST;
input  [0:0] m_axi_weights_RID;
input  [8:0] m_axi_weights_RFIFONUM;
input  [0:0] m_axi_weights_RUSER;
input  [1:0] m_axi_weights_RRESP;
input   m_axi_weights_BVALID;
output   m_axi_weights_BREADY;
input  [1:0] m_axi_weights_BRESP;
input  [0:0] m_axi_weights_BID;
input  [0:0] m_axi_weights_BUSER;
input  [6:0] trunc_ln130_1;
input  [63:0] bias_src;
input  [7:0] zext_ln137;
input  [7:0] zext_ln137_31;
input  [7:0] zext_ln137_32;
input  [7:0] zext_ln137_33;
input  [7:0] zext_ln137_34;
input  [7:0] zext_ln137_35;
input  [7:0] zext_ln137_36;
input  [7:0] zext_ln137_37;
input  [7:0] zext_ln137_38;
input  [7:0] zext_ln137_39;
input  [7:0] zext_ln137_40;
input  [7:0] zext_ln137_41;
input  [7:0] zext_ln137_42;
input  [7:0] zext_ln137_43;
input  [7:0] zext_ln137_44;
input  [7:0] zext_ln130;
output  [5:0] bias_dst_address0;
output   bias_dst_ce0;
output   bias_dst_we0;
output  [287:0] bias_dst_d0;

reg ap_idle;
reg m_axi_weights_ARVALID;
reg[63:0] m_axi_weights_ARADDR;
reg m_axi_weights_RREADY;
reg bias_dst_ce0;
reg bias_dst_we0;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage8;
reg   [0:0] icmp_ln130_reg_1517;
reg    ap_block_state9_pp0_stage8_iter0;
reg    ap_block_state9_io;
wire    ap_block_state25_pp0_stage8_iter1;
reg    ap_block_pp0_stage8_subdone;
reg    ap_condition_exit_pp0_iter0_stage8;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage15;
reg    ap_block_state16_pp0_stage15_iter0;
reg    ap_block_state16_io;
reg    ap_block_pp0_stage15_subdone;
reg    weights_blk_n_AR;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg    weights_blk_n_R;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage0;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state17_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [255:0] zext_ln130_cast_fu_467_p1;
reg   [255:0] zext_ln130_cast_reg_1432;
wire   [255:0] zext_ln137_44_cast_fu_471_p1;
reg   [255:0] zext_ln137_44_cast_reg_1437;
wire   [255:0] zext_ln137_43_cast_fu_475_p1;
reg   [255:0] zext_ln137_43_cast_reg_1442;
wire   [255:0] zext_ln137_42_cast_fu_479_p1;
reg   [255:0] zext_ln137_42_cast_reg_1447;
wire   [255:0] zext_ln137_41_cast_fu_483_p1;
reg   [255:0] zext_ln137_41_cast_reg_1452;
wire   [255:0] zext_ln137_40_cast_fu_487_p1;
reg   [255:0] zext_ln137_40_cast_reg_1457;
wire   [255:0] zext_ln137_39_cast_fu_491_p1;
reg   [255:0] zext_ln137_39_cast_reg_1462;
wire   [255:0] zext_ln137_38_cast_fu_495_p1;
reg   [255:0] zext_ln137_38_cast_reg_1467;
wire   [255:0] zext_ln137_37_cast_fu_499_p1;
reg   [255:0] zext_ln137_37_cast_reg_1472;
wire   [255:0] zext_ln137_36_cast_fu_503_p1;
reg   [255:0] zext_ln137_36_cast_reg_1477;
wire   [255:0] zext_ln137_35_cast_fu_507_p1;
reg   [255:0] zext_ln137_35_cast_reg_1482;
wire   [255:0] zext_ln137_34_cast_fu_511_p1;
reg   [255:0] zext_ln137_34_cast_reg_1487;
wire   [255:0] zext_ln137_33_cast_fu_515_p1;
reg   [255:0] zext_ln137_33_cast_reg_1492;
wire   [255:0] zext_ln137_32_cast_fu_519_p1;
reg   [255:0] zext_ln137_32_cast_reg_1497;
wire   [255:0] zext_ln137_31_cast_fu_523_p1;
reg   [255:0] zext_ln137_31_cast_reg_1502;
wire   [255:0] zext_ln137_cast_fu_527_p1;
reg   [255:0] zext_ln137_cast_reg_1507;
reg   [6:0] next_dst_block_reg_1512;
reg   [6:0] next_dst_block_reg_1512_pp0_iter1_reg;
wire   [0:0] icmp_ln130_fu_539_p2;
wire   [11:0] shl_ln137_s_fu_551_p3;
reg   [11:0] shl_ln137_s_reg_1521;
reg   [58:0] trunc_ln137_s_reg_1540;
wire    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state2_io;
reg    ap_block_state18_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg   [58:0] trunc_ln137_16_reg_1551;
wire    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_state3_io;
reg    ap_block_state19_pp0_stage2_iter1;
reg    ap_block_pp0_stage2_11001;
reg   [58:0] trunc_ln137_17_reg_1562;
wire    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_state4_io;
reg    ap_block_state20_pp0_stage3_iter1;
reg    ap_block_pp0_stage3_11001;
reg   [58:0] trunc_ln137_18_reg_1573;
wire    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_state5_io;
reg    ap_block_state21_pp0_stage4_iter1;
reg    ap_block_pp0_stage4_11001;
reg   [58:0] trunc_ln137_19_reg_1584;
wire    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_state6_io;
reg    ap_block_state22_pp0_stage5_iter1;
reg    ap_block_pp0_stage5_11001;
reg   [58:0] trunc_ln137_20_reg_1595;
wire    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_state7_io;
reg    ap_block_state23_pp0_stage6_iter1;
reg    ap_block_pp0_stage6_11001;
reg   [58:0] trunc_ln137_21_reg_1606;
wire    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_state8_io;
reg    ap_block_state24_pp0_stage7_iter1;
reg    ap_block_pp0_stage7_11001;
reg   [58:0] trunc_ln137_22_reg_1617;
reg   [255:0] weights_addr_read_reg_1622;
reg    ap_block_pp0_stage8_11001;
reg   [58:0] trunc_ln137_23_reg_1633;
wire   [15:0] trunc_ln137_fu_860_p1;
reg   [15:0] trunc_ln137_reg_1638;
reg    ap_block_state10_pp0_stage9_iter0;
reg    ap_block_state10_io;
reg    ap_block_pp0_stage9_11001;
reg   [255:0] weights_addr_67_read_reg_1643;
reg   [58:0] trunc_ln137_24_reg_1654;
wire   [15:0] trunc_ln137_1_fu_902_p1;
reg   [15:0] trunc_ln137_1_reg_1659;
reg    ap_block_state11_pp0_stage10_iter0;
reg    ap_block_state11_io;
reg    ap_block_pp0_stage10_11001;
reg   [255:0] weights_addr_68_read_reg_1664;
reg   [58:0] trunc_ln137_25_reg_1675;
wire   [15:0] trunc_ln137_2_fu_944_p1;
reg   [15:0] trunc_ln137_2_reg_1680;
reg    ap_block_state12_pp0_stage11_iter0;
reg    ap_block_state12_io;
reg    ap_block_pp0_stage11_11001;
reg   [255:0] weights_addr_69_read_reg_1685;
reg   [58:0] trunc_ln137_26_reg_1696;
wire   [15:0] trunc_ln137_3_fu_986_p1;
reg   [15:0] trunc_ln137_3_reg_1701;
reg    ap_block_state13_pp0_stage12_iter0;
reg    ap_block_state13_io;
reg    ap_block_pp0_stage12_11001;
reg   [255:0] weights_addr_70_read_reg_1706;
reg   [58:0] trunc_ln137_27_reg_1717;
wire   [15:0] trunc_ln137_4_fu_1028_p1;
reg   [15:0] trunc_ln137_4_reg_1722;
reg    ap_block_state14_pp0_stage13_iter0;
reg    ap_block_state14_io;
reg    ap_block_pp0_stage13_11001;
reg   [255:0] weights_addr_71_read_reg_1727;
reg   [58:0] trunc_ln137_28_reg_1738;
wire   [15:0] trunc_ln137_5_fu_1070_p1;
reg   [15:0] trunc_ln137_5_reg_1743;
reg    ap_block_state15_pp0_stage14_iter0;
reg    ap_block_state15_io;
reg    ap_block_pp0_stage14_11001;
reg   [255:0] weights_addr_72_read_reg_1748;
reg   [58:0] trunc_ln137_29_reg_1759;
wire   [15:0] trunc_ln137_6_fu_1112_p1;
reg   [15:0] trunc_ln137_6_reg_1764;
reg    ap_block_pp0_stage15_11001;
reg   [255:0] weights_addr_73_read_reg_1769;
reg   [58:0] trunc_ln137_30_reg_1780;
wire   [15:0] trunc_ln137_7_fu_1154_p1;
reg   [15:0] trunc_ln137_7_reg_1785;
reg   [255:0] weights_addr_74_read_reg_1790;
wire   [15:0] trunc_ln137_8_fu_1172_p1;
reg   [15:0] trunc_ln137_8_reg_1801;
reg   [255:0] weights_addr_75_read_reg_1806;
wire   [15:0] trunc_ln137_9_fu_1180_p1;
reg   [15:0] trunc_ln137_9_reg_1811;
reg   [255:0] weights_addr_76_read_reg_1816;
wire   [15:0] trunc_ln137_10_fu_1188_p1;
reg   [15:0] trunc_ln137_10_reg_1821;
reg   [255:0] weights_addr_77_read_reg_1826;
wire   [15:0] trunc_ln137_11_fu_1196_p1;
reg   [15:0] trunc_ln137_11_reg_1831;
reg   [255:0] weights_addr_78_read_reg_1836;
wire   [15:0] trunc_ln137_12_fu_1204_p1;
reg   [15:0] trunc_ln137_12_reg_1841;
reg   [255:0] weights_addr_79_read_reg_1846;
wire   [15:0] trunc_ln137_13_fu_1212_p1;
reg   [15:0] trunc_ln137_13_reg_1851;
reg   [255:0] weights_addr_80_read_reg_1856;
wire   [15:0] trunc_ln137_14_fu_1220_p1;
reg   [15:0] trunc_ln137_14_reg_1861;
reg   [255:0] weights_addr_81_read_reg_1866;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln130_2_fu_1224_p1;
wire  signed [63:0] sext_ln137_fu_584_p1;
wire  signed [63:0] sext_ln137_16_fu_618_p1;
wire  signed [63:0] sext_ln137_17_fu_652_p1;
wire  signed [63:0] sext_ln137_18_fu_686_p1;
wire  signed [63:0] sext_ln137_19_fu_720_p1;
wire  signed [63:0] sext_ln137_20_fu_754_p1;
wire  signed [63:0] sext_ln137_21_fu_788_p1;
wire  signed [63:0] sext_ln137_22_fu_822_p1;
wire  signed [63:0] sext_ln137_23_fu_864_p1;
wire  signed [63:0] sext_ln137_24_fu_906_p1;
wire  signed [63:0] sext_ln137_25_fu_948_p1;
wire  signed [63:0] sext_ln137_26_fu_990_p1;
wire  signed [63:0] sext_ln137_27_fu_1032_p1;
wire  signed [63:0] sext_ln137_28_fu_1074_p1;
wire  signed [63:0] sext_ln137_29_fu_1116_p1;
wire  signed [63:0] sext_ln137_30_fu_1158_p1;
reg   [6:0] dst_block_fu_150;
wire   [6:0] add_ln142_fu_545_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_next_dst_block;
wire   [63:0] zext_ln137_45_fu_559_p1;
wire   [63:0] add_ln137_fu_563_p2;
wire   [11:0] or_ln137_fu_594_p2;
wire   [63:0] zext_ln137_46_fu_599_p1;
wire   [63:0] add_ln137_16_fu_603_p2;
wire   [11:0] or_ln137_15_fu_628_p2;
wire   [63:0] zext_ln137_47_fu_633_p1;
wire   [63:0] add_ln137_17_fu_637_p2;
wire   [11:0] or_ln137_16_fu_662_p2;
wire   [63:0] zext_ln137_48_fu_667_p1;
wire   [63:0] add_ln137_18_fu_671_p2;
wire   [11:0] or_ln137_17_fu_696_p2;
wire   [63:0] zext_ln137_49_fu_701_p1;
wire   [63:0] add_ln137_19_fu_705_p2;
wire   [11:0] or_ln137_18_fu_730_p2;
wire   [63:0] zext_ln137_50_fu_735_p1;
wire   [63:0] add_ln137_20_fu_739_p2;
wire   [11:0] or_ln137_19_fu_764_p2;
wire   [63:0] zext_ln137_51_fu_769_p1;
wire   [63:0] add_ln137_21_fu_773_p2;
wire   [11:0] or_ln137_20_fu_798_p2;
wire   [63:0] zext_ln137_52_fu_803_p1;
wire   [63:0] add_ln137_22_fu_807_p2;
wire   [11:0] or_ln137_21_fu_832_p2;
wire   [63:0] zext_ln137_53_fu_837_p1;
wire   [63:0] add_ln137_23_fu_841_p2;
wire   [255:0] lshr_ln137_fu_856_p2;
wire   [11:0] or_ln137_22_fu_874_p2;
wire   [63:0] zext_ln137_54_fu_879_p1;
wire   [63:0] add_ln137_24_fu_883_p2;
wire   [255:0] lshr_ln137_16_fu_898_p2;
wire   [11:0] or_ln137_23_fu_916_p2;
wire   [63:0] zext_ln137_55_fu_921_p1;
wire   [63:0] add_ln137_25_fu_925_p2;
wire   [255:0] lshr_ln137_17_fu_940_p2;
wire   [11:0] or_ln137_24_fu_958_p2;
wire   [63:0] zext_ln137_56_fu_963_p1;
wire   [63:0] add_ln137_26_fu_967_p2;
wire   [255:0] lshr_ln137_18_fu_982_p2;
wire   [11:0] or_ln137_25_fu_1000_p2;
wire   [63:0] zext_ln137_57_fu_1005_p1;
wire   [63:0] add_ln137_27_fu_1009_p2;
wire   [255:0] lshr_ln137_19_fu_1024_p2;
wire   [11:0] or_ln137_26_fu_1042_p2;
wire   [63:0] zext_ln137_58_fu_1047_p1;
wire   [63:0] add_ln137_28_fu_1051_p2;
wire   [255:0] lshr_ln137_20_fu_1066_p2;
wire   [11:0] or_ln137_27_fu_1084_p2;
wire   [63:0] zext_ln137_59_fu_1089_p1;
wire   [63:0] add_ln137_29_fu_1093_p2;
wire   [255:0] lshr_ln137_21_fu_1108_p2;
wire   [11:0] or_ln137_28_fu_1126_p2;
wire   [63:0] zext_ln137_60_fu_1131_p1;
wire   [63:0] add_ln137_30_fu_1135_p2;
wire   [255:0] lshr_ln137_22_fu_1150_p2;
wire   [255:0] lshr_ln137_23_fu_1168_p2;
wire   [255:0] lshr_ln137_24_fu_1176_p2;
wire   [255:0] lshr_ln137_25_fu_1184_p2;
wire   [255:0] lshr_ln137_26_fu_1192_p2;
wire   [255:0] lshr_ln137_27_fu_1200_p2;
wire   [255:0] lshr_ln137_28_fu_1208_p2;
wire   [255:0] lshr_ln137_29_fu_1216_p2;
wire   [255:0] lshr_ln137_30_fu_1228_p2;
wire  signed [17:0] sext_ln813_fu_1236_p1;
wire   [33:0] tmp_fu_1239_p3;
wire  signed [35:0] sext_ln152_fu_1246_p1;
wire   [51:0] tmp_s_fu_1250_p3;
wire  signed [53:0] sext_ln152_1_fu_1257_p1;
wire   [69:0] tmp_173_fu_1261_p3;
wire  signed [71:0] sext_ln152_2_fu_1268_p1;
wire   [87:0] tmp_174_fu_1272_p3;
wire  signed [89:0] sext_ln152_3_fu_1279_p1;
wire   [105:0] tmp_175_fu_1283_p3;
wire  signed [107:0] sext_ln152_4_fu_1290_p1;
wire   [123:0] tmp_176_fu_1294_p3;
wire  signed [125:0] sext_ln152_5_fu_1301_p1;
wire   [141:0] tmp_177_fu_1305_p3;
wire  signed [143:0] sext_ln152_6_fu_1312_p1;
wire   [159:0] tmp_178_fu_1316_p3;
wire  signed [161:0] sext_ln152_7_fu_1323_p1;
wire   [177:0] tmp_179_fu_1327_p3;
wire  signed [179:0] sext_ln152_8_fu_1334_p1;
wire   [195:0] tmp_180_fu_1338_p3;
wire  signed [197:0] sext_ln152_9_fu_1345_p1;
wire   [213:0] tmp_181_fu_1349_p3;
wire  signed [215:0] sext_ln152_10_fu_1356_p1;
wire   [231:0] tmp_182_fu_1360_p3;
wire  signed [233:0] sext_ln152_11_fu_1367_p1;
wire   [249:0] tmp_183_fu_1371_p3;
wire  signed [251:0] sext_ln152_12_fu_1378_p1;
wire   [267:0] tmp_184_fu_1382_p3;
wire   [15:0] trunc_ln137_15_fu_1232_p1;
wire  signed [269:0] sext_ln152_13_fu_1389_p1;
wire   [285:0] tmp_185_fu_1393_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [15:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

ViT_act_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage8),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage8)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln130_fu_539_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            dst_block_fu_150 <= add_ln142_fu_545_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            dst_block_fu_150 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln130_reg_1517 <= icmp_ln130_fu_539_p2;
        next_dst_block_reg_1512 <= ap_sig_allocacmp_next_dst_block;
        next_dst_block_reg_1512_pp0_iter1_reg <= next_dst_block_reg_1512;
        trunc_ln137_7_reg_1785 <= trunc_ln137_7_fu_1154_p1;
        weights_addr_74_read_reg_1790 <= m_axi_weights_RDATA;
        zext_ln130_cast_reg_1432[7 : 0] <= zext_ln130_cast_fu_467_p1[7 : 0];
        zext_ln137_31_cast_reg_1502[7 : 0] <= zext_ln137_31_cast_fu_523_p1[7 : 0];
        zext_ln137_32_cast_reg_1497[7 : 0] <= zext_ln137_32_cast_fu_519_p1[7 : 0];
        zext_ln137_33_cast_reg_1492[7 : 0] <= zext_ln137_33_cast_fu_515_p1[7 : 0];
        zext_ln137_34_cast_reg_1487[7 : 0] <= zext_ln137_34_cast_fu_511_p1[7 : 0];
        zext_ln137_35_cast_reg_1482[7 : 0] <= zext_ln137_35_cast_fu_507_p1[7 : 0];
        zext_ln137_36_cast_reg_1477[7 : 0] <= zext_ln137_36_cast_fu_503_p1[7 : 0];
        zext_ln137_37_cast_reg_1472[7 : 0] <= zext_ln137_37_cast_fu_499_p1[7 : 0];
        zext_ln137_38_cast_reg_1467[7 : 0] <= zext_ln137_38_cast_fu_495_p1[7 : 0];
        zext_ln137_39_cast_reg_1462[7 : 0] <= zext_ln137_39_cast_fu_491_p1[7 : 0];
        zext_ln137_40_cast_reg_1457[7 : 0] <= zext_ln137_40_cast_fu_487_p1[7 : 0];
        zext_ln137_41_cast_reg_1452[7 : 0] <= zext_ln137_41_cast_fu_483_p1[7 : 0];
        zext_ln137_42_cast_reg_1447[7 : 0] <= zext_ln137_42_cast_fu_479_p1[7 : 0];
        zext_ln137_43_cast_reg_1442[7 : 0] <= zext_ln137_43_cast_fu_475_p1[7 : 0];
        zext_ln137_44_cast_reg_1437[7 : 0] <= zext_ln137_44_cast_fu_471_p1[7 : 0];
        zext_ln137_cast_reg_1507[7 : 0] <= zext_ln137_cast_fu_527_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln130_fu_539_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        shl_ln137_s_reg_1521[11 : 5] <= shl_ln137_s_fu_551_p3[11 : 5];
        trunc_ln137_s_reg_1540 <= {{add_ln137_fu_563_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        trunc_ln137_10_reg_1821 <= trunc_ln137_10_fu_1188_p1;
        weights_addr_77_read_reg_1826 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        trunc_ln137_11_reg_1831 <= trunc_ln137_11_fu_1196_p1;
        weights_addr_78_read_reg_1836 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        trunc_ln137_12_reg_1841 <= trunc_ln137_12_fu_1204_p1;
        weights_addr_79_read_reg_1846 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        trunc_ln137_13_reg_1851 <= trunc_ln137_13_fu_1212_p1;
        weights_addr_80_read_reg_1856 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        trunc_ln137_14_reg_1861 <= trunc_ln137_14_fu_1220_p1;
        weights_addr_81_read_reg_1866 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        trunc_ln137_16_reg_1551 <= {{add_ln137_16_fu_603_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        trunc_ln137_17_reg_1562 <= {{add_ln137_17_fu_637_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        trunc_ln137_18_reg_1573 <= {{add_ln137_18_fu_671_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        trunc_ln137_19_reg_1584 <= {{add_ln137_19_fu_705_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        trunc_ln137_1_reg_1659 <= trunc_ln137_1_fu_902_p1;
        trunc_ln137_25_reg_1675 <= {{add_ln137_25_fu_925_p2[63:5]}};
        weights_addr_68_read_reg_1664 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        trunc_ln137_20_reg_1595 <= {{add_ln137_20_fu_739_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        trunc_ln137_21_reg_1606 <= {{add_ln137_21_fu_773_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        trunc_ln137_22_reg_1617 <= {{add_ln137_22_fu_807_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        trunc_ln137_23_reg_1633 <= {{add_ln137_23_fu_841_p2[63:5]}};
        weights_addr_read_reg_1622 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        trunc_ln137_24_reg_1654 <= {{add_ln137_24_fu_883_p2[63:5]}};
        trunc_ln137_reg_1638 <= trunc_ln137_fu_860_p1;
        weights_addr_67_read_reg_1643 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        trunc_ln137_26_reg_1696 <= {{add_ln137_26_fu_967_p2[63:5]}};
        trunc_ln137_2_reg_1680 <= trunc_ln137_2_fu_944_p1;
        weights_addr_69_read_reg_1685 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        trunc_ln137_27_reg_1717 <= {{add_ln137_27_fu_1009_p2[63:5]}};
        trunc_ln137_3_reg_1701 <= trunc_ln137_3_fu_986_p1;
        weights_addr_70_read_reg_1706 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        trunc_ln137_28_reg_1738 <= {{add_ln137_28_fu_1051_p2[63:5]}};
        trunc_ln137_4_reg_1722 <= trunc_ln137_4_fu_1028_p1;
        weights_addr_71_read_reg_1727 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        trunc_ln137_29_reg_1759 <= {{add_ln137_29_fu_1093_p2[63:5]}};
        trunc_ln137_5_reg_1743 <= trunc_ln137_5_fu_1070_p1;
        weights_addr_72_read_reg_1748 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        trunc_ln137_30_reg_1780 <= {{add_ln137_30_fu_1135_p2[63:5]}};
        trunc_ln137_6_reg_1764 <= trunc_ln137_6_fu_1112_p1;
        weights_addr_73_read_reg_1769 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        trunc_ln137_8_reg_1801 <= trunc_ln137_8_fu_1172_p1;
        weights_addr_75_read_reg_1806 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        trunc_ln137_9_reg_1811 <= trunc_ln137_9_fu_1180_p1;
        weights_addr_76_read_reg_1816 <= m_axi_weights_RDATA;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone) & (icmp_ln130_reg_1517 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage8 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_next_dst_block = 7'd0;
    end else begin
        ap_sig_allocacmp_next_dst_block = dst_block_fu_150;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        bias_dst_ce0 = 1'b1;
    end else begin
        bias_dst_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        bias_dst_we0 = 1'b1;
    end else begin
        bias_dst_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_weights_ARADDR = sext_ln137_30_fu_1158_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_29_fu_1116_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_28_fu_1074_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_27_fu_1032_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_26_fu_990_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_25_fu_948_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_24_fu_906_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_23_fu_864_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_22_fu_822_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_21_fu_788_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_20_fu_754_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_19_fu_720_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_18_fu_686_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_17_fu_652_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_16_fu_618_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln130_reg_1517 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_fu_584_p1;
    end else begin
        m_axi_weights_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln130_reg_1517 == 1'd0)))) begin
        m_axi_weights_ARVALID = 1'b1;
    end else begin
        m_axi_weights_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln130_reg_1517 == 1'd0)))) begin
        m_axi_weights_RREADY = 1'b1;
    end else begin
        m_axi_weights_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15) & (icmp_ln130_reg_1517 == 1'd0)))) begin
        weights_blk_n_AR = m_axi_weights_ARREADY;
    end else begin
        weights_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9) & (icmp_ln130_reg_1517 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15) & (icmp_ln130_reg_1517 == 1'd0)))) begin
        weights_blk_n_R = m_axi_weights_RVALID;
    end else begin
        weights_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage8)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln137_16_fu_603_p2 = (zext_ln137_46_fu_599_p1 + bias_src);

assign add_ln137_17_fu_637_p2 = (zext_ln137_47_fu_633_p1 + bias_src);

assign add_ln137_18_fu_671_p2 = (zext_ln137_48_fu_667_p1 + bias_src);

assign add_ln137_19_fu_705_p2 = (zext_ln137_49_fu_701_p1 + bias_src);

assign add_ln137_20_fu_739_p2 = (zext_ln137_50_fu_735_p1 + bias_src);

assign add_ln137_21_fu_773_p2 = (zext_ln137_51_fu_769_p1 + bias_src);

assign add_ln137_22_fu_807_p2 = (zext_ln137_52_fu_803_p1 + bias_src);

assign add_ln137_23_fu_841_p2 = (zext_ln137_53_fu_837_p1 + bias_src);

assign add_ln137_24_fu_883_p2 = (zext_ln137_54_fu_879_p1 + bias_src);

assign add_ln137_25_fu_925_p2 = (zext_ln137_55_fu_921_p1 + bias_src);

assign add_ln137_26_fu_967_p2 = (zext_ln137_56_fu_963_p1 + bias_src);

assign add_ln137_27_fu_1009_p2 = (zext_ln137_57_fu_1005_p1 + bias_src);

assign add_ln137_28_fu_1051_p2 = (zext_ln137_58_fu_1047_p1 + bias_src);

assign add_ln137_29_fu_1093_p2 = (zext_ln137_59_fu_1089_p1 + bias_src);

assign add_ln137_30_fu_1135_p2 = (zext_ln137_60_fu_1131_p1 + bias_src);

assign add_ln137_fu_563_p2 = (zext_ln137_45_fu_559_p1 + bias_src);

assign add_ln142_fu_545_p2 = (ap_sig_allocacmp_next_dst_block + 7'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_weights_RVALID == 1'b0) | (m_axi_weights_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_weights_RVALID == 1'b0) | (m_axi_weights_ARREADY == 1'b0)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state11_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state11_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0))));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state12_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state12_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0))));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state13_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state13_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0))));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state14_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state14_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0))));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state15_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state15_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0))));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state9_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state9_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0))));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state10_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state10_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0))));
end

always @ (*) begin
    ap_block_state10_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

always @ (*) begin
    ap_block_state10_pp0_stage9_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

always @ (*) begin
    ap_block_state11_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

always @ (*) begin
    ap_block_state12_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

always @ (*) begin
    ap_block_state13_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

always @ (*) begin
    ap_block_state14_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

always @ (*) begin
    ap_block_state15_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

always @ (*) begin
    ap_block_state16_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

always @ (*) begin
    ap_block_state17_pp0_stage0_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state18_pp0_stage1_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state19_pp0_stage2_iter1 = (m_axi_weights_RVALID == 1'b0);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state20_pp0_stage3_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state21_pp0_stage4_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage5_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp0_stage6_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp0_stage7_iter1 = (m_axi_weights_RVALID == 1'b0);
end

assign ap_block_state25_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

always @ (*) begin
    ap_block_state9_pp0_stage8_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1517 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage8;

assign bias_dst_address0 = zext_ln130_2_fu_1224_p1;

assign bias_dst_d0 = $signed(tmp_185_fu_1393_p3);

assign icmp_ln130_fu_539_p2 = ((ap_sig_allocacmp_next_dst_block == trunc_ln130_1) ? 1'b1 : 1'b0);

assign lshr_ln137_16_fu_898_p2 = weights_addr_67_read_reg_1643 >> zext_ln137_31_cast_reg_1502;

assign lshr_ln137_17_fu_940_p2 = weights_addr_68_read_reg_1664 >> zext_ln137_32_cast_reg_1497;

assign lshr_ln137_18_fu_982_p2 = weights_addr_69_read_reg_1685 >> zext_ln137_33_cast_reg_1492;

assign lshr_ln137_19_fu_1024_p2 = weights_addr_70_read_reg_1706 >> zext_ln137_34_cast_reg_1487;

assign lshr_ln137_20_fu_1066_p2 = weights_addr_71_read_reg_1727 >> zext_ln137_35_cast_reg_1482;

assign lshr_ln137_21_fu_1108_p2 = weights_addr_72_read_reg_1748 >> zext_ln137_36_cast_reg_1477;

assign lshr_ln137_22_fu_1150_p2 = weights_addr_73_read_reg_1769 >> zext_ln137_37_cast_reg_1472;

assign lshr_ln137_23_fu_1168_p2 = weights_addr_74_read_reg_1790 >> zext_ln137_38_cast_reg_1467;

assign lshr_ln137_24_fu_1176_p2 = weights_addr_75_read_reg_1806 >> zext_ln137_39_cast_reg_1462;

assign lshr_ln137_25_fu_1184_p2 = weights_addr_76_read_reg_1816 >> zext_ln137_40_cast_reg_1457;

assign lshr_ln137_26_fu_1192_p2 = weights_addr_77_read_reg_1826 >> zext_ln137_41_cast_reg_1452;

assign lshr_ln137_27_fu_1200_p2 = weights_addr_78_read_reg_1836 >> zext_ln137_42_cast_reg_1447;

assign lshr_ln137_28_fu_1208_p2 = weights_addr_79_read_reg_1846 >> zext_ln137_43_cast_reg_1442;

assign lshr_ln137_29_fu_1216_p2 = weights_addr_80_read_reg_1856 >> zext_ln137_44_cast_reg_1437;

assign lshr_ln137_30_fu_1228_p2 = weights_addr_81_read_reg_1866 >> zext_ln130_cast_reg_1432;

assign lshr_ln137_fu_856_p2 = weights_addr_read_reg_1622 >> zext_ln137_cast_reg_1507;

assign m_axi_weights_ARBURST = 2'd0;

assign m_axi_weights_ARCACHE = 4'd0;

assign m_axi_weights_ARID = 1'd0;

assign m_axi_weights_ARLEN = 32'd1;

assign m_axi_weights_ARLOCK = 2'd0;

assign m_axi_weights_ARPROT = 3'd0;

assign m_axi_weights_ARQOS = 4'd0;

assign m_axi_weights_ARREGION = 4'd0;

assign m_axi_weights_ARSIZE = 3'd0;

assign m_axi_weights_ARUSER = 1'd0;

assign m_axi_weights_AWADDR = 64'd0;

assign m_axi_weights_AWBURST = 2'd0;

assign m_axi_weights_AWCACHE = 4'd0;

assign m_axi_weights_AWID = 1'd0;

assign m_axi_weights_AWLEN = 32'd0;

assign m_axi_weights_AWLOCK = 2'd0;

assign m_axi_weights_AWPROT = 3'd0;

assign m_axi_weights_AWQOS = 4'd0;

assign m_axi_weights_AWREGION = 4'd0;

assign m_axi_weights_AWSIZE = 3'd0;

assign m_axi_weights_AWUSER = 1'd0;

assign m_axi_weights_AWVALID = 1'b0;

assign m_axi_weights_BREADY = 1'b0;

assign m_axi_weights_WDATA = 256'd0;

assign m_axi_weights_WID = 1'd0;

assign m_axi_weights_WLAST = 1'b0;

assign m_axi_weights_WSTRB = 32'd0;

assign m_axi_weights_WUSER = 1'd0;

assign m_axi_weights_WVALID = 1'b0;

assign or_ln137_15_fu_628_p2 = (shl_ln137_s_reg_1521 | 12'd4);

assign or_ln137_16_fu_662_p2 = (shl_ln137_s_reg_1521 | 12'd6);

assign or_ln137_17_fu_696_p2 = (shl_ln137_s_reg_1521 | 12'd8);

assign or_ln137_18_fu_730_p2 = (shl_ln137_s_reg_1521 | 12'd10);

assign or_ln137_19_fu_764_p2 = (shl_ln137_s_reg_1521 | 12'd12);

assign or_ln137_20_fu_798_p2 = (shl_ln137_s_reg_1521 | 12'd14);

assign or_ln137_21_fu_832_p2 = (shl_ln137_s_reg_1521 | 12'd16);

assign or_ln137_22_fu_874_p2 = (shl_ln137_s_reg_1521 | 12'd18);

assign or_ln137_23_fu_916_p2 = (shl_ln137_s_reg_1521 | 12'd20);

assign or_ln137_24_fu_958_p2 = (shl_ln137_s_reg_1521 | 12'd22);

assign or_ln137_25_fu_1000_p2 = (shl_ln137_s_reg_1521 | 12'd24);

assign or_ln137_26_fu_1042_p2 = (shl_ln137_s_reg_1521 | 12'd26);

assign or_ln137_27_fu_1084_p2 = (shl_ln137_s_reg_1521 | 12'd28);

assign or_ln137_28_fu_1126_p2 = (shl_ln137_s_reg_1521 | 12'd30);

assign or_ln137_fu_594_p2 = (shl_ln137_s_reg_1521 | 12'd2);

assign sext_ln137_16_fu_618_p1 = $signed(trunc_ln137_16_reg_1551);

assign sext_ln137_17_fu_652_p1 = $signed(trunc_ln137_17_reg_1562);

assign sext_ln137_18_fu_686_p1 = $signed(trunc_ln137_18_reg_1573);

assign sext_ln137_19_fu_720_p1 = $signed(trunc_ln137_19_reg_1584);

assign sext_ln137_20_fu_754_p1 = $signed(trunc_ln137_20_reg_1595);

assign sext_ln137_21_fu_788_p1 = $signed(trunc_ln137_21_reg_1606);

assign sext_ln137_22_fu_822_p1 = $signed(trunc_ln137_22_reg_1617);

assign sext_ln137_23_fu_864_p1 = $signed(trunc_ln137_23_reg_1633);

assign sext_ln137_24_fu_906_p1 = $signed(trunc_ln137_24_reg_1654);

assign sext_ln137_25_fu_948_p1 = $signed(trunc_ln137_25_reg_1675);

assign sext_ln137_26_fu_990_p1 = $signed(trunc_ln137_26_reg_1696);

assign sext_ln137_27_fu_1032_p1 = $signed(trunc_ln137_27_reg_1717);

assign sext_ln137_28_fu_1074_p1 = $signed(trunc_ln137_28_reg_1738);

assign sext_ln137_29_fu_1116_p1 = $signed(trunc_ln137_29_reg_1759);

assign sext_ln137_30_fu_1158_p1 = $signed(trunc_ln137_30_reg_1780);

assign sext_ln137_fu_584_p1 = $signed(trunc_ln137_s_reg_1540);

assign sext_ln152_10_fu_1356_p1 = $signed(tmp_181_fu_1349_p3);

assign sext_ln152_11_fu_1367_p1 = $signed(tmp_182_fu_1360_p3);

assign sext_ln152_12_fu_1378_p1 = $signed(tmp_183_fu_1371_p3);

assign sext_ln152_13_fu_1389_p1 = $signed(tmp_184_fu_1382_p3);

assign sext_ln152_1_fu_1257_p1 = $signed(tmp_s_fu_1250_p3);

assign sext_ln152_2_fu_1268_p1 = $signed(tmp_173_fu_1261_p3);

assign sext_ln152_3_fu_1279_p1 = $signed(tmp_174_fu_1272_p3);

assign sext_ln152_4_fu_1290_p1 = $signed(tmp_175_fu_1283_p3);

assign sext_ln152_5_fu_1301_p1 = $signed(tmp_176_fu_1294_p3);

assign sext_ln152_6_fu_1312_p1 = $signed(tmp_177_fu_1305_p3);

assign sext_ln152_7_fu_1323_p1 = $signed(tmp_178_fu_1316_p3);

assign sext_ln152_8_fu_1334_p1 = $signed(tmp_179_fu_1327_p3);

assign sext_ln152_9_fu_1345_p1 = $signed(tmp_180_fu_1338_p3);

assign sext_ln152_fu_1246_p1 = $signed(tmp_fu_1239_p3);

assign sext_ln813_fu_1236_p1 = $signed(trunc_ln137_reg_1638);

assign shl_ln137_s_fu_551_p3 = {{ap_sig_allocacmp_next_dst_block}, {5'd0}};

assign tmp_173_fu_1261_p3 = {{trunc_ln137_3_reg_1701}, {sext_ln152_1_fu_1257_p1}};

assign tmp_174_fu_1272_p3 = {{trunc_ln137_4_reg_1722}, {sext_ln152_2_fu_1268_p1}};

assign tmp_175_fu_1283_p3 = {{trunc_ln137_5_reg_1743}, {sext_ln152_3_fu_1279_p1}};

assign tmp_176_fu_1294_p3 = {{trunc_ln137_6_reg_1764}, {sext_ln152_4_fu_1290_p1}};

assign tmp_177_fu_1305_p3 = {{trunc_ln137_7_reg_1785}, {sext_ln152_5_fu_1301_p1}};

assign tmp_178_fu_1316_p3 = {{trunc_ln137_8_reg_1801}, {sext_ln152_6_fu_1312_p1}};

assign tmp_179_fu_1327_p3 = {{trunc_ln137_9_reg_1811}, {sext_ln152_7_fu_1323_p1}};

assign tmp_180_fu_1338_p3 = {{trunc_ln137_10_reg_1821}, {sext_ln152_8_fu_1334_p1}};

assign tmp_181_fu_1349_p3 = {{trunc_ln137_11_reg_1831}, {sext_ln152_9_fu_1345_p1}};

assign tmp_182_fu_1360_p3 = {{trunc_ln137_12_reg_1841}, {sext_ln152_10_fu_1356_p1}};

assign tmp_183_fu_1371_p3 = {{trunc_ln137_13_reg_1851}, {sext_ln152_11_fu_1367_p1}};

assign tmp_184_fu_1382_p3 = {{trunc_ln137_14_reg_1861}, {sext_ln152_12_fu_1378_p1}};

assign tmp_185_fu_1393_p3 = {{trunc_ln137_15_fu_1232_p1}, {sext_ln152_13_fu_1389_p1}};

assign tmp_fu_1239_p3 = {{trunc_ln137_1_reg_1659}, {sext_ln813_fu_1236_p1}};

assign tmp_s_fu_1250_p3 = {{trunc_ln137_2_reg_1680}, {sext_ln152_fu_1246_p1}};

assign trunc_ln137_10_fu_1188_p1 = lshr_ln137_25_fu_1184_p2[15:0];

assign trunc_ln137_11_fu_1196_p1 = lshr_ln137_26_fu_1192_p2[15:0];

assign trunc_ln137_12_fu_1204_p1 = lshr_ln137_27_fu_1200_p2[15:0];

assign trunc_ln137_13_fu_1212_p1 = lshr_ln137_28_fu_1208_p2[15:0];

assign trunc_ln137_14_fu_1220_p1 = lshr_ln137_29_fu_1216_p2[15:0];

assign trunc_ln137_15_fu_1232_p1 = lshr_ln137_30_fu_1228_p2[15:0];

assign trunc_ln137_1_fu_902_p1 = lshr_ln137_16_fu_898_p2[15:0];

assign trunc_ln137_2_fu_944_p1 = lshr_ln137_17_fu_940_p2[15:0];

assign trunc_ln137_3_fu_986_p1 = lshr_ln137_18_fu_982_p2[15:0];

assign trunc_ln137_4_fu_1028_p1 = lshr_ln137_19_fu_1024_p2[15:0];

assign trunc_ln137_5_fu_1070_p1 = lshr_ln137_20_fu_1066_p2[15:0];

assign trunc_ln137_6_fu_1112_p1 = lshr_ln137_21_fu_1108_p2[15:0];

assign trunc_ln137_7_fu_1154_p1 = lshr_ln137_22_fu_1150_p2[15:0];

assign trunc_ln137_8_fu_1172_p1 = lshr_ln137_23_fu_1168_p2[15:0];

assign trunc_ln137_9_fu_1180_p1 = lshr_ln137_24_fu_1176_p2[15:0];

assign trunc_ln137_fu_860_p1 = lshr_ln137_fu_856_p2[15:0];

assign zext_ln130_2_fu_1224_p1 = next_dst_block_reg_1512_pp0_iter1_reg;

assign zext_ln130_cast_fu_467_p1 = zext_ln130;

assign zext_ln137_31_cast_fu_523_p1 = zext_ln137_31;

assign zext_ln137_32_cast_fu_519_p1 = zext_ln137_32;

assign zext_ln137_33_cast_fu_515_p1 = zext_ln137_33;

assign zext_ln137_34_cast_fu_511_p1 = zext_ln137_34;

assign zext_ln137_35_cast_fu_507_p1 = zext_ln137_35;

assign zext_ln137_36_cast_fu_503_p1 = zext_ln137_36;

assign zext_ln137_37_cast_fu_499_p1 = zext_ln137_37;

assign zext_ln137_38_cast_fu_495_p1 = zext_ln137_38;

assign zext_ln137_39_cast_fu_491_p1 = zext_ln137_39;

assign zext_ln137_40_cast_fu_487_p1 = zext_ln137_40;

assign zext_ln137_41_cast_fu_483_p1 = zext_ln137_41;

assign zext_ln137_42_cast_fu_479_p1 = zext_ln137_42;

assign zext_ln137_43_cast_fu_475_p1 = zext_ln137_43;

assign zext_ln137_44_cast_fu_471_p1 = zext_ln137_44;

assign zext_ln137_45_fu_559_p1 = shl_ln137_s_fu_551_p3;

assign zext_ln137_46_fu_599_p1 = or_ln137_fu_594_p2;

assign zext_ln137_47_fu_633_p1 = or_ln137_15_fu_628_p2;

assign zext_ln137_48_fu_667_p1 = or_ln137_16_fu_662_p2;

assign zext_ln137_49_fu_701_p1 = or_ln137_17_fu_696_p2;

assign zext_ln137_50_fu_735_p1 = or_ln137_18_fu_730_p2;

assign zext_ln137_51_fu_769_p1 = or_ln137_19_fu_764_p2;

assign zext_ln137_52_fu_803_p1 = or_ln137_20_fu_798_p2;

assign zext_ln137_53_fu_837_p1 = or_ln137_21_fu_832_p2;

assign zext_ln137_54_fu_879_p1 = or_ln137_22_fu_874_p2;

assign zext_ln137_55_fu_921_p1 = or_ln137_23_fu_916_p2;

assign zext_ln137_56_fu_963_p1 = or_ln137_24_fu_958_p2;

assign zext_ln137_57_fu_1005_p1 = or_ln137_25_fu_1000_p2;

assign zext_ln137_58_fu_1047_p1 = or_ln137_26_fu_1042_p2;

assign zext_ln137_59_fu_1089_p1 = or_ln137_27_fu_1084_p2;

assign zext_ln137_60_fu_1131_p1 = or_ln137_28_fu_1126_p2;

assign zext_ln137_cast_fu_527_p1 = zext_ln137;

always @ (posedge ap_clk) begin
    zext_ln130_cast_reg_1432[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_44_cast_reg_1437[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_43_cast_reg_1442[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_42_cast_reg_1447[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_41_cast_reg_1452[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_40_cast_reg_1457[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_39_cast_reg_1462[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_38_cast_reg_1467[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_37_cast_reg_1472[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_36_cast_reg_1477[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_35_cast_reg_1482[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_34_cast_reg_1487[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_33_cast_reg_1492[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_32_cast_reg_1497[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_31_cast_reg_1502[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_cast_reg_1507[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    shl_ln137_s_reg_1521[4:0] <= 5'b00000;
end

endmodule //ViT_act_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block
