// Seed: 405344157
module module_0 (
    output logic id_0,
    output id_1,
    input logic id_2,
    input supply0 id_3,
    output id_4,
    input id_5,
    input id_6,
    input id_7,
    output id_8,
    input id_9,
    input id_10,
    output id_11,
    output id_12,
    input logic id_13,
    input logic id_14,
    input logic id_15
);
  reg id_16 = 1 && id_3[1'h0];
  type_26 id_17 (
      .id_0(id_13),
      .id_1(1)
  );
  logic id_18;
  always @(id_5) begin
    id_16 <= id_6;
  end
endmodule
