// Seed: 3162784210
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  time id_4;
  reg  id_5;
  assign id_5 = 1;
  type_7(
      id_1, id_1, 1'd0
  );
  always @(posedge 1) id_5 <= 1;
endmodule
