#!/bin/csh
#
# simulation script for memory controller testbench
# (C) 2002 Richard Herveille
#          richard@asics.ws
#
export mem_ctrl=../../../..
export bench=$mem_ctrl/bench/richard

ncverilog							\
								\
	+access+rwc +linedebug	+incdir+$bench/verilog/	+libext+.v +define+WAVES +gui	-y $SYNOPSYS/dw/sim_ver/				\
								\
								\
	$mem_ctrl/rtl/verilog_tj_In/mc_adr_sel.v			\
	$mem_ctrl/rtl/verilog_tj_In/mc_cs_rf.v			\
	$mem_ctrl/rtl/verilog_tj_In/mc_dp.v				\
	$mem_ctrl/rtl/verilog_tj_In/mc_incn_r.v			\
	$mem_ctrl/rtl/verilog_tj_In/mc_mem_if.v			\
	$mem_ctrl/rtl/verilog_tj_In/mc_obct.v				\
	$mem_ctrl/rtl/verilog_tj_In/mc_obct_top.v			\
	$mem_ctrl/rtl/verilog_tj_In/mc_rd_fifo.v			\
	$mem_ctrl/rtl/verilog_tj_In/mc_refresh.v			\
	$mem_ctrl/rtl/verilog_tj_In/mc_rf.v				\
	$mem_ctrl/rtl/verilog_tj_In/mc_timing.v			\
	$mem_ctrl/rtl/verilog_tj_In/mc_wb_if.v			\
	$mem_ctrl/rtl/verilog_tj_In/mc_top.v				\
								\
	$bench/verilog/models/m8kx8.v				\
	$bench/verilog/models/mt48lc16m16a2.v			\
	$bench/verilog/models/mt58l1my18d.v			\
	$bench/verilog/wb_master_model.v			\
	$bench/verilog/checkers.v				\
	$bench/verilog/bench.v					\



