# Computer Architecture Project

Design and Verification of a Pipelined RISC Processor in Verilog

![Image](https://github.com/user-attachments/assets/512f24c4-2bc4-45e5-ac39-be223b0b7924)

# Team Members

****Taleed Hamadneh****

****Laith Nimer****
