Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version W-2024.09-SP4-1 for linux64 - Mar 20, 2025 

                    Copyright (c) 1988 - 2025 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Tue May 13 12:29:14 2025
Hostname:           xunil-03.coe.drexel.edu
CPU Model:          AMD Opteron(tm) Processor 6344
CPU Details:        Cores = 24 : Sockets = 2 : Cache Size = 2048 KB : Freq = 2.60 GHz
OS:                 Linux 3.10.0-1160.119.1.el7.x86_64
RAM:                125 GB (Free  99 GB)
Swap:                15 GB (Free  15 GB)
Work Filesystem:    /home mounted to ozark.coe.drexel.edu:/volume2/XunilNFS2/home
Tmp Filesystem:     / mounted to /dev/mapper/vg_xunil03-lv_root
Work Disk:          8034 GB (Free 4315 GB)
Tmp Disk:           442 GB (Free 136 GB)

CPU Load: 85%, Ram Free: 99 GB, Swap Free: 15 GB, Work Disk Free: 4315 GB, Tmp Disk Free: 136 GB
# Auto-generated synthesis script for wb_dma_top
# Source files from: wb_dma
lappend search_path ../src/
. /mnt/class_data/ecec574-w2019/tools/synopsys/syn/W-2024.09-SP4-1/libraries/syn /mnt/class_data/ecec574-w2019/tools/synopsys/syn/W-2024.09-SP4-1/dw/syn_ver /mnt/class_data/ecec574-w2019/tools/synopsys/syn/W-2024.09-SP4-1/dw/sim_ver ../src/
define_design_lib WORK -path "work"
1
# Library setup
set link_library [ list /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db]
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db
set target_library [ list /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db ]
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db
# Analyze all Verilog files
analyze -library WORK -format verilog ../rtl/wb_dma/wb_dma_ch_arb.v
Running PRESTO HDLC
Compiling source file ../rtl/wb_dma/wb_dma_ch_arb.v
Opening include file ../rtl/wb_dma/wb_dma_defines.v
Warning:  ../rtl/wb_dma/wb_dma_ch_arb.v:154: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_arb.v:155: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db'
Information: Using CCS timing libraries. (TIM-024)
Warning: Error occured in ccs delay calculation, results may not be accurate.
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db'
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db'
1
analyze -library WORK -format verilog ../rtl/wb_dma/wb_dma_ch_pri_enc.v
Running PRESTO HDLC
Compiling source file ../rtl/wb_dma/wb_dma_ch_pri_enc.v
Opening include file ../rtl/wb_dma/wb_dma_defines.v
Warning:  ../rtl/wb_dma/wb_dma_ch_pri_enc.v:347: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_pri_enc.v:349: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_pri_enc.v:351: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_pri_enc.v:353: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_pri_enc.v:355: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_pri_enc.v:357: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_pri_enc.v:359: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_pri_enc.v:360: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_pri_enc.v:364: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_pri_enc.v:366: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_pri_enc.v:368: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_pri_enc.v:369: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_pri_enc.v:373: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_pri_enc.v:374: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/wb_dma/wb_dma_ch_rf.v
Running PRESTO HDLC
Compiling source file ../rtl/wb_dma/wb_dma_ch_rf.v
Opening include file ../rtl/wb_dma/wb_dma_defines.v
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:260: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:269: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:274: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:276: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:278: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:281: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:285: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:287: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:289: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:294: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:296: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:298: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:303: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:305: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:311: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:315: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:318: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:319: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:325: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:329: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:331: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:336: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:340: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:344: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:348: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:350: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:355: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:357: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:361: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:363: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:367: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:369: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:373: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:377: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:379: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:383: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:387: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:389: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:393: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:397: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:399: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:411: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:414: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:417: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:425: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:428: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:435: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:443: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:445: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:447: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:454: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:457: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:463: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:465: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:472: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:474: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:476: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:483: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:486: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:492: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:494: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:499: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:501: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_rf.v:509: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/wb_dma/wb_dma_ch_sel.v
Running PRESTO HDLC
Compiling source file ../rtl/wb_dma/wb_dma_ch_sel.v
Opening include file ../rtl/wb_dma/wb_dma_defines.v
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:412: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:447: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:450: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:456: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:459: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:463: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:466: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:469: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:472: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:475: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:478: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:481: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:484: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:487: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:490: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:493: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:496: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:499: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:502: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:505: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:508: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:511: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:514: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:517: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:520: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:523: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:526: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:529: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:532: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:535: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:538: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:541: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:544: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:547: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:550: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:553: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:557: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:559: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/wb_dma/wb_dma_de.v
Running PRESTO HDLC
Compiling source file ../rtl/wb_dma/wb_dma_de.v
Opening include file ../rtl/wb_dma/wb_dma_defines.v
Warning:  ../rtl/wb_dma/wb_dma_de.v:203: Found an unknown pragma 'state_vector'; it will be ignored. (ELAB-994)
Warning:  ../rtl/wb_dma/wb_dma_de.v:264: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:268: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:270: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:310: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:312: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:351: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:353: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:358: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:362: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:364: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:369: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:373: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:376: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:388: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:395: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:405: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:417: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:420: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:423: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:431: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:436: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:442: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:459: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:469: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_de.v:470: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/wb_dma/wb_dma_defines.v
Running PRESTO HDLC
Compiling source file ../rtl/wb_dma/wb_dma_defines.v
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/wb_dma/wb_dma_inc30r.v
Running PRESTO HDLC
Compiling source file ../rtl/wb_dma/wb_dma_inc30r.v
Opening include file ../rtl/wb_dma/wb_dma_defines.v
Warning:  ../rtl/wb_dma/wb_dma_inc30r.v:90: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/wb_dma/wb_dma_pri_enc_sub.v
Running PRESTO HDLC
Compiling source file ../rtl/wb_dma/wb_dma_pri_enc_sub.v
Opening include file ../rtl/wb_dma/wb_dma_defines.v
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/wb_dma/wb_dma_rf.v
Running PRESTO HDLC
Compiling source file ../rtl/wb_dma/wb_dma_rf.v
Opening include file ../rtl/wb_dma/wb_dma_defines.v
Warning:  ../rtl/wb_dma/wb_dma_rf.v:342: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:343: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:344: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:345: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:346: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:348: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:349: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:350: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:351: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:352: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:353: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:354: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:355: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:357: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:358: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:359: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:360: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:361: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:362: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:363: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:364: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:366: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:367: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:368: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:369: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:370: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:371: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:372: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:373: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:375: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:376: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:377: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:378: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:379: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:380: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:381: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:382: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:384: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:385: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:386: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:387: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:388: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:389: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:390: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:391: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:393: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:394: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:395: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:396: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:397: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:398: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:399: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:400: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:402: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:403: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:404: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:405: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:406: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:407: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:408: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:409: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:411: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:412: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:413: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:414: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:415: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:416: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:417: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:418: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:420: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:421: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:422: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:423: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:424: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:425: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:426: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:427: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:429: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:430: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:431: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:432: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:433: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:434: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:435: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:436: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:438: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:439: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:440: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:441: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:442: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:443: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:444: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:445: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:447: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:448: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:449: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:450: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:451: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:452: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:453: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:454: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:456: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:457: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:458: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:459: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:460: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:461: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:462: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:463: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:465: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:466: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:467: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:468: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:469: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:470: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:471: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:472: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:474: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:475: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:476: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:477: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:478: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:479: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:480: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:481: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:483: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:484: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:485: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:486: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:487: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:488: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:489: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:490: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:492: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:493: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:494: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:495: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:496: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:497: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:498: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:499: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:501: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:502: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:503: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:504: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:505: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:506: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:507: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:508: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:510: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:511: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:512: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:513: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:514: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:515: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:516: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:517: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:519: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:520: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:521: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:522: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:523: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:524: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:525: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:526: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:528: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:529: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:530: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:531: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:532: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:533: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:534: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:535: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:537: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:538: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:539: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:540: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:541: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:542: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:543: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:544: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:546: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:547: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:548: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:549: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:550: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:551: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:552: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:553: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:555: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:556: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:557: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:558: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:559: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:560: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:561: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:562: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:564: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:565: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:566: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:567: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:568: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:569: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:570: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:571: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:573: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:574: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:575: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:576: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:577: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:578: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:579: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:580: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:582: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:583: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:584: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:585: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:586: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:587: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:588: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:589: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:591: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:592: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:593: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:594: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:595: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:596: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:597: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:598: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:600: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:601: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:602: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:603: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:604: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:605: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:606: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:607: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:609: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:610: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:611: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:612: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:613: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:614: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:615: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:616: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:618: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:619: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:620: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:621: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:622: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:623: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:624: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:625: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:644: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:646: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:651: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:653: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:656: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:658: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:670: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:673: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/wb_dma/wb_dma_top.v
Running PRESTO HDLC
Compiling source file ../rtl/wb_dma/wb_dma_top.v
Opening include file ../rtl/wb_dma/wb_dma_defines.v
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/wb_dma/wb_dma_wb_if.v
Running PRESTO HDLC
Compiling source file ../rtl/wb_dma/wb_dma_wb_if.v
Opening include file ../rtl/wb_dma/wb_dma_defines.v
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/wb_dma/wb_dma_wb_mast.v
Running PRESTO HDLC
Compiling source file ../rtl/wb_dma/wb_dma_wb_mast.v
Opening include file ../rtl/wb_dma/wb_dma_defines.v
Warning:  ../rtl/wb_dma/wb_dma_wb_mast.v:153: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_wb_mast.v:156: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_wb_mast.v:159: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_wb_mast.v:162: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_wb_mast.v:165: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/wb_dma/wb_dma_wb_slv.v
Running PRESTO HDLC
Compiling source file ../rtl/wb_dma/wb_dma_wb_slv.v
Opening include file ../rtl/wb_dma/wb_dma_defines.v
Warning:  ../rtl/wb_dma/wb_dma_wb_slv.v:166: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_wb_slv.v:169: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_wb_slv.v:172: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_wb_slv.v:175: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/wb_dma/wb_dma_wb_slv.v:178: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
1
# Elaborate the top design
elaborate wb_dma_top
Loading db file '/mnt/class_data/ecec574-w2019/tools/synopsys/syn/W-2024.09-SP4-1/libraries/syn/gtech.db'
Loading db file '/mnt/class_data/ecec574-w2019/tools/synopsys/syn/W-2024.09-SP4-1/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_ss0p95v125c'
  Loading link library 'saed32rvt_ss0p95v25c'
  Loading link library 'saed32rvt_ss0p95vn40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (wb_dma_top)
Module: wb_dma_top, Ports: 432, Input: 217, Output: 215, Inout: 0
Module: wb_dma_top, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_top report end. (ELAB-965)
Elaborated 1 design.
Current design is now 'wb_dma_top'.
Information: Building the design 'wb_dma_rf' instantiated from design 'wb_dma_top' with
	the parameters PARAM_ID = 1. (HDL-193)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:341: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_rf.v:341: Case statement is not a full case. (ELAB-909)

Statistics for case statements in always block in file
	'../rtl/wb_dma/wb_dma_rf.v'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    341     |    user/user     | always block at line 340 |
============================================================

Inferred memory devices in process in routine 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|   wb_rf_dout_reg    | Flip-flop |  32   |  Y  | N  | None  | None  | N  | 340  |
|      csr_r_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 643  |
|   int_maska_r_reg   | Flip-flop |  31   |  Y  | N  | None  | Async | N  | 650  |
|   int_maskb_r_reg   | Flip-flop |  31   |  Y  | N  | None  | Async | N  | 655  |
|     inta_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 669  |
|     intb_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 672  |
==================================================================================
Presto compilation completed successfully. (wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)
Module: wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0, Ports: 8202, Input: 230, Output: 7972, Inout: 0
Module: wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0, Registers: 97, Async set/reset: 63, Sync set/reset: 0
Information: Module wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_sel' instantiated from design 'wb_dma_top' with
	the parameters PARAM_ID = 2. (HDL-193)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:569: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:604: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:645: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:686: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:727: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:768: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:809: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:850: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:891: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:932: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:569: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:604: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:645: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:686: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:727: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:768: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:809: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:850: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:891: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_ch_sel.v:932: Case statement is not a full case. (ELAB-909)

Statistics for case statements in always block in file
	'../rtl/wb_dma/wb_dma_ch_sel.v'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    569     |    user/user     | always block at line 568 |
|    604     |    user/user     | always block at line 603 |
|    645     |    user/user     | always block at line 638 |
|    686     |    user/user     | always block at line 679 |
|    727     |    user/user     | always block at line 720 |
|    768     |    user/user     | always block at line 761 |
|    809     |    user/user     | always block at line 802 |
|    850     |    user/user     | always block at line 843 |
|    891     |    user/user     | always block at line 884 |
|    932     |    user/user     | always block at line 925 |
|    974     |    user/user     | always block at line 972 |
============================================================

Inferred memory devices in process in routine 'wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_sel.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      req_r_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 411  |
|      ndr_r_reg      | Flip-flop |  31   |  Y  | N  | None  | None  | N  | 446  |
|      ndnr_reg       | Flip-flop |  31   |  Y  | N  | None  | None  | N  | 449  |
|   de_start_r_reg    | Flip-flop |   1   |  N  | N  | None  | None  | N  | 455  |
|   next_start_reg    | Flip-flop |   1   |  N  | N  | None  | None  | N  | 458  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 462  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 465  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 468  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 471  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 474  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 477  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 480  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 483  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 486  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 489  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 492  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 495  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 498  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 501  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 504  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 507  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 510  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 513  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 516  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 519  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 522  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 525  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 528  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 531  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 534  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 537  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 540  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 543  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 546  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 549  |
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 552  |
|    ch_sel_r_reg     | Flip-flop |   5   |  Y  | N  | None  | Async | N  | 556  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)
Module: wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0, Ports: 8328, Input: 8003, Output: 325, Inout: 0
Module: wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0, Registers: 101, Async set/reset: 5, Sync set/reset: 0
Information: Module wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_de'. (HDL-193)
Warning:  ../rtl/wb_dma/wb_dma_de.v:492: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_de.v:492: Case statement is not a full case. (ELAB-909)

Statistics for case statements in always block in file
	'../rtl/wb_dma/wb_dma_de.v'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    492     |    user/user     | always block at line 472 |
============================================================

Inferred memory devices in process in routine 'wb_dma_de' in file
	 ../rtl/wb_dma/wb_dma_de.v'.
===================================================================================
|    Register Name     |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
===================================================================================
|     adr0_cnt_reg     | Flip-flop |  30   |  Y  | N  | None  | None  | N  | 267  |
|     adr1_cnt_reg     | Flip-flop |  30   |  Y  | N  | None  | None  | N  | 309  |
|    chunk_cnt_reg     | Flip-flop |   9   |  Y  | N  | None  | None  | N  | 350  |
| chunk_cnt_is_0_r_reg | Flip-flop |   1   |  N  | N  | None  | None  | N  | 357  |
|     tsz_cnt_reg      | Flip-flop |  12   |  Y  | N  | None  | None  | N  | 361  |
|  tsz_cnt_is_0_r_reg  | Flip-flop |   1   |  N  | N  | None  | None  | N  | 368  |
|    chunk_dec_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 372  |
|     tsz_dec_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 375  |
|     chunk_0_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 387  |
|     next_ch_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 394  |
|   dma_abort_r_reg    | Flip-flop |   1   |  N  | N  | None  | None  | N  | 404  |
|      read_r_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 416  |
|     write_r_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 419  |
|    mast0_adr_reg     | Flip-flop |  32   |  Y  | N  | None  | None  | N  | 430  |
|    mast1_adr_reg     | Flip-flop |  32   |  Y  | N  | None  | None  | N  | 435  |
|   write_hold_r_reg   | Flip-flop |   1   |  N  | N  | None  | None  | N  | 441  |
|   mast0_drdy_r_reg   | Flip-flop |   1   |  N  | N  | None  | None  | N  | 458  |
|      state_reg       | Flip-flop |   9   |  Y  | N  | Async | Async | N  | 468  |
===================================================================================
Presto compilation completed successfully. (wb_dma_de)
Module: wb_dma_de, Ports: 585, Input: 330, Output: 255, Inout: 0
Module: wb_dma_de, Registers: 167, Async set/reset: 11, Sync set/reset: 0
Information: Module wb_dma_de report end. (ELAB-965)
Information: Building the design 'wb_dma_wb_if' instantiated from design 'wb_dma_top' with
	the parameters "0". (HDL-193)
Presto compilation completed successfully. (wb_dma_wb_if_rf_addr0)
Module: wb_dma_wb_if_rf_addr0, Ports: 627, Input: 314, Output: 313, Inout: 0
Module: wb_dma_wb_if_rf_addr0, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_wb_if_rf_addr0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "0,1'h1,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_0_1_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      ch_rl_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 259  |
|    ptr_valid_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 268  |
|     ch_eol_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 280  |
|    pointer_r_reg    | Flip-flop |  28   |  Y  | N  | None  | None  | N  | 291  |
|   pointer_sr_reg    | Flip-flop |  28   |  Y  | N  | None  | None  | N  | 300  |
|    ch_csr_r_reg     | Flip-flop |   9   |  Y  | N  | None  | Async | N  | 310  |
|     ch_done_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 324  |
|     ch_busy_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 335  |
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_err_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 343  |
|    ch_csr_r2_reg    | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 354  |
|     rest_en_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 360  |
|    ch_csr_r3_reg    | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 366  |
|    int_src_r_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 372  |
|    int_src_r_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 382  |
|    int_src_r_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 392  |
|   ch_chk_sz_r_reg   | Flip-flop |  11   |  Y  | N  | None  | None  | N  | 407  |
|   ch_tot_sz_r_reg   | Flip-flop |  12   |  Y  | N  | None  | None  | N  | 407  |
|    ch_sz_inf_reg    | Flip-flop |   1   |  N  | N  | None  | None  | N  | 432  |
|    ch_adr0_r_reg    | Flip-flop |  30   |  Y  | N  | None  | None  | N  | 440  |
|    ch_adr1_r_reg    | Flip-flop |  30   |  Y  | N  | None  | None  | N  | 469  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_0_1_0_0_0)
Module: wb_dma_ch_rf_0_1_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_0_1_0_0_0, Registers: 167, Async set/reset: 23, Sync set/reset: 0
Information: Module wb_dma_ch_rf_0_1_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "1,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_1_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_1_0_0_0_0)
Module: wb_dma_ch_rf_1_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_1_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_1_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "2,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_2_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_2_0_0_0_0)
Module: wb_dma_ch_rf_2_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_2_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_2_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "3,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_3_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_3_0_0_0_0)
Module: wb_dma_ch_rf_3_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_3_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_3_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "4,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_4_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_4_0_0_0_0)
Module: wb_dma_ch_rf_4_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_4_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_4_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "5,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_5_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_5_0_0_0_0)
Module: wb_dma_ch_rf_5_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_5_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_5_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "6,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_6_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_6_0_0_0_0)
Module: wb_dma_ch_rf_6_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_6_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_6_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "7,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_7_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_7_0_0_0_0)
Module: wb_dma_ch_rf_7_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_7_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_7_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "8,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_8_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_8_0_0_0_0)
Module: wb_dma_ch_rf_8_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_8_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_8_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "9,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_9_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_9_0_0_0_0)
Module: wb_dma_ch_rf_9_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_9_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_9_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "10,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_10_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_10_0_0_0_0)
Module: wb_dma_ch_rf_10_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_10_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_10_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "11,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_11_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_11_0_0_0_0)
Module: wb_dma_ch_rf_11_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_11_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_11_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "12,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_12_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_12_0_0_0_0)
Module: wb_dma_ch_rf_12_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_12_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_12_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "13,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_13_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_13_0_0_0_0)
Module: wb_dma_ch_rf_13_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_13_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_13_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "14,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_14_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_14_0_0_0_0)
Module: wb_dma_ch_rf_14_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_14_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_14_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "15,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_15_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_15_0_0_0_0)
Module: wb_dma_ch_rf_15_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_15_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_15_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "16,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_16_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_16_0_0_0_0)
Module: wb_dma_ch_rf_16_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_16_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_16_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "17,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_17_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_17_0_0_0_0)
Module: wb_dma_ch_rf_17_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_17_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_17_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "18,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_18_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_18_0_0_0_0)
Module: wb_dma_ch_rf_18_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_18_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_18_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "19,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_19_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_19_0_0_0_0)
Module: wb_dma_ch_rf_19_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_19_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_19_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "20,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_20_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_20_0_0_0_0)
Module: wb_dma_ch_rf_20_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_20_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_20_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "21,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_21_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_21_0_0_0_0)
Module: wb_dma_ch_rf_21_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_21_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_21_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "22,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_22_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_22_0_0_0_0)
Module: wb_dma_ch_rf_22_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_22_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_22_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "23,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_23_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_23_0_0_0_0)
Module: wb_dma_ch_rf_23_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_23_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_23_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "24,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_24_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_24_0_0_0_0)
Module: wb_dma_ch_rf_24_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_24_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_24_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "25,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_25_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_25_0_0_0_0)
Module: wb_dma_ch_rf_25_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_25_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_25_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "26,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_26_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_26_0_0_0_0)
Module: wb_dma_ch_rf_26_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_26_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_26_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "27,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_27_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_27_0_0_0_0)
Module: wb_dma_ch_rf_27_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_27_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_27_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "28,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_28_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_28_0_0_0_0)
Module: wb_dma_ch_rf_28_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_28_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_28_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "29,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_29_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_29_0_0_0_0)
Module: wb_dma_ch_rf_29_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_29_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_29_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_rf' instantiated from design 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "30,1'h0,1'h0,1'h0,1'h0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_ch_rf_30_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_rf.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ch_stop_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 339  |
|     ch_dis_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 508  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_rf_30_0_0_0_0)
Module: wb_dma_ch_rf_30_0_0_0_0, Ports: 460, Input: 169, Output: 291, Inout: 0
Module: wb_dma_ch_rf_30_0_0_0_0, Registers: 2, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_rf_30_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_pri_enc' instantiated from design 'wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters PARAM_ID = 2. (HDL-193)
Warning:  ../rtl/wb_dma/wb_dma_ch_pri_enc.v:380: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../rtl/wb_dma/wb_dma_ch_pri_enc.v:381: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../rtl/wb_dma/wb_dma_ch_pri_enc.v:378: 'Case' statement is full and has only one nontrivial branch; it will be inlined. (ELAB-335)

Inferred memory devices in process in routine 'wb_dma_ch_pri_enc_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' in file
	 ../rtl/wb_dma/wb_dma_ch_pri_enc.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    pri_out0_reg     | Flip-flop |   3   |  Y  | N  | None  | None  | N  | 372  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_pri_enc_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)
Module: wb_dma_ch_pri_enc_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0, Ports: 128, Input: 125, Output: 3, Inout: 0
Module: wb_dma_ch_pri_enc_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0, Registers: 3, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_ch_pri_enc_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 report end. (ELAB-965)
Information: Building the design 'wb_dma_ch_arb'. (HDL-193)
Warning:  ../rtl/wb_dma/wb_dma_ch_arb.v:168: Case statement is not a full case. (ELAB-909)
Warning:  ../rtl/wb_dma/wb_dma_ch_arb.v:168: Case statement is not a full case. (ELAB-909)

Statistics for case statements in always block in file
	'../rtl/wb_dma/wb_dma_ch_arb.v'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    168     |    user/user     | always block at line 165 |
============================================================

Inferred memory devices in process in routine 'wb_dma_ch_arb' in file
	 ../rtl/wb_dma/wb_dma_ch_arb.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      state_reg      | Flip-flop |   5   |  Y  | N  | None  | Async | N  | 153  |
==================================================================================
Presto compilation completed successfully. (wb_dma_ch_arb)
Module: wb_dma_ch_arb, Ports: 39, Input: 34, Output: 5, Inout: 0
Module: wb_dma_ch_arb, Registers: 5, Async set/reset: 5, Sync set/reset: 0
Information: Module wb_dma_ch_arb report end. (ELAB-965)
Information: Building the design 'wb_dma_inc30r'. (HDL-193)

Inferred memory devices in process in routine 'wb_dma_inc30r' in file
	 ../rtl/wb_dma/wb_dma_inc30r.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      out_r_reg      | Flip-flop |  17   |  Y  | N  | None  | None  | N  |  89  |
==================================================================================
Presto compilation completed successfully. (wb_dma_inc30r)
Module: wb_dma_inc30r, Ports: 61, Input: 31, Output: 30, Inout: 0
Module: wb_dma_inc30r, Registers: 17, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_inc30r report end. (ELAB-965)
Information: Building the design 'wb_dma_wb_mast'. (HDL-193)

Inferred memory devices in process in routine 'wb_dma_wb_mast' in file
	 ../rtl/wb_dma/wb_dma_wb_mast.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    mast_dout_reg    | Flip-flop |  32   |  Y  | N  | None  | None  | N  | 152  |
|     mast_be_reg     | Flip-flop |   4   |  Y  | N  | None  | None  | N  | 155  |
|    mast_we_r_reg    | Flip-flop |   1   |  N  | N  | None  | None  | N  | 158  |
|    mast_cyc_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 161  |
|    mast_stb_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 164  |
==================================================================================
Presto compilation completed successfully. (wb_dma_wb_mast)
Module: wb_dma_wb_mast, Ports: 316, Input: 176, Output: 140, Inout: 0
Module: wb_dma_wb_mast, Registers: 39, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_wb_mast report end. (ELAB-965)
Information: Building the design 'wb_dma_wb_slv' instantiated from design 'wb_dma_wb_if_rf_addr0' with
	the parameters "0". (HDL-193)

Inferred memory devices in process in routine 'wb_dma_wb_slv_rf_addr0' in file
	 ../rtl/wb_dma/wb_dma_wb_slv.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     slv_adr_reg     | Flip-flop |  32   |  Y  | N  | None  | None  | N  | 165  |
|     slv_re_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 168  |
|     slv_we_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 171  |
|    slv_dout_reg     | Flip-flop |  32   |  Y  | N  | None  | None  | N  | 174  |
|     rf_ack_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  | 177  |
==================================================================================
Presto compilation completed successfully. (wb_dma_wb_slv_rf_addr0)
Module: wb_dma_wb_slv_rf_addr0, Ports: 313, Input: 140, Output: 173, Inout: 0
Module: wb_dma_wb_slv_rf_addr0, Registers: 67, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_wb_slv_rf_addr0 report end. (ELAB-965)
Information: Building the design 'wb_dma_pri_enc_sub' instantiated from design 'wb_dma_ch_pri_enc_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' with
	the parameters "4'h0,2'h0". (HDL-193)
Warning:  ../rtl/wb_dma/wb_dma_pri_enc_sub.v:104: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../rtl/wb_dma/wb_dma_pri_enc_sub.v:105: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../rtl/wb_dma/wb_dma_pri_enc_sub.v:102: 'Case' statement is full and has only one nontrivial branch; it will be inlined. (ELAB-335)
Presto compilation completed successfully. (wb_dma_pri_enc_sub_0_0)
Module: wb_dma_pri_enc_sub_0_0, Ports: 12, Input: 4, Output: 8, Inout: 0
Module: wb_dma_pri_enc_sub_0_0, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Information: Module wb_dma_pri_enc_sub_0_0 report end. (ELAB-965)
1
link

  Linking design 'wb_dma_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  saed32rvt_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db
  saed32rvt_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
  saed32rvt_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db

1
# Output files
write -hier -f ddc -output ./outputs/wb_dma/wb_dma_top.ddc
Writing ddc file './outputs/wb_dma/wb_dma_top.ddc'.
1
# Clock and constraints
ungroup -all -flatten
Information: Changed wire load model for 'wb_dma_wb_slv_rf_addr0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_wb_mast' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_wb_if_rf_addr0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_wb_slv_rf_addr0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_wb_mast' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_wb_if_rf_addr0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_inc30r' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_inc30r' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_de' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_arb' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_arb' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_arb' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_arb' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_arb' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_arb' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_arb' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_arb' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_pri_enc_sub_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_pri_enc_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_30_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_29_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_28_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_27_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_26_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_25_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_24_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_23_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_22_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_21_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_20_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_19_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_18_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_17_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_16_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_15_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_14_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_13_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_12_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_11_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_10_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_9_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_8_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_7_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_6_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_5_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_4_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_3_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_2_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_1_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_ch_rf_0_1_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wb_dma_rf_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Updating graph... (UID-83)
Warning: Design 'wb_dma_top' contains 20 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
#Reduces synthesis runtime by simplifying the design structure.
create_clock -name "clk" -period 10 [get_ports clk_i] 
1
set_input_delay -clock clk 2.5 [remove_from_collection [all_inputs] [get_ports clk_i]]
1
set_output_delay -clock clk 2.5 [all_outputs]
1
set_clock_uncertainty -setup 0.3 [get_clocks clk]
1
set_clock_uncertainty -hold 0.2 [get_clocks clk]
1
set_max_area 0.0 
1
set_critical_range 1.0 [current_design]
Current design is 'wb_dma_top'.
1
set_max_fanout 12 [current_design]
Current design is 'wb_dma_top'.
1
set compile_ultra_enable_multibit_selection true
true
#auto selection of multi bit flip flops
set compile_ultra_enable_low_vt_opt true
true
#low voltage threshold for speed
set physopt_enable_critical_range_physopt true
true
# Checks and compilation
check_design  > ./reports/wb_dma/wb_dma_top_check_design.rpt 
uniquify 
1
check_timing 
Module: DW01_dec_width9, Ports: 18, Input: 9, Output: 9, Inout: 0
Module: DW01_dec_width9, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_dec_width12, Ports: 24, Input: 12, Output: 12, Inout: 0
Module: DW01_dec_width12, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_inc_width17, Ports: 34, Input: 17, Output: 17, Inout: 0
Module: DW01_inc_width17, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_add_width14, Ports: 44, Input: 29, Output: 15, Inout: 0
Module: DW01_add_width14, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_add_width14, Ports: 44, Input: 29, Output: 15, Inout: 0
Module: DW01_add_width14, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Information: Changed wire load model for 'DW01_add_width14' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_14_1_14' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width17' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_16_1_17' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width14' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_14_1_14' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width17' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_16_1_17' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_dec_width9' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_9_1_9' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_dec_width12' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_12_1_12' from '(none)' to 'ForQA'. (OPT-170)
Information: Updating design information... (UID-85)
Warning: Design 'wb_dma_top' contains 20 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: There are 30 end-points which are not constrained for maximum delay.

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
compile_ultra -retime -no_autoungroup -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Loading db file '/mnt/class_data/ecec574-w2019/tools/synopsys/syn/W-2024.09-SP4-1/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 112%, Ram Free: 103 GB, Swap Free: 15 GB, Work Disk Free: 4315 GB, Tmp Disk Free: 136 GB
Alib files are up-to-date.
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | W-2024.09-DWBB_202409.4 |     *     |
| Licensed DW Building Blocks        | W-2024.09-DWBB_202409.4 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Command Line | compile_ultra -no_autoungroup -no_boundary_optimization -retime                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 31591                                  |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 881                                    |
| Macro Count                                             | 0                                      |
| Pad Count                                               | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 27855                                  |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with Target Library Subset (with clock_path)     | false  (false )                        |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 480 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'wb_dma_top'
Information: The register 'u4/u1/slv_adr_reg[31]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[31]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[30]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[30]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[29]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[29]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[28]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[28]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[27]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[27]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[26]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[26]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[25]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[25]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[24]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[24]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[23]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[23]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[22]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[22]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[21]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[21]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[20]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[20]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[19]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[19]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[18]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[18]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[17]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[17]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[16]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[16]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[15]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[15]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[14]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[14]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[13]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[13]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[12]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[12]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[11]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[11]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[10]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[10]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[9]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[9]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[8]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[8]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[7]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[7]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[6]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[6]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[5]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[5]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[4]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[4]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[3]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[3]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[2]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[2]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[1]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[1]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[0]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_adr_reg[0]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[31]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[31]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[30]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[30]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[29]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[29]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[28]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[28]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[27]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[27]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[26]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[26]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[25]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[25]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[24]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[24]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[23]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[23]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[22]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[22]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[21]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[21]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[20]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[20]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[19]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[19]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[18]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[18]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[17]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[17]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[16]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[16]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[15]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[15]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[14]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[14]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[13]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[13]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[12]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[12]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[11]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[11]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[10]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[10]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[9]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[9]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[8]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[8]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[7]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[7]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[6]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[6]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[5]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[5]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[4]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[4]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[3]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[3]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[2]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[2]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[1]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[1]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[0]' will be removed. (OPT-1207)
Information: The register 'u4/u1/slv_dout_reg[0]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[31]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[31]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[30]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[30]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[29]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[29]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[28]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[28]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[27]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[27]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[26]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[26]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[25]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[25]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[24]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[24]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[23]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[23]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[22]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[22]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[21]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[21]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[20]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[20]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[19]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[19]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[18]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[18]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[17]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[17]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[16]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[16]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[15]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[15]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[14]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[14]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[13]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[13]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[12]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[12]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[11]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[11]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[10]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[10]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[1]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[1]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[0]' will be removed. (OPT-1207)
Information: The register 'u3/u1/slv_adr_reg[0]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[30]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[30]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[29]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[29]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[28]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[28]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[27]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[27]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[26]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[26]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[25]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[25]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[24]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[24]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[23]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[23]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[22]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[22]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[21]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[21]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[20]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[20]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[19]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[19]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[18]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[18]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[17]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[17]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[16]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[16]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[15]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[15]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[14]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[14]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[13]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[13]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[12]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[12]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[11]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[11]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[10]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[10]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[9]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[9]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[8]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[8]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[7]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[7]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[6]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[6]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[5]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[5]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[4]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[4]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[3]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[3]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[2]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[2]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[1]' will be removed. (OPT-1207)
Information: The register 'u1/ndnr_reg[1]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[1]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[1]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[2]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[2]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[3]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[3]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[4]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[4]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[5]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[5]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[6]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[6]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[7]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[7]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[8]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[8]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[9]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[9]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[10]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[10]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[11]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[11]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[12]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[12]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[13]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[13]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[14]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[14]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[15]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[15]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[16]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[16]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[17]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[17]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[18]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[18]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[19]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[19]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[20]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[20]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[21]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[21]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[22]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[22]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[23]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[23]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[24]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[24]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[25]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[25]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[26]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[26]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[27]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[27]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[28]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[28]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[29]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[29]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[30]' will be removed. (OPT-1207)
Information: The register 'u1/ack_o_reg[30]' will be removed. (OPT-1207)
Information: The register 'u0/u30/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u30/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u29/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u29/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u28/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u28/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u27/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u27/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u26/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u26/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u25/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u25/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u24/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u24/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u23/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u23/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u22/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u22/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u21/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u21/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u20/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u20/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u19/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u19/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u18/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u18/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u17/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u17/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u16/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u16/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u15/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u15/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u14/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u14/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u13/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u13/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u12/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u12/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u11/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u11/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u10/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u10/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u9/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u9/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u8/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u8/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u7/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u7/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u6/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u6/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u5/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u5/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u4/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u4/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u3/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u3/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u2/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u2/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u1/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u1/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u0/ch_dis_reg' will be removed. (OPT-1207)
Information: The register 'u0/u0/ch_dis_reg' will be removed. (OPT-1207)

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
CPU Load: 124%, Ram Free: 103 GB, Swap Free: 15 GB, Work Disk Free: 4315 GB, Tmp Disk Free: 136 GB
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'wb_dma_top'
Information: The register 'u1/u3/state_reg[4]' will be removed. (OPT-1207)
Information: The register 'u1/u3/state_reg[3]' will be removed. (OPT-1207)
Information: The register 'u1/u3/state_reg[2]' will be removed. (OPT-1207)
Information: The register 'u1/u3/state_reg[1]' will be removed. (OPT-1207)
Information: The register 'u1/u3/state_reg[0]' will be removed. (OPT-1207)
Information: The register 'u1/u4/state_reg[4]' will be removed. (OPT-1207)
Information: The register 'u1/u4/state_reg[3]' will be removed. (OPT-1207)
Information: The register 'u1/u4/state_reg[2]' will be removed. (OPT-1207)
Information: The register 'u1/u4/state_reg[1]' will be removed. (OPT-1207)
Information: The register 'u1/u4/state_reg[0]' will be removed. (OPT-1207)
Information: The register 'u1/u5/state_reg[4]' will be removed. (OPT-1207)
Information: The register 'u1/u5/state_reg[3]' will be removed. (OPT-1207)
Information: The register 'u1/u5/state_reg[2]' will be removed. (OPT-1207)
Information: The register 'u1/u5/state_reg[1]' will be removed. (OPT-1207)
Information: The register 'u1/u5/state_reg[0]' will be removed. (OPT-1207)
Information: The register 'u1/u6/state_reg[4]' will be removed. (OPT-1207)
Information: The register 'u1/u6/state_reg[3]' will be removed. (OPT-1207)
Information: The register 'u1/u6/state_reg[2]' will be removed. (OPT-1207)
Information: The register 'u1/u6/state_reg[1]' will be removed. (OPT-1207)
Information: The register 'u1/u6/state_reg[0]' will be removed. (OPT-1207)
Information: The register 'u1/u7/state_reg[4]' will be removed. (OPT-1207)
Information: The register 'u1/u7/state_reg[3]' will be removed. (OPT-1207)
Information: The register 'u1/u7/state_reg[2]' will be removed. (OPT-1207)
Information: The register 'u1/u7/state_reg[1]' will be removed. (OPT-1207)
Information: The register 'u1/u7/state_reg[0]' will be removed. (OPT-1207)
Information: The register 'u1/u8/state_reg[4]' will be removed. (OPT-1207)
Information: The register 'u1/u8/state_reg[3]' will be removed. (OPT-1207)
Information: The register 'u1/u8/state_reg[2]' will be removed. (OPT-1207)
Information: The register 'u1/u8/state_reg[1]' will be removed. (OPT-1207)
Information: The register 'u1/u8/state_reg[0]' will be removed. (OPT-1207)
Information: The register 'u4/u0/mast_be_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u4/u0/mast_be_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u4/u0/mast_be_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u4/u0/mast_be_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u3/u0/mast_be_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u3/u0/mast_be_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u3/u0/mast_be_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u3/u0/mast_be_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u2/mast0_adr_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u2/mast0_adr_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u2/mast1_adr_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u2/mast1_adr_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/u0/pri_out0_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/u0/pri_out0_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/u0/pri_out0_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ndr_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u30/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u29/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u28/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u27/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u26/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u25/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u24/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u23/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u22/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u21/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u20/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u19/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u18/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u17/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u16/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u15/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u14/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u13/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u12/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u11/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u10/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u9/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u8/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u7/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u6/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u5/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u4/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u3/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u2/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u1/ch_stop_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/ch_rl_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/ptr_valid_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/ch_eol_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u0/u0/pointer_sr_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/u2/state_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/u2/state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/u2/state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/u2/state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/u2/state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/u1/state_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/u1/state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/u1/state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/u1/state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/u1/state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ch_sel_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ch_sel_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ch_sel_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ch_sel_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u1/ch_sel_r_reg[0]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'wb_dma_top'.
Information: Added key list 'DesignWare' to design 'wb_dma_top'. (DDB-72)
CPU Load: 136%, Ram Free: 103 GB, Swap Free: 15 GB, Work Disk Free: 4315 GB, Tmp Disk Free: 136 GB

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:44    9399.3      1.91     244.8      37.5                           220059312.0000
    0:00:44    9396.2     11.90    2053.6      37.8                           219902128.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:49    7064.2      9.16    1944.6    1237.5                           178508592.0000
    0:00:54    7399.1      0.00      -0.0    1237.5                           185758720.0000
    0:00:54    7399.1      0.00      -0.0    1237.5                           185758720.0000
    0:00:55    7396.6      0.00      -0.0    1237.5                           185654048.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:00:55    7396.6      0.00      -0.0    1237.5                           185654048.0000
    0:00:55    7396.6      0.00       0.0    1237.5                           185654048.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:57    7066.5      0.00       0.0       0.0                           178015568.0000
    0:00:57    7066.5      0.00       0.0       0.0                           178015568.0000
    0:00:57    7066.5      0.00       0.0       0.0                           178015568.0000
    0:00:57    7066.5      0.00       0.0       0.0                           178015568.0000
    0:00:57    7066.5      0.00       0.0       0.0                           178015568.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:57    7029.9      0.00       0.0       0.0                           177904304.0000
    0:00:58    7029.6      0.00       0.0       0.0                           177904304.0000
    0:00:58    7029.6      0.00       0.0       0.0                           177904304.0000
    0:00:58    7029.6      0.00       0.0       0.0                           177904304.0000
    0:00:58    7029.6      0.00       0.0       0.0                           177904304.0000
    0:00:58    7029.6      0.00       0.0       0.0                           177904304.0000
    0:00:58    7029.6      0.00       0.0       0.0                           177904304.0000
    0:00:58    7029.6      0.00       0.0       0.0                           177904304.0000
    0:00:58    7029.6      0.00       0.0       0.0                           177904304.0000
    0:00:58    7029.6      0.00       0.0       0.0                           177904304.0000
    0:00:58    7029.6      0.00       0.0       0.0                           177904304.0000
    0:00:58    7029.6      0.00       0.0       0.0                           177904304.0000
    0:00:58    7029.6      0.00       0.0       0.0                           177904304.0000
    0:00:58    7029.6      0.00       0.0       0.0                           177904304.0000
    0:00:58    7029.6      0.00       0.0       0.0                           177904304.0000
    0:00:58    7029.6      0.00       0.0       0.0                           177904304.0000
    0:00:58    7029.6      0.00       0.0       0.0                           177904304.0000
    0:00:58    7029.6      0.00       0.0       0.0                           177904304.0000
    0:00:58    7029.6      0.00       0.0       0.0                           177904304.0000
    0:00:58    7029.6      0.00       0.0       0.0                           177904304.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:58    7029.6      0.00       0.0       0.0                           177904304.0000
    0:00:58    7010.8      0.10       2.6       0.0                           177697136.0000
    0:00:58    6996.3      0.00       0.0       0.0                           177240432.0000
    0:00:58    6996.3      0.00       0.0       0.0                           177240432.0000
    0:00:59    6984.1      0.00       0.0       0.0                           176906656.0000
    0:00:59    6946.5      0.00       0.0       0.0                           175420768.0000
    0:00:59    6946.5      0.00       0.0       0.0                           175420768.0000
    0:00:59    6946.5      0.00       0.0       0.0                           175420768.0000
    0:00:59    6946.5      0.00       0.0       0.0                           175420768.0000
    0:00:59    6946.5      0.00       0.0       0.0                           175420768.0000
    0:00:59    6946.5      0.00       0.0       0.0                           175420768.0000
    0:00:59    6937.4      0.00       0.0       0.0                           175346592.0000
CPU Load: 134%, Ram Free: 103 GB, Swap Free: 15 GB, Work Disk Free: 4315 GB, Tmp Disk Free: 136 GB


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 134%, Ram Free: 103 GB, Swap Free: 15 GB, Work Disk Free: 4315 GB, Tmp Disk Free: 136 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
compile_ultra -retime -no_autoungroup -incremental
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 134%, Ram Free: 103 GB, Swap Free: 15 GB, Work Disk Free: 4315 GB, Tmp Disk Free: 136 GB
Alib files are up-to-date.
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Command Line | compile_ultra -no_autoungroup -retime -incremental                                |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 2043                                   |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 519                                    |
| Macro Count                                             | 0                                      |
| Pad Count                                               | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with Target Library Subset (with clock_path)     | false  (false )                        |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02    6937.4      0.00       0.0       0.0                           175346592.0000
    0:00:02    6937.4      0.00       0.0       0.0                           175346592.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:03    6937.4      0.00       0.0       0.0                           175346592.0000
    0:00:03    6937.4      0.00       0.0       0.0                           175346592.0000
    0:00:03    6937.4      0.00       0.0       0.0                           175346592.0000
    0:00:03    6937.4      0.00       0.0       0.0                           175346592.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04    6833.7     24.36    3491.2       0.0                           171233856.0000
    0:00:04    6833.7     24.36    3491.2       0.0                           171233856.0000
    0:00:04    6854.8     24.36    4079.4       0.0                           171233856.0000
    0:00:04    6854.8     24.36    4079.4       0.0                           171233856.0000
    0:00:04    6856.6     24.25    4075.7       0.0                           171270944.0000
    0:00:04    6856.6     24.25    4075.7       0.0                           171270944.0000
    0:00:31    7680.2      0.29      29.2      98.3                           186749296.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:31    7680.2      0.29      29.2      98.3                           186749296.0000
    0:00:34    7698.8      0.00       0.0      98.3                           187402336.0000
    0:00:34    7698.8      0.00       0.0      98.3                           187402336.0000
    0:00:34    7698.8      0.00       0.0      98.3                           187402336.0000
    0:00:34    7698.8      0.00       0.0      98.3                           187402336.0000
    0:00:35    7701.3      0.00       0.0      98.3                           187234704.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:35    7701.3      0.00       0.0      98.3                           187234704.0000
    0:00:35    7696.5      0.00       0.0       0.0                           187197616.0000
    0:00:35    7410.1      0.00       0.0       0.0                           186780048.0000
    0:00:35    7410.1      0.00       0.0       0.0                           186780048.0000
    0:00:35    7410.1      0.00       0.0       0.0                           186780048.0000
    0:00:36    7410.1      0.00       0.0       0.0                           186780048.0000
    0:00:36    7410.1      0.00       0.0       0.0                           186780048.0000
    0:00:36    7410.1      0.00       0.0       0.0                           186780048.0000
    0:00:36    7410.1      0.00       0.0       0.0                           186780048.0000
    0:00:36    7410.1      0.00       0.0       0.0                           186780048.0000
    0:00:36    7410.1      0.00       0.0       0.0                           186780048.0000


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:36    7410.1      0.00       0.0       0.0                           186780048.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:36    7410.1      0.00       0.0       0.0                           186780048.0000
    0:00:37    7086.0      0.00       0.0       0.0                           177973600.0000
    0:00:37    7078.7      0.00       0.0       0.0                           177936464.0000
    0:00:37    7078.7      0.00       0.0       0.0                           177936464.0000
    0:00:37    7078.7      0.00       0.0       0.0                           177936464.0000
    0:00:37    7078.7      0.00       0.0       0.0                           177936464.0000
    0:00:37    7078.7      0.00       0.0       0.0                           177936464.0000
    0:00:37    7078.7      0.00       0.0       0.0                           177936464.0000
    0:00:37    7078.7      0.00       0.0       0.0                           177936464.0000
    0:00:37    7078.7      0.00       0.0       0.0                           177936464.0000
    0:00:37    7078.7      0.00       0.0       0.0                           177936464.0000
    0:00:37    7078.7      0.00       0.0       0.0                           177936464.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:37    8711.7      0.00       0.0       0.0                           177936464.0000
    0:00:38    8711.7      0.00       0.0       0.0                           177936464.0000
    0:00:39    8671.1      0.00       0.0       0.0                           177713776.0000
    0:00:39    8671.1      0.00       0.0       0.0                           177713776.0000
    0:00:39    8671.1      0.00       0.0       0.0                           177713776.0000
    0:00:39    8671.1      0.00       0.0       0.0                           177713776.0000
    0:00:39    8669.5      0.00       0.0       0.0                           177718576.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 85%, Ram Free: 102 GB, Swap Free: 15 GB, Work Disk Free: 4315 GB, Tmp Disk Free: 136 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
#refines first compilation, hopefully keeping old optimizations while fixing timing violations
physopt -preserve_footprint -critical_range 0.5
Error: unknown command 'physopt' (CMD-005)
# Reports
report_constraints -all > ./reports/wb_dma/wb_dma_top_constraints.rpt
report_area > ./reports/wb_dma/wb_dma_top_area.rpt
report_power > ./reports/wb_dma/wb_dma_top_power.rpt
report_qor  > ./reports/wb_dma/wb_dma_top_qor.rpt
report_cell > ./reports/wb_dma/wb_dma_top_cells.rpt
report_resources > ./reports/wb_dma/wb_dma_top_resources.rpt
report_timing -max_paths 10 > ./reports/wb_dma/wb_dma_top_timing.rpt
# Output files
write_sdc ./outputs/wb_dma/wb_dma_top.sdc
1
write -hier -f ddc -output ./outputs/wb_dma/wb_dma_top.ddc
Writing ddc file './outputs/wb_dma/wb_dma_top.ddc'.
1
write -hierarchy -format verilog -output ./outputs/wb_dma/wb_dma_top.v
Writing verilog file '/home/vi44@drexel.edu/iwls/scripts/outputs/wb_dma/wb_dma_top.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Memory usage for this session 520 Mbytes.
Memory usage for this session including child processes 520 Mbytes.
CPU usage for this session 134 seconds ( 0.04 hours ).
Elapsed time for this session 170 seconds ( 0.05 hours ).

Thank you...
