m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design
Ealu
Z1 w1513958765
Z2 DPx8 lib_core 17 riscv_core_config 0 22 UgQPEIPYkJc_G<z7ZJkWN2
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z8 8/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd
Z9 F/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd
l0
L9
VYajDfY:m8Gj2;8<^Kb?iK2
!s100 TYS<N^L1dUOi8Y>J4a0ld0
Z10 OV;C;10.5c;63
33
Z11 !s110 1515772648
!i10b 1
Z12 !s108 1515772648.000000
Z13 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd|
Z14 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd|
!i113 1
Z15 o-quiet -2008 -work LIB_CORE
Z16 tExplicit 1 CvgOpt 0
Aalu_arch
R2
R3
R4
R5
R6
R7
DEx4 work 3 alu 0 22 YajDfY:m8Gj2;8<^Kb?iK2
l21
L17
Vbez]S@0fbleJfKej4`BeA1
!s100 jE5NDUXZkje27]Lc:3h383
R10
33
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Ecache_controller
Z17 w1515767663
R2
R3
R4
R5
R6
R7
R0
Z18 8/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/cache_controller.vhd
Z19 F/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/cache_controller.vhd
l0
L9
VV2R`YQM9V5LVlG=Yj[?Of1
!s100 ?A0M7^R7@@egzQEcoO6C00
R10
33
R11
!i10b 1
R12
Z20 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/cache_controller.vhd|
Z21 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/cache_controller.vhd|
!i113 1
R15
R16
Acache_controller_arch
R2
R3
R4
R5
R6
R7
DEx4 work 16 cache_controller 0 22 V2R`YQM9V5LVlG=Yj[?Of1
l24
L23
VbIN`Nf:o`jHFocoV`FA<`0
!s100 KOVlB]z><2KFg9Qo]?MXe2
R10
33
R11
!i10b 1
R12
R20
R21
!i113 1
R15
R16
Ecounter_calculation
Z22 w1515764152
R2
R3
R4
R5
R6
R7
R0
Z23 8/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/counter_calculation.vhd
Z24 F/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/counter_calculation.vhd
l0
L9
VNZTPiD9_^c5G4542Rd:NK2
!s100 A5K6g<43KG7IH^Rj0C1Kb0
R10
33
R11
!i10b 1
R12
Z25 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/counter_calculation.vhd|
Z26 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/counter_calculation.vhd|
!i113 1
R15
R16
Acounter_calculation_arch
R2
R3
R4
R5
R6
R7
DEx4 work 19 counter_calculation 0 22 NZTPiD9_^c5G4542Rd:NK2
l24
L19
VO`QBZKCi0k_R:0h3dI^el0
!s100 [fSaKcUjDNk3kGhDR1RYZ0
R10
33
R11
!i10b 1
R12
R25
R26
!i113 1
R15
R16
Edecode
Z27 w1515763949
R2
R3
R4
R5
R6
R7
R0
Z28 8/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/decode.vhd
Z29 F/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/decode.vhd
l0
L9
VH5O[QK7mdF>;D8QPSm9M_3
!s100 YnR`A[5d<162CG[:mo^nB2
R10
33
R11
!i10b 1
R12
Z30 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/decode.vhd|
Z31 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/decode.vhd|
!i113 1
R15
R16
Adecode_arch
R2
R3
R4
R5
R6
R7
DEx4 work 6 decode 0 22 H5O[QK7mdF>;D8QPSm9M_3
l48
L34
V`9i>D``HP^7cHEY8?ZTPh2
!s100 0WIb5j53nSc]iJ?Pe_[2=2
R10
33
R11
!i10b 1
R12
R30
R31
!i113 1
R15
R16
Eexecute
Z32 w1515764033
R2
R3
R4
R5
R6
R7
R0
Z33 8/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/execute.vhd
Z34 F/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/execute.vhd
l0
L9
VF1iBDB2BPF:fU5T8PL>S]1
!s100 68hRgVJl5_R:]D`h_nZMP3
R10
33
R11
!i10b 1
R12
Z35 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/execute.vhd|
Z36 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/execute.vhd|
!i113 1
R15
R16
Aexecute_arch
R2
R3
R4
R5
R6
R7
DEx4 work 7 execute 0 22 F1iBDB2BPF:fU5T8PL>S]1
l54
L29
V3AUV4bT5a@ggN4[Z<23JH0
!s100 ^I`8Z1R^izkWc0O]NL80l0
R10
33
R11
!i10b 1
R12
R35
R36
!i113 1
R15
R16
Efetch
Z37 w1515768337
R2
R3
R4
R5
R6
R7
R0
Z38 8/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/fetch.vhd
Z39 F/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/fetch.vhd
l0
L9
V^RZoN`@n9WeTjF>AUaZZ00
!s100 <280V9428e79db?DS@WgL0
R10
33
R11
!i10b 1
R12
Z40 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/fetch.vhd|
Z41 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/fetch.vhd|
!i113 1
R15
R16
Afetch_arch
R2
R3
R4
R5
R6
R7
DEx4 work 5 fetch 0 22 ^RZoN`@n9WeTjF>AUaZZ00
l27
L25
VgRZ0D]amBKn@2df0z1HSk3
!s100 `GgVIC?EV^_e7^AO15W0Z1
R10
33
R11
!i10b 1
R12
R40
R41
!i113 1
R15
R16
Ememory_access
Z42 w1515763623
R2
R3
R4
R5
R6
R7
R0
Z43 8/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/memory_access.vhd
Z44 F/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/memory_access.vhd
l0
L9
VQ;4`ik030HLm=Q:9B3C?=3
!s100 DFFW_cHHLjQl7>nzk:J`e0
R10
33
R11
!i10b 1
R12
Z45 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/memory_access.vhd|
Z46 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/memory_access.vhd|
!i113 1
R15
R16
Amemory_access_arch
R2
R3
R4
R5
R6
R7
DEx4 work 13 memory_access 0 22 Q;4`ik030HLm=Q:9B3C?=3
l34
L28
VEOGFgRl<F4>=d>OOa5MKb3
!s100 ]WC:Wn8`L>8MA`N5lR]Uo3
R10
33
R11
!i10b 1
R12
R45
R46
!i113 1
R15
R16
Epipeline
Z47 w1515770220
R2
R3
R4
R5
R6
R7
R0
Z48 8/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/pipeline.vhd
Z49 F/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/pipeline.vhd
l0
L9
VA8b_=ckI;R=dXO^CCWJ000
!s100 ]RXSlP0A7Rf^6AJhN;Xa`3
R10
33
R11
!i10b 1
R12
Z50 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/pipeline.vhd|
Z51 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/pipeline.vhd|
!i113 1
R15
R16
Apipeline_arch
R2
R3
R4
R5
R6
R7
DEx4 work 8 pipeline 0 22 A8b_=ckI;R=dXO^CCWJ000
l219
L25
VX_MHoC23945<?Ymm]=`7^2
!s100 8DE:YXZbR0cgnn`^ccC1d1
R10
33
R11
!i10b 1
R12
R50
R51
!i113 1
R15
R16
Eregisterfile
Z52 w1515764290
R2
R3
R4
R5
R6
R7
R0
Z53 8/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/registerfile.vhd
Z54 F/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/registerfile.vhd
l0
L9
VaGU`TfeLA1jcmKK2Re]IF2
!s100 lDO0<<z]dY8z_40[bQ4X>0
R10
33
R11
!i10b 1
Z55 !s108 1515772647.000000
Z56 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/registerfile.vhd|
Z57 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/registerfile.vhd|
!i113 1
R15
R16
Aregisterfile_arch
R2
R3
R4
R5
R6
R7
DEx4 work 12 registerfile 0 22 aGU`TfeLA1jcmKK2Re]IF2
l25
L21
Vzmh[P:6obZZQkI[6XlJzP1
!s100 F>bFN;gA?Rjf:K5PzmOPX0
R10
33
R11
!i10b 1
R55
R56
R57
!i113 1
R15
R16
Priscv_core_config
R3
R4
R5
R6
R7
R1
R0
8/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/RISCV_CORE_CONFIG.vhd
F/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
VUgQPEIPYkJc_G<z7ZJkWN2
!s100 WYS78XbjoF89=JAl>ilYK3
R10
33
Z58 !s110 1515772647
!i10b 1
R55
!s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/RISCV_CORE_CONFIG.vhd|
!i113 1
R15
R16
Ewriteback
R1
R2
R3
R4
R5
R6
R7
R0
Z59 8/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd
Z60 F/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd
l0
L9
VZDhkBhfg>6?T`H^D^9=dL2
!s100 iPjdZ5S<jhA:8Af2hng;32
R10
33
R58
!i10b 1
R55
Z61 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd|
Z62 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd|
!i113 1
R15
R16
Awriteback_arch
R2
R3
R4
R5
R6
R7
DEx4 work 9 writeback 0 22 ZDhkBhfg>6?T`H^D^9=dL2
l21
L20
V@fYGi?ZT0odK9o]5G_i`P0
!s100 fY5J>DhQ`ZZhE=kOC74`Y2
R10
33
R58
!i10b 1
R55
R61
R62
!i113 1
R15
R16
