
Efinix FPGA Placement and Routing.
Version: 2021.1.165 
Compiled: Jun 25 2021.

Copyright (C) 2013 - 2021 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T8F81" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "/home/vlad/Documents/level_project/level.vdb".
***** Beginning VDB Netlist Checker ... *****
VDB Netlist Checker took 0.00186072 seconds.
	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 166.248 MB, end = 166.248 MB, delta = 0 MB
VDB Netlist Checker resident set memory usage: begin = 37.324 MB, end = 37.324 MB, delta = 0 MB
	VDB Netlist Checker peak resident set memory usage = 720.404 MB
***** Ending VDB Netlist Checker ... *****
Reading core interface constraints from '/home/vlad/Documents/level_project/outflow/level.interface.csv'.
Successfully processed interface constraints file "/home/vlad/Documents/level_project/outflow/level.interface.csv".
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
Pass 0: Swept away 0 blocks with no fanout.
Swept away 0 nets and 0 blocks in total.
Removed 0 LUT buffers.
Successfully created VPR logical netlist from Verific binary DataBase file "/home/vlad/Documents/level_project/level.vdb".
Netlist pre-processing took 0.0124751 seconds.
	Netlist pre-processing took 0.02 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 166.248 MB, end = 166.248 MB, delta = 0 MB
Netlist pre-processing resident set memory usage: begin = 36.4 MB, end = 37.324 MB, delta = 0.924 MB
	Netlist pre-processing peak resident set memory usage = 720.404 MB
***** Ending stage netlist pre-processing *****
***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****
***** Beginning stage packing ... *****
Generate proto netlist for file "/home/vlad/Documents/level_project/work_pnr/level.net_proto" took 0.000512 seconds
Creating IO constraints file '/home/vlad/Documents/level_project/work_pnr/level.io_place'
Packing took 0.00276011 seconds.
	Packing took 0 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 167.796 MB, end = 168.456 MB, delta = 0.66 MB
Packing resident set memory usage: begin = 39.112 MB, end = 40.076 MB, delta = 0.964 MB
	Packing peak resident set memory usage = 720.404 MB
***** Ending stage packing *****
***** Beginning stage packed netlist loading ... *****
Read proto netlist file /home/vlad/Documents/level_project/work_pnr/level.net_proto
Read proto netlist for file "/home/vlad/Documents/level_project/work_pnr/level.net_proto" took 0.000207 seconds
Setup net and block data structure took 0.010057 seconds
Packed netlist loading took 0.0346576 seconds.
	Packed netlist loading took 0.05 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 168.456 MB, end = 731.084 MB, delta = 562.628 MB
Packed netlist loading resident set memory usage: begin = 40.076 MB, end = 47.392 MB, delta = 7.316 MB
	Packed netlist loading peak resident set memory usage = 720.404 MB
***** Ending stage packed netlist loading *****
***** Beginning stage pre-placement ... *****

***** Ending stage pre-placement *****

SDC file '/home/vlad/Documents/level_project/constraint.sdc' parsed successfully.
1 clocks (including virtual clocks), 0 inputs and 4 outputs were constrained.

***** Beginning stage initial placement ... *****
Reading core interface constraints from '/home/vlad/Documents/level_project/outflow/level.interface.csv'.
Successfully processed interface constraints file "/home/vlad/Documents/level_project/outflow/level.interface.csv".
Writing IO placement constraints to '/home/vlad/Documents/level_project/outflow/level.interface.io'.

Reading placement constraints from '/home/vlad/Documents/level_project/outflow/level.interface.io'.

Reading placement constraints from '/home/vlad/Documents/level_project/work_pnr/level.io_place'.
***** Ending stage initial placement *****
***** Beginning stage placement ... *****
NumRegions 1
Starting Global Placer ...

 ----------     -------  --------------     -------
  Iteration       WHPWL Worst Slack (ps) Convergence
 ----------     -------  --------------     -------
          1        7273           14703         1.2%
          2        6390           14703         1.9%
          3        5790           13281         2.3%
          4        5176           13036         4.5%
          5        5489           13036         7.6%
          6        5809           11561        12.4%
          7        5332            9231        21.5%
          8        7271            7240        27.1%
          9        6476            4142        33.8%
         10        6124            5555        39.1%
         11        6925            4602        41.7%
         12        6311            5541        42.5%
         13        6398            4887        44.5%
         14        7111            4988        45.1%
         15        5853            4186        46.0%
         16        5335            4261        49.2%
         17       17202            2290        49.2%
         18       10568            4230        49.2%
         19        8605            3884        49.2%
         20        9238            5385        50.3%
         21        9046            4819        52.9%
         22        7854            3615        55.1%
         23        8237            2346        56.5%
         24        8062            3419        57.6%
         25        7803            5766        59.3%
         26        7429            5792        60.1%
         27        7480            5805        60.7%
         28        7600            6269        64.0%
         29        7694            4593        64.4%
         30        7608            3975        65.3%
         31        7374            4609        66.8%
         32        7782            5435        68.9%
         33        8042            5224        69.4%
         34        7828            5594        69.9%
         35        7688            5666        70.4%
         36        7666            5666        72.3%
         37        7582            5074        73.5%
         38        7588            4741        73.6%
         39        7279            4741        75.7%
         40        7489            3824        75.8%
         41        7177            3787        76.1%
         42        7154            5262        76.5%
         43        7278            5169        76.7%
         44        7212            4476        77.0%
         45        7016            4346        77.4%
         46        6794            2522        78.5%
         47        6828            3822        78.6%
         48        6969            5116        79.9%
         49        6863            5096        80.0%
         50        6909            4064        82.8%
         51        6808            4531        82.8%
         52        6956            3485        82.8%
         53        7151            3254        82.8%
         54        7122            4232        83.7%
         55        6976            4026        83.8%
         56        6875            4100        85.7%
         57        6963            2245        86.5%
         58        6798            1982        86.5%
Starting Annealer

 ----------     -------  --------------     -------
  Iteration       WHPWL  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0        6794           17768        30.0
          1        2656           23147        30.0
          2        3435           21717        30.0
          3        3154           21709        30.0
          4        2839           20570        30.0
          5        2796           19243        30.0
          6        2874           18353        30.0
          7        2971           18624        30.0
          8        3023           20199        30.0
          9        2854           19185        30.0
         10        2715           19243        29.8
         11        2687           18718        30.0
         12        2679           17644        29.3
         13        2559           17512        29.4
         14        2545           18024        28.4
         15        2502           16789        28.0
         16        2560           16537        27.0
         17        2484           16034        26.5
         18        2501           16816        25.2
         19        2487           16416        24.5
         20        2475           16347        23.5
         21        2369           16699        22.7
         22        2310           15661        21.5
         23        2378           16828        20.7
         24        2405           16638        19.5
         25        2386           15134        18.6
         26        2379           15318        17.6
         27        2497           16107        16.8
         28        2553           17078        15.9
         29        2488           16598        15.2
         30        2442           15690        14.3
         31        2361           15342        13.7
         32        2301           16105        13.0
         33        2266           17726        12.2
         34        2239           16140        11.6
         35        2184           15285        11.0
         36        2177           15575        10.4
         37        2170           15016         9.9
         38        2164           15770         9.5
         39        2122           15023         9.2
         40        2140           15877         8.8
         41        2120           15632         8.4
         42        2081           14224         8.0
         43        2052           14520         7.7
         44        2022           16383         7.3
         45        2016           14221         7.0
         46        2015           15061         6.6
         47        2017           14192         6.1
Placement successful: 429 cells are placed
Peak congestion smeared over 1/4 of the chip is 0.073319 at 54,59
Congestion-weighted HPWL per net: 3.9671

Reading placement constraints from '/home/vlad/Documents/level_project/outflow/level.qplace'.
Finished Realigning Types (143 blocks needed type change)

Completed placement consistency check successfully.

Placement estimated critical path delay: 14.052 ns
Successfully created FPGA place file '/home/vlad/Documents/level_project/outflow/level.place'
Placement took 1.8736 seconds.
	Placement took 2.71 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 731.084 MB, end = 1338.7 MB, delta = 607.616 MB
Placement resident set memory usage: begin = 47.392 MB, end = 118.94 MB, delta = 71.548 MB
	Placement peak resident set memory usage = 720.404 MB
***** Ending stage placement *****
