
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//od_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015a0 <.init>:
  4015a0:	stp	x29, x30, [sp, #-16]!
  4015a4:	mov	x29, sp
  4015a8:	bl	401a00 <ferror@plt+0x60>
  4015ac:	ldp	x29, x30, [sp], #16
  4015b0:	ret

Disassembly of section .plt:

00000000004015c0 <mbrtowc@plt-0x20>:
  4015c0:	stp	x16, x30, [sp, #-16]!
  4015c4:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4015c8:	ldr	x17, [x16, #4088]
  4015cc:	add	x16, x16, #0xff8
  4015d0:	br	x17
  4015d4:	nop
  4015d8:	nop
  4015dc:	nop

00000000004015e0 <mbrtowc@plt>:
  4015e0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4015e4:	ldr	x17, [x16]
  4015e8:	add	x16, x16, #0x0
  4015ec:	br	x17

00000000004015f0 <memcpy@plt>:
  4015f0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4015f4:	ldr	x17, [x16, #8]
  4015f8:	add	x16, x16, #0x8
  4015fc:	br	x17

0000000000401600 <_exit@plt>:
  401600:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401604:	ldr	x17, [x16, #16]
  401608:	add	x16, x16, #0x10
  40160c:	br	x17

0000000000401610 <fwrite_unlocked@plt>:
  401610:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401614:	ldr	x17, [x16, #24]
  401618:	add	x16, x16, #0x18
  40161c:	br	x17

0000000000401620 <strlen@plt>:
  401620:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401624:	ldr	x17, [x16, #32]
  401628:	add	x16, x16, #0x20
  40162c:	br	x17

0000000000401630 <__sprintf_chk@plt>:
  401630:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401634:	ldr	x17, [x16, #40]
  401638:	add	x16, x16, #0x28
  40163c:	br	x17

0000000000401640 <exit@plt>:
  401640:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401644:	ldr	x17, [x16, #48]
  401648:	add	x16, x16, #0x30
  40164c:	br	x17

0000000000401650 <error@plt>:
  401650:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401654:	ldr	x17, [x16, #56]
  401658:	add	x16, x16, #0x38
  40165c:	br	x17

0000000000401660 <strtod@plt>:
  401660:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401664:	ldr	x17, [x16, #64]
  401668:	add	x16, x16, #0x40
  40166c:	br	x17

0000000000401670 <__cxa_atexit@plt>:
  401670:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401674:	ldr	x17, [x16, #72]
  401678:	add	x16, x16, #0x48
  40167c:	br	x17

0000000000401680 <setvbuf@plt>:
  401680:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401684:	ldr	x17, [x16, #80]
  401688:	add	x16, x16, #0x50
  40168c:	br	x17

0000000000401690 <lseek@plt>:
  401690:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401694:	ldr	x17, [x16, #88]
  401698:	add	x16, x16, #0x58
  40169c:	br	x17

00000000004016a0 <__fpending@plt>:
  4016a0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4016a4:	ldr	x17, [x16, #96]
  4016a8:	add	x16, x16, #0x60
  4016ac:	br	x17

00000000004016b0 <localeconv@plt>:
  4016b0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4016b4:	ldr	x17, [x16, #104]
  4016b8:	add	x16, x16, #0x68
  4016bc:	br	x17

00000000004016c0 <fileno@plt>:
  4016c0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4016c4:	ldr	x17, [x16, #112]
  4016c8:	add	x16, x16, #0x70
  4016cc:	br	x17

00000000004016d0 <__snprintf_chk@plt>:
  4016d0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4016d4:	ldr	x17, [x16, #120]
  4016d8:	add	x16, x16, #0x78
  4016dc:	br	x17

00000000004016e0 <fclose@plt>:
  4016e0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4016e4:	ldr	x17, [x16, #128]
  4016e8:	add	x16, x16, #0x80
  4016ec:	br	x17

00000000004016f0 <nl_langinfo@plt>:
  4016f0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4016f4:	ldr	x17, [x16, #136]
  4016f8:	add	x16, x16, #0x88
  4016fc:	br	x17

0000000000401700 <fopen@plt>:
  401700:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401704:	ldr	x17, [x16, #144]
  401708:	add	x16, x16, #0x90
  40170c:	br	x17

0000000000401710 <malloc@plt>:
  401710:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401714:	ldr	x17, [x16, #152]
  401718:	add	x16, x16, #0x98
  40171c:	br	x17

0000000000401720 <strncmp@plt>:
  401720:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401724:	ldr	x17, [x16, #160]
  401728:	add	x16, x16, #0xa0
  40172c:	br	x17

0000000000401730 <bindtextdomain@plt>:
  401730:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401734:	ldr	x17, [x16, #168]
  401738:	add	x16, x16, #0xa8
  40173c:	br	x17

0000000000401740 <__libc_start_main@plt>:
  401740:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401744:	ldr	x17, [x16, #176]
  401748:	add	x16, x16, #0xb0
  40174c:	br	x17

0000000000401750 <fgetc@plt>:
  401750:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401754:	ldr	x17, [x16, #184]
  401758:	add	x16, x16, #0xb8
  40175c:	br	x17

0000000000401760 <__printf_chk@plt>:
  401760:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401764:	ldr	x17, [x16, #192]
  401768:	add	x16, x16, #0xc0
  40176c:	br	x17

0000000000401770 <memset@plt>:
  401770:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401774:	ldr	x17, [x16, #200]
  401778:	add	x16, x16, #0xc8
  40177c:	br	x17

0000000000401780 <__vfprintf_chk@plt>:
  401780:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401784:	ldr	x17, [x16, #208]
  401788:	add	x16, x16, #0xd0
  40178c:	br	x17

0000000000401790 <__strtoul_internal@plt>:
  401790:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401794:	ldr	x17, [x16, #216]
  401798:	add	x16, x16, #0xd8
  40179c:	br	x17

00000000004017a0 <calloc@plt>:
  4017a0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4017a4:	ldr	x17, [x16, #224]
  4017a8:	add	x16, x16, #0xe0
  4017ac:	br	x17

00000000004017b0 <realloc@plt>:
  4017b0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4017b4:	ldr	x17, [x16, #232]
  4017b8:	add	x16, x16, #0xe8
  4017bc:	br	x17

00000000004017c0 <strrchr@plt>:
  4017c0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4017c4:	ldr	x17, [x16, #240]
  4017c8:	add	x16, x16, #0xf0
  4017cc:	br	x17

00000000004017d0 <__gmon_start__@plt>:
  4017d0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4017d4:	ldr	x17, [x16, #248]
  4017d8:	add	x16, x16, #0xf8
  4017dc:	br	x17

00000000004017e0 <abort@plt>:
  4017e0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4017e4:	ldr	x17, [x16, #256]
  4017e8:	add	x16, x16, #0x100
  4017ec:	br	x17

00000000004017f0 <mbsinit@plt>:
  4017f0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4017f4:	ldr	x17, [x16, #264]
  4017f8:	add	x16, x16, #0x108
  4017fc:	br	x17

0000000000401800 <__overflow@plt>:
  401800:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401804:	ldr	x17, [x16, #272]
  401808:	add	x16, x16, #0x110
  40180c:	br	x17

0000000000401810 <puts@plt>:
  401810:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401814:	ldr	x17, [x16, #280]
  401818:	add	x16, x16, #0x118
  40181c:	br	x17

0000000000401820 <fread_unlocked@plt>:
  401820:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401824:	ldr	x17, [x16, #288]
  401828:	add	x16, x16, #0x120
  40182c:	br	x17

0000000000401830 <memcmp@plt>:
  401830:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401834:	ldr	x17, [x16, #296]
  401838:	add	x16, x16, #0x128
  40183c:	br	x17

0000000000401840 <textdomain@plt>:
  401840:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401844:	ldr	x17, [x16, #304]
  401848:	add	x16, x16, #0x130
  40184c:	br	x17

0000000000401850 <getopt_long@plt>:
  401850:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401854:	ldr	x17, [x16, #312]
  401858:	add	x16, x16, #0x138
  40185c:	br	x17

0000000000401860 <__fprintf_chk@plt>:
  401860:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401864:	ldr	x17, [x16, #320]
  401868:	add	x16, x16, #0x140
  40186c:	br	x17

0000000000401870 <strcmp@plt>:
  401870:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401874:	ldr	x17, [x16, #328]
  401878:	add	x16, x16, #0x148
  40187c:	br	x17

0000000000401880 <__ctype_b_loc@plt>:
  401880:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401884:	ldr	x17, [x16, #336]
  401888:	add	x16, x16, #0x150
  40188c:	br	x17

0000000000401890 <fseeko@plt>:
  401890:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401894:	ldr	x17, [x16, #344]
  401898:	add	x16, x16, #0x158
  40189c:	br	x17

00000000004018a0 <strtof@plt>:
  4018a0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4018a4:	ldr	x17, [x16, #352]
  4018a8:	add	x16, x16, #0x160
  4018ac:	br	x17

00000000004018b0 <strtold@plt>:
  4018b0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4018b4:	ldr	x17, [x16, #360]
  4018b8:	add	x16, x16, #0x168
  4018bc:	br	x17

00000000004018c0 <free@plt>:
  4018c0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4018c4:	ldr	x17, [x16, #368]
  4018c8:	add	x16, x16, #0x170
  4018cc:	br	x17

00000000004018d0 <__ctype_get_mb_cur_max@plt>:
  4018d0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4018d4:	ldr	x17, [x16, #376]
  4018d8:	add	x16, x16, #0x178
  4018dc:	br	x17

00000000004018e0 <strchr@plt>:
  4018e0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4018e4:	ldr	x17, [x16, #384]
  4018e8:	add	x16, x16, #0x180
  4018ec:	br	x17

00000000004018f0 <fwrite@plt>:
  4018f0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4018f4:	ldr	x17, [x16, #392]
  4018f8:	add	x16, x16, #0x188
  4018fc:	br	x17

0000000000401900 <fflush@plt>:
  401900:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401904:	ldr	x17, [x16, #400]
  401908:	add	x16, x16, #0x190
  40190c:	br	x17

0000000000401910 <__fxstat@plt>:
  401910:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401914:	ldr	x17, [x16, #408]
  401918:	add	x16, x16, #0x198
  40191c:	br	x17

0000000000401920 <dcgettext@plt>:
  401920:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401924:	ldr	x17, [x16, #416]
  401928:	add	x16, x16, #0x1a0
  40192c:	br	x17

0000000000401930 <fputs_unlocked@plt>:
  401930:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401934:	ldr	x17, [x16, #424]
  401938:	add	x16, x16, #0x1a8
  40193c:	br	x17

0000000000401940 <__freading@plt>:
  401940:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401944:	ldr	x17, [x16, #432]
  401948:	add	x16, x16, #0x1b0
  40194c:	br	x17

0000000000401950 <__fread_unlocked_chk@plt>:
  401950:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401954:	ldr	x17, [x16, #440]
  401958:	add	x16, x16, #0x1b8
  40195c:	br	x17

0000000000401960 <iswprint@plt>:
  401960:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401964:	ldr	x17, [x16, #448]
  401968:	add	x16, x16, #0x1c0
  40196c:	br	x17

0000000000401970 <__assert_fail@plt>:
  401970:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401974:	ldr	x17, [x16, #456]
  401978:	add	x16, x16, #0x1c8
  40197c:	br	x17

0000000000401980 <__errno_location@plt>:
  401980:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401984:	ldr	x17, [x16, #464]
  401988:	add	x16, x16, #0x1d0
  40198c:	br	x17

0000000000401990 <setlocale@plt>:
  401990:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  401994:	ldr	x17, [x16, #472]
  401998:	add	x16, x16, #0x1d8
  40199c:	br	x17

00000000004019a0 <ferror@plt>:
  4019a0:	adrp	x16, 41d000 <ferror@plt+0x1b660>
  4019a4:	ldr	x17, [x16, #480]
  4019a8:	add	x16, x16, #0x1e0
  4019ac:	br	x17

Disassembly of section .text:

00000000004019b0 <.text>:
  4019b0:	mov	x29, #0x0                   	// #0
  4019b4:	mov	x30, #0x0                   	// #0
  4019b8:	mov	x5, x0
  4019bc:	ldr	x1, [sp]
  4019c0:	add	x2, sp, #0x8
  4019c4:	mov	x6, sp
  4019c8:	movz	x0, #0x0, lsl #48
  4019cc:	movk	x0, #0x0, lsl #32
  4019d0:	movk	x0, #0x40, lsl #16
  4019d4:	movk	x0, #0x3d70
  4019d8:	movz	x3, #0x0, lsl #48
  4019dc:	movk	x3, #0x0, lsl #32
  4019e0:	movk	x3, #0x40, lsl #16
  4019e4:	movk	x3, #0x87a8
  4019e8:	movz	x4, #0x0, lsl #48
  4019ec:	movk	x4, #0x0, lsl #32
  4019f0:	movk	x4, #0x40, lsl #16
  4019f4:	movk	x4, #0x8828
  4019f8:	bl	401740 <__libc_start_main@plt>
  4019fc:	bl	4017e0 <abort@plt>
  401a00:	adrp	x0, 41c000 <ferror@plt+0x1a660>
  401a04:	ldr	x0, [x0, #4064]
  401a08:	cbz	x0, 401a10 <ferror@plt+0x70>
  401a0c:	b	4017d0 <__gmon_start__@plt>
  401a10:	ret
  401a14:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  401a18:	add	x0, x0, #0x270
  401a1c:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  401a20:	add	x1, x1, #0x270
  401a24:	cmp	x0, x1
  401a28:	b.eq	401a5c <ferror@plt+0xbc>  // b.none
  401a2c:	stp	x29, x30, [sp, #-32]!
  401a30:	mov	x29, sp
  401a34:	adrp	x0, 408000 <ferror@plt+0x6660>
  401a38:	ldr	x0, [x0, #2136]
  401a3c:	str	x0, [sp, #24]
  401a40:	mov	x1, x0
  401a44:	cbz	x1, 401a54 <ferror@plt+0xb4>
  401a48:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  401a4c:	add	x0, x0, #0x270
  401a50:	blr	x1
  401a54:	ldp	x29, x30, [sp], #32
  401a58:	ret
  401a5c:	ret
  401a60:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  401a64:	add	x0, x0, #0x270
  401a68:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  401a6c:	add	x1, x1, #0x270
  401a70:	sub	x0, x0, x1
  401a74:	lsr	x1, x0, #63
  401a78:	add	x0, x1, x0, asr #3
  401a7c:	cmp	xzr, x0, asr #1
  401a80:	b.eq	401ab8 <ferror@plt+0x118>  // b.none
  401a84:	stp	x29, x30, [sp, #-32]!
  401a88:	mov	x29, sp
  401a8c:	asr	x1, x0, #1
  401a90:	adrp	x0, 408000 <ferror@plt+0x6660>
  401a94:	ldr	x0, [x0, #2144]
  401a98:	str	x0, [sp, #24]
  401a9c:	mov	x2, x0
  401aa0:	cbz	x2, 401ab0 <ferror@plt+0x110>
  401aa4:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  401aa8:	add	x0, x0, #0x270
  401aac:	blr	x2
  401ab0:	ldp	x29, x30, [sp], #32
  401ab4:	ret
  401ab8:	ret
  401abc:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  401ac0:	ldrb	w0, [x0, #680]
  401ac4:	cbnz	w0, 401ae8 <ferror@plt+0x148>
  401ac8:	stp	x29, x30, [sp, #-16]!
  401acc:	mov	x29, sp
  401ad0:	bl	401a14 <ferror@plt+0x74>
  401ad4:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  401ad8:	mov	w1, #0x1                   	// #1
  401adc:	strb	w1, [x0, #680]
  401ae0:	ldp	x29, x30, [sp], #16
  401ae4:	ret
  401ae8:	ret
  401aec:	stp	x29, x30, [sp, #-16]!
  401af0:	mov	x29, sp
  401af4:	bl	401a60 <ferror@plt+0xc0>
  401af8:	ldp	x29, x30, [sp], #16
  401afc:	ret
  401b00:	ret
  401b04:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  401b08:	ldr	x0, [x0, #688]
  401b0c:	cbz	x0, 401b6c <ferror@plt+0x1cc>
  401b10:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  401b14:	ldr	x6, [x1, #696]
  401b18:	add	x0, x0, x0, lsl #2
  401b1c:	add	x7, x6, x0, lsl #3
  401b20:	mov	w0, #0x1                   	// #1
  401b24:	adrp	x8, 409000 <ferror@plt+0x7660>
  401b28:	add	x8, x8, #0xe70
  401b2c:	sxtw	x0, w0
  401b30:	ldr	w1, [x6, #4]
  401b34:	ldrsw	x5, [x8, x1, lsl #2]
  401b38:	mov	x1, x5
  401b3c:	mov	x2, x0
  401b40:	mov	x3, x1
  401b44:	udiv	x4, x2, x1
  401b48:	msub	x1, x4, x1, x2
  401b4c:	mov	x2, x3
  401b50:	cbnz	x1, 401b40 <ferror@plt+0x1a0>
  401b54:	udiv	x3, x5, x3
  401b58:	mul	w0, w3, w0
  401b5c:	add	x6, x6, #0x28
  401b60:	cmp	x6, x7
  401b64:	b.ne	401b2c <ferror@plt+0x18c>  // b.any
  401b68:	ret
  401b6c:	mov	w0, #0x1                   	// #1
  401b70:	b	401b68 <ferror@plt+0x1c8>
  401b74:	stp	x29, x30, [sp, #-48]!
  401b78:	mov	x29, sp
  401b7c:	mov	x2, x0
  401b80:	strb	wzr, [sp, #40]
  401b84:	strb	w1, [sp, #39]
  401b88:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  401b8c:	add	x1, x1, #0x2b0
  401b90:	ldrsw	x3, [x1, #16]
  401b94:	add	x0, sp, #0x27
  401b98:	sub	x0, x0, x3
  401b9c:	ldr	w3, [x1, #20]
  401ba0:	cmp	w3, #0xa
  401ba4:	b.eq	401c08 <ferror@plt+0x268>  // b.none
  401ba8:	cmp	w3, #0x10
  401bac:	b.eq	401c40 <ferror@plt+0x2a0>  // b.none
  401bb0:	add	x1, sp, #0x27
  401bb4:	cmp	w3, #0x8
  401bb8:	b.eq	401be8 <ferror@plt+0x248>  // b.none
  401bbc:	mov	w2, #0x30                  	// #48
  401bc0:	cmp	x0, x1
  401bc4:	b.cs	401c00 <ferror@plt+0x260>  // b.hs, b.nlast
  401bc8:	strb	w2, [x1, #-1]!
  401bcc:	cmp	x0, x1
  401bd0:	b.ne	401bc8 <ferror@plt+0x228>  // b.any
  401bd4:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  401bd8:	ldr	x1, [x1, #656]
  401bdc:	bl	401930 <fputs_unlocked@plt>
  401be0:	ldp	x29, x30, [sp], #48
  401be4:	ret
  401be8:	and	w3, w2, #0x7
  401bec:	add	w3, w3, #0x30
  401bf0:	strb	w3, [x1, #-1]!
  401bf4:	lsr	x2, x2, #3
  401bf8:	cbnz	x2, 401be8 <ferror@plt+0x248>
  401bfc:	b	401bbc <ferror@plt+0x21c>
  401c00:	mov	x0, x1
  401c04:	b	401bd4 <ferror@plt+0x234>
  401c08:	add	x1, sp, #0x27
  401c0c:	mov	x5, #0xcccccccccccccccc    	// #-3689348814741910324
  401c10:	movk	x5, #0xcccd
  401c14:	umulh	x3, x2, x5
  401c18:	lsr	x3, x3, #3
  401c1c:	add	x4, x3, x3, lsl #2
  401c20:	sub	x4, x2, x4, lsl #1
  401c24:	add	w4, w4, #0x30
  401c28:	strb	w4, [x1, #-1]!
  401c2c:	mov	x4, x2
  401c30:	mov	x2, x3
  401c34:	cmp	x4, #0x9
  401c38:	b.hi	401c14 <ferror@plt+0x274>  // b.pmore
  401c3c:	b	401bbc <ferror@plt+0x21c>
  401c40:	add	x1, sp, #0x27
  401c44:	adrp	x4, 408000 <ferror@plt+0x6660>
  401c48:	add	x4, x4, #0x8f8
  401c4c:	and	x3, x2, #0xf
  401c50:	ldrb	w3, [x4, x3]
  401c54:	strb	w3, [x1, #-1]!
  401c58:	lsr	x2, x2, #4
  401c5c:	cbnz	x2, 401c4c <ferror@plt+0x2ac>
  401c60:	b	401bbc <ferror@plt+0x21c>
  401c64:	stp	x29, x30, [sp, #-32]!
  401c68:	mov	x29, sp
  401c6c:	stp	x19, x20, [sp, #16]
  401c70:	mov	x19, x0
  401c74:	and	w20, w1, #0xff
  401c78:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  401c7c:	ldr	x0, [x0, #656]
  401c80:	ldr	x1, [x0, #40]
  401c84:	ldr	x2, [x0, #48]
  401c88:	cmp	x1, x2
  401c8c:	b.cs	401ce0 <ferror@plt+0x340>  // b.hs, b.nlast
  401c90:	add	x2, x1, #0x1
  401c94:	str	x2, [x0, #40]
  401c98:	mov	w0, #0x28                  	// #40
  401c9c:	strb	w0, [x1]
  401ca0:	mov	w1, #0x29                  	// #41
  401ca4:	mov	x0, x19
  401ca8:	bl	401b74 <ferror@plt+0x1d4>
  401cac:	cbz	w20, 401cd4 <ferror@plt+0x334>
  401cb0:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  401cb4:	ldr	x0, [x0, #656]
  401cb8:	ldr	x1, [x0, #40]
  401cbc:	ldr	x2, [x0, #48]
  401cc0:	cmp	x1, x2
  401cc4:	b.cs	401cec <ferror@plt+0x34c>  // b.hs, b.nlast
  401cc8:	add	x2, x1, #0x1
  401ccc:	str	x2, [x0, #40]
  401cd0:	strb	w20, [x1]
  401cd4:	ldp	x19, x20, [sp, #16]
  401cd8:	ldp	x29, x30, [sp], #32
  401cdc:	ret
  401ce0:	mov	w1, #0x28                  	// #40
  401ce4:	bl	401800 <__overflow@plt>
  401ce8:	b	401ca0 <ferror@plt+0x300>
  401cec:	mov	w1, w20
  401cf0:	bl	401800 <__overflow@plt>
  401cf4:	b	401cd4 <ferror@plt+0x334>
  401cf8:	stp	x29, x30, [sp, #-32]!
  401cfc:	mov	x29, sp
  401d00:	stp	x19, x20, [sp, #16]
  401d04:	mov	x19, x0
  401d08:	and	w20, w1, #0xff
  401d0c:	mov	w1, #0x20                  	// #32
  401d10:	bl	401b74 <ferror@plt+0x1d4>
  401d14:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  401d18:	ldr	x0, [x0, #712]
  401d1c:	mov	w1, w20
  401d20:	add	x0, x19, x0
  401d24:	bl	401c64 <ferror@plt+0x2c4>
  401d28:	ldp	x19, x20, [sp, #16]
  401d2c:	ldp	x29, x30, [sp], #32
  401d30:	ret
  401d34:	stp	x29, x30, [sp, #-32]!
  401d38:	mov	x29, sp
  401d3c:	stp	x19, x20, [sp, #16]
  401d40:	mov	x19, x0
  401d44:	ldrb	w0, [x0]
  401d48:	cbz	w0, 401dd4 <ferror@plt+0x434>
  401d4c:	mov	x20, x1
  401d50:	cmp	w0, #0x2b
  401d54:	b.eq	401d98 <ferror@plt+0x3f8>  // b.none
  401d58:	mov	w1, #0x2e                  	// #46
  401d5c:	mov	x0, x19
  401d60:	bl	4018e0 <strchr@plt>
  401d64:	cbz	x0, 401da0 <ferror@plt+0x400>
  401d68:	mov	w2, #0xa                   	// #10
  401d6c:	adrp	x4, 408000 <ferror@plt+0x6660>
  401d70:	add	x4, x4, #0x910
  401d74:	mov	x3, x20
  401d78:	mov	x1, #0x0                   	// #0
  401d7c:	mov	x0, x19
  401d80:	bl	407d80 <ferror@plt+0x63e0>
  401d84:	cmp	w0, #0x0
  401d88:	cset	w0, eq  // eq = none
  401d8c:	ldp	x19, x20, [sp, #16]
  401d90:	ldp	x29, x30, [sp], #32
  401d94:	ret
  401d98:	add	x19, x19, #0x1
  401d9c:	b	401d58 <ferror@plt+0x3b8>
  401da0:	ldrb	w0, [x19]
  401da4:	cmp	w0, #0x30
  401da8:	b.eq	401db4 <ferror@plt+0x414>  // b.none
  401dac:	mov	w2, #0x8                   	// #8
  401db0:	b	401d6c <ferror@plt+0x3cc>
  401db4:	ldrb	w0, [x19, #1]
  401db8:	and	w0, w0, #0xffffffdf
  401dbc:	and	w0, w0, #0xff
  401dc0:	cmp	w0, #0x58
  401dc4:	mov	w2, #0x8                   	// #8
  401dc8:	mov	w0, #0x10                  	// #16
  401dcc:	csel	w2, w2, w0, ne  // ne = any
  401dd0:	b	401d6c <ferror@plt+0x3cc>
  401dd4:	mov	w0, #0x0                   	// #0
  401dd8:	b	401d8c <ferror@plt+0x3ec>
  401ddc:	cmp	x0, x1
  401de0:	b.ls	401eb8 <ferror@plt+0x518>  // b.plast
  401de4:	stp	x29, x30, [sp, #-112]!
  401de8:	mov	x29, sp
  401dec:	stp	x19, x20, [sp, #16]
  401df0:	stp	x21, x22, [sp, #32]
  401df4:	stp	x23, x24, [sp, #48]
  401df8:	stp	x25, x26, [sp, #64]
  401dfc:	str	x27, [sp, #80]
  401e00:	mov	x23, x0
  401e04:	mov	x19, x2
  401e08:	mov	w24, w4
  401e0c:	mov	w21, w5
  401e10:	sxtw	x26, w5
  401e14:	sub	x20, x0, #0x1
  401e18:	mul	x20, x20, x26
  401e1c:	sub	x1, x0, x1
  401e20:	add	x22, x2, x1
  401e24:	adrp	x25, 408000 <ferror@plt+0x6660>
  401e28:	add	x25, x25, #0x918
  401e2c:	adrp	x27, 409000 <ferror@plt+0x7660>
  401e30:	add	x27, x27, #0xe70
  401e34:	add	x27, x27, #0x28
  401e38:	b	401e68 <ferror@plt+0x4c8>
  401e3c:	strb	w3, [sp, #104]
  401e40:	strb	wzr, [sp, #105]
  401e44:	add	x2, sp, #0x68
  401e48:	sub	w1, w1, w0
  401e4c:	add	w1, w1, w24
  401e50:	adrp	x0, 408000 <ferror@plt+0x6660>
  401e54:	add	x0, x0, #0x920
  401e58:	bl	407ab4 <ferror@plt+0x6114>
  401e5c:	sub	x20, x20, x26
  401e60:	cmp	x19, x22
  401e64:	b.eq	401e9c <ferror@plt+0x4fc>  // b.none
  401e68:	mov	w1, w21
  401e6c:	udiv	x0, x20, x23
  401e70:	mov	w21, w0
  401e74:	ldrb	w3, [x19], #1
  401e78:	and	w3, w3, #0x7f
  401e7c:	mov	x2, x25
  401e80:	cmp	w3, #0x7f
  401e84:	b.eq	401e48 <ferror@plt+0x4a8>  // b.none
  401e88:	cmp	w3, #0x20
  401e8c:	b.gt	401e3c <ferror@plt+0x49c>
  401e90:	ubfiz	x3, x3, #2, #7
  401e94:	add	x2, x27, x3
  401e98:	b	401e48 <ferror@plt+0x4a8>
  401e9c:	ldp	x19, x20, [sp, #16]
  401ea0:	ldp	x21, x22, [sp, #32]
  401ea4:	ldp	x23, x24, [sp, #48]
  401ea8:	ldp	x25, x26, [sp, #64]
  401eac:	ldr	x27, [sp, #80]
  401eb0:	ldp	x29, x30, [sp], #112
  401eb4:	ret
  401eb8:	ret
  401ebc:	stp	x29, x30, [sp, #-128]!
  401ec0:	mov	x29, sp
  401ec4:	str	w5, [sp, #108]
  401ec8:	cmp	x0, x1
  401ecc:	b.ls	401f8c <ferror@plt+0x5ec>  // b.plast
  401ed0:	stp	x19, x20, [sp, #16]
  401ed4:	stp	x21, x22, [sp, #32]
  401ed8:	stp	x23, x24, [sp, #48]
  401edc:	stp	x25, x26, [sp, #64]
  401ee0:	stp	x27, x28, [sp, #80]
  401ee4:	mov	x23, x0
  401ee8:	mov	x24, x1
  401eec:	mov	x19, x2
  401ef0:	mov	x25, x3
  401ef4:	mov	w26, w4
  401ef8:	sxtw	x28, w5
  401efc:	sub	x20, x0, #0x1
  401f00:	mul	x20, x20, x28
  401f04:	mov	x21, x0
  401f08:	adrp	x27, 41d000 <ferror@plt+0x1b660>
  401f0c:	add	x27, x27, #0x2b0
  401f10:	add	x22, sp, #0x78
  401f14:	b	401f34 <ferror@plt+0x594>
  401f18:	ldr	x2, [x19]
  401f1c:	add	x19, x19, #0x8
  401f20:	mov	x0, x25
  401f24:	bl	407ab4 <ferror@plt+0x6114>
  401f28:	sub	x20, x20, x28
  401f2c:	cmp	x21, x24
  401f30:	b.eq	401f78 <ferror@plt+0x5d8>  // b.none
  401f34:	sub	x21, x21, #0x1
  401f38:	ldr	w1, [sp, #108]
  401f3c:	udiv	x0, x20, x23
  401f40:	str	w0, [sp, #108]
  401f44:	sub	w1, w1, w0
  401f48:	add	w1, w1, w26
  401f4c:	ldrb	w0, [x27, #32]
  401f50:	cbz	w0, 401f18 <ferror@plt+0x578>
  401f54:	mov	x0, #0x7                   	// #7
  401f58:	sub	x2, x22, x0
  401f5c:	ldrb	w3, [x19, x0]
  401f60:	strb	w3, [x2, #7]
  401f64:	sub	x0, x0, #0x1
  401f68:	cmn	x0, #0x1
  401f6c:	b.ne	401f58 <ferror@plt+0x5b8>  // b.any
  401f70:	ldr	x2, [sp, #120]
  401f74:	b	401f1c <ferror@plt+0x57c>
  401f78:	ldp	x19, x20, [sp, #16]
  401f7c:	ldp	x21, x22, [sp, #32]
  401f80:	ldp	x23, x24, [sp, #48]
  401f84:	ldp	x25, x26, [sp, #64]
  401f88:	ldp	x27, x28, [sp, #80]
  401f8c:	ldp	x29, x30, [sp], #128
  401f90:	ret
  401f94:	stp	x29, x30, [sp, #-128]!
  401f98:	mov	x29, sp
  401f9c:	str	w5, [sp, #108]
  401fa0:	cmp	x0, x1
  401fa4:	b.ls	402064 <ferror@plt+0x6c4>  // b.plast
  401fa8:	stp	x19, x20, [sp, #16]
  401fac:	stp	x21, x22, [sp, #32]
  401fb0:	stp	x23, x24, [sp, #48]
  401fb4:	stp	x25, x26, [sp, #64]
  401fb8:	stp	x27, x28, [sp, #80]
  401fbc:	mov	x23, x0
  401fc0:	mov	x24, x1
  401fc4:	mov	x19, x2
  401fc8:	mov	x25, x3
  401fcc:	mov	w26, w4
  401fd0:	sxtw	x28, w5
  401fd4:	sub	x20, x0, #0x1
  401fd8:	mul	x20, x20, x28
  401fdc:	mov	x21, x0
  401fe0:	adrp	x27, 41d000 <ferror@plt+0x1b660>
  401fe4:	add	x27, x27, #0x2b0
  401fe8:	add	x22, sp, #0x78
  401fec:	b	40200c <ferror@plt+0x66c>
  401ff0:	ldr	x2, [x19]
  401ff4:	add	x19, x19, #0x8
  401ff8:	mov	x0, x25
  401ffc:	bl	407ab4 <ferror@plt+0x6114>
  402000:	sub	x20, x20, x28
  402004:	cmp	x21, x24
  402008:	b.eq	402050 <ferror@plt+0x6b0>  // b.none
  40200c:	sub	x21, x21, #0x1
  402010:	ldr	w1, [sp, #108]
  402014:	udiv	x0, x20, x23
  402018:	str	w0, [sp, #108]
  40201c:	sub	w1, w1, w0
  402020:	add	w1, w1, w26
  402024:	ldrb	w0, [x27, #32]
  402028:	cbz	w0, 401ff0 <ferror@plt+0x650>
  40202c:	mov	x0, #0x7                   	// #7
  402030:	sub	x2, x22, x0
  402034:	ldrb	w3, [x19, x0]
  402038:	strb	w3, [x2, #7]
  40203c:	sub	x0, x0, #0x1
  402040:	cmn	x0, #0x1
  402044:	b.ne	402030 <ferror@plt+0x690>  // b.any
  402048:	ldr	x2, [sp, #120]
  40204c:	b	401ff4 <ferror@plt+0x654>
  402050:	ldp	x19, x20, [sp, #16]
  402054:	ldp	x21, x22, [sp, #32]
  402058:	ldp	x23, x24, [sp, #48]
  40205c:	ldp	x25, x26, [sp, #64]
  402060:	ldp	x27, x28, [sp, #80]
  402064:	ldp	x29, x30, [sp], #128
  402068:	ret
  40206c:	stp	x29, x30, [sp, #-112]!
  402070:	mov	x29, sp
  402074:	str	w5, [sp, #108]
  402078:	cmp	x0, x1
  40207c:	b.ls	40213c <ferror@plt+0x79c>  // b.plast
  402080:	stp	x19, x20, [sp, #16]
  402084:	stp	x21, x22, [sp, #32]
  402088:	stp	x23, x24, [sp, #48]
  40208c:	stp	x25, x26, [sp, #64]
  402090:	stp	x27, x28, [sp, #80]
  402094:	mov	x22, x0
  402098:	mov	x23, x1
  40209c:	mov	x19, x2
  4020a0:	mov	x24, x3
  4020a4:	mov	w25, w4
  4020a8:	sxtw	x28, w5
  4020ac:	sub	x20, x0, #0x1
  4020b0:	mul	x20, x20, x28
  4020b4:	mov	x21, x0
  4020b8:	adrp	x27, 41d000 <ferror@plt+0x1b660>
  4020bc:	add	x27, x27, #0x2b0
  4020c0:	b	4020e0 <ferror@plt+0x740>
  4020c4:	ldr	w2, [x19]
  4020c8:	add	x19, x19, #0x4
  4020cc:	mov	x0, x24
  4020d0:	bl	407ab4 <ferror@plt+0x6114>
  4020d4:	sub	x20, x20, x28
  4020d8:	cmp	x21, x23
  4020dc:	b.eq	402128 <ferror@plt+0x788>  // b.none
  4020e0:	sub	x21, x21, #0x1
  4020e4:	ldr	w1, [sp, #108]
  4020e8:	udiv	x0, x20, x22
  4020ec:	str	w0, [sp, #108]
  4020f0:	sub	w1, w1, w0
  4020f4:	add	w1, w1, w25
  4020f8:	ldrb	w0, [x27, #32]
  4020fc:	cbz	w0, 4020c4 <ferror@plt+0x724>
  402100:	ldrb	w0, [x19, #3]
  402104:	bfxil	w26, w0, #0, #8
  402108:	ldrb	w0, [x19, #2]
  40210c:	bfi	w26, w0, #8, #8
  402110:	ldrb	w0, [x19, #1]
  402114:	bfi	w26, w0, #16, #8
  402118:	ldrb	w0, [x19]
  40211c:	bfi	w26, w0, #24, #8
  402120:	mov	w2, w26
  402124:	b	4020c8 <ferror@plt+0x728>
  402128:	ldp	x19, x20, [sp, #16]
  40212c:	ldp	x21, x22, [sp, #32]
  402130:	ldp	x23, x24, [sp, #48]
  402134:	ldp	x25, x26, [sp, #64]
  402138:	ldp	x27, x28, [sp, #80]
  40213c:	ldp	x29, x30, [sp], #112
  402140:	ret
  402144:	stp	x29, x30, [sp, #-112]!
  402148:	mov	x29, sp
  40214c:	str	w5, [sp, #108]
  402150:	cmp	x0, x1
  402154:	b.ls	402204 <ferror@plt+0x864>  // b.plast
  402158:	stp	x19, x20, [sp, #16]
  40215c:	stp	x21, x22, [sp, #32]
  402160:	stp	x23, x24, [sp, #48]
  402164:	stp	x25, x26, [sp, #64]
  402168:	stp	x27, x28, [sp, #80]
  40216c:	mov	x22, x0
  402170:	mov	x23, x1
  402174:	mov	x19, x2
  402178:	mov	x24, x3
  40217c:	mov	w25, w4
  402180:	sxtw	x27, w5
  402184:	sub	x20, x0, #0x1
  402188:	mul	x20, x20, x27
  40218c:	mov	x21, x0
  402190:	adrp	x26, 41d000 <ferror@plt+0x1b660>
  402194:	add	x26, x26, #0x2b0
  402198:	b	4021b8 <ferror@plt+0x818>
  40219c:	ldrh	w2, [x19]
  4021a0:	add	x19, x19, #0x2
  4021a4:	mov	x0, x24
  4021a8:	bl	407ab4 <ferror@plt+0x6114>
  4021ac:	sub	x20, x20, x27
  4021b0:	cmp	x21, x23
  4021b4:	b.eq	4021f0 <ferror@plt+0x850>  // b.none
  4021b8:	sub	x21, x21, #0x1
  4021bc:	ldr	w1, [sp, #108]
  4021c0:	udiv	x0, x20, x22
  4021c4:	str	w0, [sp, #108]
  4021c8:	sub	w1, w1, w0
  4021cc:	add	w1, w1, w25
  4021d0:	ldrb	w0, [x26, #32]
  4021d4:	cbz	w0, 40219c <ferror@plt+0x7fc>
  4021d8:	ldrb	w0, [x19, #1]
  4021dc:	bfxil	w28, w0, #0, #8
  4021e0:	ldrb	w0, [x19]
  4021e4:	bfi	w28, w0, #8, #8
  4021e8:	and	w2, w28, #0xffff
  4021ec:	b	4021a0 <ferror@plt+0x800>
  4021f0:	ldp	x19, x20, [sp, #16]
  4021f4:	ldp	x21, x22, [sp, #32]
  4021f8:	ldp	x23, x24, [sp, #48]
  4021fc:	ldp	x25, x26, [sp, #64]
  402200:	ldp	x27, x28, [sp, #80]
  402204:	ldp	x29, x30, [sp], #112
  402208:	ret
  40220c:	stp	x29, x30, [sp, #-112]!
  402210:	mov	x29, sp
  402214:	str	w5, [sp, #108]
  402218:	cmp	x0, x1
  40221c:	b.ls	4022cc <ferror@plt+0x92c>  // b.plast
  402220:	stp	x19, x20, [sp, #16]
  402224:	stp	x21, x22, [sp, #32]
  402228:	stp	x23, x24, [sp, #48]
  40222c:	stp	x25, x26, [sp, #64]
  402230:	stp	x27, x28, [sp, #80]
  402234:	mov	x22, x0
  402238:	mov	x23, x1
  40223c:	mov	x19, x2
  402240:	mov	x24, x3
  402244:	mov	w25, w4
  402248:	sxtw	x27, w5
  40224c:	sub	x20, x0, #0x1
  402250:	mul	x20, x20, x27
  402254:	mov	x21, x0
  402258:	adrp	x26, 41d000 <ferror@plt+0x1b660>
  40225c:	add	x26, x26, #0x2b0
  402260:	b	402280 <ferror@plt+0x8e0>
  402264:	ldrsh	w2, [x19]
  402268:	add	x19, x19, #0x2
  40226c:	mov	x0, x24
  402270:	bl	407ab4 <ferror@plt+0x6114>
  402274:	sub	x20, x20, x27
  402278:	cmp	x21, x23
  40227c:	b.eq	4022b8 <ferror@plt+0x918>  // b.none
  402280:	sub	x21, x21, #0x1
  402284:	ldr	w1, [sp, #108]
  402288:	udiv	x0, x20, x22
  40228c:	str	w0, [sp, #108]
  402290:	sub	w1, w1, w0
  402294:	add	w1, w1, w25
  402298:	ldrb	w0, [x26, #32]
  40229c:	cbz	w0, 402264 <ferror@plt+0x8c4>
  4022a0:	ldrb	w0, [x19, #1]
  4022a4:	bfxil	w28, w0, #0, #8
  4022a8:	ldrb	w0, [x19]
  4022ac:	bfi	w28, w0, #8, #8
  4022b0:	sxth	w2, w28
  4022b4:	b	402268 <ferror@plt+0x8c8>
  4022b8:	ldp	x19, x20, [sp, #16]
  4022bc:	ldp	x21, x22, [sp, #32]
  4022c0:	ldp	x23, x24, [sp, #48]
  4022c4:	ldp	x25, x26, [sp, #64]
  4022c8:	ldp	x27, x28, [sp, #80]
  4022cc:	ldp	x29, x30, [sp], #112
  4022d0:	ret
  4022d4:	cmp	x0, x1
  4022d8:	b.ls	402360 <ferror@plt+0x9c0>  // b.plast
  4022dc:	stp	x29, x30, [sp, #-80]!
  4022e0:	mov	x29, sp
  4022e4:	stp	x19, x20, [sp, #16]
  4022e8:	stp	x21, x22, [sp, #32]
  4022ec:	stp	x23, x24, [sp, #48]
  4022f0:	stp	x25, x26, [sp, #64]
  4022f4:	mov	x23, x0
  4022f8:	mov	x19, x2
  4022fc:	mov	x24, x3
  402300:	mov	w25, w4
  402304:	mov	w21, w5
  402308:	sxtw	x26, w5
  40230c:	sub	x20, x0, #0x1
  402310:	mul	x20, x20, x26
  402314:	sub	x1, x0, x1
  402318:	add	x22, x2, x1
  40231c:	mov	w1, w21
  402320:	udiv	x0, x20, x23
  402324:	mov	w21, w0
  402328:	sub	w1, w1, w0
  40232c:	ldrb	w2, [x19], #1
  402330:	add	w1, w1, w25
  402334:	mov	x0, x24
  402338:	bl	407ab4 <ferror@plt+0x6114>
  40233c:	sub	x20, x20, x26
  402340:	cmp	x19, x22
  402344:	b.ne	40231c <ferror@plt+0x97c>  // b.any
  402348:	ldp	x19, x20, [sp, #16]
  40234c:	ldp	x21, x22, [sp, #32]
  402350:	ldp	x23, x24, [sp, #48]
  402354:	ldp	x25, x26, [sp, #64]
  402358:	ldp	x29, x30, [sp], #80
  40235c:	ret
  402360:	ret
  402364:	cmp	x0, x1
  402368:	b.ls	4023f0 <ferror@plt+0xa50>  // b.plast
  40236c:	stp	x29, x30, [sp, #-80]!
  402370:	mov	x29, sp
  402374:	stp	x19, x20, [sp, #16]
  402378:	stp	x21, x22, [sp, #32]
  40237c:	stp	x23, x24, [sp, #48]
  402380:	stp	x25, x26, [sp, #64]
  402384:	mov	x23, x0
  402388:	mov	x19, x2
  40238c:	mov	x24, x3
  402390:	mov	w25, w4
  402394:	mov	w21, w5
  402398:	sxtw	x26, w5
  40239c:	sub	x20, x0, #0x1
  4023a0:	mul	x20, x20, x26
  4023a4:	sub	x1, x0, x1
  4023a8:	add	x22, x2, x1
  4023ac:	mov	w1, w21
  4023b0:	udiv	x0, x20, x23
  4023b4:	mov	w21, w0
  4023b8:	sub	w1, w1, w0
  4023bc:	ldrsb	w2, [x19], #1
  4023c0:	add	w1, w1, w25
  4023c4:	mov	x0, x24
  4023c8:	bl	407ab4 <ferror@plt+0x6114>
  4023cc:	sub	x20, x20, x26
  4023d0:	cmp	x19, x22
  4023d4:	b.ne	4023ac <ferror@plt+0xa0c>  // b.any
  4023d8:	ldp	x19, x20, [sp, #16]
  4023dc:	ldp	x21, x22, [sp, #32]
  4023e0:	ldp	x23, x24, [sp, #48]
  4023e4:	ldp	x25, x26, [sp, #64]
  4023e8:	ldp	x29, x30, [sp], #80
  4023ec:	ret
  4023f0:	ret
  4023f4:	stp	x29, x30, [sp, #-176]!
  4023f8:	mov	x29, sp
  4023fc:	str	w5, [sp, #100]
  402400:	cmp	x0, x1
  402404:	b.ls	4024e8 <ferror@plt+0xb48>  // b.plast
  402408:	stp	x19, x20, [sp, #16]
  40240c:	stp	x21, x22, [sp, #32]
  402410:	stp	x23, x24, [sp, #48]
  402414:	stp	x25, x26, [sp, #64]
  402418:	stp	x27, x28, [sp, #80]
  40241c:	mov	x23, x0
  402420:	mov	x24, x1
  402424:	mov	x20, x2
  402428:	mov	w25, w4
  40242c:	sxtw	x27, w5
  402430:	sub	x21, x0, #0x1
  402434:	mul	x21, x21, x27
  402438:	mov	x22, x0
  40243c:	adrp	x26, 41d000 <ferror@plt+0x1b660>
  402440:	add	x26, x26, #0x2b0
  402444:	mov	x28, #0x3c                  	// #60
  402448:	adrp	x0, 408000 <ferror@plt+0x6660>
  40244c:	add	x0, x0, #0x920
  402450:	str	x0, [sp, #104]
  402454:	b	402490 <ferror@plt+0xaf0>
  402458:	ldr	q0, [x20]
  40245c:	add	x20, x20, #0x10
  402460:	mov	w3, #0x0                   	// #0
  402464:	mov	w2, #0x0                   	// #0
  402468:	mov	x1, x28
  40246c:	add	x0, sp, #0x70
  402470:	bl	405574 <ferror@plt+0x3bd4>
  402474:	add	x2, sp, #0x70
  402478:	mov	w1, w19
  40247c:	ldr	x0, [sp, #104]
  402480:	bl	407ab4 <ferror@plt+0x6114>
  402484:	sub	x21, x21, x27
  402488:	cmp	x22, x24
  40248c:	b.eq	4024d4 <ferror@plt+0xb34>  // b.none
  402490:	sub	x22, x22, #0x1
  402494:	ldr	w19, [sp, #100]
  402498:	udiv	x0, x21, x23
  40249c:	str	w0, [sp, #100]
  4024a0:	sub	w19, w19, w0
  4024a4:	add	w19, w19, w25
  4024a8:	ldrb	w0, [x26, #32]
  4024ac:	cbz	w0, 402458 <ferror@plt+0xab8>
  4024b0:	add	x1, x20, #0xf
  4024b4:	add	x0, sp, #0x70
  4024b8:	add	x3, x0, #0x10
  4024bc:	ldrb	w2, [x1], #-1
  4024c0:	strb	w2, [x0], #1
  4024c4:	cmp	x0, x3
  4024c8:	b.ne	4024bc <ferror@plt+0xb1c>  // b.any
  4024cc:	ldr	q0, [sp, #112]
  4024d0:	b	40245c <ferror@plt+0xabc>
  4024d4:	ldp	x19, x20, [sp, #16]
  4024d8:	ldp	x21, x22, [sp, #32]
  4024dc:	ldp	x23, x24, [sp, #48]
  4024e0:	ldp	x25, x26, [sp, #64]
  4024e4:	ldp	x27, x28, [sp, #80]
  4024e8:	ldp	x29, x30, [sp], #176
  4024ec:	ret
  4024f0:	stp	x29, x30, [sp, #-160]!
  4024f4:	mov	x29, sp
  4024f8:	str	w5, [sp, #100]
  4024fc:	cmp	x0, x1
  402500:	b.ls	4025e4 <ferror@plt+0xc44>  // b.plast
  402504:	stp	x19, x20, [sp, #16]
  402508:	stp	x21, x22, [sp, #32]
  40250c:	stp	x23, x24, [sp, #48]
  402510:	stp	x25, x26, [sp, #64]
  402514:	stp	x27, x28, [sp, #80]
  402518:	mov	x24, x0
  40251c:	mov	x25, x1
  402520:	mov	x20, x2
  402524:	mov	w26, w4
  402528:	sxtw	x28, w5
  40252c:	sub	x22, x0, #0x1
  402530:	mul	x22, x22, x28
  402534:	mov	x23, x0
  402538:	adrp	x27, 41d000 <ferror@plt+0x1b660>
  40253c:	add	x27, x27, #0x2b0
  402540:	add	x21, sp, #0x78
  402544:	adrp	x0, 408000 <ferror@plt+0x6660>
  402548:	add	x0, x0, #0x920
  40254c:	str	x0, [sp, #104]
  402550:	b	40258c <ferror@plt+0xbec>
  402554:	ldr	d0, [x20]
  402558:	add	x20, x20, #0x8
  40255c:	mov	w3, #0x0                   	// #0
  402560:	mov	w2, #0x0                   	// #0
  402564:	mov	x1, #0x28                  	// #40
  402568:	mov	x0, x21
  40256c:	bl	4052ec <ferror@plt+0x394c>
  402570:	mov	x2, x21
  402574:	mov	w1, w19
  402578:	ldr	x0, [sp, #104]
  40257c:	bl	407ab4 <ferror@plt+0x6114>
  402580:	sub	x22, x22, x28
  402584:	cmp	x23, x25
  402588:	b.eq	4025d0 <ferror@plt+0xc30>  // b.none
  40258c:	sub	x23, x23, #0x1
  402590:	ldr	w19, [sp, #100]
  402594:	udiv	x0, x22, x24
  402598:	str	w0, [sp, #100]
  40259c:	sub	w19, w19, w0
  4025a0:	add	w19, w19, w26
  4025a4:	ldrb	w0, [x27, #32]
  4025a8:	cbz	w0, 402554 <ferror@plt+0xbb4>
  4025ac:	mov	x0, #0x7                   	// #7
  4025b0:	sub	x1, x21, x0
  4025b4:	ldrb	w2, [x20, x0]
  4025b8:	strb	w2, [x1, #7]
  4025bc:	sub	x0, x0, #0x1
  4025c0:	cmn	x0, #0x1
  4025c4:	b.ne	4025b0 <ferror@plt+0xc10>  // b.any
  4025c8:	ldr	d0, [sp, #120]
  4025cc:	b	402558 <ferror@plt+0xbb8>
  4025d0:	ldp	x19, x20, [sp, #16]
  4025d4:	ldp	x21, x22, [sp, #32]
  4025d8:	ldp	x23, x24, [sp, #48]
  4025dc:	ldp	x25, x26, [sp, #64]
  4025e0:	ldp	x27, x28, [sp, #80]
  4025e4:	ldp	x29, x30, [sp], #160
  4025e8:	ret
  4025ec:	stp	x29, x30, [sp, #-144]!
  4025f0:	mov	x29, sp
  4025f4:	str	w5, [sp, #100]
  4025f8:	cmp	x0, x1
  4025fc:	b.ls	4026e0 <ferror@plt+0xd40>  // b.plast
  402600:	stp	x19, x20, [sp, #16]
  402604:	stp	x21, x22, [sp, #32]
  402608:	stp	x23, x24, [sp, #48]
  40260c:	stp	x25, x26, [sp, #64]
  402610:	stp	x27, x28, [sp, #80]
  402614:	mov	x23, x0
  402618:	mov	x24, x1
  40261c:	mov	x20, x2
  402620:	mov	w25, w4
  402624:	sxtw	x28, w5
  402628:	sub	x21, x0, #0x1
  40262c:	mul	x21, x21, x28
  402630:	mov	x22, x0
  402634:	adrp	x27, 41d000 <ferror@plt+0x1b660>
  402638:	add	x27, x27, #0x2b0
  40263c:	adrp	x0, 408000 <ferror@plt+0x6660>
  402640:	add	x0, x0, #0x920
  402644:	str	x0, [sp, #104]
  402648:	b	402684 <ferror@plt+0xce4>
  40264c:	ldr	s0, [x20]
  402650:	add	x20, x20, #0x4
  402654:	mov	w3, #0x0                   	// #0
  402658:	mov	w2, #0x0                   	// #0
  40265c:	mov	x1, #0x1f                  	// #31
  402660:	add	x0, sp, #0x70
  402664:	bl	405430 <ferror@plt+0x3a90>
  402668:	add	x2, sp, #0x70
  40266c:	mov	w1, w19
  402670:	ldr	x0, [sp, #104]
  402674:	bl	407ab4 <ferror@plt+0x6114>
  402678:	sub	x21, x21, x28
  40267c:	cmp	x22, x24
  402680:	b.eq	4026cc <ferror@plt+0xd2c>  // b.none
  402684:	sub	x22, x22, #0x1
  402688:	ldr	w19, [sp, #100]
  40268c:	udiv	x0, x21, x23
  402690:	str	w0, [sp, #100]
  402694:	sub	w19, w19, w0
  402698:	add	w19, w19, w25
  40269c:	ldrb	w0, [x27, #32]
  4026a0:	cbz	w0, 40264c <ferror@plt+0xcac>
  4026a4:	ldrb	w0, [x20, #3]
  4026a8:	bfxil	w26, w0, #0, #8
  4026ac:	ldrb	w0, [x20, #2]
  4026b0:	bfi	w26, w0, #8, #8
  4026b4:	ldrb	w0, [x20, #1]
  4026b8:	bfi	w26, w0, #16, #8
  4026bc:	ldrb	w0, [x20]
  4026c0:	bfi	w26, w0, #24, #8
  4026c4:	fmov	s0, w26
  4026c8:	b	402650 <ferror@plt+0xcb0>
  4026cc:	ldp	x19, x20, [sp, #16]
  4026d0:	ldp	x21, x22, [sp, #32]
  4026d4:	ldp	x23, x24, [sp, #48]
  4026d8:	ldp	x25, x26, [sp, #64]
  4026dc:	ldp	x27, x28, [sp, #80]
  4026e0:	ldp	x29, x30, [sp], #144
  4026e4:	ret
  4026e8:	cmp	x0, x1
  4026ec:	b.ls	40286c <ferror@plt+0xecc>  // b.plast
  4026f0:	stp	x29, x30, [sp, #-128]!
  4026f4:	mov	x29, sp
  4026f8:	stp	x19, x20, [sp, #16]
  4026fc:	stp	x21, x22, [sp, #32]
  402700:	stp	x23, x24, [sp, #48]
  402704:	stp	x25, x26, [sp, #64]
  402708:	stp	x27, x28, [sp, #80]
  40270c:	mov	x26, x0
  402710:	mov	x21, x2
  402714:	mov	w27, w4
  402718:	mov	w24, w5
  40271c:	sxtw	x28, w5
  402720:	sub	x22, x0, #0x1
  402724:	mul	x22, x22, x28
  402728:	sub	x1, x0, x1
  40272c:	add	x25, x2, x1
  402730:	adrp	x0, 408000 <ferror@plt+0x6660>
  402734:	add	x0, x0, #0x940
  402738:	str	x0, [sp, #96]
  40273c:	adrp	x0, 408000 <ferror@plt+0x6660>
  402740:	add	x0, x0, #0x930
  402744:	str	x0, [sp, #104]
  402748:	b	402780 <ferror@plt+0xde0>
  40274c:	cbz	w19, 402838 <ferror@plt+0xe98>
  402750:	cmp	w19, #0x7
  402754:	b.ne	4027e4 <ferror@plt+0xe44>  // b.any
  402758:	adrp	x2, 408000 <ferror@plt+0x6660>
  40275c:	add	x2, x2, #0x948
  402760:	sub	w1, w20, w23
  402764:	add	w1, w1, w27
  402768:	adrp	x0, 408000 <ferror@plt+0x6660>
  40276c:	add	x0, x0, #0x920
  402770:	bl	407ab4 <ferror@plt+0x6114>
  402774:	sub	x22, x22, x28
  402778:	cmp	x21, x25
  40277c:	b.eq	402850 <ferror@plt+0xeb0>  // b.none
  402780:	mov	w20, w24
  402784:	udiv	x23, x22, x26
  402788:	mov	w24, w23
  40278c:	ldrb	w19, [x21], #1
  402790:	cmp	w19, #0xa
  402794:	b.eq	402824 <ferror@plt+0xe84>  // b.none
  402798:	b.hi	4027b4 <ferror@plt+0xe14>  // b.pmore
  40279c:	cmp	w19, #0x8
  4027a0:	b.eq	40282c <ferror@plt+0xe8c>  // b.none
  4027a4:	b.ls	40274c <ferror@plt+0xdac>  // b.plast
  4027a8:	adrp	x2, 408000 <ferror@plt+0x6660>
  4027ac:	add	x2, x2, #0x950
  4027b0:	b	402760 <ferror@plt+0xdc0>
  4027b4:	cmp	w19, #0xc
  4027b8:	b.eq	402844 <ferror@plt+0xea4>  // b.none
  4027bc:	cmp	w19, #0xd
  4027c0:	b.ne	4027d0 <ferror@plt+0xe30>  // b.any
  4027c4:	adrp	x2, 408000 <ferror@plt+0x6660>
  4027c8:	add	x2, x2, #0x968
  4027cc:	b	402760 <ferror@plt+0xdc0>
  4027d0:	cmp	w19, #0xb
  4027d4:	b.ne	4027e4 <ferror@plt+0xe44>  // b.any
  4027d8:	adrp	x2, 408000 <ferror@plt+0x6660>
  4027dc:	add	x2, x2, #0x970
  4027e0:	b	402760 <ferror@plt+0xdc0>
  4027e4:	bl	401880 <__ctype_b_loc@plt>
  4027e8:	and	x1, x19, #0xff
  4027ec:	ldr	x0, [x0]
  4027f0:	ldrh	w0, [x0, x1, lsl #1]
  4027f4:	adrp	x3, 408000 <ferror@plt+0x6660>
  4027f8:	add	x3, x3, #0x928
  4027fc:	tst	x0, #0x4000
  402800:	mov	w4, w19
  402804:	ldr	x0, [sp, #104]
  402808:	csel	x3, x3, x0, ne  // ne = any
  40280c:	mov	x2, #0x4                   	// #4
  402810:	mov	w1, #0x1                   	// #1
  402814:	add	x0, sp, #0x78
  402818:	bl	401630 <__sprintf_chk@plt>
  40281c:	add	x2, sp, #0x78
  402820:	b	402760 <ferror@plt+0xdc0>
  402824:	ldr	x2, [sp, #96]
  402828:	b	402760 <ferror@plt+0xdc0>
  40282c:	adrp	x2, 408000 <ferror@plt+0x6660>
  402830:	add	x2, x2, #0x960
  402834:	b	402760 <ferror@plt+0xdc0>
  402838:	adrp	x2, 408000 <ferror@plt+0x6660>
  40283c:	add	x2, x2, #0x938
  402840:	b	402760 <ferror@plt+0xdc0>
  402844:	adrp	x2, 408000 <ferror@plt+0x6660>
  402848:	add	x2, x2, #0x958
  40284c:	b	402760 <ferror@plt+0xdc0>
  402850:	ldp	x19, x20, [sp, #16]
  402854:	ldp	x21, x22, [sp, #32]
  402858:	ldp	x23, x24, [sp, #48]
  40285c:	ldp	x25, x26, [sp, #64]
  402860:	ldp	x27, x28, [sp, #80]
  402864:	ldp	x29, x30, [sp], #128
  402868:	ret
  40286c:	ret
  402870:	stp	x29, x30, [sp, #-48]!
  402874:	mov	x29, sp
  402878:	stp	x19, x20, [sp, #16]
  40287c:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  402880:	ldr	x19, [x1, #728]
  402884:	mov	w1, #0x1                   	// #1
  402888:	cbz	x19, 4028c0 <ferror@plt+0xf20>
  40288c:	mov	w20, w0
  402890:	ldr	w0, [x19]
  402894:	tbnz	w0, #5, 4028e0 <ferror@plt+0xf40>
  402898:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  40289c:	ldr	x0, [x0, #744]
  4028a0:	adrp	x1, 408000 <ferror@plt+0x6660>
  4028a4:	add	x1, x1, #0x988
  4028a8:	ldur	x0, [x0, #-8]
  4028ac:	bl	401870 <strcmp@plt>
  4028b0:	mov	w1, #0x1                   	// #1
  4028b4:	cbnz	w0, 402964 <ferror@plt+0xfc4>
  4028b8:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4028bc:	str	xzr, [x0, #728]
  4028c0:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4028c4:	ldr	x0, [x0, #656]
  4028c8:	ldr	w0, [x0]
  4028cc:	tbnz	w0, #5, 4029b0 <ferror@plt+0x1010>
  4028d0:	mov	w0, w1
  4028d4:	ldp	x19, x20, [sp, #16]
  4028d8:	ldp	x29, x30, [sp], #48
  4028dc:	ret
  4028e0:	str	x21, [sp, #32]
  4028e4:	mov	w2, #0x5                   	// #5
  4028e8:	adrp	x1, 408000 <ferror@plt+0x6660>
  4028ec:	add	x1, x1, #0x978
  4028f0:	mov	x0, #0x0                   	// #0
  4028f4:	bl	401920 <dcgettext@plt>
  4028f8:	mov	x21, x0
  4028fc:	adrp	x19, 41d000 <ferror@plt+0x1b660>
  402900:	add	x19, x19, #0x2b0
  402904:	ldr	x2, [x19, #48]
  402908:	mov	w1, #0x3                   	// #3
  40290c:	mov	w0, #0x0                   	// #0
  402910:	bl	40701c <ferror@plt+0x567c>
  402914:	mov	x3, x0
  402918:	mov	x2, x21
  40291c:	mov	w1, w20
  402920:	mov	w0, #0x0                   	// #0
  402924:	bl	401650 <error@plt>
  402928:	ldr	x0, [x19, #56]
  40292c:	adrp	x1, 408000 <ferror@plt+0x6660>
  402930:	add	x1, x1, #0x988
  402934:	ldur	x0, [x0, #-8]
  402938:	bl	401870 <strcmp@plt>
  40293c:	mov	w1, #0x0                   	// #0
  402940:	cbnz	w0, 40294c <ferror@plt+0xfac>
  402944:	ldr	x21, [sp, #32]
  402948:	b	4028b8 <ferror@plt+0xf18>
  40294c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  402950:	ldr	x0, [x0, #728]
  402954:	bl	408160 <ferror@plt+0x67c0>
  402958:	mov	w1, #0x0                   	// #0
  40295c:	ldr	x21, [sp, #32]
  402960:	b	4028b8 <ferror@plt+0xf18>
  402964:	mov	x0, x19
  402968:	bl	408160 <ferror@plt+0x67c0>
  40296c:	mov	w1, #0x1                   	// #1
  402970:	cbz	w0, 4028b8 <ferror@plt+0xf18>
  402974:	bl	401980 <__errno_location@plt>
  402978:	ldr	w19, [x0]
  40297c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  402980:	ldr	x2, [x0, #736]
  402984:	mov	w1, #0x3                   	// #3
  402988:	mov	w0, #0x0                   	// #0
  40298c:	bl	40701c <ferror@plt+0x567c>
  402990:	mov	x3, x0
  402994:	adrp	x2, 40a000 <ferror@plt+0x8660>
  402998:	add	x2, x2, #0x300
  40299c:	mov	w1, w19
  4029a0:	mov	w0, #0x0                   	// #0
  4029a4:	bl	401650 <error@plt>
  4029a8:	mov	w1, #0x0                   	// #0
  4029ac:	b	4028b8 <ferror@plt+0xf18>
  4029b0:	mov	w2, #0x5                   	// #5
  4029b4:	adrp	x1, 408000 <ferror@plt+0x6660>
  4029b8:	add	x1, x1, #0x990
  4029bc:	mov	x0, #0x0                   	// #0
  4029c0:	bl	401920 <dcgettext@plt>
  4029c4:	mov	x2, x0
  4029c8:	mov	w1, #0x0                   	// #0
  4029cc:	mov	w0, #0x0                   	// #0
  4029d0:	bl	401650 <error@plt>
  4029d4:	mov	w1, #0x0                   	// #0
  4029d8:	b	4028d0 <ferror@plt+0xf30>
  4029dc:	stp	x29, x30, [sp, #-64]!
  4029e0:	mov	x29, sp
  4029e4:	stp	x19, x20, [sp, #16]
  4029e8:	stp	x21, x22, [sp, #32]
  4029ec:	str	x23, [sp, #48]
  4029f0:	mov	w23, #0x1                   	// #1
  4029f4:	adrp	x19, 41d000 <ferror@plt+0x1b660>
  4029f8:	add	x19, x19, #0x2b0
  4029fc:	adrp	x21, 408000 <ferror@plt+0x6660>
  402a00:	add	x21, x21, #0x988
  402a04:	adrp	x22, 408000 <ferror@plt+0x6660>
  402a08:	add	x22, x22, #0x9b0
  402a0c:	b	402a90 <ferror@plt+0x10f0>
  402a10:	mov	x1, x22
  402a14:	mov	x0, x20
  402a18:	bl	401700 <fopen@plt>
  402a1c:	str	x0, [x19, #40]
  402a20:	cbz	x0, 402a54 <ferror@plt+0x10b4>
  402a24:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  402a28:	ldrb	w1, [x1, #753]
  402a2c:	cbz	w1, 402a3c <ferror@plt+0x109c>
  402a30:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  402a34:	ldrb	w1, [x1, #754]
  402a38:	cbz	w1, 402ae8 <ferror@plt+0x1148>
  402a3c:	mov	w0, w23
  402a40:	ldp	x19, x20, [sp, #16]
  402a44:	ldp	x21, x22, [sp, #32]
  402a48:	ldr	x23, [sp, #48]
  402a4c:	ldp	x29, x30, [sp], #64
  402a50:	ret
  402a54:	bl	401980 <__errno_location@plt>
  402a58:	ldr	w20, [x0]
  402a5c:	ldr	x2, [x19, #48]
  402a60:	mov	w1, #0x3                   	// #3
  402a64:	mov	w0, #0x0                   	// #0
  402a68:	bl	40701c <ferror@plt+0x567c>
  402a6c:	mov	x3, x0
  402a70:	adrp	x2, 40a000 <ferror@plt+0x8660>
  402a74:	add	x2, x2, #0x300
  402a78:	mov	w1, w20
  402a7c:	mov	w0, #0x0                   	// #0
  402a80:	bl	401650 <error@plt>
  402a84:	mov	w23, #0x0                   	// #0
  402a88:	ldr	x0, [x19, #40]
  402a8c:	cbnz	x0, 402a24 <ferror@plt+0x1084>
  402a90:	ldr	x0, [x19, #56]
  402a94:	ldr	x20, [x0]
  402a98:	str	x20, [x19, #48]
  402a9c:	cbz	x20, 402a3c <ferror@plt+0x109c>
  402aa0:	add	x0, x0, #0x8
  402aa4:	str	x0, [x19, #56]
  402aa8:	mov	x1, x21
  402aac:	mov	x0, x20
  402ab0:	bl	401870 <strcmp@plt>
  402ab4:	cbnz	w0, 402a10 <ferror@plt+0x1070>
  402ab8:	mov	w2, #0x5                   	// #5
  402abc:	adrp	x1, 408000 <ferror@plt+0x6660>
  402ac0:	add	x1, x1, #0x9a0
  402ac4:	mov	x0, #0x0                   	// #0
  402ac8:	bl	401920 <dcgettext@plt>
  402acc:	str	x0, [x19, #48]
  402ad0:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  402ad4:	ldr	x0, [x0, #664]
  402ad8:	str	x0, [x19, #40]
  402adc:	mov	w0, #0x1                   	// #1
  402ae0:	strb	w0, [x19, #64]
  402ae4:	b	402a88 <ferror@plt+0x10e8>
  402ae8:	mov	x3, #0x0                   	// #0
  402aec:	mov	w2, #0x2                   	// #2
  402af0:	mov	x1, #0x0                   	// #0
  402af4:	bl	401680 <setvbuf@plt>
  402af8:	b	402a3c <ferror@plt+0x109c>
  402afc:	stp	x29, x30, [sp, #-80]!
  402b00:	mov	x29, sp
  402b04:	cbz	x0, 402bb4 <ferror@plt+0x1214>
  402b08:	stp	x19, x20, [sp, #16]
  402b0c:	stp	x21, x22, [sp, #32]
  402b10:	stp	x23, x24, [sp, #48]
  402b14:	mov	x22, x0
  402b18:	mov	x23, x1
  402b1c:	mov	x19, x2
  402b20:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  402b24:	ldr	x0, [x0, #760]
  402b28:	cmp	x0, x22
  402b2c:	b.cc	402bc0 <ferror@plt+0x1220>  // b.lo, b.ul, b.last
  402b30:	str	xzr, [x2]
  402b34:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  402b38:	ldr	x3, [x0, #728]
  402b3c:	cbz	x3, 402be8 <ferror@plt+0x1248>
  402b40:	str	x25, [sp, #64]
  402b44:	mov	w21, #0x1                   	// #1
  402b48:	mov	x25, #0x1                   	// #1
  402b4c:	adrp	x24, 41d000 <ferror@plt+0x1b660>
  402b50:	add	x24, x24, #0x2b0
  402b54:	ldr	x0, [x19]
  402b58:	sub	x20, x22, x0
  402b5c:	mov	x2, x20
  402b60:	mov	x1, x25
  402b64:	add	x0, x23, x0
  402b68:	bl	401820 <fread_unlocked@plt>
  402b6c:	ldr	x3, [x19]
  402b70:	add	x3, x3, x0
  402b74:	str	x3, [x19]
  402b78:	cmp	x20, x0
  402b7c:	b.eq	402bf0 <ferror@plt+0x1250>  // b.none
  402b80:	bl	401980 <__errno_location@plt>
  402b84:	ldr	w0, [x0]
  402b88:	bl	402870 <ferror@plt+0xed0>
  402b8c:	and	w20, w0, #0xff
  402b90:	bl	4029dc <ferror@plt+0x103c>
  402b94:	and	w0, w0, #0xff
  402b98:	cmp	w20, #0x0
  402b9c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402ba0:	csel	w21, w21, wzr, ne  // ne = any
  402ba4:	ldr	x3, [x24, #40]
  402ba8:	cbnz	x3, 402b54 <ferror@plt+0x11b4>
  402bac:	ldr	x25, [sp, #64]
  402bb0:	b	402bf4 <ferror@plt+0x1254>
  402bb4:	stp	x19, x20, [sp, #16]
  402bb8:	stp	x21, x22, [sp, #32]
  402bbc:	stp	x23, x24, [sp, #48]
  402bc0:	str	x25, [sp, #64]
  402bc4:	adrp	x3, 409000 <ferror@plt+0x7660>
  402bc8:	add	x3, x3, #0xe70
  402bcc:	add	x3, x3, #0xb0
  402bd0:	mov	w2, #0x508                 	// #1288
  402bd4:	adrp	x1, 408000 <ferror@plt+0x6660>
  402bd8:	add	x1, x1, #0x9b8
  402bdc:	adrp	x0, 408000 <ferror@plt+0x6660>
  402be0:	add	x0, x0, #0x9c8
  402be4:	bl	401970 <__assert_fail@plt>
  402be8:	mov	w21, #0x1                   	// #1
  402bec:	b	402bf4 <ferror@plt+0x1254>
  402bf0:	ldr	x25, [sp, #64]
  402bf4:	mov	w0, w21
  402bf8:	ldp	x19, x20, [sp, #16]
  402bfc:	ldp	x21, x22, [sp, #32]
  402c00:	ldp	x23, x24, [sp, #48]
  402c04:	ldp	x29, x30, [sp], #80
  402c08:	ret
  402c0c:	mov	x12, #0x20c0                	// #8384
  402c10:	sub	sp, sp, x12
  402c14:	stp	x29, x30, [sp]
  402c18:	mov	x29, sp
  402c1c:	stp	x21, x22, [sp, #32]
  402c20:	cbz	x0, 402dec <ferror@plt+0x144c>
  402c24:	stp	x19, x20, [sp, #16]
  402c28:	stp	x23, x24, [sp, #48]
  402c2c:	mov	x19, x0
  402c30:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  402c34:	ldr	x20, [x0, #728]
  402c38:	mov	w22, #0x1                   	// #1
  402c3c:	cbz	x20, 402dc8 <ferror@plt+0x1428>
  402c40:	adrp	x21, 41d000 <ferror@plt+0x1b660>
  402c44:	add	x21, x21, #0x2b0
  402c48:	b	402d04 <ferror@plt+0x1364>
  402c4c:	cbz	x19, 402c60 <ferror@plt+0x12c0>
  402c50:	mov	x20, #0x2000                	// #8192
  402c54:	mov	x24, #0x1                   	// #1
  402c58:	mov	x23, x20
  402c5c:	b	402ca4 <ferror@plt+0x1304>
  402c60:	ldp	x19, x20, [sp, #16]
  402c64:	ldp	x23, x24, [sp, #48]
  402c68:	b	402d68 <ferror@plt+0x13c8>
  402c6c:	mov	w2, #0x1                   	// #1
  402c70:	mov	x1, x19
  402c74:	mov	x0, x20
  402c78:	bl	408258 <ferror@plt+0x68b8>
  402c7c:	cmp	w0, #0x0
  402c80:	csel	w22, w22, wzr, eq  // eq = none
  402c84:	ldp	x19, x20, [sp, #16]
  402c88:	ldp	x23, x24, [sp, #48]
  402c8c:	b	402d68 <ferror@plt+0x13c8>
  402c90:	ldp	x19, x20, [sp, #16]
  402c94:	ldp	x23, x24, [sp, #48]
  402c98:	b	402d68 <ferror@plt+0x13c8>
  402c9c:	mov	x20, x0
  402ca0:	cbz	x19, 402d60 <ferror@plt+0x13c0>
  402ca4:	cmp	x20, x19
  402ca8:	csel	x20, x20, x19, ls  // ls = plast
  402cac:	ldr	x4, [x21, #40]
  402cb0:	mov	x3, x20
  402cb4:	mov	x2, x24
  402cb8:	mov	x1, x23
  402cbc:	add	x0, sp, #0xc0
  402cc0:	bl	401950 <__fread_unlocked_chk@plt>
  402cc4:	sub	x19, x19, x0
  402cc8:	cmp	x20, x0
  402ccc:	b.eq	402c9c <ferror@plt+0x12fc>  // b.none
  402cd0:	ldr	x1, [x21, #40]
  402cd4:	ldr	w1, [x1]
  402cd8:	tbnz	w1, #5, 402df4 <ferror@plt+0x1454>
  402cdc:	tbz	w1, #4, 402ca0 <ferror@plt+0x1300>
  402ce0:	cbz	x19, 402c90 <ferror@plt+0x12f0>
  402ce4:	mov	w0, #0x0                   	// #0
  402ce8:	bl	402870 <ferror@plt+0xed0>
  402cec:	and	w20, w0, #0xff
  402cf0:	and	w22, w22, w20
  402cf4:	bl	4029dc <ferror@plt+0x103c>
  402cf8:	and	w22, w22, w0
  402cfc:	ldr	x20, [x21, #40]
  402d00:	cbz	x20, 402db8 <ferror@plt+0x1418>
  402d04:	mov	x0, x20
  402d08:	bl	4016c0 <fileno@plt>
  402d0c:	add	x2, sp, #0x40
  402d10:	mov	w1, w0
  402d14:	mov	w0, #0x0                   	// #0
  402d18:	bl	401910 <__fxstat@plt>
  402d1c:	cbnz	w0, 402d80 <ferror@plt+0x13e0>
  402d20:	ldr	w0, [sp, #80]
  402d24:	mov	w1, #0xd000                	// #53248
  402d28:	and	w0, w0, w1
  402d2c:	cmp	w0, #0x8, lsl #12
  402d30:	b.ne	402c4c <ferror@plt+0x12ac>  // b.any
  402d34:	ldr	w0, [sp, #120]
  402d38:	cmp	w0, #0x0
  402d3c:	mov	w1, #0x200                 	// #512
  402d40:	csel	w0, w0, w1, gt
  402d44:	ldr	x1, [sp, #112]
  402d48:	cmp	x1, w0, sxtw
  402d4c:	b.le	402c4c <ferror@plt+0x12ac>
  402d50:	cmp	x1, x19
  402d54:	b.cs	402c6c <ferror@plt+0x12cc>  // b.hs, b.nlast
  402d58:	sub	x19, x19, x1
  402d5c:	b	402ce4 <ferror@plt+0x1344>
  402d60:	ldp	x19, x20, [sp, #16]
  402d64:	ldp	x23, x24, [sp, #48]
  402d68:	mov	w0, w22
  402d6c:	ldp	x21, x22, [sp, #32]
  402d70:	ldp	x29, x30, [sp]
  402d74:	mov	x12, #0x20c0                	// #8384
  402d78:	add	sp, sp, x12
  402d7c:	ret
  402d80:	bl	401980 <__errno_location@plt>
  402d84:	ldr	w20, [x0]
  402d88:	ldr	x2, [x21, #48]
  402d8c:	mov	w1, #0x3                   	// #3
  402d90:	mov	w0, #0x0                   	// #0
  402d94:	bl	40701c <ferror@plt+0x567c>
  402d98:	mov	x3, x0
  402d9c:	adrp	x2, 40a000 <ferror@plt+0x8660>
  402da0:	add	x2, x2, #0x300
  402da4:	mov	w1, w20
  402da8:	mov	w0, #0x0                   	// #0
  402dac:	bl	401650 <error@plt>
  402db0:	mov	w22, #0x0                   	// #0
  402db4:	b	402ce4 <ferror@plt+0x1344>
  402db8:	cbnz	x19, 402dc8 <ferror@plt+0x1428>
  402dbc:	ldp	x19, x20, [sp, #16]
  402dc0:	ldp	x23, x24, [sp, #48]
  402dc4:	b	402d68 <ferror@plt+0x13c8>
  402dc8:	mov	w2, #0x5                   	// #5
  402dcc:	adrp	x1, 408000 <ferror@plt+0x6660>
  402dd0:	add	x1, x1, #0x9e8
  402dd4:	mov	x0, #0x0                   	// #0
  402dd8:	bl	401920 <dcgettext@plt>
  402ddc:	mov	x2, x0
  402de0:	mov	w1, #0x0                   	// #0
  402de4:	mov	w0, #0x1                   	// #1
  402de8:	bl	401650 <error@plt>
  402dec:	mov	w22, #0x1                   	// #1
  402df0:	b	402d68 <ferror@plt+0x13c8>
  402df4:	mov	w22, #0x0                   	// #0
  402df8:	ldp	x19, x20, [sp, #16]
  402dfc:	ldp	x23, x24, [sp, #48]
  402e00:	b	402d68 <ferror@plt+0x13c8>
  402e04:	stp	x29, x30, [sp, #-48]!
  402e08:	mov	x29, sp
  402e0c:	stp	x19, x20, [sp, #16]
  402e10:	stp	x21, x22, [sp, #32]
  402e14:	mov	x21, x0
  402e18:	mov	w0, #0xffffffff            	// #-1
  402e1c:	str	w0, [x21]
  402e20:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  402e24:	ldr	x0, [x0, #728]
  402e28:	cbz	x0, 402e88 <ferror@plt+0x14e8>
  402e2c:	mov	w20, #0x1                   	// #1
  402e30:	adrp	x22, 41d000 <ferror@plt+0x1b660>
  402e34:	add	x22, x22, #0x2b0
  402e38:	bl	401750 <fgetc@plt>
  402e3c:	str	w0, [x21]
  402e40:	cmn	w0, #0x1
  402e44:	b.ne	402e74 <ferror@plt+0x14d4>  // b.any
  402e48:	bl	401980 <__errno_location@plt>
  402e4c:	ldr	w0, [x0]
  402e50:	bl	402870 <ferror@plt+0xed0>
  402e54:	and	w19, w0, #0xff
  402e58:	bl	4029dc <ferror@plt+0x103c>
  402e5c:	and	w0, w0, #0xff
  402e60:	cmp	w19, #0x0
  402e64:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402e68:	csel	w20, w20, wzr, ne  // ne = any
  402e6c:	ldr	x0, [x22, #40]
  402e70:	cbnz	x0, 402e38 <ferror@plt+0x1498>
  402e74:	mov	w0, w20
  402e78:	ldp	x19, x20, [sp, #16]
  402e7c:	ldp	x21, x22, [sp, #32]
  402e80:	ldp	x29, x30, [sp], #48
  402e84:	ret
  402e88:	mov	w20, #0x1                   	// #1
  402e8c:	b	402e74 <ferror@plt+0x14d4>
  402e90:	stp	x29, x30, [sp, #-128]!
  402e94:	mov	x29, sp
  402e98:	stp	x23, x24, [sp, #48]
  402e9c:	stp	x25, x26, [sp, #64]
  402ea0:	str	x0, [sp, #112]
  402ea4:	mov	x24, x1
  402ea8:	mov	x26, x3
  402eac:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  402eb0:	ldrb	w1, [x1, #504]
  402eb4:	cbz	w1, 402ed8 <ferror@plt+0x1538>
  402eb8:	mov	x0, x2
  402ebc:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  402ec0:	ldrb	w1, [x1, #505]
  402ec4:	cbnz	w1, 402ed8 <ferror@plt+0x1538>
  402ec8:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  402ecc:	ldr	x1, [x1, #760]
  402ed0:	cmp	x1, x24
  402ed4:	b.eq	402f24 <ferror@plt+0x1584>  // b.none
  402ed8:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  402edc:	add	x1, x0, #0x2b0
  402ee0:	strb	wzr, [x1, #80]
  402ee4:	ldr	x0, [x0, #688]
  402ee8:	cbz	x0, 40310c <ferror@plt+0x176c>
  402eec:	stp	x19, x20, [sp, #16]
  402ef0:	stp	x21, x22, [sp, #32]
  402ef4:	stp	x27, x28, [sp, #80]
  402ef8:	mov	x20, #0x0                   	// #0
  402efc:	mov	x21, #0x0                   	// #0
  402f00:	mov	x19, x1
  402f04:	adrp	x0, 409000 <ferror@plt+0x7660>
  402f08:	add	x0, x0, #0xe70
  402f0c:	str	x0, [sp, #104]
  402f10:	adrp	x0, 40a000 <ferror@plt+0x8660>
  402f14:	add	x0, x0, #0xae0
  402f18:	str	x0, [sp, #120]
  402f1c:	adrp	x23, 41d000 <ferror@plt+0x1b660>
  402f20:	b	402fe4 <ferror@plt+0x1644>
  402f24:	mov	x2, x24
  402f28:	mov	x1, x3
  402f2c:	bl	401830 <memcmp@plt>
  402f30:	cbnz	w0, 402ed8 <ferror@plt+0x1538>
  402f34:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  402f38:	ldrb	w0, [x0, #768]
  402f3c:	cbnz	w0, 40310c <ferror@plt+0x176c>
  402f40:	adrp	x0, 408000 <ferror@plt+0x6660>
  402f44:	add	x0, x0, #0xa10
  402f48:	bl	401810 <puts@plt>
  402f4c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  402f50:	mov	w1, #0x1                   	// #1
  402f54:	strb	w1, [x0, #768]
  402f58:	b	40310c <ferror@plt+0x176c>
  402f5c:	ldr	x3, [sp, #120]
  402f60:	ldr	w2, [x19, #16]
  402f64:	adrp	x1, 408000 <ferror@plt+0x6660>
  402f68:	add	x1, x1, #0x920
  402f6c:	mov	w0, #0x1                   	// #1
  402f70:	bl	401760 <__printf_chk@plt>
  402f74:	ldr	x3, [x19, #8]
  402f78:	add	x3, x3, x20
  402f7c:	ldr	x6, [x3, #8]
  402f80:	ldr	w5, [x3, #32]
  402f84:	ldr	w4, [x3, #28]
  402f88:	add	x3, x3, #0x10
  402f8c:	mov	x2, x26
  402f90:	sxtw	x1, w22
  402f94:	sxtw	x0, w25
  402f98:	blr	x6
  402f9c:	ldr	x0, [x19, #8]
  402fa0:	add	x0, x0, x20
  402fa4:	ldrb	w1, [x0, #24]
  402fa8:	cbnz	w1, 403020 <ferror@plt+0x1680>
  402fac:	ldr	x0, [x23, #656]
  402fb0:	ldr	x1, [x0, #40]
  402fb4:	ldr	x2, [x0, #48]
  402fb8:	cmp	x1, x2
  402fbc:	b.cs	4030f4 <ferror@plt+0x1754>  // b.hs, b.nlast
  402fc0:	add	x2, x1, #0x1
  402fc4:	str	x2, [x0, #40]
  402fc8:	mov	w0, #0xa                   	// #10
  402fcc:	strb	w0, [x1]
  402fd0:	add	x21, x21, #0x1
  402fd4:	add	x20, x20, #0x28
  402fd8:	ldr	x0, [x19]
  402fdc:	cmp	x0, x21
  402fe0:	b.ls	403100 <ferror@plt+0x1760>  // b.plast
  402fe4:	ldr	x22, [x19, #72]
  402fe8:	ldr	x0, [x19, #8]
  402fec:	add	x0, x0, x20
  402ff0:	ldr	w0, [x0, #4]
  402ff4:	ldr	x1, [sp, #104]
  402ff8:	ldrsw	x0, [x1, x0, lsl #2]
  402ffc:	udiv	x25, x22, x0
  403000:	sub	x22, x22, x24
  403004:	udiv	x22, x22, x0
  403008:	cbnz	x21, 402f5c <ferror@plt+0x15bc>
  40300c:	ldr	x2, [x19, #88]
  403010:	mov	w1, #0x0                   	// #0
  403014:	ldr	x0, [sp, #112]
  403018:	blr	x2
  40301c:	b	402f74 <ferror@plt+0x15d4>
  403020:	ldr	w2, [x0, #32]
  403024:	mul	w2, w2, w22
  403028:	sdiv	w25, w2, w25
  40302c:	ldr	w2, [x0, #28]
  403030:	ldr	x3, [sp, #120]
  403034:	madd	w2, w2, w22, w25
  403038:	adrp	x1, 408000 <ferror@plt+0x6660>
  40303c:	add	x1, x1, #0x920
  403040:	mov	w0, #0x1                   	// #1
  403044:	bl	401760 <__printf_chk@plt>
  403048:	ldr	x3, [x23, #656]
  40304c:	mov	x2, #0x3                   	// #3
  403050:	mov	x1, #0x1                   	// #1
  403054:	adrp	x0, 408000 <ferror@plt+0x6660>
  403058:	add	x0, x0, #0xa18
  40305c:	bl	401610 <fwrite_unlocked@plt>
  403060:	cbz	x24, 4030b8 <ferror@plt+0x1718>
  403064:	bl	401880 <__ctype_b_loc@plt>
  403068:	mov	x25, x0
  40306c:	add	x28, x26, x24
  403070:	mov	x22, x26
  403074:	mov	w27, #0x2e                  	// #46
  403078:	ldrb	w1, [x22], #1
  40307c:	and	x2, x1, #0xff
  403080:	ldr	x0, [x25]
  403084:	ldrh	w0, [x0, x2, lsl #1]
  403088:	tst	x0, #0x4000
  40308c:	csel	w1, w1, w27, ne  // ne = any
  403090:	ldr	x0, [x23, #656]
  403094:	ldr	x2, [x0, #40]
  403098:	ldr	x3, [x0, #48]
  40309c:	cmp	x2, x3
  4030a0:	b.cs	4030e0 <ferror@plt+0x1740>  // b.hs, b.nlast
  4030a4:	add	x3, x2, #0x1
  4030a8:	str	x3, [x0, #40]
  4030ac:	strb	w1, [x2]
  4030b0:	cmp	x28, x22
  4030b4:	b.ne	403078 <ferror@plt+0x16d8>  // b.any
  4030b8:	ldr	x0, [x23, #656]
  4030bc:	ldr	x1, [x0, #40]
  4030c0:	ldr	x2, [x0, #48]
  4030c4:	cmp	x1, x2
  4030c8:	b.cs	4030e8 <ferror@plt+0x1748>  // b.hs, b.nlast
  4030cc:	add	x2, x1, #0x1
  4030d0:	str	x2, [x0, #40]
  4030d4:	mov	w0, #0x3c                  	// #60
  4030d8:	strb	w0, [x1]
  4030dc:	b	402fac <ferror@plt+0x160c>
  4030e0:	bl	401800 <__overflow@plt>
  4030e4:	b	4030b0 <ferror@plt+0x1710>
  4030e8:	mov	w1, #0x3c                  	// #60
  4030ec:	bl	401800 <__overflow@plt>
  4030f0:	b	402fac <ferror@plt+0x160c>
  4030f4:	mov	w1, #0xa                   	// #10
  4030f8:	bl	401800 <__overflow@plt>
  4030fc:	b	402fd0 <ferror@plt+0x1630>
  403100:	ldp	x19, x20, [sp, #16]
  403104:	ldp	x21, x22, [sp, #32]
  403108:	ldp	x27, x28, [sp, #80]
  40310c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  403110:	strb	wzr, [x0, #505]
  403114:	ldp	x23, x24, [sp, #48]
  403118:	ldp	x25, x26, [sp, #64]
  40311c:	ldp	x29, x30, [sp], #128
  403120:	ret
  403124:	stp	x29, x30, [sp, #-128]!
  403128:	mov	x29, sp
  40312c:	cbz	x0, 403184 <ferror@plt+0x17e4>
  403130:	stp	x21, x22, [sp, #32]
  403134:	stp	x27, x28, [sp, #80]
  403138:	mov	x28, x0
  40313c:	ldrb	w0, [x0]
  403140:	mov	x22, x28
  403144:	cbz	w0, 40317c <ferror@plt+0x17dc>
  403148:	stp	x19, x20, [sp, #16]
  40314c:	stp	x23, x24, [sp, #48]
  403150:	stp	x25, x26, [sp, #64]
  403154:	adrp	x21, 41d000 <ferror@plt+0x1b660>
  403158:	add	x21, x21, #0x2b0
  40315c:	add	x0, x21, #0x68
  403160:	str	x0, [sp, #104]
  403164:	adrp	x0, 409000 <ferror@plt+0x7660>
  403168:	add	x0, x0, #0xe70
  40316c:	str	x0, [sp, #112]
  403170:	add	x0, x0, #0x180
  403174:	str	x0, [sp, #120]
  403178:	b	403648 <ferror@plt+0x1ca8>
  40317c:	mov	w0, #0x1                   	// #1
  403180:	b	4037c0 <ferror@plt+0x1e20>
  403184:	stp	x19, x20, [sp, #16]
  403188:	stp	x21, x22, [sp, #32]
  40318c:	stp	x23, x24, [sp, #48]
  403190:	stp	x25, x26, [sp, #64]
  403194:	stp	x27, x28, [sp, #80]
  403198:	adrp	x3, 409000 <ferror@plt+0x7660>
  40319c:	add	x3, x3, #0xe70
  4031a0:	add	x3, x3, #0xc0
  4031a4:	mov	w2, #0x3d8                 	// #984
  4031a8:	adrp	x1, 408000 <ferror@plt+0x6660>
  4031ac:	add	x1, x1, #0x9b8
  4031b0:	adrp	x0, 408000 <ferror@plt+0x6660>
  4031b4:	add	x0, x0, #0xa60
  4031b8:	bl	401970 <__assert_fail@plt>
  4031bc:	ldr	x0, [x21, #8]
  4031c0:	cbz	x0, 4031f4 <ferror@plt+0x1854>
  4031c4:	mov	x2, #0x2222222222222222    	// #2459565876494606882
  4031c8:	movk	x2, #0x222, lsl #48
  4031cc:	cmp	x1, x2
  4031d0:	b.cs	40321c <ferror@plt+0x187c>  // b.hs, b.nlast
  4031d4:	add	x2, x1, #0x1
  4031d8:	add	x1, x2, x1, lsr #1
  4031dc:	str	x1, [x21, #96]
  4031e0:	add	x1, x1, x1, lsl #2
  4031e4:	lsl	x1, x1, #3
  4031e8:	bl	4077bc <ferror@plt+0x5e1c>
  4031ec:	str	x0, [x21, #8]
  4031f0:	b	403658 <ferror@plt+0x1cb8>
  4031f4:	cbz	x1, 403220 <ferror@plt+0x1880>
  4031f8:	mov	x2, #0x28                  	// #40
  4031fc:	mul	x3, x1, x2
  403200:	umulh	x2, x1, x2
  403204:	cmp	x2, #0x0
  403208:	cset	x2, ne  // ne = any
  40320c:	cmp	x3, #0x0
  403210:	csinc	x2, x2, xzr, ge  // ge = tcont
  403214:	cbz	w2, 4031dc <ferror@plt+0x183c>
  403218:	bl	4079cc <ferror@plt+0x602c>
  40321c:	bl	4079cc <ferror@plt+0x602c>
  403220:	mov	x1, #0x3                   	// #3
  403224:	b	4031dc <ferror@plt+0x183c>
  403228:	adrp	x3, 409000 <ferror@plt+0x7660>
  40322c:	add	x3, x3, #0xe70
  403230:	add	x3, x3, #0xd8
  403234:	mov	w2, #0x286                 	// #646
  403238:	adrp	x1, 408000 <ferror@plt+0x6660>
  40323c:	add	x1, x1, #0x9b8
  403240:	adrp	x0, 408000 <ferror@plt+0x6660>
  403244:	add	x0, x0, #0xa70
  403248:	bl	401970 <__assert_fail@plt>
  40324c:	ldrb	w0, [x22, #1]
  403250:	cmp	w0, #0x4c
  403254:	b.eq	4033a0 <ferror@plt+0x1a00>  // b.none
  403258:	b.hi	403278 <ferror@plt+0x18d8>  // b.pmore
  40325c:	cmp	w0, #0x43
  403260:	b.eq	403394 <ferror@plt+0x19f4>  // b.none
  403264:	cmp	w0, #0x49
  403268:	b.ne	4032f8 <ferror@plt+0x1958>  // b.any
  40326c:	add	x20, x22, #0x2
  403270:	mov	x26, #0x4                   	// #4
  403274:	b	403288 <ferror@plt+0x18e8>
  403278:	add	x20, x22, #0x2
  40327c:	mov	x26, #0x2                   	// #2
  403280:	cmp	w0, #0x53
  403284:	b.ne	4032f8 <ferror@plt+0x1958>  // b.any
  403288:	ldr	x0, [sp, #104]
  40328c:	ldr	w25, [x0, x26, lsl #2]
  403290:	cmp	w2, #0x75
  403294:	b.eq	403484 <ferror@plt+0x1ae4>  // b.none
  403298:	b.hi	4033b4 <ferror@plt+0x1a14>  // b.pmore
  40329c:	cmp	w2, #0x64
  4032a0:	b.eq	403408 <ferror@plt+0x1a68>  // b.none
  4032a4:	cmp	w2, #0x6f
  4032a8:	b.ne	4034c8 <ferror@plt+0x1b28>  // b.any
  4032ac:	ldr	x0, [sp, #112]
  4032b0:	add	x0, x0, #0x138
  4032b4:	ldr	w26, [x0, x26, lsl #2]
  4032b8:	sub	w1, w25, #0x4
  4032bc:	adrp	x0, 408000 <ferror@plt+0x6660>
  4032c0:	add	x0, x0, #0xa38
  4032c4:	adrp	x5, 408000 <ferror@plt+0x6660>
  4032c8:	add	x5, x5, #0xa30
  4032cc:	cmp	w1, #0x2
  4032d0:	csel	x5, x5, x0, cc  // cc = lo, ul, last
  4032d4:	mov	w4, w26
  4032d8:	adrp	x3, 408000 <ferror@plt+0x6660>
  4032dc:	add	x3, x3, #0xad8
  4032e0:	mov	x2, #0x8                   	// #8
  4032e4:	mov	w1, #0x1                   	// #1
  4032e8:	add	x0, x23, #0x10
  4032ec:	bl	401630 <__sprintf_chk@plt>
  4032f0:	mov	w27, #0x2                   	// #2
  4032f4:	b	40344c <ferror@plt+0x1aac>
  4032f8:	add	x4, x22, #0x1
  4032fc:	sub	w1, w0, #0x30
  403300:	mov	x20, x4
  403304:	mov	x26, #0x4                   	// #4
  403308:	cmp	w1, #0x9
  40330c:	b.hi	403288 <ferror@plt+0x18e8>  // b.pmore
  403310:	add	x20, x22, #0x2
  403314:	sub	w0, w0, #0x30
  403318:	sxtw	x0, w0
  40331c:	mov	x26, #0x0                   	// #0
  403320:	mov	x3, #0xcccccccccccccccc    	// #-3689348814741910324
  403324:	movk	x3, #0xcccd
  403328:	add	x26, x26, x26, lsl #2
  40332c:	add	x26, x0, x26, lsl #1
  403330:	ldrb	w0, [x20]
  403334:	sub	w1, w0, #0x30
  403338:	cmp	w1, #0x9
  40333c:	b.hi	403820 <ferror@plt+0x1e80>  // b.pmore
  403340:	add	x20, x20, #0x1
  403344:	sub	w0, w0, #0x30
  403348:	sxtw	x0, w0
  40334c:	mvn	x1, x0
  403350:	umulh	x1, x1, x3
  403354:	cmp	x26, x1, lsr #3
  403358:	b.ls	403328 <ferror@plt+0x1988>  // b.plast
  40335c:	mov	w2, #0x5                   	// #5
  403360:	adrp	x1, 408000 <ferror@plt+0x6660>
  403364:	add	x1, x1, #0xbb8
  403368:	mov	x0, #0x0                   	// #0
  40336c:	bl	401920 <dcgettext@plt>
  403370:	mov	x19, x0
  403374:	mov	x0, x28
  403378:	bl	4071bc <ferror@plt+0x581c>
  40337c:	mov	x3, x0
  403380:	mov	x2, x19
  403384:	mov	w1, #0x0                   	// #0
  403388:	mov	w0, #0x0                   	// #0
  40338c:	bl	401650 <error@plt>
  403390:	b	4037b0 <ferror@plt+0x1e10>
  403394:	add	x20, x22, #0x2
  403398:	mov	x26, #0x1                   	// #1
  40339c:	b	403288 <ferror@plt+0x18e8>
  4033a0:	add	x20, x22, #0x2
  4033a4:	mov	x26, #0x8                   	// #8
  4033a8:	b	403288 <ferror@plt+0x18e8>
  4033ac:	mov	x26, #0x4                   	// #4
  4033b0:	b	403288 <ferror@plt+0x18e8>
  4033b4:	cmp	w2, #0x78
  4033b8:	b.ne	4034c8 <ferror@plt+0x1b28>  // b.any
  4033bc:	ldr	x0, [sp, #112]
  4033c0:	add	x0, x0, #0x1c8
  4033c4:	ldr	w26, [x0, x26, lsl #2]
  4033c8:	sub	w1, w25, #0x4
  4033cc:	adrp	x0, 408000 <ferror@plt+0x6660>
  4033d0:	add	x0, x0, #0xa58
  4033d4:	adrp	x5, 408000 <ferror@plt+0x6660>
  4033d8:	add	x5, x5, #0xa50
  4033dc:	cmp	w1, #0x2
  4033e0:	csel	x5, x5, x0, cc  // cc = lo, ul, last
  4033e4:	mov	w4, w26
  4033e8:	adrp	x3, 408000 <ferror@plt+0x6660>
  4033ec:	add	x3, x3, #0xad8
  4033f0:	mov	x2, #0x8                   	// #8
  4033f4:	mov	w1, #0x1                   	// #1
  4033f8:	add	x0, x23, #0x10
  4033fc:	bl	401630 <__sprintf_chk@plt>
  403400:	mov	w27, #0x3                   	// #3
  403404:	b	40344c <ferror@plt+0x1aac>
  403408:	ldr	x0, [sp, #112]
  40340c:	add	x0, x0, #0xf0
  403410:	ldr	w26, [x0, x26, lsl #2]
  403414:	sub	w1, w25, #0x4
  403418:	adrp	x0, 408000 <ferror@plt+0x6660>
  40341c:	add	x0, x0, #0xa28
  403420:	adrp	x4, 408000 <ferror@plt+0x6660>
  403424:	add	x4, x4, #0xa20
  403428:	cmp	w1, #0x2
  40342c:	csel	x4, x4, x0, cc  // cc = lo, ul, last
  403430:	adrp	x3, 408000 <ferror@plt+0x6660>
  403434:	add	x3, x3, #0xad0
  403438:	mov	x2, #0x8                   	// #8
  40343c:	mov	w1, #0x1                   	// #1
  403440:	add	x0, x23, #0x10
  403444:	bl	401630 <__sprintf_chk@plt>
  403448:	mov	w27, #0x0                   	// #0
  40344c:	add	x0, x23, #0x10
  403450:	bl	401620 <strlen@plt>
  403454:	cmp	x0, #0x7
  403458:	b.hi	4034cc <ferror@plt+0x1b2c>  // b.pmore
  40345c:	cmp	w25, #0x3
  403460:	b.eq	4037d0 <ferror@plt+0x1e30>  // b.none
  403464:	b.ls	4034f0 <ferror@plt+0x1b50>  // b.plast
  403468:	cmp	w25, #0x4
  40346c:	b.eq	4037dc <ferror@plt+0x1e3c>  // b.none
  403470:	cmp	w25, #0x5
  403474:	b.ne	403538 <ferror@plt+0x1b98>  // b.any
  403478:	adrp	x0, 401000 <mbrtowc@plt-0x5e0>
  40347c:	add	x0, x0, #0xebc
  403480:	b	403604 <ferror@plt+0x1c64>
  403484:	ldr	x0, [sp, #120]
  403488:	ldr	w26, [x0, x26, lsl #2]
  40348c:	sub	w1, w25, #0x4
  403490:	adrp	x0, 408000 <ferror@plt+0x6660>
  403494:	add	x0, x0, #0xa48
  403498:	adrp	x4, 408000 <ferror@plt+0x6660>
  40349c:	add	x4, x4, #0xa40
  4034a0:	cmp	w1, #0x2
  4034a4:	csel	x4, x4, x0, cc  // cc = lo, ul, last
  4034a8:	adrp	x3, 408000 <ferror@plt+0x6660>
  4034ac:	add	x3, x3, #0xad0
  4034b0:	mov	x2, #0x8                   	// #8
  4034b4:	mov	w1, #0x1                   	// #1
  4034b8:	add	x0, x23, #0x10
  4034bc:	bl	401630 <__sprintf_chk@plt>
  4034c0:	mov	w27, #0x1                   	// #1
  4034c4:	b	40344c <ferror@plt+0x1aac>
  4034c8:	bl	4017e0 <abort@plt>
  4034cc:	adrp	x3, 409000 <ferror@plt+0x7660>
  4034d0:	add	x3, x3, #0xe70
  4034d4:	add	x3, x3, #0xd8
  4034d8:	mov	w2, #0x2e9                 	// #745
  4034dc:	adrp	x1, 408000 <ferror@plt+0x6660>
  4034e0:	add	x1, x1, #0x9b8
  4034e4:	adrp	x0, 408000 <ferror@plt+0x6660>
  4034e8:	add	x0, x0, #0xae8
  4034ec:	bl	401970 <__assert_fail@plt>
  4034f0:	cmp	w25, #0x1
  4034f4:	b.eq	40351c <ferror@plt+0x1b7c>  // b.none
  4034f8:	cmp	w25, #0x2
  4034fc:	b.ne	403538 <ferror@plt+0x1b98>  // b.any
  403500:	adrp	x0, 402000 <ferror@plt+0x660>
  403504:	add	x1, x0, #0x144
  403508:	adrp	x0, 402000 <ferror@plt+0x660>
  40350c:	add	x0, x0, #0x20c
  403510:	cmp	w27, #0x0
  403514:	csel	x0, x0, x1, eq  // eq = none
  403518:	b	403604 <ferror@plt+0x1c64>
  40351c:	adrp	x0, 402000 <ferror@plt+0x660>
  403520:	add	x1, x0, #0x2d4
  403524:	adrp	x0, 402000 <ferror@plt+0x660>
  403528:	add	x0, x0, #0x364
  40352c:	cmp	w27, #0x0
  403530:	csel	x0, x0, x1, eq  // eq = none
  403534:	b	403604 <ferror@plt+0x1c64>
  403538:	bl	4017e0 <abort@plt>
  40353c:	mov	x20, x3
  403540:	mov	x25, #0x8                   	// #8
  403544:	b	403550 <ferror@plt+0x1bb0>
  403548:	add	x20, x22, #0x2
  40354c:	mov	x25, #0x4                   	// #4
  403550:	add	x0, x21, #0x90
  403554:	ldr	w25, [x0, x25, lsl #2]
  403558:	bl	4016b0 <localeconv@plt>
  40355c:	ldr	x0, [x0]
  403560:	ldrb	w1, [x0]
  403564:	mov	x26, #0x1                   	// #1
  403568:	cbz	w1, 403574 <ferror@plt+0x1bd4>
  40356c:	bl	401620 <strlen@plt>
  403570:	mov	x26, x0
  403574:	cmp	w25, #0x7
  403578:	b.eq	4035d4 <ferror@plt+0x1c34>  // b.none
  40357c:	cmp	w25, #0x8
  403580:	b.ne	4035b8 <ferror@plt+0x1c18>  // b.any
  403584:	add	w26, w26, #0x2b
  403588:	adrp	x0, 402000 <ferror@plt+0x660>
  40358c:	add	x0, x0, #0x3f4
  403590:	mov	w27, #0x4                   	// #4
  403594:	b	403604 <ferror@plt+0x1c64>
  403598:	add	x20, x22, #0x2
  40359c:	mov	x25, #0x8                   	// #8
  4035a0:	b	403550 <ferror@plt+0x1bb0>
  4035a4:	add	x20, x22, #0x2
  4035a8:	mov	x25, #0x10                  	// #16
  4035ac:	b	403550 <ferror@plt+0x1bb0>
  4035b0:	mov	x25, #0x8                   	// #8
  4035b4:	b	403550 <ferror@plt+0x1bb0>
  4035b8:	cmp	w25, #0x6
  4035bc:	b.ne	4035e8 <ferror@plt+0x1c48>  // b.any
  4035c0:	add	w26, w26, #0xe
  4035c4:	adrp	x0, 402000 <ferror@plt+0x660>
  4035c8:	add	x0, x0, #0x5ec
  4035cc:	mov	w27, #0x4                   	// #4
  4035d0:	b	403604 <ferror@plt+0x1c64>
  4035d4:	add	w26, w26, #0x17
  4035d8:	adrp	x0, 402000 <ferror@plt+0x660>
  4035dc:	add	x0, x0, #0x4f0
  4035e0:	mov	w27, #0x4                   	// #4
  4035e4:	b	403604 <ferror@plt+0x1c64>
  4035e8:	bl	4017e0 <abort@plt>
  4035ec:	add	x20, x22, #0x1
  4035f0:	mov	w26, #0x3                   	// #3
  4035f4:	adrp	x0, 401000 <mbrtowc@plt-0x5e0>
  4035f8:	add	x0, x0, #0xddc
  4035fc:	mov	w27, #0x5                   	// #5
  403600:	mov	w25, #0x1                   	// #1
  403604:	str	w25, [x23, #4]
  403608:	str	w27, [x24, x19]
  40360c:	str	x0, [x23, #8]
  403610:	str	w26, [x23, #28]
  403614:	ldrb	w0, [x20]
  403618:	cmp	w0, #0x7a
  40361c:	cset	w1, eq  // eq = none
  403620:	strb	w1, [x23, #24]
  403624:	cinc	x20, x20, eq  // eq = none
  403628:	cmp	x22, x20
  40362c:	b.eq	4037e8 <ferror@plt+0x1e48>  // b.none
  403630:	ldr	x0, [x21]
  403634:	add	x0, x0, #0x1
  403638:	str	x0, [x21]
  40363c:	ldrb	w0, [x20]
  403640:	cbz	w0, 40380c <ferror@plt+0x1e6c>
  403644:	mov	x22, x20
  403648:	ldr	x1, [x21, #96]
  40364c:	ldr	x0, [x21]
  403650:	cmp	x1, x0
  403654:	b.ls	4031bc <ferror@plt+0x181c>  // b.plast
  403658:	ldr	x19, [x21]
  40365c:	add	x19, x19, x19, lsl #2
  403660:	lsl	x19, x19, #3
  403664:	ldr	x24, [x21, #8]
  403668:	adds	x23, x24, x19
  40366c:	b.eq	403228 <ferror@plt+0x1888>  // b.none
  403670:	ldrb	w2, [x22]
  403674:	cmp	w2, #0x61
  403678:	b.eq	4035ec <ferror@plt+0x1c4c>  // b.none
  40367c:	sub	w1, w2, #0x63
  403680:	and	w1, w1, #0xff
  403684:	cmp	w1, #0x15
  403688:	b.hi	403774 <ferror@plt+0x1dd4>  // b.pmore
  40368c:	mov	x0, #0x1                   	// #1
  403690:	lsl	x0, x0, x1
  403694:	mov	x25, #0x1002                	// #4098
  403698:	movk	x25, #0x24, lsl #16
  40369c:	ands	x25, x0, x25
  4036a0:	b.ne	40324c <ferror@plt+0x18ac>  // b.any
  4036a4:	cbz	w1, 403758 <ferror@plt+0x1db8>
  4036a8:	tbz	w0, #3, 403774 <ferror@plt+0x1dd4>
  4036ac:	ldrb	w0, [x22, #1]
  4036b0:	cmp	w0, #0x46
  4036b4:	b.eq	403548 <ferror@plt+0x1ba8>  // b.none
  4036b8:	cmp	w0, #0x4c
  4036bc:	b.eq	4035a4 <ferror@plt+0x1c04>  // b.none
  4036c0:	cmp	w0, #0x44
  4036c4:	b.eq	403598 <ferror@plt+0x1bf8>  // b.none
  4036c8:	add	x3, x22, #0x1
  4036cc:	sub	w1, w0, #0x30
  4036d0:	cmp	w1, #0x9
  4036d4:	b.hi	40353c <ferror@plt+0x1b9c>  // b.pmore
  4036d8:	add	x20, x22, #0x2
  4036dc:	sub	w0, w0, #0x30
  4036e0:	sxtw	x0, w0
  4036e4:	mov	x2, #0xcccccccccccccccc    	// #-3689348814741910324
  4036e8:	movk	x2, #0xcccd
  4036ec:	add	x25, x25, x25, lsl #2
  4036f0:	add	x25, x0, x25, lsl #1
  4036f4:	ldrb	w0, [x20]
  4036f8:	sub	w1, w0, #0x30
  4036fc:	cmp	w1, #0x9
  403700:	b.hi	403878 <ferror@plt+0x1ed8>  // b.pmore
  403704:	add	x20, x20, #0x1
  403708:	sub	w0, w0, #0x30
  40370c:	sxtw	x0, w0
  403710:	mvn	x1, x0
  403714:	umulh	x1, x1, x2
  403718:	cmp	x25, x1, lsr #3
  40371c:	b.ls	4036ec <ferror@plt+0x1d4c>  // b.plast
  403720:	mov	w2, #0x5                   	// #5
  403724:	adrp	x1, 408000 <ferror@plt+0x6660>
  403728:	add	x1, x1, #0xbb8
  40372c:	mov	x0, #0x0                   	// #0
  403730:	bl	401920 <dcgettext@plt>
  403734:	mov	x19, x0
  403738:	mov	x0, x28
  40373c:	bl	4071bc <ferror@plt+0x581c>
  403740:	mov	x3, x0
  403744:	mov	x2, x19
  403748:	mov	w1, #0x0                   	// #0
  40374c:	mov	w0, #0x0                   	// #0
  403750:	bl	401650 <error@plt>
  403754:	b	4037b0 <ferror@plt+0x1e10>
  403758:	add	x20, x22, #0x1
  40375c:	mov	w26, #0x3                   	// #3
  403760:	adrp	x0, 402000 <ferror@plt+0x660>
  403764:	add	x0, x0, #0x6e8
  403768:	mov	w27, #0x6                   	// #6
  40376c:	mov	w25, #0x1                   	// #1
  403770:	b	403604 <ferror@plt+0x1c64>
  403774:	mov	w2, #0x5                   	// #5
  403778:	adrp	x1, 408000 <ferror@plt+0x6660>
  40377c:	add	x1, x1, #0xb78
  403780:	mov	x0, #0x0                   	// #0
  403784:	bl	401920 <dcgettext@plt>
  403788:	mov	x19, x0
  40378c:	ldrb	w20, [x22]
  403790:	mov	x0, x28
  403794:	bl	4071bc <ferror@plt+0x581c>
  403798:	mov	x4, x0
  40379c:	mov	w3, w20
  4037a0:	mov	x2, x19
  4037a4:	mov	w1, #0x0                   	// #0
  4037a8:	mov	w0, #0x0                   	// #0
  4037ac:	bl	401650 <error@plt>
  4037b0:	mov	w0, #0x0                   	// #0
  4037b4:	ldp	x19, x20, [sp, #16]
  4037b8:	ldp	x23, x24, [sp, #48]
  4037bc:	ldp	x25, x26, [sp, #64]
  4037c0:	ldp	x21, x22, [sp, #32]
  4037c4:	ldp	x27, x28, [sp, #80]
  4037c8:	ldp	x29, x30, [sp], #128
  4037cc:	ret
  4037d0:	adrp	x0, 402000 <ferror@plt+0x660>
  4037d4:	add	x0, x0, #0x6c
  4037d8:	b	403604 <ferror@plt+0x1c64>
  4037dc:	adrp	x0, 401000 <mbrtowc@plt-0x5e0>
  4037e0:	add	x0, x0, #0xf94
  4037e4:	b	403604 <ferror@plt+0x1c64>
  4037e8:	adrp	x3, 409000 <ferror@plt+0x7660>
  4037ec:	add	x3, x3, #0xe70
  4037f0:	add	x3, x3, #0xc0
  4037f4:	mov	w2, #0x3e4                 	// #996
  4037f8:	adrp	x1, 408000 <ferror@plt+0x6660>
  4037fc:	add	x1, x1, #0x9b8
  403800:	adrp	x0, 408000 <ferror@plt+0x6660>
  403804:	add	x0, x0, #0xba8
  403808:	bl	401970 <__assert_fail@plt>
  40380c:	mov	w0, #0x1                   	// #1
  403810:	ldp	x19, x20, [sp, #16]
  403814:	ldp	x23, x24, [sp, #48]
  403818:	ldp	x25, x26, [sp, #64]
  40381c:	b	4037c0 <ferror@plt+0x1e20>
  403820:	cmp	x4, x20
  403824:	b.eq	4033ac <ferror@plt+0x1a0c>  // b.none
  403828:	cmp	x26, #0x8
  40382c:	b.hi	40383c <ferror@plt+0x1e9c>  // b.pmore
  403830:	ldr	x0, [sp, #104]
  403834:	ldr	w0, [x0, x26, lsl #2]
  403838:	cbnz	w0, 403288 <ferror@plt+0x18e8>
  40383c:	mov	w2, #0x5                   	// #5
  403840:	adrp	x1, 408000 <ferror@plt+0x6660>
  403844:	add	x1, x1, #0xa80
  403848:	mov	x0, #0x0                   	// #0
  40384c:	bl	401920 <dcgettext@plt>
  403850:	mov	x19, x0
  403854:	mov	x0, x28
  403858:	bl	4071bc <ferror@plt+0x581c>
  40385c:	mov	x4, x26
  403860:	mov	x3, x0
  403864:	mov	x2, x19
  403868:	mov	w1, #0x0                   	// #0
  40386c:	mov	w0, #0x0                   	// #0
  403870:	bl	401650 <error@plt>
  403874:	b	4037b0 <ferror@plt+0x1e10>
  403878:	cmp	x3, x20
  40387c:	b.eq	4035b0 <ferror@plt+0x1c10>  // b.none
  403880:	cmp	x25, #0x10
  403884:	b.hi	403894 <ferror@plt+0x1ef4>  // b.pmore
  403888:	add	x0, x21, #0x90
  40388c:	ldr	w0, [x0, x25, lsl #2]
  403890:	cbnz	w0, 403550 <ferror@plt+0x1bb0>
  403894:	mov	w2, #0x5                   	// #5
  403898:	adrp	x1, 408000 <ferror@plt+0x6660>
  40389c:	add	x1, x1, #0xb20
  4038a0:	mov	x0, #0x0                   	// #0
  4038a4:	bl	401920 <dcgettext@plt>
  4038a8:	mov	x19, x0
  4038ac:	mov	x0, x28
  4038b0:	bl	4071bc <ferror@plt+0x581c>
  4038b4:	mov	x4, x25
  4038b8:	mov	x3, x0
  4038bc:	mov	x2, x19
  4038c0:	mov	w1, #0x0                   	// #0
  4038c4:	mov	w0, #0x0                   	// #0
  4038c8:	bl	401650 <error@plt>
  4038cc:	b	4037b0 <ferror@plt+0x1e10>
  4038d0:	stp	x29, x30, [sp, #-160]!
  4038d4:	mov	x29, sp
  4038d8:	stp	x19, x20, [sp, #16]
  4038dc:	str	x21, [sp, #32]
  4038e0:	mov	w20, w0
  4038e4:	cbz	w0, 403924 <ferror@plt+0x1f84>
  4038e8:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4038ec:	ldr	x19, [x0, #632]
  4038f0:	mov	w2, #0x5                   	// #5
  4038f4:	adrp	x1, 408000 <ferror@plt+0x6660>
  4038f8:	add	x1, x1, #0xbe8
  4038fc:	mov	x0, #0x0                   	// #0
  403900:	bl	401920 <dcgettext@plt>
  403904:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  403908:	ldr	x3, [x1, #960]
  40390c:	mov	x2, x0
  403910:	mov	w1, #0x1                   	// #1
  403914:	mov	x0, x19
  403918:	bl	401860 <__fprintf_chk@plt>
  40391c:	mov	w0, w20
  403920:	bl	401640 <exit@plt>
  403924:	mov	w2, #0x5                   	// #5
  403928:	adrp	x1, 408000 <ferror@plt+0x6660>
  40392c:	add	x1, x1, #0xc10
  403930:	mov	x0, #0x0                   	// #0
  403934:	bl	401920 <dcgettext@plt>
  403938:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  40393c:	ldr	x2, [x1, #960]
  403940:	mov	x4, x2
  403944:	mov	x3, x2
  403948:	mov	x1, x0
  40394c:	mov	w0, #0x1                   	// #1
  403950:	bl	401760 <__printf_chk@plt>
  403954:	mov	w2, #0x5                   	// #5
  403958:	adrp	x1, 408000 <ferror@plt+0x6660>
  40395c:	add	x1, x1, #0xcb8
  403960:	mov	x0, #0x0                   	// #0
  403964:	bl	401920 <dcgettext@plt>
  403968:	adrp	x19, 41d000 <ferror@plt+0x1b660>
  40396c:	ldr	x1, [x19, #656]
  403970:	bl	401930 <fputs_unlocked@plt>
  403974:	mov	w2, #0x5                   	// #5
  403978:	adrp	x1, 408000 <ferror@plt+0x6660>
  40397c:	add	x1, x1, #0xd70
  403980:	mov	x0, #0x0                   	// #0
  403984:	bl	401920 <dcgettext@plt>
  403988:	ldr	x1, [x19, #656]
  40398c:	bl	401930 <fputs_unlocked@plt>
  403990:	mov	w2, #0x5                   	// #5
  403994:	adrp	x1, 408000 <ferror@plt+0x6660>
  403998:	add	x1, x1, #0xda8
  40399c:	mov	x0, #0x0                   	// #0
  4039a0:	bl	401920 <dcgettext@plt>
  4039a4:	ldr	x1, [x19, #656]
  4039a8:	bl	401930 <fputs_unlocked@plt>
  4039ac:	mov	w2, #0x5                   	// #5
  4039b0:	adrp	x1, 408000 <ferror@plt+0x6660>
  4039b4:	add	x1, x1, #0xf30
  4039b8:	mov	x0, #0x0                   	// #0
  4039bc:	bl	401920 <dcgettext@plt>
  4039c0:	ldr	x1, [x19, #656]
  4039c4:	bl	401930 <fputs_unlocked@plt>
  4039c8:	mov	w2, #0x5                   	// #5
  4039cc:	adrp	x1, 408000 <ferror@plt+0x6660>
  4039d0:	add	x1, x1, #0xf80
  4039d4:	mov	x0, #0x0                   	// #0
  4039d8:	bl	401920 <dcgettext@plt>
  4039dc:	ldr	x1, [x19, #656]
  4039e0:	bl	401930 <fputs_unlocked@plt>
  4039e4:	mov	w2, #0x5                   	// #5
  4039e8:	adrp	x1, 409000 <ferror@plt+0x7660>
  4039ec:	add	x1, x1, #0xa0
  4039f0:	mov	x0, #0x0                   	// #0
  4039f4:	bl	401920 <dcgettext@plt>
  4039f8:	ldr	x1, [x19, #656]
  4039fc:	bl	401930 <fputs_unlocked@plt>
  403a00:	mov	w2, #0x5                   	// #5
  403a04:	adrp	x1, 409000 <ferror@plt+0x7660>
  403a08:	add	x1, x1, #0x2c8
  403a0c:	mov	x0, #0x0                   	// #0
  403a10:	bl	401920 <dcgettext@plt>
  403a14:	ldr	x1, [x19, #656]
  403a18:	bl	401930 <fputs_unlocked@plt>
  403a1c:	mov	w2, #0x5                   	// #5
  403a20:	adrp	x1, 409000 <ferror@plt+0x7660>
  403a24:	add	x1, x1, #0x2f8
  403a28:	mov	x0, #0x0                   	// #0
  403a2c:	bl	401920 <dcgettext@plt>
  403a30:	ldr	x1, [x19, #656]
  403a34:	bl	401930 <fputs_unlocked@plt>
  403a38:	mov	w2, #0x5                   	// #5
  403a3c:	adrp	x1, 409000 <ferror@plt+0x7660>
  403a40:	add	x1, x1, #0x330
  403a44:	mov	x0, #0x0                   	// #0
  403a48:	bl	401920 <dcgettext@plt>
  403a4c:	ldr	x1, [x19, #656]
  403a50:	bl	401930 <fputs_unlocked@plt>
  403a54:	mov	w2, #0x5                   	// #5
  403a58:	adrp	x1, 409000 <ferror@plt+0x7660>
  403a5c:	add	x1, x1, #0x470
  403a60:	mov	x0, #0x0                   	// #0
  403a64:	bl	401920 <dcgettext@plt>
  403a68:	ldr	x1, [x19, #656]
  403a6c:	bl	401930 <fputs_unlocked@plt>
  403a70:	mov	w2, #0x5                   	// #5
  403a74:	adrp	x1, 409000 <ferror@plt+0x7660>
  403a78:	add	x1, x1, #0x588
  403a7c:	mov	x0, #0x0                   	// #0
  403a80:	bl	401920 <dcgettext@plt>
  403a84:	ldr	x1, [x19, #656]
  403a88:	bl	401930 <fputs_unlocked@plt>
  403a8c:	mov	w2, #0x5                   	// #5
  403a90:	adrp	x1, 409000 <ferror@plt+0x7660>
  403a94:	add	x1, x1, #0x630
  403a98:	mov	x0, #0x0                   	// #0
  403a9c:	bl	401920 <dcgettext@plt>
  403aa0:	ldr	x1, [x19, #656]
  403aa4:	bl	401930 <fputs_unlocked@plt>
  403aa8:	mov	w2, #0x5                   	// #5
  403aac:	adrp	x1, 409000 <ferror@plt+0x7660>
  403ab0:	add	x1, x1, #0x730
  403ab4:	mov	x0, #0x0                   	// #0
  403ab8:	bl	401920 <dcgettext@plt>
  403abc:	ldr	x1, [x19, #656]
  403ac0:	bl	401930 <fputs_unlocked@plt>
  403ac4:	mov	w2, #0x5                   	// #5
  403ac8:	adrp	x1, 409000 <ferror@plt+0x7660>
  403acc:	add	x1, x1, #0x828
  403ad0:	mov	x0, #0x0                   	// #0
  403ad4:	bl	401920 <dcgettext@plt>
  403ad8:	ldr	x1, [x19, #656]
  403adc:	bl	401930 <fputs_unlocked@plt>
  403ae0:	mov	w2, #0x5                   	// #5
  403ae4:	adrp	x1, 409000 <ferror@plt+0x7660>
  403ae8:	add	x1, x1, #0x888
  403aec:	mov	x0, #0x0                   	// #0
  403af0:	bl	401920 <dcgettext@plt>
  403af4:	ldr	x1, [x19, #656]
  403af8:	bl	401930 <fputs_unlocked@plt>
  403afc:	adrp	x2, 409000 <ferror@plt+0x7660>
  403b00:	add	x2, x2, #0xe70
  403b04:	ldr	x1, [x2, #528]
  403b08:	ldr	x0, [x2, #536]
  403b0c:	add	x2, x2, #0x210
  403b10:	str	x1, [sp, #48]
  403b14:	str	x0, [sp, #56]
  403b18:	ldp	x4, x5, [x2, #16]
  403b1c:	stp	x4, x5, [sp, #64]
  403b20:	ldp	x4, x5, [x2, #32]
  403b24:	stp	x4, x5, [sp, #80]
  403b28:	ldp	x4, x5, [x2, #48]
  403b2c:	stp	x4, x5, [sp, #96]
  403b30:	ldp	x4, x5, [x2, #64]
  403b34:	stp	x4, x5, [sp, #112]
  403b38:	ldp	x4, x5, [x2, #80]
  403b3c:	stp	x4, x5, [sp, #128]
  403b40:	ldp	x2, x3, [x2, #96]
  403b44:	stp	x2, x3, [sp, #144]
  403b48:	add	x19, sp, #0x30
  403b4c:	cbz	x1, 403b70 <ferror@plt+0x21d0>
  403b50:	add	x19, sp, #0x30
  403b54:	adrp	x21, 408000 <ferror@plt+0x6660>
  403b58:	add	x21, x21, #0xbd0
  403b5c:	mov	x0, x21
  403b60:	bl	401870 <strcmp@plt>
  403b64:	cbz	w0, 403b70 <ferror@plt+0x21d0>
  403b68:	ldr	x1, [x19, #16]!
  403b6c:	cbnz	x1, 403b5c <ferror@plt+0x21bc>
  403b70:	ldr	x19, [x19, #8]
  403b74:	cbz	x19, 403cc4 <ferror@plt+0x2324>
  403b78:	mov	w2, #0x5                   	// #5
  403b7c:	adrp	x1, 409000 <ferror@plt+0x7660>
  403b80:	add	x1, x1, #0x970
  403b84:	mov	x0, #0x0                   	// #0
  403b88:	bl	401920 <dcgettext@plt>
  403b8c:	adrp	x3, 409000 <ferror@plt+0x7660>
  403b90:	add	x3, x3, #0x988
  403b94:	adrp	x2, 409000 <ferror@plt+0x7660>
  403b98:	add	x2, x2, #0x9b0
  403b9c:	mov	x1, x0
  403ba0:	mov	w0, #0x1                   	// #1
  403ba4:	bl	401760 <__printf_chk@plt>
  403ba8:	mov	x1, #0x0                   	// #0
  403bac:	mov	w0, #0x5                   	// #5
  403bb0:	bl	401990 <setlocale@plt>
  403bb4:	cbz	x0, 403bcc <ferror@plt+0x222c>
  403bb8:	mov	x2, #0x3                   	// #3
  403bbc:	adrp	x1, 409000 <ferror@plt+0x7660>
  403bc0:	add	x1, x1, #0x9c0
  403bc4:	bl	401720 <strncmp@plt>
  403bc8:	cbnz	w0, 403c48 <ferror@plt+0x22a8>
  403bcc:	mov	w2, #0x5                   	// #5
  403bd0:	adrp	x1, 409000 <ferror@plt+0x7660>
  403bd4:	add	x1, x1, #0xa10
  403bd8:	mov	x0, #0x0                   	// #0
  403bdc:	bl	401920 <dcgettext@plt>
  403be0:	adrp	x21, 408000 <ferror@plt+0x6660>
  403be4:	add	x21, x21, #0xbd0
  403be8:	mov	x3, x21
  403bec:	adrp	x2, 409000 <ferror@plt+0x7660>
  403bf0:	add	x2, x2, #0x988
  403bf4:	mov	x1, x0
  403bf8:	mov	w0, #0x1                   	// #1
  403bfc:	bl	401760 <__printf_chk@plt>
  403c00:	mov	w2, #0x5                   	// #5
  403c04:	adrp	x1, 409000 <ferror@plt+0x7660>
  403c08:	add	x1, x1, #0xa30
  403c0c:	mov	x0, #0x0                   	// #0
  403c10:	bl	401920 <dcgettext@plt>
  403c14:	mov	x1, x0
  403c18:	adrp	x3, 40a000 <ferror@plt+0x8660>
  403c1c:	add	x0, x3, #0xae0
  403c20:	adrp	x3, 408000 <ferror@plt+0x6660>
  403c24:	add	x3, x3, #0xbd8
  403c28:	cmp	x19, x21
  403c2c:	csel	x3, x3, x0, eq  // eq = none
  403c30:	mov	x2, x19
  403c34:	mov	w0, #0x1                   	// #1
  403c38:	bl	401760 <__printf_chk@plt>
  403c3c:	b	40391c <ferror@plt+0x1f7c>
  403c40:	adrp	x19, 408000 <ferror@plt+0x6660>
  403c44:	add	x19, x19, #0xbd0
  403c48:	mov	w2, #0x5                   	// #5
  403c4c:	adrp	x1, 409000 <ferror@plt+0x7660>
  403c50:	add	x1, x1, #0x9c8
  403c54:	mov	x0, #0x0                   	// #0
  403c58:	bl	401920 <dcgettext@plt>
  403c5c:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  403c60:	ldr	x1, [x1, #656]
  403c64:	bl	401930 <fputs_unlocked@plt>
  403c68:	b	403bcc <ferror@plt+0x222c>
  403c6c:	mov	w2, #0x5                   	// #5
  403c70:	adrp	x1, 409000 <ferror@plt+0x7660>
  403c74:	add	x1, x1, #0xa10
  403c78:	mov	x0, #0x0                   	// #0
  403c7c:	bl	401920 <dcgettext@plt>
  403c80:	adrp	x19, 408000 <ferror@plt+0x6660>
  403c84:	add	x19, x19, #0xbd0
  403c88:	mov	x3, x19
  403c8c:	adrp	x2, 409000 <ferror@plt+0x7660>
  403c90:	add	x2, x2, #0x988
  403c94:	mov	x1, x0
  403c98:	mov	w0, #0x1                   	// #1
  403c9c:	bl	401760 <__printf_chk@plt>
  403ca0:	mov	w2, #0x5                   	// #5
  403ca4:	adrp	x1, 409000 <ferror@plt+0x7660>
  403ca8:	add	x1, x1, #0xa30
  403cac:	mov	x0, #0x0                   	// #0
  403cb0:	bl	401920 <dcgettext@plt>
  403cb4:	mov	x1, x0
  403cb8:	adrp	x2, 408000 <ferror@plt+0x6660>
  403cbc:	add	x3, x2, #0xbd8
  403cc0:	b	403c30 <ferror@plt+0x2290>
  403cc4:	mov	w2, #0x5                   	// #5
  403cc8:	adrp	x1, 409000 <ferror@plt+0x7660>
  403ccc:	add	x1, x1, #0x970
  403cd0:	mov	x0, #0x0                   	// #0
  403cd4:	bl	401920 <dcgettext@plt>
  403cd8:	adrp	x3, 409000 <ferror@plt+0x7660>
  403cdc:	add	x3, x3, #0x988
  403ce0:	adrp	x2, 409000 <ferror@plt+0x7660>
  403ce4:	add	x2, x2, #0x9b0
  403ce8:	mov	x1, x0
  403cec:	mov	w0, #0x1                   	// #1
  403cf0:	bl	401760 <__printf_chk@plt>
  403cf4:	mov	x1, #0x0                   	// #0
  403cf8:	mov	w0, #0x5                   	// #5
  403cfc:	bl	401990 <setlocale@plt>
  403d00:	cbz	x0, 403c6c <ferror@plt+0x22cc>
  403d04:	mov	x2, #0x3                   	// #3
  403d08:	adrp	x1, 409000 <ferror@plt+0x7660>
  403d0c:	add	x1, x1, #0x9c0
  403d10:	bl	401720 <strncmp@plt>
  403d14:	cbnz	w0, 403c40 <ferror@plt+0x22a0>
  403d18:	mov	w2, #0x5                   	// #5
  403d1c:	adrp	x1, 409000 <ferror@plt+0x7660>
  403d20:	add	x1, x1, #0xa10
  403d24:	mov	x0, #0x0                   	// #0
  403d28:	bl	401920 <dcgettext@plt>
  403d2c:	adrp	x19, 408000 <ferror@plt+0x6660>
  403d30:	add	x19, x19, #0xbd0
  403d34:	mov	x3, x19
  403d38:	adrp	x2, 409000 <ferror@plt+0x7660>
  403d3c:	add	x2, x2, #0x988
  403d40:	mov	x1, x0
  403d44:	mov	w0, #0x1                   	// #1
  403d48:	bl	401760 <__printf_chk@plt>
  403d4c:	mov	w2, #0x5                   	// #5
  403d50:	adrp	x1, 409000 <ferror@plt+0x7660>
  403d54:	add	x1, x1, #0xa30
  403d58:	mov	x0, #0x0                   	// #0
  403d5c:	bl	401920 <dcgettext@plt>
  403d60:	mov	x1, x0
  403d64:	adrp	x3, 408000 <ferror@plt+0x6660>
  403d68:	add	x3, x3, #0xbd8
  403d6c:	b	403c30 <ferror@plt+0x2290>
  403d70:	stp	x29, x30, [sp, #-144]!
  403d74:	mov	x29, sp
  403d78:	stp	x19, x20, [sp, #16]
  403d7c:	stp	x21, x22, [sp, #32]
  403d80:	stp	x23, x24, [sp, #48]
  403d84:	stp	x25, x26, [sp, #64]
  403d88:	stp	x27, x28, [sp, #80]
  403d8c:	mov	w22, w0
  403d90:	mov	x21, x1
  403d94:	ldr	x0, [x1]
  403d98:	bl	405704 <ferror@plt+0x3d64>
  403d9c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  403da0:	add	x1, x1, #0xae0
  403da4:	mov	w0, #0x6                   	// #6
  403da8:	bl	401990 <setlocale@plt>
  403dac:	adrp	x19, 408000 <ferror@plt+0x6660>
  403db0:	add	x19, x19, #0x880
  403db4:	adrp	x1, 409000 <ferror@plt+0x7660>
  403db8:	add	x1, x1, #0xa68
  403dbc:	mov	x0, x19
  403dc0:	bl	401730 <bindtextdomain@plt>
  403dc4:	mov	x0, x19
  403dc8:	bl	401840 <textdomain@plt>
  403dcc:	adrp	x0, 405000 <ferror@plt+0x3660>
  403dd0:	add	x0, x0, #0x208
  403dd4:	bl	408830 <ferror@plt+0x6e90>
  403dd8:	mov	x0, #0x0                   	// #0
  403ddc:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  403de0:	add	x1, x1, #0x2b0
  403de4:	add	x1, x1, #0x68
  403de8:	str	wzr, [x1, x0, lsl #2]
  403dec:	add	x0, x0, #0x1
  403df0:	cmp	x0, #0x9
  403df4:	b.ne	403de8 <ferror@plt+0x2448>  // b.any
  403df8:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  403dfc:	add	x1, x1, #0x2b0
  403e00:	mov	w2, #0x1                   	// #1
  403e04:	str	w2, [x1, #108]
  403e08:	mov	w2, #0x2                   	// #2
  403e0c:	str	w2, [x1, #112]
  403e10:	mov	w2, #0x3                   	// #3
  403e14:	str	w2, [x1, #120]
  403e18:	mov	w2, #0x5                   	// #5
  403e1c:	str	w2, [x1, #136]
  403e20:	add	x0, x1, #0x90
  403e24:	add	x1, x1, #0xd4
  403e28:	str	wzr, [x0], #4
  403e2c:	cmp	x0, x1
  403e30:	b.ne	403e28 <ferror@plt+0x2488>  // b.any
  403e34:	adrp	x4, 41d000 <ferror@plt+0x1b660>
  403e38:	add	x0, x4, #0x2b0
  403e3c:	mov	w2, #0x6                   	// #6
  403e40:	str	w2, [x0, #160]
  403e44:	mov	w3, #0x8                   	// #8
  403e48:	str	w3, [x0, #208]
  403e4c:	mov	w2, #0x7                   	// #7
  403e50:	str	w2, [x0, #176]
  403e54:	str	xzr, [x4, #688]
  403e58:	str	xzr, [x0, #96]
  403e5c:	str	xzr, [x0, #8]
  403e60:	adrp	x1, 401000 <mbrtowc@plt-0x5e0>
  403e64:	add	x1, x1, #0xb74
  403e68:	str	x1, [x0, #88]
  403e6c:	str	w3, [x0, #20]
  403e70:	str	w2, [x0, #16]
  403e74:	strb	wzr, [x0, #66]
  403e78:	mov	w19, #0x1                   	// #1
  403e7c:	mov	w26, #0x0                   	// #0
  403e80:	mov	w25, #0x0                   	// #0
  403e84:	adrp	x20, 409000 <ferror@plt+0x7660>
  403e88:	add	x20, x20, #0xe70
  403e8c:	add	x23, x20, #0x290
  403e90:	mov	x24, x0
  403e94:	add	x27, x0, #0xe0
  403e98:	mov	w0, #0xffffffff            	// #-1
  403e9c:	str	w0, [sp, #120]
  403ea0:	add	x4, sp, #0x78
  403ea4:	mov	x3, x23
  403ea8:	add	x2, x20, #0x410
  403eac:	mov	x1, x21
  403eb0:	mov	w0, w22
  403eb4:	bl	401850 <getopt_long@plt>
  403eb8:	cmn	w0, #0x1
  403ebc:	b.eq	404370 <ferror@plt+0x29d0>  // b.none
  403ec0:	cmp	w0, #0x101
  403ec4:	b.gt	404358 <ferror@plt+0x29b8>
  403ec8:	cmp	w0, #0x40
  403ecc:	b.le	403ef4 <ferror@plt+0x2554>
  403ed0:	sub	w0, w0, #0x41
  403ed4:	cmp	w0, #0xc0
  403ed8:	b.hi	404358 <ferror@plt+0x29b8>  // b.pmore
  403edc:	adrp	x1, 409000 <ferror@plt+0x7660>
  403ee0:	add	x1, x1, #0xce8
  403ee4:	ldrh	w0, [x1, w0, uxtw #1]
  403ee8:	adr	x1, 403ef4 <ferror@plt+0x2554>
  403eec:	add	x0, x1, w0, sxth #2
  403ef0:	br	x0
  403ef4:	cmn	w0, #0x3
  403ef8:	b.ne	403f34 <ferror@plt+0x2594>  // b.any
  403efc:	mov	x5, #0x0                   	// #0
  403f00:	adrp	x4, 409000 <ferror@plt+0x7660>
  403f04:	add	x4, x4, #0xb48
  403f08:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  403f0c:	ldr	x3, [x0, #512]
  403f10:	adrp	x2, 409000 <ferror@plt+0x7660>
  403f14:	add	x2, x2, #0x9b0
  403f18:	adrp	x1, 408000 <ferror@plt+0x6660>
  403f1c:	add	x1, x1, #0xbd0
  403f20:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  403f24:	ldr	x0, [x0, #656]
  403f28:	bl	40763c <ferror@plt+0x5c9c>
  403f2c:	mov	w0, #0x0                   	// #0
  403f30:	bl	401640 <exit@plt>
  403f34:	cmn	w0, #0x2
  403f38:	b.ne	404358 <ferror@plt+0x29b8>  // b.any
  403f3c:	mov	w0, #0x0                   	// #0
  403f40:	bl	4038d0 <ferror@plt+0x1f30>
  403f44:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  403f48:	ldr	x0, [x0, #640]
  403f4c:	ldrb	w0, [x0]
  403f50:	cmp	w0, #0x6f
  403f54:	b.eq	403fd8 <ferror@plt+0x2638>  // b.none
  403f58:	cmp	w0, #0x6f
  403f5c:	b.hi	403f88 <ferror@plt+0x25e8>  // b.pmore
  403f60:	cmp	w0, #0x64
  403f64:	b.eq	403fb4 <ferror@plt+0x2614>  // b.none
  403f68:	cmp	w0, #0x6e
  403f6c:	b.ne	403ffc <ferror@plt+0x265c>  // b.any
  403f70:	adrp	x0, 401000 <mbrtowc@plt-0x5e0>
  403f74:	add	x0, x0, #0xb00
  403f78:	str	x0, [x24, #88]
  403f7c:	str	wzr, [x24, #16]
  403f80:	mov	w25, #0x1                   	// #1
  403f84:	b	403e98 <ferror@plt+0x24f8>
  403f88:	cmp	w0, #0x78
  403f8c:	b.ne	403ffc <ferror@plt+0x265c>  // b.any
  403f90:	adrp	x0, 401000 <mbrtowc@plt-0x5e0>
  403f94:	add	x0, x0, #0xb74
  403f98:	str	x0, [x24, #88]
  403f9c:	mov	w0, #0x10                  	// #16
  403fa0:	str	w0, [x24, #20]
  403fa4:	mov	w0, #0x6                   	// #6
  403fa8:	str	w0, [x24, #16]
  403fac:	mov	w25, #0x1                   	// #1
  403fb0:	b	403e98 <ferror@plt+0x24f8>
  403fb4:	adrp	x0, 401000 <mbrtowc@plt-0x5e0>
  403fb8:	add	x0, x0, #0xb74
  403fbc:	str	x0, [x24, #88]
  403fc0:	mov	w0, #0xa                   	// #10
  403fc4:	str	w0, [x24, #20]
  403fc8:	mov	w0, #0x7                   	// #7
  403fcc:	str	w0, [x24, #16]
  403fd0:	mov	w25, #0x1                   	// #1
  403fd4:	b	403e98 <ferror@plt+0x24f8>
  403fd8:	adrp	x0, 401000 <mbrtowc@plt-0x5e0>
  403fdc:	add	x0, x0, #0xb74
  403fe0:	str	x0, [x24, #88]
  403fe4:	mov	w0, #0x8                   	// #8
  403fe8:	str	w0, [x24, #20]
  403fec:	mov	w0, #0x7                   	// #7
  403ff0:	str	w0, [x24, #16]
  403ff4:	mov	w25, #0x1                   	// #1
  403ff8:	b	403e98 <ferror@plt+0x24f8>
  403ffc:	mov	w2, #0x5                   	// #5
  404000:	adrp	x1, 409000 <ferror@plt+0x7660>
  404004:	add	x1, x1, #0xa80
  404008:	mov	x0, #0x0                   	// #0
  40400c:	bl	401920 <dcgettext@plt>
  404010:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  404014:	ldr	x1, [x1, #640]
  404018:	ldrb	w3, [x1]
  40401c:	mov	x2, x0
  404020:	mov	w1, #0x0                   	// #0
  404024:	mov	w0, #0x1                   	// #1
  404028:	bl	401650 <error@plt>
  40402c:	add	x4, x20, #0x438
  404030:	add	x3, x24, #0xd8
  404034:	mov	w2, #0x0                   	// #0
  404038:	mov	x1, #0x0                   	// #0
  40403c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404040:	ldr	x0, [x0, #640]
  404044:	bl	407d80 <ferror@plt+0x63e0>
  404048:	cbnz	w0, 404054 <ferror@plt+0x26b4>
  40404c:	mov	w25, #0x1                   	// #1
  404050:	b	403e98 <ferror@plt+0x24f8>
  404054:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  404058:	ldr	x4, [x1, #640]
  40405c:	adrp	x3, 409000 <ferror@plt+0x7660>
  404060:	add	x3, x3, #0xe70
  404064:	add	x3, x3, #0x290
  404068:	mov	w2, #0x6a                  	// #106
  40406c:	ldr	w1, [sp, #120]
  404070:	bl	407c5c <ferror@plt+0x62bc>
  404074:	mov	w0, #0x1                   	// #1
  404078:	strb	w0, [x24, #65]
  40407c:	add	x4, x20, #0x438
  404080:	mov	x3, x27
  404084:	mov	w2, #0x0                   	// #0
  404088:	mov	x1, #0x0                   	// #0
  40408c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404090:	ldr	x0, [x0, #640]
  404094:	bl	407d80 <ferror@plt+0x63e0>
  404098:	cbnz	w0, 4040a4 <ferror@plt+0x2704>
  40409c:	mov	w25, #0x1                   	// #1
  4040a0:	b	403e98 <ferror@plt+0x24f8>
  4040a4:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  4040a8:	ldr	x4, [x1, #640]
  4040ac:	adrp	x3, 409000 <ferror@plt+0x7660>
  4040b0:	add	x3, x3, #0xe70
  4040b4:	add	x3, x3, #0x290
  4040b8:	mov	w2, #0x4e                  	// #78
  4040bc:	ldr	w1, [sp, #120]
  4040c0:	bl	407c5c <ferror@plt+0x62bc>
  4040c4:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4040c8:	ldr	x0, [x0, #640]
  4040cc:	cbz	x0, 404100 <ferror@plt+0x2760>
  4040d0:	add	x4, x20, #0x438
  4040d4:	add	x3, sp, #0x80
  4040d8:	mov	w2, #0x0                   	// #0
  4040dc:	mov	x1, #0x0                   	// #0
  4040e0:	bl	407d80 <ferror@plt+0x63e0>
  4040e4:	cbnz	w0, 40410c <ferror@plt+0x276c>
  4040e8:	ldr	x0, [sp, #128]
  4040ec:	str	x0, [x24, #232]
  4040f0:	mov	w0, #0x1                   	// #1
  4040f4:	strb	w0, [x24, #66]
  4040f8:	mov	w25, #0x1                   	// #1
  4040fc:	b	403e98 <ferror@plt+0x24f8>
  404100:	mov	x0, #0x3                   	// #3
  404104:	str	x0, [x24, #232]
  404108:	b	4040f0 <ferror@plt+0x2750>
  40410c:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  404110:	ldr	x4, [x1, #640]
  404114:	adrp	x3, 409000 <ferror@plt+0x7660>
  404118:	add	x3, x3, #0xe70
  40411c:	add	x3, x3, #0x290
  404120:	mov	w2, #0x53                  	// #83
  404124:	ldr	w1, [sp, #120]
  404128:	bl	407c5c <ferror@plt+0x62bc>
  40412c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404130:	ldr	x0, [x0, #640]
  404134:	bl	403124 <ferror@plt+0x1784>
  404138:	and	w0, w0, #0xff
  40413c:	and	w19, w19, w0
  404140:	mov	w25, #0x1                   	// #1
  404144:	b	403e98 <ferror@plt+0x24f8>
  404148:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  40414c:	strb	wzr, [x0, #504]
  404150:	mov	w25, #0x1                   	// #1
  404154:	b	403e98 <ferror@plt+0x24f8>
  404158:	mov	w0, #0x1                   	// #1
  40415c:	strb	w0, [x24, #240]
  404160:	b	403e98 <ferror@plt+0x24f8>
  404164:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404168:	ldr	x5, [x0, #520]
  40416c:	mov	x4, #0x4                   	// #4
  404170:	add	x3, x20, #0x448
  404174:	add	x2, x20, #0x450
  404178:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  40417c:	ldr	x1, [x0, #640]
  404180:	adrp	x0, 409000 <ferror@plt+0x7660>
  404184:	add	x0, x0, #0xac8
  404188:	bl	4050fc <ferror@plt+0x375c>
  40418c:	add	x0, x20, x0, lsl #2
  404190:	ldr	w0, [x0, #1096]
  404194:	cbz	w0, 4041a8 <ferror@plt+0x2808>
  404198:	cmp	w0, #0x1
  40419c:	b.ne	403e98 <ferror@plt+0x24f8>  // b.any
  4041a0:	strb	w0, [x24, #32]
  4041a4:	b	403e98 <ferror@plt+0x24f8>
  4041a8:	strb	wzr, [x24, #32]
  4041ac:	b	403e98 <ferror@plt+0x24f8>
  4041b0:	adrp	x0, 409000 <ferror@plt+0x7660>
  4041b4:	add	x0, x0, #0xad8
  4041b8:	bl	403124 <ferror@plt+0x1784>
  4041bc:	and	w0, w0, #0xff
  4041c0:	and	w19, w19, w0
  4041c4:	b	403e98 <ferror@plt+0x24f8>
  4041c8:	adrp	x0, 409000 <ferror@plt+0x7660>
  4041cc:	add	x0, x0, #0xae0
  4041d0:	bl	403124 <ferror@plt+0x1784>
  4041d4:	and	w0, w0, #0xff
  4041d8:	and	w19, w19, w0
  4041dc:	b	403e98 <ferror@plt+0x24f8>
  4041e0:	adrp	x0, 409000 <ferror@plt+0x7660>
  4041e4:	add	x0, x0, #0xae8
  4041e8:	bl	403124 <ferror@plt+0x1784>
  4041ec:	and	w0, w0, #0xff
  4041f0:	and	w19, w19, w0
  4041f4:	b	403e98 <ferror@plt+0x24f8>
  4041f8:	adrp	x0, 409000 <ferror@plt+0x7660>
  4041fc:	add	x0, x0, #0xaf0
  404200:	bl	403124 <ferror@plt+0x1784>
  404204:	and	w0, w0, #0xff
  404208:	and	w19, w19, w0
  40420c:	b	403e98 <ferror@plt+0x24f8>
  404210:	adrp	x0, 409000 <ferror@plt+0x7660>
  404214:	add	x0, x0, #0xaf8
  404218:	bl	403124 <ferror@plt+0x1784>
  40421c:	and	w0, w0, #0xff
  404220:	and	w19, w19, w0
  404224:	b	403e98 <ferror@plt+0x24f8>
  404228:	adrp	x0, 409000 <ferror@plt+0x7660>
  40422c:	add	x0, x0, #0xb00
  404230:	bl	403124 <ferror@plt+0x1784>
  404234:	and	w0, w0, #0xff
  404238:	and	w19, w19, w0
  40423c:	b	403e98 <ferror@plt+0x24f8>
  404240:	adrp	x0, 409000 <ferror@plt+0x7660>
  404244:	add	x0, x0, #0xb08
  404248:	bl	403124 <ferror@plt+0x1784>
  40424c:	and	w0, w0, #0xff
  404250:	and	w19, w19, w0
  404254:	b	403e98 <ferror@plt+0x24f8>
  404258:	adrp	x0, 409000 <ferror@plt+0x7660>
  40425c:	add	x0, x0, #0xb10
  404260:	bl	403124 <ferror@plt+0x1784>
  404264:	and	w0, w0, #0xff
  404268:	and	w19, w19, w0
  40426c:	b	403e98 <ferror@plt+0x24f8>
  404270:	adrp	x0, 409000 <ferror@plt+0x7660>
  404274:	add	x0, x0, #0xb18
  404278:	bl	403124 <ferror@plt+0x1784>
  40427c:	and	w0, w0, #0xff
  404280:	and	w19, w19, w0
  404284:	b	403e98 <ferror@plt+0x24f8>
  404288:	adrp	x0, 409000 <ferror@plt+0x7660>
  40428c:	add	x0, x0, #0xb20
  404290:	bl	403124 <ferror@plt+0x1784>
  404294:	and	w0, w0, #0xff
  404298:	and	w19, w19, w0
  40429c:	b	403e98 <ferror@plt+0x24f8>
  4042a0:	adrp	x0, 409000 <ferror@plt+0x7660>
  4042a4:	add	x0, x0, #0xb28
  4042a8:	bl	403124 <ferror@plt+0x1784>
  4042ac:	and	w0, w0, #0xff
  4042b0:	and	w19, w19, w0
  4042b4:	b	403e98 <ferror@plt+0x24f8>
  4042b8:	adrp	x0, 409000 <ferror@plt+0x7660>
  4042bc:	add	x0, x0, #0xb30
  4042c0:	bl	403124 <ferror@plt+0x1784>
  4042c4:	and	w0, w0, #0xff
  4042c8:	and	w19, w19, w0
  4042cc:	b	403e98 <ferror@plt+0x24f8>
  4042d0:	adrp	x0, 409000 <ferror@plt+0x7660>
  4042d4:	add	x0, x0, #0xb38
  4042d8:	bl	403124 <ferror@plt+0x1784>
  4042dc:	and	w0, w0, #0xff
  4042e0:	and	w19, w19, w0
  4042e4:	b	403e98 <ferror@plt+0x24f8>
  4042e8:	adrp	x0, 409000 <ferror@plt+0x7660>
  4042ec:	add	x0, x0, #0xb40
  4042f0:	bl	403124 <ferror@plt+0x1784>
  4042f4:	and	w0, w0, #0xff
  4042f8:	and	w19, w19, w0
  4042fc:	b	403e98 <ferror@plt+0x24f8>
  404300:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404304:	ldr	x0, [x0, #640]
  404308:	cbz	x0, 404360 <ferror@plt+0x29c0>
  40430c:	adrp	x4, 40a000 <ferror@plt+0x8660>
  404310:	add	x4, x4, #0xae0
  404314:	add	x3, sp, #0x80
  404318:	mov	w2, #0xa                   	// #10
  40431c:	mov	x1, #0x0                   	// #0
  404320:	bl	407d80 <ferror@plt+0x63e0>
  404324:	cbnz	w0, 404338 <ferror@plt+0x2998>
  404328:	ldr	x28, [sp, #128]
  40432c:	mov	w26, #0x1                   	// #1
  404330:	mov	w25, w26
  404334:	b	403e98 <ferror@plt+0x24f8>
  404338:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  40433c:	ldr	x4, [x1, #640]
  404340:	adrp	x3, 409000 <ferror@plt+0x7660>
  404344:	add	x3, x3, #0xe70
  404348:	add	x3, x3, #0x290
  40434c:	mov	w2, #0x77                  	// #119
  404350:	ldr	w1, [sp, #120]
  404354:	bl	407c5c <ferror@plt+0x62bc>
  404358:	mov	w0, #0x1                   	// #1
  40435c:	bl	4038d0 <ferror@plt+0x1f30>
  404360:	mov	w26, #0x1                   	// #1
  404364:	mov	w25, w26
  404368:	mov	x28, #0x20                  	// #32
  40436c:	b	403e98 <ferror@plt+0x24f8>
  404370:	cbz	w19, 404e18 <ferror@plt+0x3478>
  404374:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404378:	ldrb	w0, [x0, #754]
  40437c:	cbz	w0, 40438c <ferror@plt+0x29ec>
  404380:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404384:	ldr	x0, [x0, #688]
  404388:	cbnz	x0, 404404 <ferror@plt+0x2a64>
  40438c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404390:	ldr	w0, [x0, #648]
  404394:	sub	w22, w22, w0
  404398:	cbz	w25, 404428 <ferror@plt+0x2a88>
  40439c:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  4043a0:	ldrb	w1, [x1, #928]
  4043a4:	cbz	w1, 404458 <ferror@plt+0x2ab8>
  4043a8:	cmp	w22, #0x2
  4043ac:	b.ne	404430 <ferror@plt+0x2a90>  // b.any
  4043b0:	add	x0, x21, w0, sxtw #3
  4043b4:	add	x1, sp, #0x80
  4043b8:	ldr	x0, [x0, #8]
  4043bc:	bl	401d34 <ferror@plt+0x394>
  4043c0:	and	w0, w0, #0xff
  4043c4:	cbz	w0, 4046a8 <ferror@plt+0x2d08>
  4043c8:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4043cc:	ldrb	w0, [x0, #928]
  4043d0:	cbnz	w0, 4045d8 <ferror@plt+0x2c38>
  4043d4:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4043d8:	ldr	x1, [sp, #128]
  4043dc:	str	x1, [x0, #904]
  4043e0:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4043e4:	ldrsw	x0, [x0, #648]
  4043e8:	lsl	x0, x0, #3
  4043ec:	ldr	x1, [x21, x0]
  4043f0:	add	x0, x21, x0
  4043f4:	str	x1, [x0, #8]
  4043f8:	add	x21, x21, #0x8
  4043fc:	mov	w22, #0x1                   	// #1
  404400:	b	404458 <ferror@plt+0x2ab8>
  404404:	mov	w2, #0x5                   	// #5
  404408:	adrp	x1, 409000 <ferror@plt+0x7660>
  40440c:	add	x1, x1, #0xb58
  404410:	mov	x0, #0x0                   	// #0
  404414:	bl	401920 <dcgettext@plt>
  404418:	mov	x2, x0
  40441c:	mov	w1, #0x0                   	// #0
  404420:	mov	w0, #0x1                   	// #1
  404424:	bl	401650 <error@plt>
  404428:	cmp	w22, #0x2
  40442c:	b.eq	4045a8 <ferror@plt+0x2c08>  // b.none
  404430:	cmp	w22, #0x3
  404434:	b.eq	404620 <ferror@plt+0x2c80>  // b.none
  404438:	cmp	w22, #0x1
  40443c:	b.eq	404560 <ferror@plt+0x2bc0>  // b.none
  404440:	cmp	w22, #0x1
  404444:	cset	w1, gt
  404448:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  40444c:	ldrb	w0, [x0, #928]
  404450:	tst	w1, w0
  404454:	b.ne	4046b0 <ferror@plt+0x2d10>  // b.any
  404458:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  40445c:	ldrb	w0, [x0, #929]
  404460:	cbz	w0, 40448c <ferror@plt+0x2aec>
  404464:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404468:	ldr	x1, [x0, #776]
  40446c:	adrp	x0, 401000 <mbrtowc@plt-0x5e0>
  404470:	add	x0, x0, #0xb00
  404474:	cmp	x1, x0
  404478:	b.eq	404724 <ferror@plt+0x2d84>  // b.none
  40447c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404480:	adrp	x1, 401000 <mbrtowc@plt-0x5e0>
  404484:	add	x1, x1, #0xcf8
  404488:	str	x1, [x0, #776]
  40448c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404490:	ldrb	w0, [x0, #753]
  404494:	cbz	w0, 4044b8 <ferror@plt+0x2b18>
  404498:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  40449c:	add	x0, x0, #0x2b0
  4044a0:	ldr	x2, [x0, #216]
  4044a4:	ldr	x1, [x0, #224]
  4044a8:	add	x1, x2, x1
  4044ac:	str	x1, [x0, #248]
  4044b0:	cmp	x2, x1
  4044b4:	b.hi	40474c <ferror@plt+0x2dac>  // b.pmore
  4044b8:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4044bc:	ldr	x0, [x0, #688]
  4044c0:	cbz	x0, 404770 <ferror@plt+0x2dd0>
  4044c4:	cmp	w22, #0x0
  4044c8:	b.le	404780 <ferror@plt+0x2de0>
  4044cc:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4044d0:	ldrsw	x0, [x0, #648]
  4044d4:	add	x21, x21, x0, lsl #3
  4044d8:	adrp	x20, 41d000 <ferror@plt+0x1b660>
  4044dc:	add	x20, x20, #0x2b0
  4044e0:	str	x21, [x20, #56]
  4044e4:	bl	4029dc <ferror@plt+0x103c>
  4044e8:	and	w21, w0, #0xff
  4044ec:	ldr	x0, [x20, #40]
  4044f0:	cbz	x0, 404954 <ferror@plt+0x2fb4>
  4044f4:	mov	x22, x20
  4044f8:	ldr	x0, [x20, #216]
  4044fc:	bl	402c0c <ferror@plt+0x126c>
  404500:	and	w21, w21, w0
  404504:	mov	w20, w21
  404508:	ldr	x0, [x22, #40]
  40450c:	cbz	x0, 404954 <ferror@plt+0x2fb4>
  404510:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404514:	ldrb	w0, [x0, #929]
  404518:	cbz	w0, 404790 <ferror@plt+0x2df0>
  40451c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404520:	ldr	x0, [x0, #904]
  404524:	ldr	x1, [sp, #104]
  404528:	sub	x0, x1, x0
  40452c:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  404530:	str	x0, [x1, #712]
  404534:	bl	401b04 <ferror@plt+0x164>
  404538:	mov	w21, w0
  40453c:	cbz	w26, 40490c <ferror@plt+0x2f6c>
  404540:	cbz	x28, 404798 <ferror@plt+0x2df8>
  404544:	sxtw	x1, w0
  404548:	udiv	x0, x28, x1
  40454c:	msub	x0, x0, x1, x28
  404550:	cbnz	x0, 404798 <ferror@plt+0x2df8>
  404554:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404558:	str	x28, [x0, #760]
  40455c:	b	4047d0 <ferror@plt+0x2e30>
  404560:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  404564:	ldrb	w1, [x1, #928]
  404568:	cbnz	w1, 40457c <ferror@plt+0x2bdc>
  40456c:	ldr	x1, [x21, w0, sxtw #3]
  404570:	ldrb	w1, [x1]
  404574:	cmp	w1, #0x2b
  404578:	b.ne	404458 <ferror@plt+0x2ab8>  // b.any
  40457c:	add	x1, sp, #0x78
  404580:	ldr	x0, [x21, w0, sxtw #3]
  404584:	bl	401d34 <ferror@plt+0x394>
  404588:	and	w0, w0, #0xff
  40458c:	cbz	w0, 404458 <ferror@plt+0x2ab8>
  404590:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404594:	ldr	x1, [sp, #120]
  404598:	str	x1, [x0, #904]
  40459c:	add	x21, x21, #0x8
  4045a0:	mov	w22, #0x0                   	// #0
  4045a4:	b	404458 <ferror@plt+0x2ab8>
  4045a8:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  4045ac:	ldrb	w1, [x1, #928]
  4045b0:	cbnz	w1, 4043b0 <ferror@plt+0x2a10>
  4045b4:	add	x1, x21, w0, sxtw #3
  4045b8:	ldr	x1, [x1, #8]
  4045bc:	ldrb	w1, [x1]
  4045c0:	cmp	w1, #0x2b
  4045c4:	b.eq	4043b0 <ferror@plt+0x2a10>  // b.none
  4045c8:	sub	w1, w1, #0x30
  4045cc:	cmp	w1, #0x9
  4045d0:	b.hi	404458 <ferror@plt+0x2ab8>  // b.pmore
  4045d4:	b	4043b0 <ferror@plt+0x2a10>
  4045d8:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4045dc:	ldrsw	x0, [x0, #648]
  4045e0:	add	x1, sp, #0x78
  4045e4:	ldr	x0, [x21, x0, lsl #3]
  4045e8:	bl	401d34 <ferror@plt+0x394>
  4045ec:	and	w0, w0, #0xff
  4045f0:	cbz	w0, 4043d4 <ferror@plt+0x2a34>
  4045f4:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4045f8:	add	x0, x0, #0x2b0
  4045fc:	ldr	x1, [sp, #120]
  404600:	str	x1, [x0, #216]
  404604:	mov	w1, #0x1                   	// #1
  404608:	strb	w1, [x0, #241]
  40460c:	ldr	x0, [sp, #128]
  404610:	str	x0, [sp, #104]
  404614:	add	x21, x21, #0x10
  404618:	mov	w22, #0x0                   	// #0
  40461c:	b	404458 <ferror@plt+0x2ab8>
  404620:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  404624:	ldrb	w1, [x1, #928]
  404628:	cbz	w1, 404458 <ferror@plt+0x2ab8>
  40462c:	add	x0, x21, w0, sxtw #3
  404630:	add	x1, sp, #0x78
  404634:	ldr	x0, [x0, #8]
  404638:	bl	401d34 <ferror@plt+0x394>
  40463c:	and	w0, w0, #0xff
  404640:	cbz	w0, 404440 <ferror@plt+0x2aa0>
  404644:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404648:	ldrsw	x0, [x0, #648]
  40464c:	add	x0, x0, #0x2
  404650:	add	x1, sp, #0x80
  404654:	ldr	x0, [x21, x0, lsl #3]
  404658:	bl	401d34 <ferror@plt+0x394>
  40465c:	and	w0, w0, #0xff
  404660:	cbz	w0, 404440 <ferror@plt+0x2aa0>
  404664:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404668:	add	x0, x0, #0x2b0
  40466c:	ldr	x1, [sp, #120]
  404670:	str	x1, [x0, #216]
  404674:	mov	w1, #0x1                   	// #1
  404678:	strb	w1, [x0, #241]
  40467c:	ldr	x0, [sp, #128]
  404680:	str	x0, [sp, #104]
  404684:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404688:	ldrsw	x0, [x0, #648]
  40468c:	lsl	x0, x0, #3
  404690:	ldr	x1, [x21, x0]
  404694:	add	x0, x21, x0
  404698:	str	x1, [x0, #16]
  40469c:	add	x21, x21, #0x10
  4046a0:	mov	w22, #0x1                   	// #1
  4046a4:	b	404458 <ferror@plt+0x2ab8>
  4046a8:	mov	w22, #0x2                   	// #2
  4046ac:	b	404440 <ferror@plt+0x2aa0>
  4046b0:	mov	w2, #0x5                   	// #5
  4046b4:	adrp	x1, 409000 <ferror@plt+0x7660>
  4046b8:	add	x1, x1, #0xb88
  4046bc:	mov	x0, #0x0                   	// #0
  4046c0:	bl	401920 <dcgettext@plt>
  4046c4:	mov	x19, x0
  4046c8:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4046cc:	ldrsw	x0, [x0, #648]
  4046d0:	add	x0, x0, #0x1
  4046d4:	ldr	x0, [x21, x0, lsl #3]
  4046d8:	bl	4071bc <ferror@plt+0x581c>
  4046dc:	mov	x3, x0
  4046e0:	mov	x2, x19
  4046e4:	mov	w1, #0x0                   	// #0
  4046e8:	mov	w0, #0x0                   	// #0
  4046ec:	bl	401650 <error@plt>
  4046f0:	mov	w2, #0x5                   	// #5
  4046f4:	adrp	x1, 409000 <ferror@plt+0x7660>
  4046f8:	add	x1, x1, #0xba0
  4046fc:	mov	x0, #0x0                   	// #0
  404700:	bl	401920 <dcgettext@plt>
  404704:	mov	x3, x0
  404708:	adrp	x2, 40a000 <ferror@plt+0x8660>
  40470c:	add	x2, x2, #0x300
  404710:	mov	w1, #0x0                   	// #0
  404714:	mov	w0, #0x0                   	// #0
  404718:	bl	401650 <error@plt>
  40471c:	mov	w0, #0x1                   	// #1
  404720:	bl	4038d0 <ferror@plt+0x1f30>
  404724:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404728:	add	x0, x0, #0x2b0
  40472c:	mov	w1, #0x8                   	// #8
  404730:	str	w1, [x0, #20]
  404734:	mov	w1, #0x7                   	// #7
  404738:	str	w1, [x0, #16]
  40473c:	adrp	x1, 401000 <mbrtowc@plt-0x5e0>
  404740:	add	x1, x1, #0xc64
  404744:	str	x1, [x0, #88]
  404748:	b	40448c <ferror@plt+0x2aec>
  40474c:	mov	w2, #0x5                   	// #5
  404750:	adrp	x1, 409000 <ferror@plt+0x7660>
  404754:	add	x1, x1, #0xbd0
  404758:	mov	x0, #0x0                   	// #0
  40475c:	bl	401920 <dcgettext@plt>
  404760:	mov	x2, x0
  404764:	mov	w1, #0x0                   	// #0
  404768:	mov	w0, #0x1                   	// #1
  40476c:	bl	401650 <error@plt>
  404770:	adrp	x0, 409000 <ferror@plt+0x7660>
  404774:	add	x0, x0, #0xbf8
  404778:	bl	403124 <ferror@plt+0x1784>
  40477c:	b	4044c4 <ferror@plt+0x2b24>
  404780:	adrp	x21, 409000 <ferror@plt+0x7660>
  404784:	add	x21, x21, #0xe70
  404788:	add	x21, x21, #0x280
  40478c:	b	4044d8 <ferror@plt+0x2b38>
  404790:	mov	x0, #0x0                   	// #0
  404794:	b	40452c <ferror@plt+0x2b8c>
  404798:	mov	w2, #0x5                   	// #5
  40479c:	adrp	x1, 409000 <ferror@plt+0x7660>
  4047a0:	add	x1, x1, #0xc00
  4047a4:	mov	x0, #0x0                   	// #0
  4047a8:	bl	401920 <dcgettext@plt>
  4047ac:	mov	w4, w21
  4047b0:	mov	x3, x28
  4047b4:	mov	x2, x0
  4047b8:	mov	w1, #0x0                   	// #0
  4047bc:	mov	w0, #0x0                   	// #0
  4047c0:	bl	401650 <error@plt>
  4047c4:	sxtw	x21, w21
  4047c8:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4047cc:	str	x21, [x0, #760]
  4047d0:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4047d4:	ldr	x4, [x0, #688]
  4047d8:	cbz	x4, 404858 <ferror@plt+0x2eb8>
  4047dc:	add	x0, x0, #0x2b0
  4047e0:	ldr	x5, [x0, #72]
  4047e4:	ldr	x1, [x0, #8]
  4047e8:	mov	x0, #0x28                  	// #40
  4047ec:	madd	x4, x4, x0, x1
  4047f0:	mov	x2, x1
  4047f4:	mov	x3, #0x0                   	// #0
  4047f8:	adrp	x7, 409000 <ferror@plt+0x7660>
  4047fc:	add	x7, x7, #0xe70
  404800:	ldr	w0, [x2, #4]
  404804:	ldrsw	x0, [x7, x0, lsl #2]
  404808:	udiv	x0, x5, x0
  40480c:	ldr	w6, [x2, #28]
  404810:	madd	w0, w6, w0, w0
  404814:	sxtw	x0, w0
  404818:	cmp	x3, x0
  40481c:	csel	x3, x3, x0, cs  // cs = hs, nlast
  404820:	add	x2, x2, #0x28
  404824:	cmp	x2, x4
  404828:	b.ne	404800 <ferror@plt+0x2e60>  // b.any
  40482c:	adrp	x6, 409000 <ferror@plt+0x7660>
  404830:	add	x6, x6, #0xe70
  404834:	ldr	w0, [x1, #4]
  404838:	ldrsw	x0, [x6, x0, lsl #2]
  40483c:	udiv	x2, x5, x0
  404840:	ldr	w0, [x1, #28]
  404844:	msub	w0, w0, w2, w3
  404848:	str	w0, [x1, #32]
  40484c:	add	x1, x1, #0x28
  404850:	cmp	x1, x4
  404854:	b.ne	404834 <ferror@plt+0x2e94>  // b.any
  404858:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  40485c:	ldrb	w22, [x0, #754]
  404860:	cbz	w22, 404ba0 <ferror@plt+0x3200>
  404864:	adrp	x19, 41d000 <ferror@plt+0x1b660>
  404868:	add	x19, x19, #0x2b0
  40486c:	ldr	x0, [x19, #232]
  404870:	cmp	x0, #0x64
  404874:	mov	x1, #0x64                  	// #100
  404878:	csel	x0, x0, x1, cs  // cs = hs, nlast
  40487c:	str	x0, [sp, #128]
  404880:	bl	407740 <ferror@plt+0x5da0>
  404884:	mov	x25, x0
  404888:	ldr	x23, [x19, #216]
  40488c:	mov	x24, x19
  404890:	adrp	x26, 408000 <ferror@plt+0x6660>
  404894:	add	x26, x26, #0x940
  404898:	ldrb	w0, [x24, #65]
  40489c:	cbz	w0, 4048bc <ferror@plt+0x2f1c>
  4048a0:	ldr	x0, [x24, #248]
  4048a4:	ldr	x1, [x24, #232]
  4048a8:	cmp	x0, x1
  4048ac:	b.cc	404b88 <ferror@plt+0x31e8>  // b.lo, b.ul, b.last
  4048b0:	sub	x0, x0, x1
  4048b4:	cmp	x0, x23
  4048b8:	b.ls	404b88 <ferror@plt+0x31e8>  // b.plast
  4048bc:	ldr	x19, [x24, #232]
  4048c0:	cbz	x19, 4049c0 <ferror@plt+0x3020>
  4048c4:	mov	x19, #0x0                   	// #0
  4048c8:	add	x27, x23, #0x1
  4048cc:	add	x0, sp, #0x78
  4048d0:	bl	402e04 <ferror@plt+0x1464>
  4048d4:	and	w22, w22, w0
  4048d8:	add	x23, x27, x19
  4048dc:	ldr	w21, [sp, #120]
  4048e0:	tbnz	w21, #31, 404940 <ferror@plt+0x2fa0>
  4048e4:	bl	401880 <__ctype_b_loc@plt>
  4048e8:	ldr	x0, [x0]
  4048ec:	ldrh	w0, [x0, w21, sxtw #1]
  4048f0:	tbz	w0, #14, 404898 <ferror@plt+0x2ef8>
  4048f4:	strb	w21, [x25, x19]
  4048f8:	add	x19, x19, #0x1
  4048fc:	ldr	x0, [x24, #232]
  404900:	cmp	x19, x0
  404904:	b.cc	4048cc <ferror@plt+0x2f2c>  // b.lo, b.ul, b.last
  404908:	b	4049c0 <ferror@plt+0x3020>
  40490c:	cmp	w0, #0xf
  404910:	b.gt	404930 <ferror@plt+0x2f90>
  404914:	mov	w0, #0x10                  	// #16
  404918:	sdiv	w0, w0, w21
  40491c:	mul	w0, w0, w21
  404920:	sxtw	x0, w0
  404924:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  404928:	str	x0, [x1, #760]
  40492c:	b	4047d0 <ferror@plt+0x2e30>
  404930:	sxtw	x21, w0
  404934:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404938:	str	x21, [x0, #760]
  40493c:	b	4047d0 <ferror@plt+0x2e30>
  404940:	mov	x0, x25
  404944:	bl	4018c0 <free@plt>
  404948:	mov	w19, w22
  40494c:	tst	w20, w19
  404950:	cset	w21, ne  // ne = any
  404954:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404958:	ldrb	w0, [x0, #752]
  40495c:	cbnz	w0, 404dd8 <ferror@plt+0x3438>
  404960:	eor	w0, w21, #0x1
  404964:	ldp	x19, x20, [sp, #16]
  404968:	ldp	x21, x22, [sp, #32]
  40496c:	ldp	x23, x24, [sp, #48]
  404970:	ldp	x25, x26, [sp, #64]
  404974:	ldp	x27, x28, [sp, #80]
  404978:	ldp	x29, x30, [sp], #144
  40497c:	ret
  404980:	ldr	x0, [sp, #128]
  404984:	cmp	x0, x19
  404988:	b.eq	404a00 <ferror@plt+0x3060>  // b.none
  40498c:	add	x0, sp, #0x78
  404990:	bl	402e04 <ferror@plt+0x1464>
  404994:	and	w22, w22, w0
  404998:	add	x23, x23, #0x1
  40499c:	ldr	w21, [sp, #120]
  4049a0:	tbnz	w21, #31, 404a14 <ferror@plt+0x3074>
  4049a4:	cbz	w21, 4049d4 <ferror@plt+0x3034>
  4049a8:	bl	401880 <__ctype_b_loc@plt>
  4049ac:	ldr	x0, [x0]
  4049b0:	ldrh	w0, [x0, w21, sxtw #1]
  4049b4:	tbz	w0, #14, 404898 <ferror@plt+0x2ef8>
  4049b8:	strb	w21, [x25, x19]
  4049bc:	add	x19, x19, #0x1
  4049c0:	ldrb	w0, [x24, #65]
  4049c4:	cbz	w0, 404980 <ferror@plt+0x2fe0>
  4049c8:	ldr	x0, [x24, #248]
  4049cc:	cmp	x23, x0
  4049d0:	b.cc	404980 <ferror@plt+0x2fe0>  // b.lo, b.ul, b.last
  4049d4:	strb	wzr, [x25, x19]
  4049d8:	mvn	x19, x19
  4049dc:	ldr	x2, [x24, #88]
  4049e0:	mov	w1, #0x20                  	// #32
  4049e4:	add	x0, x19, x23
  4049e8:	blr	x2
  4049ec:	mov	x19, x25
  4049f0:	adrp	x21, 41d000 <ferror@plt+0x1b660>
  4049f4:	adrp	x27, 408000 <ferror@plt+0x6660>
  4049f8:	add	x27, x27, #0x958
  4049fc:	b	404a44 <ferror@plt+0x30a4>
  404a00:	add	x1, sp, #0x80
  404a04:	mov	x0, x25
  404a08:	bl	4078b4 <ferror@plt+0x5f14>
  404a0c:	mov	x25, x0
  404a10:	b	40498c <ferror@plt+0x2fec>
  404a14:	mov	x0, x25
  404a18:	bl	4018c0 <free@plt>
  404a1c:	b	404948 <ferror@plt+0x2fa8>
  404a20:	cmp	w1, #0x7
  404a24:	b.ne	404b24 <ferror@plt+0x3184>  // b.any
  404a28:	ldr	x3, [x21, #656]
  404a2c:	mov	x2, #0x2                   	// #2
  404a30:	mov	x1, #0x1                   	// #1
  404a34:	adrp	x0, 408000 <ferror@plt+0x6660>
  404a38:	add	x0, x0, #0x948
  404a3c:	bl	401610 <fwrite_unlocked@plt>
  404a40:	add	x19, x19, #0x1
  404a44:	ldrb	w1, [x19]
  404a48:	str	w1, [sp, #120]
  404a4c:	cbz	w1, 404b50 <ferror@plt+0x31b0>
  404a50:	cmp	w1, #0xa
  404a54:	b.eq	404b0c <ferror@plt+0x316c>  // b.none
  404a58:	b.hi	404a88 <ferror@plt+0x30e8>  // b.pmore
  404a5c:	cmp	w1, #0x8
  404a60:	b.eq	404ad8 <ferror@plt+0x3138>  // b.none
  404a64:	cmp	w1, #0x9
  404a68:	b.ne	404a20 <ferror@plt+0x3080>  // b.any
  404a6c:	ldr	x3, [x21, #656]
  404a70:	mov	x2, #0x2                   	// #2
  404a74:	mov	x1, #0x1                   	// #1
  404a78:	adrp	x0, 408000 <ferror@plt+0x6660>
  404a7c:	add	x0, x0, #0x950
  404a80:	bl	401610 <fwrite_unlocked@plt>
  404a84:	b	404a40 <ferror@plt+0x30a0>
  404a88:	cmp	w1, #0xc
  404a8c:	b.eq	404af4 <ferror@plt+0x3154>  // b.none
  404a90:	cmp	w1, #0xd
  404a94:	b.ne	404ab4 <ferror@plt+0x3114>  // b.any
  404a98:	ldr	x3, [x21, #656]
  404a9c:	mov	x2, #0x2                   	// #2
  404aa0:	mov	x1, #0x1                   	// #1
  404aa4:	adrp	x0, 408000 <ferror@plt+0x6660>
  404aa8:	add	x0, x0, #0x968
  404aac:	bl	401610 <fwrite_unlocked@plt>
  404ab0:	b	404a40 <ferror@plt+0x30a0>
  404ab4:	cmp	w1, #0xb
  404ab8:	b.ne	404b24 <ferror@plt+0x3184>  // b.any
  404abc:	ldr	x3, [x21, #656]
  404ac0:	mov	x2, #0x2                   	// #2
  404ac4:	mov	x1, #0x1                   	// #1
  404ac8:	adrp	x0, 408000 <ferror@plt+0x6660>
  404acc:	add	x0, x0, #0x970
  404ad0:	bl	401610 <fwrite_unlocked@plt>
  404ad4:	b	404a40 <ferror@plt+0x30a0>
  404ad8:	ldr	x3, [x21, #656]
  404adc:	mov	x2, #0x2                   	// #2
  404ae0:	mov	x1, #0x1                   	// #1
  404ae4:	adrp	x0, 408000 <ferror@plt+0x6660>
  404ae8:	add	x0, x0, #0x960
  404aec:	bl	401610 <fwrite_unlocked@plt>
  404af0:	b	404a40 <ferror@plt+0x30a0>
  404af4:	ldr	x3, [x21, #656]
  404af8:	mov	x2, #0x2                   	// #2
  404afc:	mov	x1, #0x1                   	// #1
  404b00:	mov	x0, x27
  404b04:	bl	401610 <fwrite_unlocked@plt>
  404b08:	b	404a40 <ferror@plt+0x30a0>
  404b0c:	ldr	x3, [x21, #656]
  404b10:	mov	x2, #0x2                   	// #2
  404b14:	mov	x1, #0x1                   	// #1
  404b18:	mov	x0, x26
  404b1c:	bl	401610 <fwrite_unlocked@plt>
  404b20:	b	404a40 <ferror@plt+0x30a0>
  404b24:	ldr	x0, [x21, #656]
  404b28:	ldr	x2, [x0, #40]
  404b2c:	ldr	x3, [x0, #48]
  404b30:	cmp	x2, x3
  404b34:	b.cs	404b48 <ferror@plt+0x31a8>  // b.hs, b.nlast
  404b38:	add	x3, x2, #0x1
  404b3c:	str	x3, [x0, #40]
  404b40:	strb	w1, [x2]
  404b44:	b	404a40 <ferror@plt+0x30a0>
  404b48:	bl	401800 <__overflow@plt>
  404b4c:	b	404a40 <ferror@plt+0x30a0>
  404b50:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404b54:	ldr	x0, [x0, #656]
  404b58:	ldr	x1, [x0, #40]
  404b5c:	ldr	x2, [x0, #48]
  404b60:	cmp	x1, x2
  404b64:	b.cs	404b7c <ferror@plt+0x31dc>  // b.hs, b.nlast
  404b68:	add	x2, x1, #0x1
  404b6c:	str	x2, [x0, #40]
  404b70:	mov	w0, #0xa                   	// #10
  404b74:	strb	w0, [x1]
  404b78:	b	404898 <ferror@plt+0x2ef8>
  404b7c:	mov	w1, #0xa                   	// #10
  404b80:	bl	401800 <__overflow@plt>
  404b84:	b	404898 <ferror@plt+0x2ef8>
  404b88:	mov	x0, x25
  404b8c:	bl	4018c0 <free@plt>
  404b90:	mov	w0, #0x0                   	// #0
  404b94:	bl	402870 <ferror@plt+0xed0>
  404b98:	and	w22, w22, w0
  404b9c:	b	404948 <ferror@plt+0x2fa8>
  404ba0:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404ba4:	ldr	x0, [x0, #760]
  404ba8:	cmp	x0, #0x0
  404bac:	cset	x23, lt  // lt = tstop
  404bb0:	tst	x0, #0x4000000000000000
  404bb4:	csinc	w23, w23, wzr, eq  // eq = none
  404bb8:	cbnz	w23, 404c4c <ferror@plt+0x32ac>
  404bbc:	lsl	x0, x0, #1
  404bc0:	bl	407740 <ferror@plt+0x5da0>
  404bc4:	mov	x25, x0
  404bc8:	str	x0, [sp, #128]
  404bcc:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404bd0:	add	x0, x0, #0x2b0
  404bd4:	ldr	x1, [x0, #72]
  404bd8:	add	x1, x25, x1
  404bdc:	str	x1, [sp, #136]
  404be0:	ldr	x21, [x0, #216]
  404be4:	ldrb	w22, [x0, #65]
  404be8:	cbnz	w22, 404c50 <ferror@plt+0x32b0>
  404bec:	add	x26, sp, #0x80
  404bf0:	mov	x24, x0
  404bf4:	ldr	x23, [x26, w22, sxtw #3]
  404bf8:	add	x2, sp, #0x78
  404bfc:	mov	x1, x23
  404c00:	ldr	x0, [x24, #72]
  404c04:	bl	402afc <ferror@plt+0x115c>
  404c08:	and	w0, w0, #0xff
  404c0c:	and	w19, w0, w19
  404c10:	ldr	x1, [sp, #120]
  404c14:	ldr	x0, [x24, #72]
  404c18:	cmp	x1, x0
  404c1c:	b.cc	404d24 <ferror@plt+0x3384>  // b.lo, b.ul, b.last
  404c20:	b.ne	404d00 <ferror@plt+0x3360>  // b.any
  404c24:	eor	w0, w22, #0x1
  404c28:	and	w22, w0, #0xff
  404c2c:	ubfiz	x0, x0, #3, #8
  404c30:	mov	x3, x23
  404c34:	ldr	x2, [x26, x0]
  404c38:	mov	x0, x21
  404c3c:	bl	402e90 <ferror@plt+0x14f0>
  404c40:	ldr	x0, [sp, #120]
  404c44:	add	x21, x21, x0
  404c48:	b	404bf4 <ferror@plt+0x3254>
  404c4c:	bl	4079cc <ferror@plt+0x602c>
  404c50:	adrp	x24, 41d000 <ferror@plt+0x1b660>
  404c54:	add	x24, x24, #0x2b0
  404c58:	add	x27, sp, #0x80
  404c5c:	ldr	x0, [x24, #248]
  404c60:	cmp	x0, x21
  404c64:	b.ls	404cd0 <ferror@plt+0x3330>  // b.plast
  404c68:	ldr	x26, [x27, w23, sxtw #3]
  404c6c:	sub	x0, x0, x21
  404c70:	ldr	x3, [x24, #72]
  404c74:	cmp	x0, x3
  404c78:	add	x2, sp, #0x78
  404c7c:	mov	x1, x26
  404c80:	csel	x0, x0, x3, ls  // ls = plast
  404c84:	bl	402afc <ferror@plt+0x115c>
  404c88:	and	w19, w0, #0xff
  404c8c:	and	w19, w19, w22
  404c90:	ldr	x1, [sp, #120]
  404c94:	ldr	x0, [x24, #72]
  404c98:	cmp	x1, x0
  404c9c:	b.cc	404d28 <ferror@plt+0x3388>  // b.lo, b.ul, b.last
  404ca0:	b.ne	404cdc <ferror@plt+0x333c>  // b.any
  404ca4:	eor	w0, w23, #0x1
  404ca8:	and	w23, w0, #0xff
  404cac:	ubfiz	x0, x0, #3, #8
  404cb0:	mov	x3, x26
  404cb4:	ldr	x2, [x27, x0]
  404cb8:	mov	x0, x21
  404cbc:	bl	402e90 <ferror@plt+0x14f0>
  404cc0:	ldr	x0, [sp, #120]
  404cc4:	add	x21, x21, x0
  404cc8:	mov	w22, w19
  404ccc:	b	404c5c <ferror@plt+0x32bc>
  404cd0:	str	xzr, [sp, #120]
  404cd4:	mov	w19, w22
  404cd8:	b	404d30 <ferror@plt+0x3390>
  404cdc:	adrp	x3, 409000 <ferror@plt+0x7660>
  404ce0:	add	x3, x3, #0xe70
  404ce4:	add	x3, x3, #0x468
  404ce8:	mov	w2, #0x576                 	// #1398
  404cec:	adrp	x1, 408000 <ferror@plt+0x6660>
  404cf0:	add	x1, x1, #0x9b8
  404cf4:	adrp	x0, 409000 <ferror@plt+0x7660>
  404cf8:	add	x0, x0, #0xc30
  404cfc:	bl	401970 <__assert_fail@plt>
  404d00:	adrp	x3, 409000 <ferror@plt+0x7660>
  404d04:	add	x3, x3, #0xe70
  404d08:	add	x3, x3, #0x468
  404d0c:	mov	w2, #0x584                 	// #1412
  404d10:	adrp	x1, 408000 <ferror@plt+0x6660>
  404d14:	add	x1, x1, #0x9b8
  404d18:	adrp	x0, 409000 <ferror@plt+0x7660>
  404d1c:	add	x0, x0, #0xc30
  404d20:	bl	401970 <__assert_fail@plt>
  404d24:	mov	w23, w22
  404d28:	ldr	x22, [sp, #120]
  404d2c:	cbnz	x22, 404d6c <ferror@plt+0x33cc>
  404d30:	adrp	x22, 41d000 <ferror@plt+0x1b660>
  404d34:	add	x22, x22, #0x2b0
  404d38:	ldr	x2, [x22, #88]
  404d3c:	mov	w1, #0xa                   	// #10
  404d40:	mov	x0, x21
  404d44:	blr	x2
  404d48:	ldrb	w0, [x22, #65]
  404d4c:	cbz	w0, 404d60 <ferror@plt+0x33c0>
  404d50:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404d54:	ldr	x0, [x0, #936]
  404d58:	cmp	x21, x0
  404d5c:	b.cs	404dc4 <ferror@plt+0x3424>  // b.hs, b.nlast
  404d60:	mov	x0, x25
  404d64:	bl	4018c0 <free@plt>
  404d68:	b	40494c <ferror@plt+0x2fac>
  404d6c:	bl	401b04 <ferror@plt+0x164>
  404d70:	sxtw	x1, w0
  404d74:	add	x24, sp, #0x80
  404d78:	ldr	x26, [x24, w23, sxtw #3]
  404d7c:	sub	x2, x22, #0x1
  404d80:	add	x2, x2, w0, sxtw
  404d84:	udiv	x2, x2, x1
  404d88:	mul	x2, x2, x1
  404d8c:	sub	x2, x2, x22
  404d90:	mov	w1, #0x0                   	// #0
  404d94:	add	x0, x26, x22
  404d98:	bl	401770 <memset@plt>
  404d9c:	eor	w0, w23, #0x1
  404da0:	ubfiz	x0, x0, #3, #8
  404da4:	mov	x3, x26
  404da8:	ldr	x2, [x24, x0]
  404dac:	mov	x1, x22
  404db0:	mov	x0, x21
  404db4:	bl	402e90 <ferror@plt+0x14f0>
  404db8:	ldr	x0, [sp, #120]
  404dbc:	add	x21, x21, x0
  404dc0:	b	404d30 <ferror@plt+0x3390>
  404dc4:	mov	w0, #0x0                   	// #0
  404dc8:	bl	402870 <ferror@plt+0xed0>
  404dcc:	and	w0, w0, #0xff
  404dd0:	and	w19, w19, w0
  404dd4:	b	404d60 <ferror@plt+0x33c0>
  404dd8:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  404ddc:	ldr	x0, [x0, #664]
  404de0:	bl	408160 <ferror@plt+0x67c0>
  404de4:	cmn	w0, #0x1
  404de8:	b.ne	404960 <ferror@plt+0x2fc0>  // b.any
  404dec:	bl	401980 <__errno_location@plt>
  404df0:	ldr	w19, [x0]
  404df4:	mov	w2, #0x5                   	// #5
  404df8:	adrp	x1, 408000 <ferror@plt+0x6660>
  404dfc:	add	x1, x1, #0x9a0
  404e00:	mov	x0, #0x0                   	// #0
  404e04:	bl	401920 <dcgettext@plt>
  404e08:	mov	x2, x0
  404e0c:	mov	w1, w19
  404e10:	mov	w0, #0x1                   	// #1
  404e14:	bl	401650 <error@plt>
  404e18:	mov	w0, #0x1                   	// #1
  404e1c:	b	404964 <ferror@plt+0x2fc4>
  404e20:	stp	x29, x30, [sp, #-16]!
  404e24:	mov	x29, sp
  404e28:	mov	w0, #0x1                   	// #1
  404e2c:	bl	4038d0 <ferror@plt+0x1f30>
  404e30:	ldp	x29, x30, [sp], #16
  404e34:	ret
  404e38:	stp	x29, x30, [sp, #-96]!
  404e3c:	mov	x29, sp
  404e40:	stp	x19, x20, [sp, #16]
  404e44:	stp	x23, x24, [sp, #48]
  404e48:	stp	x25, x26, [sp, #64]
  404e4c:	stp	x27, x28, [sp, #80]
  404e50:	mov	x25, x0
  404e54:	mov	x24, x1
  404e58:	mov	x27, x2
  404e5c:	mov	x23, x3
  404e60:	bl	401620 <strlen@plt>
  404e64:	ldr	x19, [x24]
  404e68:	cbz	x19, 404f28 <ferror@plt+0x3588>
  404e6c:	stp	x21, x22, [sp, #32]
  404e70:	mov	x22, x0
  404e74:	mov	x21, x27
  404e78:	mov	w28, #0x0                   	// #0
  404e7c:	mov	x26, #0xffffffffffffffff    	// #-1
  404e80:	mov	x20, #0x0                   	// #0
  404e84:	b	404ea8 <ferror@plt+0x3508>
  404e88:	mov	x26, x20
  404e8c:	ldp	x21, x22, [sp, #32]
  404e90:	b	404f0c <ferror@plt+0x356c>
  404e94:	mov	x26, x20
  404e98:	add	x20, x20, #0x1
  404e9c:	ldr	x19, [x24, x20, lsl #3]
  404ea0:	add	x21, x21, x23
  404ea4:	cbz	x19, 404efc <ferror@plt+0x355c>
  404ea8:	mov	x2, x22
  404eac:	mov	x1, x25
  404eb0:	mov	x0, x19
  404eb4:	bl	401720 <strncmp@plt>
  404eb8:	cbnz	w0, 404e98 <ferror@plt+0x34f8>
  404ebc:	mov	x0, x19
  404ec0:	bl	401620 <strlen@plt>
  404ec4:	cmp	x0, x22
  404ec8:	b.eq	404e88 <ferror@plt+0x34e8>  // b.none
  404ecc:	cmn	x26, #0x1
  404ed0:	b.eq	404e94 <ferror@plt+0x34f4>  // b.none
  404ed4:	cbz	x27, 404ef4 <ferror@plt+0x3554>
  404ed8:	mov	x2, x23
  404edc:	mov	x1, x21
  404ee0:	madd	x0, x26, x23, x27
  404ee4:	bl	401830 <memcmp@plt>
  404ee8:	cmp	w0, #0x0
  404eec:	csinc	w28, w28, wzr, eq  // eq = none
  404ef0:	b	404e98 <ferror@plt+0x34f8>
  404ef4:	mov	w28, #0x1                   	// #1
  404ef8:	b	404e98 <ferror@plt+0x34f8>
  404efc:	cmp	w28, #0x0
  404f00:	mov	x0, #0xfffffffffffffffe    	// #-2
  404f04:	csel	x26, x26, x0, eq  // eq = none
  404f08:	ldp	x21, x22, [sp, #32]
  404f0c:	mov	x0, x26
  404f10:	ldp	x19, x20, [sp, #16]
  404f14:	ldp	x23, x24, [sp, #48]
  404f18:	ldp	x25, x26, [sp, #64]
  404f1c:	ldp	x27, x28, [sp, #80]
  404f20:	ldp	x29, x30, [sp], #96
  404f24:	ret
  404f28:	mov	x26, #0xffffffffffffffff    	// #-1
  404f2c:	b	404f0c <ferror@plt+0x356c>
  404f30:	stp	x29, x30, [sp, #-48]!
  404f34:	mov	x29, sp
  404f38:	stp	x19, x20, [sp, #16]
  404f3c:	str	x21, [sp, #32]
  404f40:	mov	x21, x0
  404f44:	mov	x20, x1
  404f48:	cmn	x2, #0x1
  404f4c:	b.eq	404fb0 <ferror@plt+0x3610>  // b.none
  404f50:	mov	w2, #0x5                   	// #5
  404f54:	adrp	x1, 40a000 <ferror@plt+0x8660>
  404f58:	add	x1, x1, #0x308
  404f5c:	mov	x0, #0x0                   	// #0
  404f60:	bl	401920 <dcgettext@plt>
  404f64:	mov	x19, x0
  404f68:	mov	x2, x20
  404f6c:	mov	w1, #0x8                   	// #8
  404f70:	mov	w0, #0x0                   	// #0
  404f74:	bl	406e90 <ferror@plt+0x54f0>
  404f78:	mov	x20, x0
  404f7c:	mov	x1, x21
  404f80:	mov	w0, #0x1                   	// #1
  404f84:	bl	4071a4 <ferror@plt+0x5804>
  404f88:	mov	x4, x0
  404f8c:	mov	x3, x20
  404f90:	mov	x2, x19
  404f94:	mov	w1, #0x0                   	// #0
  404f98:	mov	w0, #0x0                   	// #0
  404f9c:	bl	401650 <error@plt>
  404fa0:	ldp	x19, x20, [sp, #16]
  404fa4:	ldr	x21, [sp, #32]
  404fa8:	ldp	x29, x30, [sp], #48
  404fac:	ret
  404fb0:	mov	w2, #0x5                   	// #5
  404fb4:	adrp	x1, 40a000 <ferror@plt+0x8660>
  404fb8:	add	x1, x1, #0x2e8
  404fbc:	mov	x0, #0x0                   	// #0
  404fc0:	bl	401920 <dcgettext@plt>
  404fc4:	mov	x19, x0
  404fc8:	b	404f68 <ferror@plt+0x35c8>
  404fcc:	stp	x29, x30, [sp, #-96]!
  404fd0:	mov	x29, sp
  404fd4:	stp	x19, x20, [sp, #16]
  404fd8:	stp	x21, x22, [sp, #32]
  404fdc:	stp	x23, x24, [sp, #48]
  404fe0:	mov	x24, x0
  404fe4:	mov	x20, x1
  404fe8:	mov	x22, x2
  404fec:	mov	w2, #0x5                   	// #5
  404ff0:	adrp	x1, 40a000 <ferror@plt+0x8660>
  404ff4:	add	x1, x1, #0x328
  404ff8:	mov	x0, #0x0                   	// #0
  404ffc:	bl	401920 <dcgettext@plt>
  405000:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  405004:	ldr	x1, [x1, #632]
  405008:	bl	401930 <fputs_unlocked@plt>
  40500c:	ldr	x21, [x24]
  405010:	cbz	x21, 4050b4 <ferror@plt+0x3714>
  405014:	stp	x25, x26, [sp, #64]
  405018:	stp	x27, x28, [sp, #80]
  40501c:	mov	x23, #0x0                   	// #0
  405020:	mov	x19, #0x0                   	// #0
  405024:	adrp	x25, 41d000 <ferror@plt+0x1b660>
  405028:	adrp	x26, 40a000 <ferror@plt+0x8660>
  40502c:	add	x26, x26, #0x340
  405030:	adrp	x27, 40a000 <ferror@plt+0x8660>
  405034:	add	x27, x27, #0x348
  405038:	b	405070 <ferror@plt+0x36d0>
  40503c:	ldr	x23, [x25, #632]
  405040:	mov	x0, x21
  405044:	bl	4071bc <ferror@plt+0x581c>
  405048:	mov	x3, x0
  40504c:	mov	x2, x26
  405050:	mov	w1, #0x1                   	// #1
  405054:	mov	x0, x23
  405058:	bl	401860 <__fprintf_chk@plt>
  40505c:	mov	x23, x20
  405060:	add	x19, x19, #0x1
  405064:	ldr	x21, [x24, x19, lsl #3]
  405068:	add	x20, x20, x22
  40506c:	cbz	x21, 4050ac <ferror@plt+0x370c>
  405070:	cbz	x19, 40503c <ferror@plt+0x369c>
  405074:	mov	x2, x22
  405078:	mov	x1, x20
  40507c:	mov	x0, x23
  405080:	bl	401830 <memcmp@plt>
  405084:	cbnz	w0, 40503c <ferror@plt+0x369c>
  405088:	ldr	x28, [x25, #632]
  40508c:	mov	x0, x21
  405090:	bl	4071bc <ferror@plt+0x581c>
  405094:	mov	x3, x0
  405098:	mov	x2, x27
  40509c:	mov	w1, #0x1                   	// #1
  4050a0:	mov	x0, x28
  4050a4:	bl	401860 <__fprintf_chk@plt>
  4050a8:	b	405060 <ferror@plt+0x36c0>
  4050ac:	ldp	x25, x26, [sp, #64]
  4050b0:	ldp	x27, x28, [sp, #80]
  4050b4:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4050b8:	ldr	x0, [x0, #632]
  4050bc:	ldr	x1, [x0, #40]
  4050c0:	ldr	x2, [x0, #48]
  4050c4:	cmp	x1, x2
  4050c8:	b.cs	4050f0 <ferror@plt+0x3750>  // b.hs, b.nlast
  4050cc:	add	x2, x1, #0x1
  4050d0:	str	x2, [x0, #40]
  4050d4:	mov	w0, #0xa                   	// #10
  4050d8:	strb	w0, [x1]
  4050dc:	ldp	x19, x20, [sp, #16]
  4050e0:	ldp	x21, x22, [sp, #32]
  4050e4:	ldp	x23, x24, [sp, #48]
  4050e8:	ldp	x29, x30, [sp], #96
  4050ec:	ret
  4050f0:	mov	w1, #0xa                   	// #10
  4050f4:	bl	401800 <__overflow@plt>
  4050f8:	b	4050dc <ferror@plt+0x373c>
  4050fc:	stp	x29, x30, [sp, #-64]!
  405100:	mov	x29, sp
  405104:	stp	x19, x20, [sp, #16]
  405108:	stp	x21, x22, [sp, #32]
  40510c:	stp	x23, x24, [sp, #48]
  405110:	mov	x23, x0
  405114:	mov	x22, x1
  405118:	mov	x19, x2
  40511c:	mov	x20, x3
  405120:	mov	x21, x4
  405124:	mov	x24, x5
  405128:	mov	x3, x4
  40512c:	mov	x2, x20
  405130:	mov	x1, x19
  405134:	mov	x0, x22
  405138:	bl	404e38 <ferror@plt+0x3498>
  40513c:	tbnz	x0, #63, 405154 <ferror@plt+0x37b4>
  405140:	ldp	x19, x20, [sp, #16]
  405144:	ldp	x21, x22, [sp, #32]
  405148:	ldp	x23, x24, [sp, #48]
  40514c:	ldp	x29, x30, [sp], #64
  405150:	ret
  405154:	mov	x2, x0
  405158:	mov	x1, x22
  40515c:	mov	x0, x23
  405160:	bl	404f30 <ferror@plt+0x3590>
  405164:	mov	x2, x21
  405168:	mov	x1, x20
  40516c:	mov	x0, x19
  405170:	bl	404fcc <ferror@plt+0x362c>
  405174:	blr	x24
  405178:	mov	x0, #0xffffffffffffffff    	// #-1
  40517c:	b	405140 <ferror@plt+0x37a0>
  405180:	stp	x29, x30, [sp, #-64]!
  405184:	mov	x29, sp
  405188:	stp	x21, x22, [sp, #32]
  40518c:	ldr	x22, [x1]
  405190:	cbz	x22, 4051e0 <ferror@plt+0x3840>
  405194:	stp	x19, x20, [sp, #16]
  405198:	str	x23, [sp, #48]
  40519c:	mov	x23, x0
  4051a0:	mov	x21, x3
  4051a4:	mov	x19, x2
  4051a8:	add	x20, x1, #0x8
  4051ac:	mov	x2, x21
  4051b0:	mov	x1, x19
  4051b4:	mov	x0, x23
  4051b8:	bl	401830 <memcmp@plt>
  4051bc:	cbz	w0, 4051d8 <ferror@plt+0x3838>
  4051c0:	ldr	x22, [x20], #8
  4051c4:	add	x19, x19, x21
  4051c8:	cbnz	x22, 4051ac <ferror@plt+0x380c>
  4051cc:	ldp	x19, x20, [sp, #16]
  4051d0:	ldr	x23, [sp, #48]
  4051d4:	b	4051e0 <ferror@plt+0x3840>
  4051d8:	ldp	x19, x20, [sp, #16]
  4051dc:	ldr	x23, [sp, #48]
  4051e0:	mov	x0, x22
  4051e4:	ldp	x21, x22, [sp, #32]
  4051e8:	ldp	x29, x30, [sp], #64
  4051ec:	ret
  4051f0:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  4051f4:	str	x0, [x1, #944]
  4051f8:	ret
  4051fc:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  405200:	strb	w0, [x1, #952]
  405204:	ret
  405208:	stp	x29, x30, [sp, #-48]!
  40520c:	mov	x29, sp
  405210:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  405214:	ldr	x0, [x0, #656]
  405218:	bl	40836c <ferror@plt+0x69cc>
  40521c:	cbz	w0, 40523c <ferror@plt+0x389c>
  405220:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  405224:	ldrb	w0, [x0, #952]
  405228:	cbz	w0, 405254 <ferror@plt+0x38b4>
  40522c:	bl	401980 <__errno_location@plt>
  405230:	ldr	w0, [x0]
  405234:	cmp	w0, #0x20
  405238:	b.ne	405254 <ferror@plt+0x38b4>  // b.any
  40523c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  405240:	ldr	x0, [x0, #632]
  405244:	bl	40836c <ferror@plt+0x69cc>
  405248:	cbnz	w0, 4052d8 <ferror@plt+0x3938>
  40524c:	ldp	x29, x30, [sp], #48
  405250:	ret
  405254:	stp	x19, x20, [sp, #16]
  405258:	str	x21, [sp, #32]
  40525c:	mov	w2, #0x5                   	// #5
  405260:	adrp	x1, 408000 <ferror@plt+0x6660>
  405264:	add	x1, x1, #0x990
  405268:	mov	x0, #0x0                   	// #0
  40526c:	bl	401920 <dcgettext@plt>
  405270:	mov	x19, x0
  405274:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  405278:	ldr	x20, [x0, #944]
  40527c:	cbz	x20, 4052b8 <ferror@plt+0x3918>
  405280:	bl	401980 <__errno_location@plt>
  405284:	ldr	w21, [x0]
  405288:	mov	x0, x20
  40528c:	bl	406fec <ferror@plt+0x564c>
  405290:	mov	x4, x19
  405294:	mov	x3, x0
  405298:	adrp	x2, 40a000 <ferror@plt+0x8660>
  40529c:	add	x2, x2, #0x350
  4052a0:	mov	w1, w21
  4052a4:	mov	w0, #0x0                   	// #0
  4052a8:	bl	401650 <error@plt>
  4052ac:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4052b0:	ldr	w0, [x0, #528]
  4052b4:	bl	401600 <_exit@plt>
  4052b8:	bl	401980 <__errno_location@plt>
  4052bc:	mov	x3, x19
  4052c0:	adrp	x2, 40a000 <ferror@plt+0x8660>
  4052c4:	add	x2, x2, #0x300
  4052c8:	ldr	w1, [x0]
  4052cc:	mov	w0, #0x0                   	// #0
  4052d0:	bl	401650 <error@plt>
  4052d4:	b	4052ac <ferror@plt+0x390c>
  4052d8:	stp	x19, x20, [sp, #16]
  4052dc:	str	x21, [sp, #32]
  4052e0:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4052e4:	ldr	w0, [x0, #528]
  4052e8:	bl	401600 <_exit@plt>
  4052ec:	stp	x29, x30, [sp, #-96]!
  4052f0:	mov	x29, sp
  4052f4:	stp	x19, x20, [sp, #16]
  4052f8:	stp	x21, x22, [sp, #32]
  4052fc:	stp	x23, x24, [sp, #48]
  405300:	str	x25, [sp, #64]
  405304:	str	d8, [sp, #72]
  405308:	mov	x22, x0
  40530c:	mov	x21, x1
  405310:	mov	w23, w3
  405314:	fmov	d8, d0
  405318:	fneg	d0, d0
  40531c:	fcmpe	d8, #0.0
  405320:	fcsel	d0, d0, d8, mi  // mi = first
  405324:	mov	w0, #0x25                  	// #37
  405328:	strb	w0, [sp, #80]
  40532c:	mov	w0, #0x2d                  	// #45
  405330:	strb	w0, [sp, #81]
  405334:	add	x1, sp, #0x51
  405338:	and	x0, x2, #0x1
  40533c:	add	x3, x1, x0
  405340:	mov	w4, #0x2b                  	// #43
  405344:	strb	w4, [x1, x0]
  405348:	ubfx	x0, x2, #1, #1
  40534c:	add	x1, x3, x0
  405350:	mov	w4, #0x20                  	// #32
  405354:	strb	w4, [x3, x0]
  405358:	ubfx	x0, x2, #2, #1
  40535c:	add	x4, x1, x0
  405360:	mov	w3, #0x30                  	// #48
  405364:	strb	w3, [x1, x0]
  405368:	ubfx	x3, x2, #3, #1
  40536c:	add	x0, x4, x3
  405370:	mov	w1, #0x2a                  	// #42
  405374:	strb	w1, [x4, x3]
  405378:	mov	w3, #0x2e                  	// #46
  40537c:	strb	w3, [x0, #1]
  405380:	strb	w1, [x0, #2]
  405384:	tst	x2, #0x10
  405388:	mov	w1, #0x47                  	// #71
  40538c:	mov	w2, #0x67                  	// #103
  405390:	csel	w1, w1, w2, ne  // ne = any
  405394:	strb	w1, [x0, #3]
  405398:	strb	wzr, [x0, #4]
  40539c:	mov	x0, #0x10000000000000      	// #4503599627370496
  4053a0:	fmov	d1, x0
  4053a4:	fcmpe	d0, d1
  4053a8:	mov	w20, #0xf                   	// #15
  4053ac:	csinc	w20, w20, wzr, pl  // pl = nfrst
  4053b0:	mov	x25, #0xffffffffffffffff    	// #-1
  4053b4:	mov	w24, #0x1                   	// #1
  4053b8:	b	4053c0 <ferror@plt+0x3a20>
  4053bc:	add	w20, w20, #0x1
  4053c0:	fmov	d0, d8
  4053c4:	mov	w6, w20
  4053c8:	mov	w5, w23
  4053cc:	add	x4, sp, #0x50
  4053d0:	mov	x3, x25
  4053d4:	mov	w2, w24
  4053d8:	mov	x1, x21
  4053dc:	mov	x0, x22
  4053e0:	bl	4016d0 <__snprintf_chk@plt>
  4053e4:	mov	w19, w0
  4053e8:	cmp	w0, #0x0
  4053ec:	ccmp	w20, #0x10, #0x0, ge  // ge = tcont
  4053f0:	b.gt	405410 <ferror@plt+0x3a70>
  4053f4:	cmp	x21, w0, sxtw
  4053f8:	b.ls	4053bc <ferror@plt+0x3a1c>  // b.plast
  4053fc:	mov	x1, #0x0                   	// #0
  405400:	mov	x0, x22
  405404:	bl	401660 <strtod@plt>
  405408:	fcmp	d0, d8
  40540c:	b.ne	4053bc <ferror@plt+0x3a1c>  // b.any
  405410:	mov	w0, w19
  405414:	ldp	x19, x20, [sp, #16]
  405418:	ldp	x21, x22, [sp, #32]
  40541c:	ldp	x23, x24, [sp, #48]
  405420:	ldr	x25, [sp, #64]
  405424:	ldr	d8, [sp, #72]
  405428:	ldp	x29, x30, [sp], #96
  40542c:	ret
  405430:	stp	x29, x30, [sp, #-112]!
  405434:	mov	x29, sp
  405438:	stp	x19, x20, [sp, #16]
  40543c:	stp	x21, x22, [sp, #32]
  405440:	stp	x23, x24, [sp, #48]
  405444:	str	x25, [sp, #64]
  405448:	stp	d8, d9, [sp, #80]
  40544c:	mov	x22, x0
  405450:	mov	x21, x1
  405454:	mov	w23, w3
  405458:	fmov	s9, s0
  40545c:	fcvt	d8, s0
  405460:	fneg	s0, s0
  405464:	fcmpe	s9, #0.0
  405468:	fcsel	s0, s0, s9, mi  // mi = first
  40546c:	mov	w0, #0x25                  	// #37
  405470:	strb	w0, [sp, #96]
  405474:	mov	w0, #0x2d                  	// #45
  405478:	strb	w0, [sp, #97]
  40547c:	add	x1, sp, #0x61
  405480:	and	x0, x2, #0x1
  405484:	add	x3, x1, x0
  405488:	mov	w4, #0x2b                  	// #43
  40548c:	strb	w4, [x1, x0]
  405490:	ubfx	x0, x2, #1, #1
  405494:	add	x1, x3, x0
  405498:	mov	w4, #0x20                  	// #32
  40549c:	strb	w4, [x3, x0]
  4054a0:	ubfx	x0, x2, #2, #1
  4054a4:	add	x4, x1, x0
  4054a8:	mov	w3, #0x30                  	// #48
  4054ac:	strb	w3, [x1, x0]
  4054b0:	ubfx	x3, x2, #3, #1
  4054b4:	add	x0, x4, x3
  4054b8:	mov	w1, #0x2a                  	// #42
  4054bc:	strb	w1, [x4, x3]
  4054c0:	mov	w3, #0x2e                  	// #46
  4054c4:	strb	w3, [x0, #1]
  4054c8:	strb	w1, [x0, #2]
  4054cc:	tst	x2, #0x10
  4054d0:	mov	w1, #0x47                  	// #71
  4054d4:	mov	w2, #0x67                  	// #103
  4054d8:	csel	w1, w1, w2, ne  // ne = any
  4054dc:	strb	w1, [x0, #3]
  4054e0:	strb	wzr, [x0, #4]
  4054e4:	movi	v1.2s, #0x80, lsl #16
  4054e8:	fcmpe	s0, s1
  4054ec:	mov	w20, #0x6                   	// #6
  4054f0:	csinc	w20, w20, wzr, pl  // pl = nfrst
  4054f4:	mov	x25, #0xffffffffffffffff    	// #-1
  4054f8:	mov	w24, #0x1                   	// #1
  4054fc:	b	405504 <ferror@plt+0x3b64>
  405500:	add	w20, w20, #0x1
  405504:	fmov	d0, d8
  405508:	mov	w6, w20
  40550c:	mov	w5, w23
  405510:	add	x4, sp, #0x60
  405514:	mov	x3, x25
  405518:	mov	w2, w24
  40551c:	mov	x1, x21
  405520:	mov	x0, x22
  405524:	bl	4016d0 <__snprintf_chk@plt>
  405528:	mov	w19, w0
  40552c:	cmp	w0, #0x0
  405530:	ccmp	w20, #0x8, #0x0, ge  // ge = tcont
  405534:	b.gt	405554 <ferror@plt+0x3bb4>
  405538:	cmp	x21, w0, sxtw
  40553c:	b.ls	405500 <ferror@plt+0x3b60>  // b.plast
  405540:	mov	x1, #0x0                   	// #0
  405544:	mov	x0, x22
  405548:	bl	4018a0 <strtof@plt>
  40554c:	fcmp	s0, s9
  405550:	b.ne	405500 <ferror@plt+0x3b60>  // b.any
  405554:	mov	w0, w19
  405558:	ldp	x19, x20, [sp, #16]
  40555c:	ldp	x21, x22, [sp, #32]
  405560:	ldp	x23, x24, [sp, #48]
  405564:	ldr	x25, [sp, #64]
  405568:	ldp	d8, d9, [sp, #80]
  40556c:	ldp	x29, x30, [sp], #112
  405570:	ret
  405574:	stp	x29, x30, [sp, #-128]!
  405578:	mov	x29, sp
  40557c:	stp	x19, x20, [sp, #16]
  405580:	stp	x21, x22, [sp, #32]
  405584:	stp	x23, x24, [sp, #48]
  405588:	stp	x25, x26, [sp, #64]
  40558c:	str	x27, [sp, #80]
  405590:	mov	x24, x0
  405594:	mov	x21, x1
  405598:	mov	w19, w2
  40559c:	mov	w25, w3
  4055a0:	str	q0, [sp, #96]
  4055a4:	ldr	x22, [sp, #96]
  4055a8:	ldr	x23, [sp, #104]
  4055ac:	movi	v1.2d, #0x0
  4055b0:	ldr	q0, [sp, #96]
  4055b4:	bl	4085ac <ferror@plt+0x6c0c>
  4055b8:	mov	x5, x22
  4055bc:	eor	x4, x23, #0x8000000000000000
  4055c0:	tbnz	w0, #31, 4055c8 <ferror@plt+0x3c28>
  4055c4:	mov	x4, x23
  4055c8:	mov	w0, #0x25                  	// #37
  4055cc:	strb	w0, [sp, #112]
  4055d0:	mov	w0, #0x2d                  	// #45
  4055d4:	strb	w0, [sp, #113]
  4055d8:	add	x1, sp, #0x71
  4055dc:	and	x0, x19, #0x1
  4055e0:	add	x2, x1, x0
  4055e4:	mov	w3, #0x2b                  	// #43
  4055e8:	strb	w3, [x1, x0]
  4055ec:	ubfx	x0, x19, #1, #1
  4055f0:	add	x1, x2, x0
  4055f4:	mov	w3, #0x20                  	// #32
  4055f8:	strb	w3, [x2, x0]
  4055fc:	ubfx	x0, x19, #2, #1
  405600:	add	x3, x1, x0
  405604:	mov	w2, #0x30                  	// #48
  405608:	strb	w2, [x1, x0]
  40560c:	ubfx	x2, x19, #3, #1
  405610:	add	x0, x3, x2
  405614:	mov	w1, #0x2a                  	// #42
  405618:	strb	w1, [x3, x2]
  40561c:	mov	w2, #0x2e                  	// #46
  405620:	strb	w2, [x0, #1]
  405624:	strb	w1, [x0, #2]
  405628:	mov	w1, #0x4c                  	// #76
  40562c:	strb	w1, [x0, #3]
  405630:	tst	x19, #0x10
  405634:	mov	w1, #0x47                  	// #71
  405638:	mov	w2, #0x67                  	// #103
  40563c:	csel	w1, w1, w2, ne  // ne = any
  405640:	strb	w1, [x0, #4]
  405644:	strb	wzr, [x0, #5]
  405648:	adrp	x0, 40a000 <ferror@plt+0x8660>
  40564c:	add	x0, x0, #0x360
  405650:	ldr	q1, [x0]
  405654:	str	x5, [sp, #96]
  405658:	str	x4, [sp, #104]
  40565c:	ldr	q0, [sp, #96]
  405660:	bl	4085ac <ferror@plt+0x6c0c>
  405664:	cmp	w0, #0x0
  405668:	mov	w20, #0x21                  	// #33
  40566c:	csinc	w20, w20, wzr, ge  // ge = tcont
  405670:	mov	x27, #0xffffffffffffffff    	// #-1
  405674:	mov	w26, #0x1                   	// #1
  405678:	b	405680 <ferror@plt+0x3ce0>
  40567c:	add	w20, w20, #0x1
  405680:	str	x22, [sp, #96]
  405684:	str	x23, [sp, #104]
  405688:	ldr	q0, [sp, #96]
  40568c:	mov	w6, w20
  405690:	mov	w5, w25
  405694:	add	x4, sp, #0x70
  405698:	mov	x3, x27
  40569c:	mov	w2, w26
  4056a0:	mov	x1, x21
  4056a4:	mov	x0, x24
  4056a8:	bl	4016d0 <__snprintf_chk@plt>
  4056ac:	mov	w19, w0
  4056b0:	cmp	w20, #0x23
  4056b4:	ccmp	w0, #0x0, #0x1, le
  4056b8:	b.lt	4056e4 <ferror@plt+0x3d44>  // b.tstop
  4056bc:	cmp	x21, w0, sxtw
  4056c0:	b.ls	40567c <ferror@plt+0x3cdc>  // b.plast
  4056c4:	mov	x1, #0x0                   	// #0
  4056c8:	mov	x0, x24
  4056cc:	bl	4018b0 <strtold@plt>
  4056d0:	str	x22, [sp, #96]
  4056d4:	str	x23, [sp, #104]
  4056d8:	ldr	q1, [sp, #96]
  4056dc:	bl	408488 <ferror@plt+0x6ae8>
  4056e0:	cbnz	w0, 40567c <ferror@plt+0x3cdc>
  4056e4:	mov	w0, w19
  4056e8:	ldp	x19, x20, [sp, #16]
  4056ec:	ldp	x21, x22, [sp, #32]
  4056f0:	ldp	x23, x24, [sp, #48]
  4056f4:	ldp	x25, x26, [sp, #64]
  4056f8:	ldr	x27, [sp, #80]
  4056fc:	ldp	x29, x30, [sp], #128
  405700:	ret
  405704:	stp	x29, x30, [sp, #-48]!
  405708:	mov	x29, sp
  40570c:	cbz	x0, 405784 <ferror@plt+0x3de4>
  405710:	stp	x19, x20, [sp, #16]
  405714:	mov	x19, x0
  405718:	mov	w1, #0x2f                  	// #47
  40571c:	bl	4017c0 <strrchr@plt>
  405720:	mov	x20, x0
  405724:	cbz	x0, 4057b8 <ferror@plt+0x3e18>
  405728:	str	x21, [sp, #32]
  40572c:	add	x21, x0, #0x1
  405730:	sub	x0, x21, x19
  405734:	cmp	x0, #0x6
  405738:	b.le	4057ac <ferror@plt+0x3e0c>
  40573c:	mov	x2, #0x7                   	// #7
  405740:	adrp	x1, 40a000 <ferror@plt+0x8660>
  405744:	add	x1, x1, #0x3a8
  405748:	sub	x0, x20, #0x6
  40574c:	bl	401720 <strncmp@plt>
  405750:	cbnz	w0, 4057b4 <ferror@plt+0x3e14>
  405754:	mov	x2, #0x3                   	// #3
  405758:	adrp	x1, 40a000 <ferror@plt+0x8660>
  40575c:	add	x1, x1, #0x3b0
  405760:	mov	x0, x21
  405764:	bl	401720 <strncmp@plt>
  405768:	mov	x19, x21
  40576c:	cbnz	w0, 4057d4 <ferror@plt+0x3e34>
  405770:	add	x19, x20, #0x4
  405774:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  405778:	str	x19, [x0, #672]
  40577c:	ldr	x21, [sp, #32]
  405780:	b	4057b8 <ferror@plt+0x3e18>
  405784:	stp	x19, x20, [sp, #16]
  405788:	str	x21, [sp, #32]
  40578c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  405790:	ldr	x3, [x0, #632]
  405794:	mov	x2, #0x37                  	// #55
  405798:	mov	x1, #0x1                   	// #1
  40579c:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4057a0:	add	x0, x0, #0x370
  4057a4:	bl	4018f0 <fwrite@plt>
  4057a8:	bl	4017e0 <abort@plt>
  4057ac:	ldr	x21, [sp, #32]
  4057b0:	b	4057b8 <ferror@plt+0x3e18>
  4057b4:	ldr	x21, [sp, #32]
  4057b8:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4057bc:	str	x19, [x0, #960]
  4057c0:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4057c4:	str	x19, [x0, #624]
  4057c8:	ldp	x19, x20, [sp, #16]
  4057cc:	ldp	x29, x30, [sp], #48
  4057d0:	ret
  4057d4:	ldr	x21, [sp, #32]
  4057d8:	b	4057b8 <ferror@plt+0x3e18>
  4057dc:	stp	xzr, xzr, [x8]
  4057e0:	stp	xzr, xzr, [x8, #16]
  4057e4:	stp	xzr, xzr, [x8, #32]
  4057e8:	str	xzr, [x8, #48]
  4057ec:	cmp	w0, #0xa
  4057f0:	b.eq	4057fc <ferror@plt+0x3e5c>  // b.none
  4057f4:	str	w0, [x8]
  4057f8:	ret
  4057fc:	stp	x29, x30, [sp, #-16]!
  405800:	mov	x29, sp
  405804:	bl	4017e0 <abort@plt>
  405808:	stp	x29, x30, [sp, #-48]!
  40580c:	mov	x29, sp
  405810:	stp	x19, x20, [sp, #16]
  405814:	str	x21, [sp, #32]
  405818:	mov	x20, x0
  40581c:	mov	w21, w1
  405820:	mov	w2, #0x5                   	// #5
  405824:	mov	x1, x0
  405828:	mov	x0, #0x0                   	// #0
  40582c:	bl	401920 <dcgettext@plt>
  405830:	mov	x19, x0
  405834:	cmp	x20, x0
  405838:	b.eq	405850 <ferror@plt+0x3eb0>  // b.none
  40583c:	mov	x0, x19
  405840:	ldp	x19, x20, [sp, #16]
  405844:	ldr	x21, [sp, #32]
  405848:	ldp	x29, x30, [sp], #48
  40584c:	ret
  405850:	bl	40844c <ferror@plt+0x6aac>
  405854:	ldrb	w1, [x0]
  405858:	and	w1, w1, #0xffffffdf
  40585c:	cmp	w1, #0x55
  405860:	b.ne	4058e0 <ferror@plt+0x3f40>  // b.any
  405864:	ldrb	w1, [x0, #1]
  405868:	and	w1, w1, #0xffffffdf
  40586c:	cmp	w1, #0x54
  405870:	b.ne	4058a4 <ferror@plt+0x3f04>  // b.any
  405874:	ldrb	w1, [x0, #2]
  405878:	and	w1, w1, #0xffffffdf
  40587c:	cmp	w1, #0x46
  405880:	b.ne	4058a4 <ferror@plt+0x3f04>  // b.any
  405884:	ldrb	w1, [x0, #3]
  405888:	cmp	w1, #0x2d
  40588c:	b.ne	4058a4 <ferror@plt+0x3f04>  // b.any
  405890:	ldrb	w1, [x0, #4]
  405894:	cmp	w1, #0x38
  405898:	b.ne	4058a4 <ferror@plt+0x3f04>  // b.any
  40589c:	ldrb	w0, [x0, #5]
  4058a0:	cbz	w0, 4058c0 <ferror@plt+0x3f20>
  4058a4:	adrp	x19, 40a000 <ferror@plt+0x8660>
  4058a8:	add	x0, x19, #0x3e0
  4058ac:	adrp	x19, 40a000 <ferror@plt+0x8660>
  4058b0:	add	x19, x19, #0x3b8
  4058b4:	cmp	w21, #0x9
  4058b8:	csel	x19, x19, x0, eq  // eq = none
  4058bc:	b	40583c <ferror@plt+0x3e9c>
  4058c0:	ldrb	w1, [x19]
  4058c4:	adrp	x19, 40a000 <ferror@plt+0x8660>
  4058c8:	add	x0, x19, #0x3c0
  4058cc:	adrp	x19, 40a000 <ferror@plt+0x8660>
  4058d0:	add	x19, x19, #0x3d8
  4058d4:	cmp	w1, #0x60
  4058d8:	csel	x19, x19, x0, eq  // eq = none
  4058dc:	b	40583c <ferror@plt+0x3e9c>
  4058e0:	cmp	w1, #0x47
  4058e4:	b.ne	4058a4 <ferror@plt+0x3f04>  // b.any
  4058e8:	ldrb	w1, [x0, #1]
  4058ec:	and	w1, w1, #0xffffffdf
  4058f0:	cmp	w1, #0x42
  4058f4:	b.ne	4058a4 <ferror@plt+0x3f04>  // b.any
  4058f8:	ldrb	w1, [x0, #2]
  4058fc:	cmp	w1, #0x31
  405900:	b.ne	4058a4 <ferror@plt+0x3f04>  // b.any
  405904:	ldrb	w1, [x0, #3]
  405908:	cmp	w1, #0x38
  40590c:	b.ne	4058a4 <ferror@plt+0x3f04>  // b.any
  405910:	ldrb	w1, [x0, #4]
  405914:	cmp	w1, #0x30
  405918:	b.ne	4058a4 <ferror@plt+0x3f04>  // b.any
  40591c:	ldrb	w1, [x0, #5]
  405920:	cmp	w1, #0x33
  405924:	b.ne	4058a4 <ferror@plt+0x3f04>  // b.any
  405928:	ldrb	w1, [x0, #6]
  40592c:	cmp	w1, #0x30
  405930:	b.ne	4058a4 <ferror@plt+0x3f04>  // b.any
  405934:	ldrb	w0, [x0, #7]
  405938:	cbnz	w0, 4058a4 <ferror@plt+0x3f04>
  40593c:	ldrb	w1, [x19]
  405940:	adrp	x19, 40a000 <ferror@plt+0x8660>
  405944:	add	x0, x19, #0x3c8
  405948:	adrp	x19, 40a000 <ferror@plt+0x8660>
  40594c:	add	x19, x19, #0x3d0
  405950:	cmp	w1, #0x60
  405954:	csel	x19, x19, x0, eq  // eq = none
  405958:	b	40583c <ferror@plt+0x3e9c>
  40595c:	sub	sp, sp, #0xf0
  405960:	stp	x29, x30, [sp, #16]
  405964:	add	x29, sp, #0x10
  405968:	stp	x19, x20, [sp, #32]
  40596c:	stp	x21, x22, [sp, #48]
  405970:	stp	x23, x24, [sp, #64]
  405974:	stp	x25, x26, [sp, #80]
  405978:	stp	x27, x28, [sp, #96]
  40597c:	mov	x28, x0
  405980:	mov	x26, x1
  405984:	str	x2, [sp, #136]
  405988:	mov	x24, x3
  40598c:	mov	w25, w4
  405990:	mov	w19, w5
  405994:	str	w5, [sp, #184]
  405998:	str	x6, [sp, #152]
  40599c:	str	x7, [sp, #200]
  4059a0:	bl	4018d0 <__ctype_get_mb_cur_max@plt>
  4059a4:	str	x0, [sp, #168]
  4059a8:	mov	x0, x19
  4059ac:	ubfx	x0, x0, #1, #1
  4059b0:	str	x0, [sp, #112]
  4059b4:	mov	w0, #0x1                   	// #1
  4059b8:	str	w0, [sp, #128]
  4059bc:	str	wzr, [sp, #180]
  4059c0:	str	wzr, [sp, #124]
  4059c4:	str	wzr, [sp, #132]
  4059c8:	str	xzr, [sp, #144]
  4059cc:	str	xzr, [sp, #160]
  4059d0:	str	xzr, [sp, #192]
  4059d4:	mov	w23, w25
  4059d8:	mov	x25, x24
  4059dc:	cmp	w23, #0x4
  4059e0:	b.eq	405b50 <ferror@plt+0x41b0>  // b.none
  4059e4:	b.ls	405a34 <ferror@plt+0x4094>  // b.plast
  4059e8:	cmp	w23, #0x7
  4059ec:	b.eq	405bc0 <ferror@plt+0x4220>  // b.none
  4059f0:	b.ls	405a80 <ferror@plt+0x40e0>  // b.plast
  4059f4:	sub	w0, w23, #0x8
  4059f8:	cmp	w0, #0x2
  4059fc:	b.hi	405bb0 <ferror@plt+0x4210>  // b.pmore
  405a00:	cmp	w23, #0xa
  405a04:	b.ne	405af4 <ferror@plt+0x4154>  // b.any
  405a08:	mov	x27, #0x0                   	// #0
  405a0c:	ldr	w0, [sp, #112]
  405a10:	cbz	w0, 405b20 <ferror@plt+0x4180>
  405a14:	ldr	x0, [sp, #240]
  405a18:	bl	401620 <strlen@plt>
  405a1c:	str	x0, [sp, #144]
  405a20:	ldr	x0, [sp, #240]
  405a24:	str	x0, [sp, #160]
  405a28:	mov	w0, #0x1                   	// #1
  405a2c:	str	w0, [sp, #132]
  405a30:	b	405ab8 <ferror@plt+0x4118>
  405a34:	cmp	w23, #0x2
  405a38:	b.eq	405b8c <ferror@plt+0x41ec>  // b.none
  405a3c:	b.ls	405a4c <ferror@plt+0x40ac>  // b.plast
  405a40:	mov	w0, #0x1                   	// #1
  405a44:	str	w0, [sp, #132]
  405a48:	b	405a58 <ferror@plt+0x40b8>
  405a4c:	cbz	w23, 405bb4 <ferror@plt+0x4214>
  405a50:	cmp	w23, #0x1
  405a54:	b.ne	405bb0 <ferror@plt+0x4210>  // b.any
  405a58:	mov	w0, #0x1                   	// #1
  405a5c:	str	w0, [sp, #112]
  405a60:	mov	x0, #0x1                   	// #1
  405a64:	str	x0, [sp, #144]
  405a68:	adrp	x0, 40a000 <ferror@plt+0x8660>
  405a6c:	add	x0, x0, #0x3e0
  405a70:	str	x0, [sp, #160]
  405a74:	mov	x27, #0x0                   	// #0
  405a78:	mov	w23, #0x2                   	// #2
  405a7c:	b	405ab8 <ferror@plt+0x4118>
  405a80:	cmp	w23, #0x5
  405a84:	b.eq	405ac0 <ferror@plt+0x4120>  // b.none
  405a88:	cmp	w23, #0x6
  405a8c:	b.ne	405bb0 <ferror@plt+0x4210>  // b.any
  405a90:	mov	w0, #0x1                   	// #1
  405a94:	str	w0, [sp, #112]
  405a98:	str	w0, [sp, #132]
  405a9c:	mov	x0, #0x1                   	// #1
  405aa0:	str	x0, [sp, #144]
  405aa4:	adrp	x0, 40a000 <ferror@plt+0x8660>
  405aa8:	add	x0, x0, #0x3b8
  405aac:	str	x0, [sp, #160]
  405ab0:	mov	x27, #0x0                   	// #0
  405ab4:	mov	w23, #0x5                   	// #5
  405ab8:	mov	x24, #0x0                   	// #0
  405abc:	b	4065ac <ferror@plt+0x4c0c>
  405ac0:	ldr	w0, [sp, #112]
  405ac4:	cbnz	w0, 405bd4 <ferror@plt+0x4234>
  405ac8:	cbz	x26, 405bf8 <ferror@plt+0x4258>
  405acc:	mov	w0, #0x22                  	// #34
  405ad0:	strb	w0, [x28]
  405ad4:	mov	w0, #0x1                   	// #1
  405ad8:	str	w0, [sp, #132]
  405adc:	mov	x27, #0x1                   	// #1
  405ae0:	str	x27, [sp, #144]
  405ae4:	adrp	x0, 40a000 <ferror@plt+0x8660>
  405ae8:	add	x0, x0, #0x3b8
  405aec:	str	x0, [sp, #160]
  405af0:	b	405ab8 <ferror@plt+0x4118>
  405af4:	mov	w1, w23
  405af8:	adrp	x0, 40a000 <ferror@plt+0x8660>
  405afc:	add	x0, x0, #0x3e8
  405b00:	bl	405808 <ferror@plt+0x3e68>
  405b04:	str	x0, [sp, #200]
  405b08:	mov	w1, w23
  405b0c:	adrp	x0, 40a000 <ferror@plt+0x8660>
  405b10:	add	x0, x0, #0x3e0
  405b14:	bl	405808 <ferror@plt+0x3e68>
  405b18:	str	x0, [sp, #240]
  405b1c:	b	405a08 <ferror@plt+0x4068>
  405b20:	ldr	x1, [sp, #200]
  405b24:	ldrb	w0, [x1]
  405b28:	cbnz	w0, 405b40 <ferror@plt+0x41a0>
  405b2c:	mov	x27, #0x0                   	// #0
  405b30:	b	405a14 <ferror@plt+0x4074>
  405b34:	add	x27, x27, #0x1
  405b38:	ldrb	w0, [x1, x27]
  405b3c:	cbz	w0, 405a14 <ferror@plt+0x4074>
  405b40:	cmp	x26, x27
  405b44:	b.ls	405b34 <ferror@plt+0x4194>  // b.plast
  405b48:	strb	w0, [x28, x27]
  405b4c:	b	405b34 <ferror@plt+0x4194>
  405b50:	ldr	w0, [sp, #112]
  405b54:	cbnz	w0, 405a58 <ferror@plt+0x40b8>
  405b58:	mov	w0, #0x1                   	// #1
  405b5c:	str	w0, [sp, #132]
  405b60:	cbz	x26, 405c18 <ferror@plt+0x4278>
  405b64:	mov	w0, #0x27                  	// #39
  405b68:	strb	w0, [x28]
  405b6c:	str	wzr, [sp, #112]
  405b70:	mov	x27, #0x1                   	// #1
  405b74:	str	x27, [sp, #144]
  405b78:	adrp	x0, 40a000 <ferror@plt+0x8660>
  405b7c:	add	x0, x0, #0x3e0
  405b80:	str	x0, [sp, #160]
  405b84:	mov	w23, #0x2                   	// #2
  405b88:	b	405ab8 <ferror@plt+0x4118>
  405b8c:	ldr	w0, [sp, #112]
  405b90:	cbz	w0, 405b60 <ferror@plt+0x41c0>
  405b94:	mov	x0, #0x1                   	// #1
  405b98:	str	x0, [sp, #144]
  405b9c:	adrp	x0, 40a000 <ferror@plt+0x8660>
  405ba0:	add	x0, x0, #0x3e0
  405ba4:	str	x0, [sp, #160]
  405ba8:	mov	x27, #0x0                   	// #0
  405bac:	b	405ab8 <ferror@plt+0x4118>
  405bb0:	bl	4017e0 <abort@plt>
  405bb4:	str	wzr, [sp, #112]
  405bb8:	mov	x27, #0x0                   	// #0
  405bbc:	b	405ab8 <ferror@plt+0x4118>
  405bc0:	str	wzr, [sp, #112]
  405bc4:	mov	w0, #0x1                   	// #1
  405bc8:	str	w0, [sp, #132]
  405bcc:	mov	x27, #0x0                   	// #0
  405bd0:	b	405ab8 <ferror@plt+0x4118>
  405bd4:	ldr	w0, [sp, #112]
  405bd8:	str	w0, [sp, #132]
  405bdc:	mov	x0, #0x1                   	// #1
  405be0:	str	x0, [sp, #144]
  405be4:	adrp	x0, 40a000 <ferror@plt+0x8660>
  405be8:	add	x0, x0, #0x3b8
  405bec:	str	x0, [sp, #160]
  405bf0:	mov	x27, #0x0                   	// #0
  405bf4:	b	405ab8 <ferror@plt+0x4118>
  405bf8:	mov	w0, #0x1                   	// #1
  405bfc:	str	w0, [sp, #132]
  405c00:	mov	x27, #0x1                   	// #1
  405c04:	str	x27, [sp, #144]
  405c08:	adrp	x0, 40a000 <ferror@plt+0x8660>
  405c0c:	add	x0, x0, #0x3b8
  405c10:	str	x0, [sp, #160]
  405c14:	b	405ab8 <ferror@plt+0x4118>
  405c18:	str	wzr, [sp, #112]
  405c1c:	mov	x27, #0x1                   	// #1
  405c20:	str	x27, [sp, #144]
  405c24:	adrp	x0, 40a000 <ferror@plt+0x8660>
  405c28:	add	x0, x0, #0x3e0
  405c2c:	str	x0, [sp, #160]
  405c30:	mov	w23, #0x2                   	// #2
  405c34:	b	405ab8 <ferror@plt+0x4118>
  405c38:	ldr	x0, [sp, #144]
  405c3c:	add	x20, x24, x0
  405c40:	cmp	x0, #0x1
  405c44:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  405c48:	b.ne	405c58 <ferror@plt+0x42b8>  // b.any
  405c4c:	ldr	x0, [sp, #136]
  405c50:	bl	401620 <strlen@plt>
  405c54:	mov	x25, x0
  405c58:	cmp	x20, x25
  405c5c:	b.hi	406888 <ferror@plt+0x4ee8>  // b.pmore
  405c60:	ldr	x0, [sp, #136]
  405c64:	add	x20, x0, x24
  405c68:	ldr	x2, [sp, #144]
  405c6c:	ldr	x1, [sp, #160]
  405c70:	mov	x0, x20
  405c74:	bl	401830 <memcmp@plt>
  405c78:	cbnz	w0, 406888 <ferror@plt+0x4ee8>
  405c7c:	ldr	w0, [sp, #112]
  405c80:	cbnz	w0, 405ca8 <ferror@plt+0x4308>
  405c84:	ldrb	w20, [x20]
  405c88:	cmp	w20, #0x7e
  405c8c:	b.hi	406174 <ferror@plt+0x47d4>  // b.pmore
  405c90:	adrp	x0, 40a000 <ferror@plt+0x8660>
  405c94:	add	x0, x0, #0x458
  405c98:	ldrh	w0, [x0, w20, uxtw #1]
  405c9c:	adr	x1, 405ca8 <ferror@plt+0x4308>
  405ca0:	add	x0, x1, w0, sxth #2
  405ca4:	br	x0
  405ca8:	mov	x24, x25
  405cac:	mov	w25, w23
  405cb0:	b	406810 <ferror@plt+0x4e70>
  405cb4:	ldr	w0, [sp, #132]
  405cb8:	cbnz	w0, 405cd4 <ferror@plt+0x4334>
  405cbc:	ldr	x0, [sp, #184]
  405cc0:	tbnz	w0, #0, 4065a8 <ferror@plt+0x4c08>
  405cc4:	ldr	w0, [sp, #132]
  405cc8:	mov	w22, w0
  405ccc:	mov	w19, w0
  405cd0:	b	4064e8 <ferror@plt+0x4b48>
  405cd4:	ldr	w0, [sp, #112]
  405cd8:	cbnz	w0, 4067c4 <ferror@plt+0x4e24>
  405cdc:	mov	w22, w0
  405ce0:	cmp	w23, #0x2
  405ce4:	cset	w1, eq  // eq = none
  405ce8:	ldr	w0, [sp, #124]
  405cec:	eor	w0, w0, #0x1
  405cf0:	ands	w0, w1, w0
  405cf4:	b.eq	405d58 <ferror@plt+0x43b8>  // b.none
  405cf8:	cmp	x26, x27
  405cfc:	b.ls	405d08 <ferror@plt+0x4368>  // b.plast
  405d00:	mov	w1, #0x27                  	// #39
  405d04:	strb	w1, [x28, x27]
  405d08:	add	x1, x27, #0x1
  405d0c:	cmp	x26, x1
  405d10:	b.ls	405d1c <ferror@plt+0x437c>  // b.plast
  405d14:	mov	w2, #0x24                  	// #36
  405d18:	strb	w2, [x28, x1]
  405d1c:	add	x1, x27, #0x2
  405d20:	cmp	x26, x1
  405d24:	b.ls	405d30 <ferror@plt+0x4390>  // b.plast
  405d28:	mov	w2, #0x27                  	// #39
  405d2c:	strb	w2, [x28, x1]
  405d30:	add	x1, x27, #0x3
  405d34:	cmp	x26, x1
  405d38:	b.ls	406874 <ferror@plt+0x4ed4>  // b.plast
  405d3c:	mov	w2, #0x5c                  	// #92
  405d40:	strb	w2, [x28, x1]
  405d44:	add	x27, x27, #0x4
  405d48:	str	w0, [sp, #124]
  405d4c:	mov	w19, #0x0                   	// #0
  405d50:	mov	w20, #0x30                  	// #48
  405d54:	b	406510 <ferror@plt+0x4b70>
  405d58:	cmp	x26, x27
  405d5c:	b.hi	405d7c <ferror@plt+0x43dc>  // b.pmore
  405d60:	add	x2, x27, #0x1
  405d64:	cbnz	w21, 405d8c <ferror@plt+0x43ec>
  405d68:	mov	w0, w19
  405d6c:	mov	w19, w21
  405d70:	mov	x27, x2
  405d74:	mov	w20, #0x30                  	// #48
  405d78:	b	4064e8 <ferror@plt+0x4b48>
  405d7c:	mov	w1, #0x5c                  	// #92
  405d80:	strb	w1, [x28, x27]
  405d84:	add	x2, x27, #0x1
  405d88:	cbz	w21, 405dc8 <ferror@plt+0x4428>
  405d8c:	add	x1, x24, #0x1
  405d90:	cmp	x1, x25
  405d94:	b.cs	405db0 <ferror@plt+0x4410>  // b.hs, b.nlast
  405d98:	ldr	x3, [sp, #136]
  405d9c:	ldrb	w1, [x3, x1]
  405da0:	sub	w1, w1, #0x30
  405da4:	and	w1, w1, #0xff
  405da8:	cmp	w1, #0x9
  405dac:	b.ls	405ddc <ferror@plt+0x443c>  // b.plast
  405db0:	mov	w1, w0
  405db4:	mov	w0, w19
  405db8:	mov	w19, w1
  405dbc:	mov	x27, x2
  405dc0:	mov	w20, #0x30                  	// #48
  405dc4:	b	4064f8 <ferror@plt+0x4b58>
  405dc8:	mov	w0, w19
  405dcc:	mov	w19, w21
  405dd0:	mov	x27, x2
  405dd4:	mov	w20, #0x30                  	// #48
  405dd8:	b	406510 <ferror@plt+0x4b70>
  405ddc:	cmp	x26, x2
  405de0:	b.ls	405dec <ferror@plt+0x444c>  // b.plast
  405de4:	mov	w1, #0x30                  	// #48
  405de8:	strb	w1, [x28, x2]
  405dec:	add	x1, x27, #0x2
  405df0:	cmp	x26, x1
  405df4:	b.ls	405e00 <ferror@plt+0x4460>  // b.plast
  405df8:	mov	w2, #0x30                  	// #48
  405dfc:	strb	w2, [x28, x1]
  405e00:	add	x2, x27, #0x3
  405e04:	b	405db0 <ferror@plt+0x4410>
  405e08:	mov	w22, #0x0                   	// #0
  405e0c:	cmp	w23, #0x2
  405e10:	b.eq	405e2c <ferror@plt+0x448c>  // b.none
  405e14:	cmp	w23, #0x5
  405e18:	b.eq	405e40 <ferror@plt+0x44a0>  // b.none
  405e1c:	mov	w19, #0x0                   	// #0
  405e20:	mov	w0, #0x0                   	// #0
  405e24:	mov	w20, #0x3f                  	// #63
  405e28:	b	4064e8 <ferror@plt+0x4b48>
  405e2c:	ldr	w0, [sp, #112]
  405e30:	cbnz	w0, 4067d0 <ferror@plt+0x4e30>
  405e34:	mov	w19, w0
  405e38:	mov	w20, #0x3f                  	// #63
  405e3c:	b	40615c <ferror@plt+0x47bc>
  405e40:	ldr	x0, [sp, #184]
  405e44:	tbz	w0, #2, 406610 <ferror@plt+0x4c70>
  405e48:	add	x4, x24, #0x2
  405e4c:	cmp	x4, x25
  405e50:	b.cs	406620 <ferror@plt+0x4c80>  // b.hs, b.nlast
  405e54:	ldr	x0, [sp, #136]
  405e58:	add	x0, x0, x24
  405e5c:	ldrb	w20, [x0, #1]
  405e60:	cmp	w20, #0x3f
  405e64:	b.eq	405e78 <ferror@plt+0x44d8>  // b.none
  405e68:	mov	w19, #0x0                   	// #0
  405e6c:	mov	w0, #0x0                   	// #0
  405e70:	mov	w20, #0x3f                  	// #63
  405e74:	b	4064e8 <ferror@plt+0x4b48>
  405e78:	ldr	x0, [sp, #136]
  405e7c:	ldrb	w3, [x0, x4]
  405e80:	cmp	w3, #0x3e
  405e84:	b.hi	406630 <ferror@plt+0x4c90>  // b.pmore
  405e88:	mov	x1, #0x1                   	// #1
  405e8c:	lsl	x1, x1, x3
  405e90:	mov	w19, #0x0                   	// #0
  405e94:	mov	w0, #0x0                   	// #0
  405e98:	mov	x2, #0xa38200000000        	// #179778741075968
  405e9c:	movk	x2, #0x7000, lsl #48
  405ea0:	tst	x1, x2
  405ea4:	b.eq	4064e8 <ferror@plt+0x4b48>  // b.none
  405ea8:	ldr	w0, [sp, #112]
  405eac:	cbnz	w0, 406868 <ferror@plt+0x4ec8>
  405eb0:	cmp	x26, x27
  405eb4:	b.ls	405ec0 <ferror@plt+0x4520>  // b.plast
  405eb8:	mov	w0, #0x3f                  	// #63
  405ebc:	strb	w0, [x28, x27]
  405ec0:	add	x0, x27, #0x1
  405ec4:	cmp	x26, x0
  405ec8:	b.ls	405ed4 <ferror@plt+0x4534>  // b.plast
  405ecc:	mov	w1, #0x22                  	// #34
  405ed0:	strb	w1, [x28, x0]
  405ed4:	add	x0, x27, #0x2
  405ed8:	cmp	x26, x0
  405edc:	b.ls	405ee8 <ferror@plt+0x4548>  // b.plast
  405ee0:	mov	w1, #0x22                  	// #34
  405ee4:	strb	w1, [x28, x0]
  405ee8:	add	x0, x27, #0x3
  405eec:	cmp	x26, x0
  405ef0:	b.ls	405efc <ferror@plt+0x455c>  // b.plast
  405ef4:	mov	w1, #0x3f                  	// #63
  405ef8:	strb	w1, [x28, x0]
  405efc:	add	x27, x27, #0x4
  405f00:	ldr	w0, [sp, #112]
  405f04:	mov	w19, w0
  405f08:	mov	w20, w3
  405f0c:	mov	x24, x4
  405f10:	b	4064e8 <ferror@plt+0x4b48>
  405f14:	mov	w22, #0x0                   	// #0
  405f18:	mov	w20, #0x8                   	// #8
  405f1c:	mov	w0, #0x62                  	// #98
  405f20:	b	405f50 <ferror@plt+0x45b0>
  405f24:	mov	w22, #0x0                   	// #0
  405f28:	mov	w20, #0xc                   	// #12
  405f2c:	mov	w0, #0x66                  	// #102
  405f30:	b	405f50 <ferror@plt+0x45b0>
  405f34:	mov	w22, #0x0                   	// #0
  405f38:	mov	w20, #0xd                   	// #13
  405f3c:	mov	w0, #0x72                  	// #114
  405f40:	ldr	w1, [sp, #112]
  405f44:	cmp	w1, #0x0
  405f48:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  405f4c:	b.eq	406028 <ferror@plt+0x4688>  // b.none
  405f50:	ldr	w1, [sp, #132]
  405f54:	cbnz	w1, 406664 <ferror@plt+0x4cc4>
  405f58:	mov	w19, w1
  405f5c:	mov	w0, w1
  405f60:	b	4064e8 <ferror@plt+0x4b48>
  405f64:	mov	w22, #0x0                   	// #0
  405f68:	mov	w20, #0x9                   	// #9
  405f6c:	mov	w0, #0x74                  	// #116
  405f70:	b	405f40 <ferror@plt+0x45a0>
  405f74:	mov	w22, #0x0                   	// #0
  405f78:	mov	w20, #0xb                   	// #11
  405f7c:	mov	w0, #0x76                  	// #118
  405f80:	b	405f50 <ferror@plt+0x45b0>
  405f84:	mov	w22, #0x0                   	// #0
  405f88:	cmp	w23, #0x2
  405f8c:	b.eq	405fb8 <ferror@plt+0x4618>  // b.none
  405f90:	ldr	w0, [sp, #132]
  405f94:	cmp	w0, #0x0
  405f98:	ldr	w0, [sp, #112]
  405f9c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405fa0:	ldr	w0, [sp, #176]
  405fa4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405fa8:	b.ne	40667c <ferror@plt+0x4cdc>  // b.any
  405fac:	mov	w20, #0x5c                  	// #92
  405fb0:	mov	w0, w20
  405fb4:	b	405f50 <ferror@plt+0x45b0>
  405fb8:	ldr	w0, [sp, #112]
  405fbc:	cbnz	w0, 4067dc <ferror@plt+0x4e3c>
  405fc0:	mov	w19, w0
  405fc4:	mov	w20, #0x5c                  	// #92
  405fc8:	eor	w0, w0, #0x1
  405fcc:	ldr	w1, [sp, #124]
  405fd0:	and	w0, w1, w0
  405fd4:	tst	w0, #0xff
  405fd8:	b.eq	406588 <ferror@plt+0x4be8>  // b.none
  405fdc:	cmp	x26, x27
  405fe0:	b.ls	405fec <ferror@plt+0x464c>  // b.plast
  405fe4:	mov	w0, #0x27                  	// #39
  405fe8:	strb	w0, [x28, x27]
  405fec:	add	x0, x27, #0x1
  405ff0:	cmp	x26, x0
  405ff4:	b.ls	406000 <ferror@plt+0x4660>  // b.plast
  405ff8:	mov	w1, #0x27                  	// #39
  405ffc:	strb	w1, [x28, x0]
  406000:	add	x27, x27, #0x2
  406004:	str	wzr, [sp, #124]
  406008:	b	406588 <ferror@plt+0x4be8>
  40600c:	mov	w0, #0x6e                  	// #110
  406010:	b	405f40 <ferror@plt+0x45a0>
  406014:	mov	w0, #0x6e                  	// #110
  406018:	b	405f40 <ferror@plt+0x45a0>
  40601c:	mov	w22, #0x0                   	// #0
  406020:	mov	w0, #0x6e                  	// #110
  406024:	b	405f40 <ferror@plt+0x45a0>
  406028:	mov	x24, x25
  40602c:	mov	w25, #0x2                   	// #2
  406030:	b	4067fc <ferror@plt+0x4e5c>
  406034:	mov	w0, #0x61                  	// #97
  406038:	b	405f50 <ferror@plt+0x45b0>
  40603c:	mov	w0, #0x61                  	// #97
  406040:	b	405f50 <ferror@plt+0x45b0>
  406044:	mov	w22, #0x0                   	// #0
  406048:	cmp	x25, #0x1
  40604c:	cset	w0, ne  // ne = any
  406050:	cmn	x25, #0x1
  406054:	b.eq	40606c <ferror@plt+0x46cc>  // b.none
  406058:	cbnz	w0, 40663c <ferror@plt+0x4c9c>
  40605c:	cbz	x24, 406094 <ferror@plt+0x46f4>
  406060:	mov	w19, #0x0                   	// #0
  406064:	mov	w0, #0x0                   	// #0
  406068:	b	4064e8 <ferror@plt+0x4b48>
  40606c:	ldr	x0, [sp, #136]
  406070:	ldrb	w0, [x0, #1]
  406074:	cmp	w0, #0x0
  406078:	cset	w0, ne  // ne = any
  40607c:	b	406058 <ferror@plt+0x46b8>
  406080:	mov	w22, #0x0                   	// #0
  406084:	b	40605c <ferror@plt+0x46bc>
  406088:	mov	w22, #0x0                   	// #0
  40608c:	b	406094 <ferror@plt+0x46f4>
  406090:	mov	w19, w22
  406094:	cmp	w23, #0x2
  406098:	cset	w0, eq  // eq = none
  40609c:	ldr	w1, [sp, #112]
  4060a0:	ands	w0, w1, w0
  4060a4:	b.eq	4064e8 <ferror@plt+0x4b48>  // b.none
  4060a8:	mov	x24, x25
  4060ac:	mov	w25, #0x2                   	// #2
  4060b0:	b	4067fc <ferror@plt+0x4e5c>
  4060b4:	ldr	w19, [sp, #112]
  4060b8:	b	406094 <ferror@plt+0x46f4>
  4060bc:	mov	w22, #0x0                   	// #0
  4060c0:	mov	w19, #0x0                   	// #0
  4060c4:	b	406094 <ferror@plt+0x46f4>
  4060c8:	mov	w22, #0x0                   	// #0
  4060cc:	cmp	w23, #0x2
  4060d0:	b.eq	4060e4 <ferror@plt+0x4744>  // b.none
  4060d4:	str	w19, [sp, #180]
  4060d8:	mov	w0, #0x0                   	// #0
  4060dc:	mov	w20, #0x27                  	// #39
  4060e0:	b	4064e8 <ferror@plt+0x4b48>
  4060e4:	ldr	w0, [sp, #112]
  4060e8:	cbnz	w0, 4067e8 <ferror@plt+0x4e48>
  4060ec:	cmp	x26, #0x0
  4060f0:	mov	x0, #0x0                   	// #0
  4060f4:	ldr	x1, [sp, #192]
  4060f8:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  4060fc:	b.eq	40612c <ferror@plt+0x478c>  // b.none
  406100:	cmp	x26, x27
  406104:	b.ls	406110 <ferror@plt+0x4770>  // b.plast
  406108:	mov	w0, #0x27                  	// #39
  40610c:	strb	w0, [x28, x27]
  406110:	add	x0, x27, #0x1
  406114:	cmp	x26, x0
  406118:	b.ls	406164 <ferror@plt+0x47c4>  // b.plast
  40611c:	mov	w1, #0x5c                  	// #92
  406120:	strb	w1, [x28, x0]
  406124:	mov	x0, x26
  406128:	ldr	x26, [sp, #192]
  40612c:	add	x1, x27, #0x2
  406130:	cmp	x1, x0
  406134:	b.cs	406140 <ferror@plt+0x47a0>  // b.hs, b.nlast
  406138:	mov	w2, #0x27                  	// #39
  40613c:	strb	w2, [x28, x1]
  406140:	add	x27, x27, #0x3
  406144:	str	w19, [sp, #180]
  406148:	ldr	w1, [sp, #112]
  40614c:	str	w1, [sp, #124]
  406150:	str	x26, [sp, #192]
  406154:	mov	x26, x0
  406158:	mov	w20, #0x27                  	// #39
  40615c:	mov	w0, #0x0                   	// #0
  406160:	b	406510 <ferror@plt+0x4b70>
  406164:	mov	x0, x26
  406168:	ldr	x26, [sp, #192]
  40616c:	b	40612c <ferror@plt+0x478c>
  406170:	mov	w22, #0x0                   	// #0
  406174:	ldr	x0, [sp, #168]
  406178:	cmp	x0, #0x1
  40617c:	b.ne	4061b8 <ferror@plt+0x4818>  // b.any
  406180:	bl	401880 <__ctype_b_loc@plt>
  406184:	and	x1, x20, #0xff
  406188:	ldr	x0, [x0]
  40618c:	ldrh	w19, [x0, x1, lsl #1]
  406190:	ubfx	x19, x19, #14, #1
  406194:	ldr	x0, [sp, #168]
  406198:	mov	x2, x0
  40619c:	eor	w0, w19, #0x1
  4061a0:	ldr	w1, [sp, #132]
  4061a4:	and	w0, w1, w0
  4061a8:	ands	w0, w0, #0xff
  4061ac:	b.eq	4064e8 <ferror@plt+0x4b48>  // b.none
  4061b0:	mov	w19, #0x0                   	// #0
  4061b4:	b	406364 <ferror@plt+0x49c4>
  4061b8:	str	xzr, [sp, #232]
  4061bc:	cmn	x25, #0x1
  4061c0:	b.eq	4061e4 <ferror@plt+0x4844>  // b.none
  4061c4:	mov	x0, #0x0                   	// #0
  4061c8:	str	w21, [sp, #176]
  4061cc:	str	w20, [sp, #208]
  4061d0:	str	w22, [sp, #212]
  4061d4:	mov	x22, x0
  4061d8:	str	x27, [sp, #216]
  4061dc:	ldr	w27, [sp, #112]
  4061e0:	b	4062b4 <ferror@plt+0x4914>
  4061e4:	ldr	x0, [sp, #136]
  4061e8:	bl	401620 <strlen@plt>
  4061ec:	mov	x25, x0
  4061f0:	b	4061c4 <ferror@plt+0x4824>
  4061f4:	ldr	w20, [sp, #208]
  4061f8:	mov	x2, x22
  4061fc:	mov	x0, x21
  406200:	ldr	w21, [sp, #176]
  406204:	ldr	w22, [sp, #212]
  406208:	ldr	x27, [sp, #216]
  40620c:	mov	w19, #0x0                   	// #0
  406210:	cmp	x0, x25
  406214:	b.cs	40635c <ferror@plt+0x49bc>  // b.hs, b.nlast
  406218:	mov	x1, x2
  40621c:	ldr	x2, [sp, #136]
  406220:	ldrb	w0, [x2, x0]
  406224:	cbz	w0, 406244 <ferror@plt+0x48a4>
  406228:	add	x1, x1, #0x1
  40622c:	add	x0, x24, x1
  406230:	cmp	x25, x0
  406234:	b.hi	406220 <ferror@plt+0x4880>  // b.pmore
  406238:	mov	x2, x1
  40623c:	mov	w19, #0x0                   	// #0
  406240:	b	40635c <ferror@plt+0x49bc>
  406244:	mov	x2, x1
  406248:	mov	w19, #0x0                   	// #0
  40624c:	b	40635c <ferror@plt+0x49bc>
  406250:	add	x1, x1, #0x1
  406254:	cmp	x1, x21
  406258:	b.eq	406294 <ferror@plt+0x48f4>  // b.none
  40625c:	ldrb	w0, [x1]
  406260:	sub	w0, w0, #0x5b
  406264:	and	w0, w0, #0xff
  406268:	cmp	w0, #0x21
  40626c:	b.hi	406250 <ferror@plt+0x48b0>  // b.pmore
  406270:	mov	x2, #0x1                   	// #1
  406274:	lsl	x0, x2, x0
  406278:	mov	x2, #0x2b                  	// #43
  40627c:	movk	x2, #0x2, lsl #32
  406280:	tst	x0, x2
  406284:	b.eq	406250 <ferror@plt+0x48b0>  // b.none
  406288:	mov	x24, x25
  40628c:	mov	w25, #0x2                   	// #2
  406290:	b	4067fc <ferror@plt+0x4e5c>
  406294:	ldr	w0, [sp, #228]
  406298:	bl	401960 <iswprint@plt>
  40629c:	cmp	w0, #0x0
  4062a0:	csel	w19, w19, wzr, ne  // ne = any
  4062a4:	add	x22, x22, x20
  4062a8:	add	x0, sp, #0xe8
  4062ac:	bl	4017f0 <mbsinit@plt>
  4062b0:	cbnz	w0, 406314 <ferror@plt+0x4974>
  4062b4:	add	x21, x24, x22
  4062b8:	add	x3, sp, #0xe8
  4062bc:	sub	x2, x25, x21
  4062c0:	ldr	x0, [sp, #136]
  4062c4:	add	x1, x0, x21
  4062c8:	add	x0, sp, #0xe4
  4062cc:	bl	4082f8 <ferror@plt+0x6958>
  4062d0:	mov	x20, x0
  4062d4:	cbz	x0, 406348 <ferror@plt+0x49a8>
  4062d8:	cmn	x0, #0x1
  4062dc:	b.eq	40632c <ferror@plt+0x498c>  // b.none
  4062e0:	cmn	x0, #0x2
  4062e4:	b.eq	4061f4 <ferror@plt+0x4854>  // b.none
  4062e8:	cmp	w27, #0x0
  4062ec:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  4062f0:	b.ne	406294 <ferror@plt+0x48f4>  // b.any
  4062f4:	cmp	x0, #0x1
  4062f8:	b.ls	406294 <ferror@plt+0x48f4>  // b.plast
  4062fc:	add	x1, x21, #0x1
  406300:	ldr	x0, [sp, #136]
  406304:	add	x1, x0, x1
  406308:	add	x0, x0, x20
  40630c:	add	x21, x0, x21
  406310:	b	40625c <ferror@plt+0x48bc>
  406314:	ldr	w21, [sp, #176]
  406318:	ldr	w20, [sp, #208]
  40631c:	mov	x2, x22
  406320:	ldr	w22, [sp, #212]
  406324:	ldr	x27, [sp, #216]
  406328:	b	40635c <ferror@plt+0x49bc>
  40632c:	ldr	w21, [sp, #176]
  406330:	ldr	w20, [sp, #208]
  406334:	mov	x2, x22
  406338:	ldr	w22, [sp, #212]
  40633c:	ldr	x27, [sp, #216]
  406340:	mov	w19, #0x0                   	// #0
  406344:	b	40635c <ferror@plt+0x49bc>
  406348:	ldr	w21, [sp, #176]
  40634c:	ldr	w20, [sp, #208]
  406350:	mov	x2, x22
  406354:	ldr	w22, [sp, #212]
  406358:	ldr	x27, [sp, #216]
  40635c:	cmp	x2, #0x1
  406360:	b.ls	40619c <ferror@plt+0x47fc>  // b.plast
  406364:	add	x5, x24, x2
  406368:	mov	w0, #0x0                   	// #0
  40636c:	eor	w1, w19, #0x1
  406370:	ldr	w2, [sp, #132]
  406374:	and	w1, w2, w1
  406378:	and	w1, w1, #0xff
  40637c:	mov	w3, w1
  406380:	mov	w6, #0x5c                  	// #92
  406384:	mov	w7, #0x24                  	// #36
  406388:	ldr	w9, [sp, #112]
  40638c:	ldr	w4, [sp, #124]
  406390:	ldr	x8, [sp, #136]
  406394:	b	406410 <ferror@plt+0x4a70>
  406398:	cbz	w22, 4063ac <ferror@plt+0x4a0c>
  40639c:	cmp	x26, x27
  4063a0:	b.ls	4063a8 <ferror@plt+0x4a08>  // b.plast
  4063a4:	strb	w6, [x28, x27]
  4063a8:	add	x27, x27, #0x1
  4063ac:	add	x2, x24, #0x1
  4063b0:	cmp	x2, x5
  4063b4:	b.cs	4064c8 <ferror@plt+0x4b28>  // b.hs, b.nlast
  4063b8:	eor	w22, w0, #0x1
  4063bc:	and	w22, w4, w22
  4063c0:	ands	w22, w22, #0xff
  4063c4:	b.eq	4064dc <ferror@plt+0x4b3c>  // b.none
  4063c8:	cmp	x26, x27
  4063cc:	b.ls	4063d8 <ferror@plt+0x4a38>  // b.plast
  4063d0:	mov	w4, #0x27                  	// #39
  4063d4:	strb	w4, [x28, x27]
  4063d8:	add	x4, x27, #0x1
  4063dc:	cmp	x26, x4
  4063e0:	b.ls	4063ec <ferror@plt+0x4a4c>  // b.plast
  4063e4:	mov	w10, #0x27                  	// #39
  4063e8:	strb	w10, [x28, x4]
  4063ec:	add	x27, x27, #0x2
  4063f0:	mov	w22, w3
  4063f4:	mov	x24, x2
  4063f8:	mov	w4, w3
  4063fc:	cmp	x26, x27
  406400:	b.ls	406408 <ferror@plt+0x4a68>  // b.plast
  406404:	strb	w20, [x28, x27]
  406408:	add	x27, x27, #0x1
  40640c:	ldrb	w20, [x8, x24]
  406410:	cbz	w1, 406398 <ferror@plt+0x49f8>
  406414:	cbnz	w9, 4067a4 <ferror@plt+0x4e04>
  406418:	cmp	w23, #0x2
  40641c:	cset	w0, eq  // eq = none
  406420:	eor	w2, w4, #0x1
  406424:	ands	w0, w0, w2
  406428:	b.eq	406468 <ferror@plt+0x4ac8>  // b.none
  40642c:	cmp	x26, x27
  406430:	b.ls	40643c <ferror@plt+0x4a9c>  // b.plast
  406434:	mov	w2, #0x27                  	// #39
  406438:	strb	w2, [x28, x27]
  40643c:	add	x2, x27, #0x1
  406440:	cmp	x26, x2
  406444:	b.ls	40644c <ferror@plt+0x4aac>  // b.plast
  406448:	strb	w7, [x28, x2]
  40644c:	add	x2, x27, #0x2
  406450:	cmp	x26, x2
  406454:	b.ls	406460 <ferror@plt+0x4ac0>  // b.plast
  406458:	mov	w4, #0x27                  	// #39
  40645c:	strb	w4, [x28, x2]
  406460:	add	x27, x27, #0x3
  406464:	mov	w4, w0
  406468:	cmp	x26, x27
  40646c:	b.ls	406474 <ferror@plt+0x4ad4>  // b.plast
  406470:	strb	w6, [x28, x27]
  406474:	add	x0, x27, #0x1
  406478:	cmp	x26, x0
  40647c:	b.ls	40648c <ferror@plt+0x4aec>  // b.plast
  406480:	lsr	w2, w20, #6
  406484:	add	w2, w2, #0x30
  406488:	strb	w2, [x28, x0]
  40648c:	add	x0, x27, #0x2
  406490:	cmp	x26, x0
  406494:	b.ls	4064a4 <ferror@plt+0x4b04>  // b.plast
  406498:	ubfx	x2, x20, #3, #3
  40649c:	add	w2, w2, #0x30
  4064a0:	strb	w2, [x28, x0]
  4064a4:	add	x27, x27, #0x3
  4064a8:	and	w20, w20, #0x7
  4064ac:	add	w20, w20, #0x30
  4064b0:	add	x2, x24, #0x1
  4064b4:	cmp	x5, x2
  4064b8:	b.ls	4064d0 <ferror@plt+0x4b30>  // b.plast
  4064bc:	mov	w0, w3
  4064c0:	mov	x24, x2
  4064c4:	b	4063fc <ferror@plt+0x4a5c>
  4064c8:	str	w4, [sp, #124]
  4064cc:	b	405fc8 <ferror@plt+0x4628>
  4064d0:	str	w4, [sp, #124]
  4064d4:	mov	w0, w1
  4064d8:	b	405fc8 <ferror@plt+0x4628>
  4064dc:	mov	x24, x2
  4064e0:	b	4063fc <ferror@plt+0x4a5c>
  4064e4:	mov	w0, w22
  4064e8:	cmp	w21, #0x0
  4064ec:	ldr	w1, [sp, #112]
  4064f0:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  4064f4:	b.eq	406510 <ferror@plt+0x4b70>  // b.none
  4064f8:	ldr	x2, [sp, #152]
  4064fc:	cbz	x2, 406510 <ferror@plt+0x4b70>
  406500:	ubfx	x1, x20, #5, #8
  406504:	ldr	w1, [x2, x1, lsl #2]
  406508:	lsr	w1, w1, w20
  40650c:	tbnz	w1, #0, 406514 <ferror@plt+0x4b74>
  406510:	cbz	w22, 405fc8 <ferror@plt+0x4628>
  406514:	ldr	w0, [sp, #112]
  406518:	cbnz	w0, 4067f4 <ferror@plt+0x4e54>
  40651c:	cmp	w23, #0x2
  406520:	cset	w0, eq  // eq = none
  406524:	ldr	w1, [sp, #124]
  406528:	eor	w1, w1, #0x1
  40652c:	ands	w0, w0, w1
  406530:	b.eq	406574 <ferror@plt+0x4bd4>  // b.none
  406534:	cmp	x26, x27
  406538:	b.ls	406544 <ferror@plt+0x4ba4>  // b.plast
  40653c:	mov	w1, #0x27                  	// #39
  406540:	strb	w1, [x28, x27]
  406544:	add	x1, x27, #0x1
  406548:	cmp	x26, x1
  40654c:	b.ls	406558 <ferror@plt+0x4bb8>  // b.plast
  406550:	mov	w2, #0x24                  	// #36
  406554:	strb	w2, [x28, x1]
  406558:	add	x1, x27, #0x2
  40655c:	cmp	x26, x1
  406560:	b.ls	40656c <ferror@plt+0x4bcc>  // b.plast
  406564:	mov	w2, #0x27                  	// #39
  406568:	strb	w2, [x28, x1]
  40656c:	add	x27, x27, #0x3
  406570:	str	w0, [sp, #124]
  406574:	cmp	x26, x27
  406578:	b.ls	406584 <ferror@plt+0x4be4>  // b.plast
  40657c:	mov	w0, #0x5c                  	// #92
  406580:	strb	w0, [x28, x27]
  406584:	add	x27, x27, #0x1
  406588:	cmp	x27, x26
  40658c:	b.cs	406594 <ferror@plt+0x4bf4>  // b.hs, b.nlast
  406590:	strb	w20, [x28, x27]
  406594:	add	x27, x27, #0x1
  406598:	cmp	w19, #0x0
  40659c:	ldr	w0, [sp, #128]
  4065a0:	csel	w0, w0, w19, ne  // ne = any
  4065a4:	str	w0, [sp, #128]
  4065a8:	add	x24, x24, #0x1
  4065ac:	cmp	x25, x24
  4065b0:	cset	w19, ne  // ne = any
  4065b4:	cmn	x25, #0x1
  4065b8:	b.eq	40668c <ferror@plt+0x4cec>  // b.none
  4065bc:	cbz	w19, 4066a0 <ferror@plt+0x4d00>
  4065c0:	cmp	w23, #0x2
  4065c4:	cset	w21, ne  // ne = any
  4065c8:	ldr	w0, [sp, #132]
  4065cc:	and	w21, w0, w21
  4065d0:	ldr	x0, [sp, #144]
  4065d4:	cmp	x0, #0x0
  4065d8:	cset	w0, ne  // ne = any
  4065dc:	str	w0, [sp, #176]
  4065e0:	csel	w22, w21, wzr, ne  // ne = any
  4065e4:	cbnz	w22, 405c38 <ferror@plt+0x4298>
  4065e8:	ldr	x0, [sp, #136]
  4065ec:	ldrb	w20, [x0, x24]
  4065f0:	cmp	w20, #0x7e
  4065f4:	b.hi	406174 <ferror@plt+0x47d4>  // b.pmore
  4065f8:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4065fc:	add	x0, x0, #0x558
  406600:	ldrh	w0, [x0, w20, uxtw #1]
  406604:	adr	x1, 406610 <ferror@plt+0x4c70>
  406608:	add	x0, x1, w0, sxth #2
  40660c:	br	x0
  406610:	mov	w19, #0x0                   	// #0
  406614:	mov	w0, #0x0                   	// #0
  406618:	mov	w20, #0x3f                  	// #63
  40661c:	b	4064e8 <ferror@plt+0x4b48>
  406620:	mov	w19, #0x0                   	// #0
  406624:	mov	w0, #0x0                   	// #0
  406628:	mov	w20, #0x3f                  	// #63
  40662c:	b	4064e8 <ferror@plt+0x4b48>
  406630:	mov	w19, #0x0                   	// #0
  406634:	mov	w0, #0x0                   	// #0
  406638:	b	4064e8 <ferror@plt+0x4b48>
  40663c:	mov	w19, #0x0                   	// #0
  406640:	mov	w0, #0x0                   	// #0
  406644:	b	4064e8 <ferror@plt+0x4b48>
  406648:	mov	w19, w22
  40664c:	ldr	w0, [sp, #112]
  406650:	b	4064e8 <ferror@plt+0x4b48>
  406654:	mov	w19, w22
  406658:	mov	w22, #0x0                   	// #0
  40665c:	mov	w0, #0x0                   	// #0
  406660:	b	4064e8 <ferror@plt+0x4b48>
  406664:	mov	w20, w0
  406668:	mov	w19, #0x0                   	// #0
  40666c:	b	406514 <ferror@plt+0x4b74>
  406670:	mov	w19, #0x0                   	// #0
  406674:	mov	w20, #0x61                  	// #97
  406678:	b	406514 <ferror@plt+0x4b74>
  40667c:	mov	w19, #0x0                   	// #0
  406680:	mov	w0, #0x0                   	// #0
  406684:	mov	w20, #0x5c                  	// #92
  406688:	b	405fc8 <ferror@plt+0x4628>
  40668c:	ldr	x0, [sp, #136]
  406690:	ldrb	w0, [x0, x24]
  406694:	cmp	w0, #0x0
  406698:	cset	w19, ne  // ne = any
  40669c:	b	4065bc <ferror@plt+0x4c1c>
  4066a0:	cmp	w23, #0x2
  4066a4:	cset	w1, eq  // eq = none
  4066a8:	cmp	w1, #0x0
  4066ac:	ldr	w0, [sp, #112]
  4066b0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4066b4:	ccmp	x27, #0x0, #0x0, ne  // ne = any
  4066b8:	b.eq	4067b8 <ferror@plt+0x4e18>  // b.none
  4066bc:	eor	w0, w0, #0x1
  4066c0:	and	w0, w0, #0xff
  4066c4:	cmp	w1, #0x0
  4066c8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4066cc:	cset	w1, ne  // ne = any
  4066d0:	ldr	w2, [sp, #180]
  4066d4:	ands	w1, w2, w1
  4066d8:	b.eq	40674c <ferror@plt+0x4dac>  // b.none
  4066dc:	ldr	w0, [sp, #128]
  4066e0:	cbnz	w0, 406714 <ferror@plt+0x4d74>
  4066e4:	cmp	x26, #0x0
  4066e8:	cset	w0, eq  // eq = none
  4066ec:	ldr	x2, [sp, #192]
  4066f0:	cmp	x2, #0x0
  4066f4:	csel	w0, w0, wzr, ne  // ne = any
  4066f8:	str	w0, [sp, #180]
  4066fc:	mov	w23, #0x2                   	// #2
  406700:	cbz	w0, 406748 <ferror@plt+0x4da8>
  406704:	ldr	w0, [sp, #128]
  406708:	str	w0, [sp, #112]
  40670c:	ldr	x26, [sp, #192]
  406710:	b	4059dc <ferror@plt+0x403c>
  406714:	ldr	x0, [sp, #240]
  406718:	str	x0, [sp]
  40671c:	ldr	x7, [sp, #200]
  406720:	ldr	x6, [sp, #152]
  406724:	ldr	w5, [sp, #184]
  406728:	mov	w4, #0x5                   	// #5
  40672c:	mov	x3, x25
  406730:	ldr	x2, [sp, #136]
  406734:	ldr	x1, [sp, #192]
  406738:	mov	x0, x28
  40673c:	bl	40595c <ferror@plt+0x3fbc>
  406740:	mov	x27, x0
  406744:	b	406844 <ferror@plt+0x4ea4>
  406748:	mov	w0, w1
  40674c:	ldr	x1, [sp, #160]
  406750:	cmp	x1, #0x0
  406754:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406758:	b.eq	406794 <ferror@plt+0x4df4>  // b.none
  40675c:	mov	x0, x1
  406760:	ldrb	w2, [x1]
  406764:	cbz	w2, 406794 <ferror@plt+0x4df4>
  406768:	mov	x1, x27
  40676c:	sub	x0, x0, x27
  406770:	b	406780 <ferror@plt+0x4de0>
  406774:	add	x1, x1, #0x1
  406778:	ldrb	w2, [x0, x1]
  40677c:	cbz	w2, 406790 <ferror@plt+0x4df0>
  406780:	cmp	x26, x1
  406784:	b.ls	406774 <ferror@plt+0x4dd4>  // b.plast
  406788:	strb	w2, [x28, x1]
  40678c:	b	406774 <ferror@plt+0x4dd4>
  406790:	mov	x27, x1
  406794:	cmp	x26, x27
  406798:	b.ls	406844 <ferror@plt+0x4ea4>  // b.plast
  40679c:	strb	wzr, [x28, x27]
  4067a0:	b	406844 <ferror@plt+0x4ea4>
  4067a4:	mov	x24, x25
  4067a8:	mov	w25, w23
  4067ac:	ldr	w0, [sp, #112]
  4067b0:	str	w0, [sp, #132]
  4067b4:	b	4067fc <ferror@plt+0x4e5c>
  4067b8:	mov	x24, x25
  4067bc:	mov	w25, #0x2                   	// #2
  4067c0:	b	4067fc <ferror@plt+0x4e5c>
  4067c4:	mov	x24, x25
  4067c8:	mov	w25, w23
  4067cc:	b	4067fc <ferror@plt+0x4e5c>
  4067d0:	mov	x24, x25
  4067d4:	mov	w25, w23
  4067d8:	b	4067fc <ferror@plt+0x4e5c>
  4067dc:	mov	x24, x25
  4067e0:	mov	w25, w23
  4067e4:	b	4067fc <ferror@plt+0x4e5c>
  4067e8:	mov	x24, x25
  4067ec:	mov	w25, w23
  4067f0:	b	4067fc <ferror@plt+0x4e5c>
  4067f4:	mov	x24, x25
  4067f8:	mov	w25, w23
  4067fc:	ldr	w0, [sp, #132]
  406800:	cmp	w0, #0x0
  406804:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  406808:	mov	w0, #0x4                   	// #4
  40680c:	csel	w25, w25, w0, ne  // ne = any
  406810:	ldr	x0, [sp, #240]
  406814:	str	x0, [sp]
  406818:	ldr	x7, [sp, #200]
  40681c:	mov	x6, #0x0                   	// #0
  406820:	ldr	w0, [sp, #184]
  406824:	and	w5, w0, #0xfffffffd
  406828:	mov	w4, w25
  40682c:	mov	x3, x24
  406830:	ldr	x2, [sp, #136]
  406834:	mov	x1, x26
  406838:	mov	x0, x28
  40683c:	bl	40595c <ferror@plt+0x3fbc>
  406840:	mov	x27, x0
  406844:	mov	x0, x27
  406848:	ldp	x19, x20, [sp, #32]
  40684c:	ldp	x21, x22, [sp, #48]
  406850:	ldp	x23, x24, [sp, #64]
  406854:	ldp	x25, x26, [sp, #80]
  406858:	ldp	x27, x28, [sp, #96]
  40685c:	ldp	x29, x30, [sp, #16]
  406860:	add	sp, sp, #0xf0
  406864:	ret
  406868:	mov	x24, x25
  40686c:	mov	w25, w23
  406870:	b	406810 <ferror@plt+0x4e70>
  406874:	add	x27, x27, #0x4
  406878:	str	w0, [sp, #124]
  40687c:	mov	w19, #0x0                   	// #0
  406880:	mov	w20, #0x30                  	// #48
  406884:	b	4064e8 <ferror@plt+0x4b48>
  406888:	ldr	x0, [sp, #136]
  40688c:	ldrb	w20, [x0, x24]
  406890:	cmp	w20, #0x7e
  406894:	b.hi	406170 <ferror@plt+0x47d0>  // b.pmore
  406898:	adrp	x0, 40a000 <ferror@plt+0x8660>
  40689c:	add	x0, x0, #0x658
  4068a0:	ldrh	w0, [x0, w20, uxtw #1]
  4068a4:	adr	x1, 4068b0 <ferror@plt+0x4f10>
  4068a8:	add	x0, x1, w0, sxth #2
  4068ac:	br	x0
  4068b0:	sub	sp, sp, #0x80
  4068b4:	stp	x29, x30, [sp, #16]
  4068b8:	add	x29, sp, #0x10
  4068bc:	stp	x19, x20, [sp, #32]
  4068c0:	stp	x21, x22, [sp, #48]
  4068c4:	stp	x23, x24, [sp, #64]
  4068c8:	stp	x25, x26, [sp, #80]
  4068cc:	stp	x27, x28, [sp, #96]
  4068d0:	mov	w19, w0
  4068d4:	str	x1, [sp, #112]
  4068d8:	str	x2, [sp, #120]
  4068dc:	mov	x20, x3
  4068e0:	bl	401980 <__errno_location@plt>
  4068e4:	mov	x23, x0
  4068e8:	ldr	w28, [x0]
  4068ec:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4068f0:	ldr	x21, [x0, #536]
  4068f4:	tbnz	w19, #31, 406a38 <ferror@plt+0x5098>
  4068f8:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4068fc:	ldr	w0, [x0, #544]
  406900:	cmp	w0, w19
  406904:	b.gt	406968 <ferror@plt+0x4fc8>
  406908:	mov	w0, #0x7fffffff            	// #2147483647
  40690c:	cmp	w19, w0
  406910:	b.eq	406a3c <ferror@plt+0x509c>  // b.none
  406914:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  406918:	add	x0, x0, #0x218
  40691c:	add	x0, x0, #0x10
  406920:	cmp	x21, x0
  406924:	b.eq	406a40 <ferror@plt+0x50a0>  // b.none
  406928:	add	w24, w19, #0x1
  40692c:	sbfiz	x1, x24, #4, #32
  406930:	mov	x0, x21
  406934:	bl	4077bc <ferror@plt+0x5e1c>
  406938:	mov	x21, x0
  40693c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  406940:	str	x21, [x0, #536]
  406944:	adrp	x22, 41d000 <ferror@plt+0x1b660>
  406948:	add	x22, x22, #0x218
  40694c:	ldr	w0, [x22, #8]
  406950:	sub	w2, w24, w0
  406954:	sbfiz	x2, x2, #4, #32
  406958:	mov	w1, #0x0                   	// #0
  40695c:	add	x0, x21, w0, sxtw #4
  406960:	bl	401770 <memset@plt>
  406964:	str	w24, [x22, #8]
  406968:	sbfiz	x19, x19, #4, #32
  40696c:	add	x27, x21, x19
  406970:	ldr	x25, [x21, x19]
  406974:	ldr	x22, [x27, #8]
  406978:	ldr	w24, [x20, #4]
  40697c:	orr	w24, w24, #0x1
  406980:	add	x26, x20, #0x8
  406984:	ldr	x0, [x20, #48]
  406988:	str	x0, [sp]
  40698c:	ldr	x7, [x20, #40]
  406990:	mov	x6, x26
  406994:	mov	w5, w24
  406998:	ldr	w4, [x20]
  40699c:	ldr	x3, [sp, #120]
  4069a0:	ldr	x2, [sp, #112]
  4069a4:	mov	x1, x25
  4069a8:	mov	x0, x22
  4069ac:	bl	40595c <ferror@plt+0x3fbc>
  4069b0:	cmp	x25, x0
  4069b4:	b.hi	406a10 <ferror@plt+0x5070>  // b.pmore
  4069b8:	add	x25, x0, #0x1
  4069bc:	str	x25, [x21, x19]
  4069c0:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4069c4:	add	x0, x0, #0x3c8
  4069c8:	cmp	x22, x0
  4069cc:	b.eq	4069d8 <ferror@plt+0x5038>  // b.none
  4069d0:	mov	x0, x22
  4069d4:	bl	4018c0 <free@plt>
  4069d8:	mov	x0, x25
  4069dc:	bl	407740 <ferror@plt+0x5da0>
  4069e0:	mov	x22, x0
  4069e4:	str	x0, [x27, #8]
  4069e8:	ldr	x1, [x20, #48]
  4069ec:	str	x1, [sp]
  4069f0:	ldr	x7, [x20, #40]
  4069f4:	mov	x6, x26
  4069f8:	mov	w5, w24
  4069fc:	ldr	w4, [x20]
  406a00:	ldr	x3, [sp, #120]
  406a04:	ldr	x2, [sp, #112]
  406a08:	mov	x1, x25
  406a0c:	bl	40595c <ferror@plt+0x3fbc>
  406a10:	str	w28, [x23]
  406a14:	mov	x0, x22
  406a18:	ldp	x19, x20, [sp, #32]
  406a1c:	ldp	x21, x22, [sp, #48]
  406a20:	ldp	x23, x24, [sp, #64]
  406a24:	ldp	x25, x26, [sp, #80]
  406a28:	ldp	x27, x28, [sp, #96]
  406a2c:	ldp	x29, x30, [sp, #16]
  406a30:	add	sp, sp, #0x80
  406a34:	ret
  406a38:	bl	4017e0 <abort@plt>
  406a3c:	bl	4079cc <ferror@plt+0x602c>
  406a40:	add	w24, w19, #0x1
  406a44:	sbfiz	x1, x24, #4, #32
  406a48:	mov	x0, #0x0                   	// #0
  406a4c:	bl	4077bc <ferror@plt+0x5e1c>
  406a50:	mov	x21, x0
  406a54:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  406a58:	add	x1, x0, #0x218
  406a5c:	str	x21, [x0, #536]
  406a60:	ldp	x0, x1, [x1, #16]
  406a64:	stp	x0, x1, [x21]
  406a68:	b	406944 <ferror@plt+0x4fa4>
  406a6c:	stp	x29, x30, [sp, #-48]!
  406a70:	mov	x29, sp
  406a74:	stp	x19, x20, [sp, #16]
  406a78:	str	x21, [sp, #32]
  406a7c:	mov	x20, x0
  406a80:	bl	401980 <__errno_location@plt>
  406a84:	mov	x19, x0
  406a88:	ldr	w21, [x0]
  406a8c:	adrp	x2, 41d000 <ferror@plt+0x1b660>
  406a90:	add	x2, x2, #0x3c8
  406a94:	add	x2, x2, #0x100
  406a98:	cmp	x20, #0x0
  406a9c:	mov	x1, #0x38                  	// #56
  406aa0:	csel	x0, x2, x20, eq  // eq = none
  406aa4:	bl	40796c <ferror@plt+0x5fcc>
  406aa8:	str	w21, [x19]
  406aac:	ldp	x19, x20, [sp, #16]
  406ab0:	ldr	x21, [sp, #32]
  406ab4:	ldp	x29, x30, [sp], #48
  406ab8:	ret
  406abc:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  406ac0:	add	x1, x1, #0x3c8
  406ac4:	add	x1, x1, #0x100
  406ac8:	cmp	x0, #0x0
  406acc:	csel	x0, x1, x0, eq  // eq = none
  406ad0:	ldr	w0, [x0]
  406ad4:	ret
  406ad8:	adrp	x2, 41d000 <ferror@plt+0x1b660>
  406adc:	add	x2, x2, #0x3c8
  406ae0:	add	x2, x2, #0x100
  406ae4:	cmp	x0, #0x0
  406ae8:	csel	x0, x2, x0, eq  // eq = none
  406aec:	str	w1, [x0]
  406af0:	ret
  406af4:	adrp	x3, 41d000 <ferror@plt+0x1b660>
  406af8:	add	x3, x3, #0x3c8
  406afc:	add	x3, x3, #0x100
  406b00:	cmp	x0, #0x0
  406b04:	csel	x0, x3, x0, eq  // eq = none
  406b08:	add	x0, x0, #0x8
  406b0c:	ubfx	x4, x1, #5, #3
  406b10:	and	w1, w1, #0x1f
  406b14:	ldr	w5, [x0, x4, lsl #2]
  406b18:	lsr	w3, w5, w1
  406b1c:	eor	w2, w3, w2
  406b20:	and	w2, w2, #0x1
  406b24:	lsl	w2, w2, w1
  406b28:	eor	w2, w2, w5
  406b2c:	str	w2, [x0, x4, lsl #2]
  406b30:	and	w0, w3, #0x1
  406b34:	ret
  406b38:	mov	x2, x0
  406b3c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  406b40:	add	x0, x0, #0x3c8
  406b44:	add	x0, x0, #0x100
  406b48:	cmp	x2, #0x0
  406b4c:	csel	x2, x0, x2, eq  // eq = none
  406b50:	ldr	w0, [x2, #4]
  406b54:	str	w1, [x2, #4]
  406b58:	ret
  406b5c:	adrp	x3, 41d000 <ferror@plt+0x1b660>
  406b60:	add	x3, x3, #0x3c8
  406b64:	add	x3, x3, #0x100
  406b68:	cmp	x0, #0x0
  406b6c:	csel	x0, x3, x0, eq  // eq = none
  406b70:	mov	w3, #0xa                   	// #10
  406b74:	str	w3, [x0]
  406b78:	cmp	x1, #0x0
  406b7c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  406b80:	b.eq	406b90 <ferror@plt+0x51f0>  // b.none
  406b84:	str	x1, [x0, #40]
  406b88:	str	x2, [x0, #48]
  406b8c:	ret
  406b90:	stp	x29, x30, [sp, #-16]!
  406b94:	mov	x29, sp
  406b98:	bl	4017e0 <abort@plt>
  406b9c:	sub	sp, sp, #0x60
  406ba0:	stp	x29, x30, [sp, #16]
  406ba4:	add	x29, sp, #0x10
  406ba8:	stp	x19, x20, [sp, #32]
  406bac:	stp	x21, x22, [sp, #48]
  406bb0:	stp	x23, x24, [sp, #64]
  406bb4:	str	x25, [sp, #80]
  406bb8:	mov	x21, x0
  406bbc:	mov	x22, x1
  406bc0:	mov	x23, x2
  406bc4:	mov	x24, x3
  406bc8:	mov	x19, x4
  406bcc:	adrp	x4, 41d000 <ferror@plt+0x1b660>
  406bd0:	add	x4, x4, #0x3c8
  406bd4:	add	x4, x4, #0x100
  406bd8:	cmp	x19, #0x0
  406bdc:	csel	x19, x4, x19, eq  // eq = none
  406be0:	bl	401980 <__errno_location@plt>
  406be4:	mov	x20, x0
  406be8:	ldr	w25, [x0]
  406bec:	ldr	x7, [x19, #40]
  406bf0:	ldr	w5, [x19, #4]
  406bf4:	ldr	w4, [x19]
  406bf8:	ldr	x0, [x19, #48]
  406bfc:	str	x0, [sp]
  406c00:	add	x6, x19, #0x8
  406c04:	mov	x3, x24
  406c08:	mov	x2, x23
  406c0c:	mov	x1, x22
  406c10:	mov	x0, x21
  406c14:	bl	40595c <ferror@plt+0x3fbc>
  406c18:	str	w25, [x20]
  406c1c:	ldp	x19, x20, [sp, #32]
  406c20:	ldp	x21, x22, [sp, #48]
  406c24:	ldp	x23, x24, [sp, #64]
  406c28:	ldr	x25, [sp, #80]
  406c2c:	ldp	x29, x30, [sp, #16]
  406c30:	add	sp, sp, #0x60
  406c34:	ret
  406c38:	sub	sp, sp, #0x80
  406c3c:	stp	x29, x30, [sp, #16]
  406c40:	add	x29, sp, #0x10
  406c44:	stp	x19, x20, [sp, #32]
  406c48:	stp	x21, x22, [sp, #48]
  406c4c:	stp	x23, x24, [sp, #64]
  406c50:	stp	x25, x26, [sp, #80]
  406c54:	stp	x27, x28, [sp, #96]
  406c58:	mov	x22, x0
  406c5c:	mov	x23, x1
  406c60:	mov	x20, x2
  406c64:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  406c68:	add	x0, x0, #0x3c8
  406c6c:	add	x0, x0, #0x100
  406c70:	cmp	x3, #0x0
  406c74:	csel	x19, x0, x3, eq  // eq = none
  406c78:	bl	401980 <__errno_location@plt>
  406c7c:	mov	x21, x0
  406c80:	ldr	w28, [x0]
  406c84:	cmp	x20, #0x0
  406c88:	cset	w24, eq  // eq = none
  406c8c:	ldr	w0, [x19, #4]
  406c90:	orr	w24, w24, w0
  406c94:	add	x27, x19, #0x8
  406c98:	ldr	x7, [x19, #40]
  406c9c:	ldr	w4, [x19]
  406ca0:	ldr	x0, [x19, #48]
  406ca4:	str	x0, [sp]
  406ca8:	mov	x6, x27
  406cac:	mov	w5, w24
  406cb0:	mov	x3, x23
  406cb4:	mov	x2, x22
  406cb8:	mov	x1, #0x0                   	// #0
  406cbc:	mov	x0, #0x0                   	// #0
  406cc0:	bl	40595c <ferror@plt+0x3fbc>
  406cc4:	mov	x25, x0
  406cc8:	add	x26, x0, #0x1
  406ccc:	mov	x0, x26
  406cd0:	bl	407740 <ferror@plt+0x5da0>
  406cd4:	str	x0, [sp, #120]
  406cd8:	ldr	x7, [x19, #40]
  406cdc:	ldr	w4, [x19]
  406ce0:	ldr	x1, [x19, #48]
  406ce4:	str	x1, [sp]
  406ce8:	mov	x6, x27
  406cec:	mov	w5, w24
  406cf0:	mov	x3, x23
  406cf4:	mov	x2, x22
  406cf8:	mov	x1, x26
  406cfc:	bl	40595c <ferror@plt+0x3fbc>
  406d00:	str	w28, [x21]
  406d04:	cbz	x20, 406d0c <ferror@plt+0x536c>
  406d08:	str	x25, [x20]
  406d0c:	ldr	x0, [sp, #120]
  406d10:	ldp	x19, x20, [sp, #32]
  406d14:	ldp	x21, x22, [sp, #48]
  406d18:	ldp	x23, x24, [sp, #64]
  406d1c:	ldp	x25, x26, [sp, #80]
  406d20:	ldp	x27, x28, [sp, #96]
  406d24:	ldp	x29, x30, [sp, #16]
  406d28:	add	sp, sp, #0x80
  406d2c:	ret
  406d30:	stp	x29, x30, [sp, #-16]!
  406d34:	mov	x29, sp
  406d38:	mov	x3, x2
  406d3c:	mov	x2, #0x0                   	// #0
  406d40:	bl	406c38 <ferror@plt+0x5298>
  406d44:	ldp	x29, x30, [sp], #16
  406d48:	ret
  406d4c:	stp	x29, x30, [sp, #-48]!
  406d50:	mov	x29, sp
  406d54:	stp	x19, x20, [sp, #16]
  406d58:	str	x21, [sp, #32]
  406d5c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  406d60:	add	x1, x0, #0x218
  406d64:	ldr	x21, [x0, #536]
  406d68:	ldr	w20, [x1, #8]
  406d6c:	cmp	w20, #0x1
  406d70:	b.le	406d94 <ferror@plt+0x53f4>
  406d74:	add	x19, x21, #0x18
  406d78:	sub	w20, w20, #0x2
  406d7c:	add	x0, x21, #0x28
  406d80:	add	x20, x0, x20, lsl #4
  406d84:	ldr	x0, [x19], #16
  406d88:	bl	4018c0 <free@plt>
  406d8c:	cmp	x19, x20
  406d90:	b.ne	406d84 <ferror@plt+0x53e4>  // b.any
  406d94:	ldr	x0, [x21, #8]
  406d98:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  406d9c:	add	x1, x1, #0x3c8
  406da0:	cmp	x0, x1
  406da4:	b.eq	406dc8 <ferror@plt+0x5428>  // b.none
  406da8:	bl	4018c0 <free@plt>
  406dac:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  406db0:	add	x0, x0, #0x218
  406db4:	mov	x1, #0x100                 	// #256
  406db8:	str	x1, [x0, #16]
  406dbc:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  406dc0:	add	x1, x1, #0x3c8
  406dc4:	str	x1, [x0, #24]
  406dc8:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  406dcc:	add	x0, x0, #0x218
  406dd0:	add	x0, x0, #0x10
  406dd4:	cmp	x21, x0
  406dd8:	b.eq	406df4 <ferror@plt+0x5454>  // b.none
  406ddc:	mov	x0, x21
  406de0:	bl	4018c0 <free@plt>
  406de4:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  406de8:	add	x0, x1, #0x218
  406dec:	add	x0, x0, #0x10
  406df0:	str	x0, [x1, #536]
  406df4:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  406df8:	mov	w1, #0x1                   	// #1
  406dfc:	str	w1, [x0, #544]
  406e00:	ldp	x19, x20, [sp, #16]
  406e04:	ldr	x21, [sp, #32]
  406e08:	ldp	x29, x30, [sp], #48
  406e0c:	ret
  406e10:	stp	x29, x30, [sp, #-16]!
  406e14:	mov	x29, sp
  406e18:	adrp	x3, 41d000 <ferror@plt+0x1b660>
  406e1c:	add	x3, x3, #0x3c8
  406e20:	add	x3, x3, #0x100
  406e24:	mov	x2, #0xffffffffffffffff    	// #-1
  406e28:	bl	4068b0 <ferror@plt+0x4f10>
  406e2c:	ldp	x29, x30, [sp], #16
  406e30:	ret
  406e34:	stp	x29, x30, [sp, #-16]!
  406e38:	mov	x29, sp
  406e3c:	adrp	x3, 41d000 <ferror@plt+0x1b660>
  406e40:	add	x3, x3, #0x3c8
  406e44:	add	x3, x3, #0x100
  406e48:	bl	4068b0 <ferror@plt+0x4f10>
  406e4c:	ldp	x29, x30, [sp], #16
  406e50:	ret
  406e54:	stp	x29, x30, [sp, #-16]!
  406e58:	mov	x29, sp
  406e5c:	mov	x1, x0
  406e60:	mov	w0, #0x0                   	// #0
  406e64:	bl	406e10 <ferror@plt+0x5470>
  406e68:	ldp	x29, x30, [sp], #16
  406e6c:	ret
  406e70:	stp	x29, x30, [sp, #-16]!
  406e74:	mov	x29, sp
  406e78:	mov	x2, x1
  406e7c:	mov	x1, x0
  406e80:	mov	w0, #0x0                   	// #0
  406e84:	bl	406e34 <ferror@plt+0x5494>
  406e88:	ldp	x29, x30, [sp], #16
  406e8c:	ret
  406e90:	stp	x29, x30, [sp, #-96]!
  406e94:	mov	x29, sp
  406e98:	stp	x19, x20, [sp, #16]
  406e9c:	mov	w19, w0
  406ea0:	mov	w0, w1
  406ea4:	mov	x20, x2
  406ea8:	add	x8, sp, #0x28
  406eac:	bl	4057dc <ferror@plt+0x3e3c>
  406eb0:	add	x3, sp, #0x28
  406eb4:	mov	x2, #0xffffffffffffffff    	// #-1
  406eb8:	mov	x1, x20
  406ebc:	mov	w0, w19
  406ec0:	bl	4068b0 <ferror@plt+0x4f10>
  406ec4:	ldp	x19, x20, [sp, #16]
  406ec8:	ldp	x29, x30, [sp], #96
  406ecc:	ret
  406ed0:	stp	x29, x30, [sp, #-112]!
  406ed4:	mov	x29, sp
  406ed8:	stp	x19, x20, [sp, #16]
  406edc:	str	x21, [sp, #32]
  406ee0:	mov	w19, w0
  406ee4:	mov	w0, w1
  406ee8:	mov	x20, x2
  406eec:	mov	x21, x3
  406ef0:	add	x8, sp, #0x38
  406ef4:	bl	4057dc <ferror@plt+0x3e3c>
  406ef8:	add	x3, sp, #0x38
  406efc:	mov	x2, x21
  406f00:	mov	x1, x20
  406f04:	mov	w0, w19
  406f08:	bl	4068b0 <ferror@plt+0x4f10>
  406f0c:	ldp	x19, x20, [sp, #16]
  406f10:	ldr	x21, [sp, #32]
  406f14:	ldp	x29, x30, [sp], #112
  406f18:	ret
  406f1c:	stp	x29, x30, [sp, #-16]!
  406f20:	mov	x29, sp
  406f24:	mov	x2, x1
  406f28:	mov	w1, w0
  406f2c:	mov	w0, #0x0                   	// #0
  406f30:	bl	406e90 <ferror@plt+0x54f0>
  406f34:	ldp	x29, x30, [sp], #16
  406f38:	ret
  406f3c:	stp	x29, x30, [sp, #-16]!
  406f40:	mov	x29, sp
  406f44:	mov	x3, x2
  406f48:	mov	x2, x1
  406f4c:	mov	w1, w0
  406f50:	mov	w0, #0x0                   	// #0
  406f54:	bl	406ed0 <ferror@plt+0x5530>
  406f58:	ldp	x29, x30, [sp], #16
  406f5c:	ret
  406f60:	stp	x29, x30, [sp, #-96]!
  406f64:	mov	x29, sp
  406f68:	stp	x19, x20, [sp, #16]
  406f6c:	mov	x19, x0
  406f70:	mov	x20, x1
  406f74:	and	w1, w2, #0xff
  406f78:	adrp	x2, 41d000 <ferror@plt+0x1b660>
  406f7c:	add	x2, x2, #0x3c8
  406f80:	add	x0, x2, #0x100
  406f84:	ldp	x2, x3, [x2, #256]
  406f88:	stp	x2, x3, [sp, #40]
  406f8c:	ldp	x2, x3, [x0, #16]
  406f90:	stp	x2, x3, [sp, #56]
  406f94:	ldp	x2, x3, [x0, #32]
  406f98:	stp	x2, x3, [sp, #72]
  406f9c:	ldr	x0, [x0, #48]
  406fa0:	str	x0, [sp, #88]
  406fa4:	mov	w2, #0x1                   	// #1
  406fa8:	add	x0, sp, #0x28
  406fac:	bl	406af4 <ferror@plt+0x5154>
  406fb0:	add	x3, sp, #0x28
  406fb4:	mov	x2, x20
  406fb8:	mov	x1, x19
  406fbc:	mov	w0, #0x0                   	// #0
  406fc0:	bl	4068b0 <ferror@plt+0x4f10>
  406fc4:	ldp	x19, x20, [sp, #16]
  406fc8:	ldp	x29, x30, [sp], #96
  406fcc:	ret
  406fd0:	stp	x29, x30, [sp, #-16]!
  406fd4:	mov	x29, sp
  406fd8:	mov	w2, w1
  406fdc:	mov	x1, #0xffffffffffffffff    	// #-1
  406fe0:	bl	406f60 <ferror@plt+0x55c0>
  406fe4:	ldp	x29, x30, [sp], #16
  406fe8:	ret
  406fec:	stp	x29, x30, [sp, #-16]!
  406ff0:	mov	x29, sp
  406ff4:	mov	w1, #0x3a                  	// #58
  406ff8:	bl	406fd0 <ferror@plt+0x5630>
  406ffc:	ldp	x29, x30, [sp], #16
  407000:	ret
  407004:	stp	x29, x30, [sp, #-16]!
  407008:	mov	x29, sp
  40700c:	mov	w2, #0x3a                  	// #58
  407010:	bl	406f60 <ferror@plt+0x55c0>
  407014:	ldp	x29, x30, [sp], #16
  407018:	ret
  40701c:	stp	x29, x30, [sp, #-160]!
  407020:	mov	x29, sp
  407024:	stp	x19, x20, [sp, #16]
  407028:	mov	w19, w0
  40702c:	mov	w0, w1
  407030:	mov	x20, x2
  407034:	add	x8, sp, #0x20
  407038:	bl	4057dc <ferror@plt+0x3e3c>
  40703c:	ldp	x0, x1, [sp, #32]
  407040:	stp	x0, x1, [sp, #104]
  407044:	ldp	x0, x1, [sp, #48]
  407048:	stp	x0, x1, [sp, #120]
  40704c:	ldp	x0, x1, [sp, #64]
  407050:	stp	x0, x1, [sp, #136]
  407054:	ldr	x0, [sp, #80]
  407058:	str	x0, [sp, #152]
  40705c:	mov	w2, #0x1                   	// #1
  407060:	mov	w1, #0x3a                  	// #58
  407064:	add	x0, sp, #0x68
  407068:	bl	406af4 <ferror@plt+0x5154>
  40706c:	add	x3, sp, #0x68
  407070:	mov	x2, #0xffffffffffffffff    	// #-1
  407074:	mov	x1, x20
  407078:	mov	w0, w19
  40707c:	bl	4068b0 <ferror@plt+0x4f10>
  407080:	ldp	x19, x20, [sp, #16]
  407084:	ldp	x29, x30, [sp], #160
  407088:	ret
  40708c:	stp	x29, x30, [sp, #-112]!
  407090:	mov	x29, sp
  407094:	stp	x19, x20, [sp, #16]
  407098:	str	x21, [sp, #32]
  40709c:	mov	w19, w0
  4070a0:	mov	x20, x3
  4070a4:	mov	x21, x4
  4070a8:	adrp	x5, 41d000 <ferror@plt+0x1b660>
  4070ac:	add	x5, x5, #0x3c8
  4070b0:	add	x0, x5, #0x100
  4070b4:	ldp	x4, x5, [x5, #256]
  4070b8:	stp	x4, x5, [sp, #56]
  4070bc:	ldp	x4, x5, [x0, #16]
  4070c0:	stp	x4, x5, [sp, #72]
  4070c4:	ldp	x4, x5, [x0, #32]
  4070c8:	stp	x4, x5, [sp, #88]
  4070cc:	ldr	x0, [x0, #48]
  4070d0:	str	x0, [sp, #104]
  4070d4:	add	x0, sp, #0x38
  4070d8:	bl	406b5c <ferror@plt+0x51bc>
  4070dc:	add	x3, sp, #0x38
  4070e0:	mov	x2, x21
  4070e4:	mov	x1, x20
  4070e8:	mov	w0, w19
  4070ec:	bl	4068b0 <ferror@plt+0x4f10>
  4070f0:	ldp	x19, x20, [sp, #16]
  4070f4:	ldr	x21, [sp, #32]
  4070f8:	ldp	x29, x30, [sp], #112
  4070fc:	ret
  407100:	stp	x29, x30, [sp, #-16]!
  407104:	mov	x29, sp
  407108:	mov	x4, #0xffffffffffffffff    	// #-1
  40710c:	bl	40708c <ferror@plt+0x56ec>
  407110:	ldp	x29, x30, [sp], #16
  407114:	ret
  407118:	stp	x29, x30, [sp, #-16]!
  40711c:	mov	x29, sp
  407120:	mov	x3, x2
  407124:	mov	x2, x1
  407128:	mov	x1, x0
  40712c:	mov	w0, #0x0                   	// #0
  407130:	bl	407100 <ferror@plt+0x5760>
  407134:	ldp	x29, x30, [sp], #16
  407138:	ret
  40713c:	stp	x29, x30, [sp, #-16]!
  407140:	mov	x29, sp
  407144:	mov	x4, x3
  407148:	mov	x3, x2
  40714c:	mov	x2, x1
  407150:	mov	x1, x0
  407154:	mov	w0, #0x0                   	// #0
  407158:	bl	40708c <ferror@plt+0x56ec>
  40715c:	ldp	x29, x30, [sp], #16
  407160:	ret
  407164:	stp	x29, x30, [sp, #-16]!
  407168:	mov	x29, sp
  40716c:	adrp	x3, 41d000 <ferror@plt+0x1b660>
  407170:	add	x3, x3, #0x218
  407174:	add	x3, x3, #0x20
  407178:	bl	4068b0 <ferror@plt+0x4f10>
  40717c:	ldp	x29, x30, [sp], #16
  407180:	ret
  407184:	stp	x29, x30, [sp, #-16]!
  407188:	mov	x29, sp
  40718c:	mov	x2, x1
  407190:	mov	x1, x0
  407194:	mov	w0, #0x0                   	// #0
  407198:	bl	407164 <ferror@plt+0x57c4>
  40719c:	ldp	x29, x30, [sp], #16
  4071a0:	ret
  4071a4:	stp	x29, x30, [sp, #-16]!
  4071a8:	mov	x29, sp
  4071ac:	mov	x2, #0xffffffffffffffff    	// #-1
  4071b0:	bl	407164 <ferror@plt+0x57c4>
  4071b4:	ldp	x29, x30, [sp], #16
  4071b8:	ret
  4071bc:	stp	x29, x30, [sp, #-16]!
  4071c0:	mov	x29, sp
  4071c4:	mov	x1, x0
  4071c8:	mov	w0, #0x0                   	// #0
  4071cc:	bl	4071a4 <ferror@plt+0x5804>
  4071d0:	ldp	x29, x30, [sp], #16
  4071d4:	ret
  4071d8:	sub	sp, sp, #0x50
  4071dc:	stp	x29, x30, [sp, #32]
  4071e0:	add	x29, sp, #0x20
  4071e4:	stp	x19, x20, [sp, #48]
  4071e8:	str	x21, [sp, #64]
  4071ec:	mov	x21, x0
  4071f0:	mov	x20, x4
  4071f4:	mov	x19, x5
  4071f8:	cbz	x1, 4072bc <ferror@plt+0x591c>
  4071fc:	mov	x5, x3
  407200:	mov	x4, x2
  407204:	mov	x3, x1
  407208:	adrp	x2, 40a000 <ferror@plt+0x8660>
  40720c:	add	x2, x2, #0x7d8
  407210:	mov	w1, #0x1                   	// #1
  407214:	bl	401860 <__fprintf_chk@plt>
  407218:	mov	w2, #0x5                   	// #5
  40721c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407220:	add	x1, x1, #0x7f0
  407224:	mov	x0, #0x0                   	// #0
  407228:	bl	401920 <dcgettext@plt>
  40722c:	mov	w4, #0x7e3                 	// #2019
  407230:	mov	x3, x0
  407234:	adrp	x2, 40a000 <ferror@plt+0x8660>
  407238:	add	x2, x2, #0xae8
  40723c:	mov	w1, #0x1                   	// #1
  407240:	mov	x0, x21
  407244:	bl	401860 <__fprintf_chk@plt>
  407248:	mov	w2, #0x5                   	// #5
  40724c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407250:	add	x1, x1, #0x7f8
  407254:	mov	x0, #0x0                   	// #0
  407258:	bl	401920 <dcgettext@plt>
  40725c:	mov	x1, x21
  407260:	bl	401930 <fputs_unlocked@plt>
  407264:	cmp	x19, #0x5
  407268:	b.eq	407450 <ferror@plt+0x5ab0>  // b.none
  40726c:	b.hi	407320 <ferror@plt+0x5980>  // b.pmore
  407270:	cmp	x19, #0x2
  407274:	b.eq	4073ec <ferror@plt+0x5a4c>  // b.none
  407278:	b.ls	4072d8 <ferror@plt+0x5938>  // b.plast
  40727c:	cmp	x19, #0x3
  407280:	b.eq	40741c <ferror@plt+0x5a7c>  // b.none
  407284:	mov	w2, #0x5                   	// #5
  407288:	adrp	x1, 40a000 <ferror@plt+0x8660>
  40728c:	add	x1, x1, #0x910
  407290:	mov	x0, #0x0                   	// #0
  407294:	bl	401920 <dcgettext@plt>
  407298:	ldr	x6, [x20, #24]
  40729c:	ldr	x5, [x20, #16]
  4072a0:	ldr	x4, [x20, #8]
  4072a4:	ldr	x3, [x20]
  4072a8:	mov	x2, x0
  4072ac:	mov	w1, #0x1                   	// #1
  4072b0:	mov	x0, x21
  4072b4:	bl	401860 <__fprintf_chk@plt>
  4072b8:	b	40730c <ferror@plt+0x596c>
  4072bc:	mov	x4, x3
  4072c0:	mov	x3, x2
  4072c4:	adrp	x2, 40a000 <ferror@plt+0x8660>
  4072c8:	add	x2, x2, #0x7e8
  4072cc:	mov	w1, #0x1                   	// #1
  4072d0:	bl	401860 <__fprintf_chk@plt>
  4072d4:	b	407218 <ferror@plt+0x5878>
  4072d8:	cbz	x19, 40730c <ferror@plt+0x596c>
  4072dc:	cmp	x19, #0x1
  4072e0:	b.ne	407524 <ferror@plt+0x5b84>  // b.any
  4072e4:	mov	w2, #0x5                   	// #5
  4072e8:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4072ec:	add	x1, x1, #0x8c8
  4072f0:	mov	x0, #0x0                   	// #0
  4072f4:	bl	401920 <dcgettext@plt>
  4072f8:	ldr	x3, [x20]
  4072fc:	mov	x2, x0
  407300:	mov	w1, #0x1                   	// #1
  407304:	mov	x0, x21
  407308:	bl	401860 <__fprintf_chk@plt>
  40730c:	ldp	x19, x20, [sp, #48]
  407310:	ldr	x21, [sp, #64]
  407314:	ldp	x29, x30, [sp, #32]
  407318:	add	sp, sp, #0x50
  40731c:	ret
  407320:	cmp	x19, #0x8
  407324:	b.eq	4074d0 <ferror@plt+0x5b30>  // b.none
  407328:	b.ls	407390 <ferror@plt+0x59f0>  // b.plast
  40732c:	cmp	x19, #0x9
  407330:	b.ne	407524 <ferror@plt+0x5b84>  // b.any
  407334:	mov	w2, #0x5                   	// #5
  407338:	adrp	x1, 40a000 <ferror@plt+0x8660>
  40733c:	add	x1, x1, #0x9e0
  407340:	mov	x0, #0x0                   	// #0
  407344:	bl	401920 <dcgettext@plt>
  407348:	ldr	x1, [x20, #64]
  40734c:	str	x1, [sp, #24]
  407350:	ldr	x1, [x20, #56]
  407354:	str	x1, [sp, #16]
  407358:	ldr	x1, [x20, #48]
  40735c:	str	x1, [sp, #8]
  407360:	ldr	x1, [x20, #40]
  407364:	str	x1, [sp]
  407368:	ldr	x7, [x20, #32]
  40736c:	ldr	x6, [x20, #24]
  407370:	ldr	x5, [x20, #16]
  407374:	ldr	x4, [x20, #8]
  407378:	ldr	x3, [x20]
  40737c:	mov	x2, x0
  407380:	mov	w1, #0x1                   	// #1
  407384:	mov	x0, x21
  407388:	bl	401860 <__fprintf_chk@plt>
  40738c:	b	40730c <ferror@plt+0x596c>
  407390:	cmp	x19, #0x6
  407394:	b.eq	40748c <ferror@plt+0x5aec>  // b.none
  407398:	cmp	x19, #0x7
  40739c:	b.ne	407524 <ferror@plt+0x5b84>  // b.any
  4073a0:	mov	w2, #0x5                   	// #5
  4073a4:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4073a8:	add	x1, x1, #0x980
  4073ac:	mov	x0, #0x0                   	// #0
  4073b0:	bl	401920 <dcgettext@plt>
  4073b4:	ldr	x1, [x20, #48]
  4073b8:	str	x1, [sp, #8]
  4073bc:	ldr	x1, [x20, #40]
  4073c0:	str	x1, [sp]
  4073c4:	ldr	x7, [x20, #32]
  4073c8:	ldr	x6, [x20, #24]
  4073cc:	ldr	x5, [x20, #16]
  4073d0:	ldr	x4, [x20, #8]
  4073d4:	ldr	x3, [x20]
  4073d8:	mov	x2, x0
  4073dc:	mov	w1, #0x1                   	// #1
  4073e0:	mov	x0, x21
  4073e4:	bl	401860 <__fprintf_chk@plt>
  4073e8:	b	40730c <ferror@plt+0x596c>
  4073ec:	mov	w2, #0x5                   	// #5
  4073f0:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4073f4:	add	x1, x1, #0x8d8
  4073f8:	mov	x0, #0x0                   	// #0
  4073fc:	bl	401920 <dcgettext@plt>
  407400:	ldr	x4, [x20, #8]
  407404:	ldr	x3, [x20]
  407408:	mov	x2, x0
  40740c:	mov	w1, #0x1                   	// #1
  407410:	mov	x0, x21
  407414:	bl	401860 <__fprintf_chk@plt>
  407418:	b	40730c <ferror@plt+0x596c>
  40741c:	mov	w2, #0x5                   	// #5
  407420:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407424:	add	x1, x1, #0x8f0
  407428:	mov	x0, #0x0                   	// #0
  40742c:	bl	401920 <dcgettext@plt>
  407430:	ldr	x5, [x20, #16]
  407434:	ldr	x4, [x20, #8]
  407438:	ldr	x3, [x20]
  40743c:	mov	x2, x0
  407440:	mov	w1, #0x1                   	// #1
  407444:	mov	x0, x21
  407448:	bl	401860 <__fprintf_chk@plt>
  40744c:	b	40730c <ferror@plt+0x596c>
  407450:	mov	w2, #0x5                   	// #5
  407454:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407458:	add	x1, x1, #0x930
  40745c:	mov	x0, #0x0                   	// #0
  407460:	bl	401920 <dcgettext@plt>
  407464:	ldr	x7, [x20, #32]
  407468:	ldr	x6, [x20, #24]
  40746c:	ldr	x5, [x20, #16]
  407470:	ldr	x4, [x20, #8]
  407474:	ldr	x3, [x20]
  407478:	mov	x2, x0
  40747c:	mov	w1, #0x1                   	// #1
  407480:	mov	x0, x21
  407484:	bl	401860 <__fprintf_chk@plt>
  407488:	b	40730c <ferror@plt+0x596c>
  40748c:	mov	w2, #0x5                   	// #5
  407490:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407494:	add	x1, x1, #0x958
  407498:	mov	x0, #0x0                   	// #0
  40749c:	bl	401920 <dcgettext@plt>
  4074a0:	ldr	x1, [x20, #40]
  4074a4:	str	x1, [sp]
  4074a8:	ldr	x7, [x20, #32]
  4074ac:	ldr	x6, [x20, #24]
  4074b0:	ldr	x5, [x20, #16]
  4074b4:	ldr	x4, [x20, #8]
  4074b8:	ldr	x3, [x20]
  4074bc:	mov	x2, x0
  4074c0:	mov	w1, #0x1                   	// #1
  4074c4:	mov	x0, x21
  4074c8:	bl	401860 <__fprintf_chk@plt>
  4074cc:	b	40730c <ferror@plt+0x596c>
  4074d0:	mov	w2, #0x5                   	// #5
  4074d4:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4074d8:	add	x1, x1, #0x9b0
  4074dc:	mov	x0, #0x0                   	// #0
  4074e0:	bl	401920 <dcgettext@plt>
  4074e4:	ldr	x1, [x20, #56]
  4074e8:	str	x1, [sp, #16]
  4074ec:	ldr	x1, [x20, #48]
  4074f0:	str	x1, [sp, #8]
  4074f4:	ldr	x1, [x20, #40]
  4074f8:	str	x1, [sp]
  4074fc:	ldr	x7, [x20, #32]
  407500:	ldr	x6, [x20, #24]
  407504:	ldr	x5, [x20, #16]
  407508:	ldr	x4, [x20, #8]
  40750c:	ldr	x3, [x20]
  407510:	mov	x2, x0
  407514:	mov	w1, #0x1                   	// #1
  407518:	mov	x0, x21
  40751c:	bl	401860 <__fprintf_chk@plt>
  407520:	b	40730c <ferror@plt+0x596c>
  407524:	mov	w2, #0x5                   	// #5
  407528:	adrp	x1, 40a000 <ferror@plt+0x8660>
  40752c:	add	x1, x1, #0xa18
  407530:	mov	x0, #0x0                   	// #0
  407534:	bl	401920 <dcgettext@plt>
  407538:	ldr	x1, [x20, #64]
  40753c:	str	x1, [sp, #24]
  407540:	ldr	x1, [x20, #56]
  407544:	str	x1, [sp, #16]
  407548:	ldr	x1, [x20, #48]
  40754c:	str	x1, [sp, #8]
  407550:	ldr	x1, [x20, #40]
  407554:	str	x1, [sp]
  407558:	ldr	x7, [x20, #32]
  40755c:	ldr	x6, [x20, #24]
  407560:	ldr	x5, [x20, #16]
  407564:	ldr	x4, [x20, #8]
  407568:	ldr	x3, [x20]
  40756c:	mov	x2, x0
  407570:	mov	w1, #0x1                   	// #1
  407574:	mov	x0, x21
  407578:	bl	401860 <__fprintf_chk@plt>
  40757c:	b	40730c <ferror@plt+0x596c>
  407580:	stp	x29, x30, [sp, #-16]!
  407584:	mov	x29, sp
  407588:	ldr	x5, [x4]
  40758c:	cbz	x5, 4075ac <ferror@plt+0x5c0c>
  407590:	mov	x5, #0x0                   	// #0
  407594:	add	x5, x5, #0x1
  407598:	ldr	x6, [x4, x5, lsl #3]
  40759c:	cbnz	x6, 407594 <ferror@plt+0x5bf4>
  4075a0:	bl	4071d8 <ferror@plt+0x5838>
  4075a4:	ldp	x29, x30, [sp], #16
  4075a8:	ret
  4075ac:	mov	x5, #0x0                   	// #0
  4075b0:	b	4075a0 <ferror@plt+0x5c00>
  4075b4:	stp	x29, x30, [sp, #-96]!
  4075b8:	mov	x29, sp
  4075bc:	ldr	x7, [x4]
  4075c0:	ldr	w8, [x4, #24]
  4075c4:	ldr	x11, [x4, #8]
  4075c8:	add	x4, sp, #0x10
  4075cc:	mov	x5, #0x0                   	// #0
  4075d0:	b	40760c <ferror@plt+0x5c6c>
  4075d4:	add	w9, w8, #0x8
  4075d8:	cmp	w9, #0x0
  4075dc:	b.le	407620 <ferror@plt+0x5c80>
  4075e0:	add	x10, x7, #0xf
  4075e4:	mov	w8, w9
  4075e8:	mov	x6, x7
  4075ec:	and	x7, x10, #0xfffffffffffffff8
  4075f0:	ldr	x6, [x6]
  4075f4:	str	x6, [x4]
  4075f8:	cbz	x6, 40762c <ferror@plt+0x5c8c>
  4075fc:	add	x5, x5, #0x1
  407600:	add	x4, x4, #0x8
  407604:	cmp	x5, #0xa
  407608:	b.eq	40762c <ferror@plt+0x5c8c>  // b.none
  40760c:	tbnz	w8, #31, 4075d4 <ferror@plt+0x5c34>
  407610:	add	x9, x7, #0xf
  407614:	mov	x6, x7
  407618:	and	x7, x9, #0xfffffffffffffff8
  40761c:	b	4075f0 <ferror@plt+0x5c50>
  407620:	add	x6, x11, w8, sxtw
  407624:	mov	w8, w9
  407628:	b	4075f0 <ferror@plt+0x5c50>
  40762c:	add	x4, sp, #0x10
  407630:	bl	4071d8 <ferror@plt+0x5838>
  407634:	ldp	x29, x30, [sp], #96
  407638:	ret
  40763c:	stp	x29, x30, [sp, #-240]!
  407640:	mov	x29, sp
  407644:	str	x4, [sp, #208]
  407648:	str	x5, [sp, #216]
  40764c:	str	x6, [sp, #224]
  407650:	str	x7, [sp, #232]
  407654:	str	q0, [sp, #80]
  407658:	str	q1, [sp, #96]
  40765c:	str	q2, [sp, #112]
  407660:	str	q3, [sp, #128]
  407664:	str	q4, [sp, #144]
  407668:	str	q5, [sp, #160]
  40766c:	str	q6, [sp, #176]
  407670:	str	q7, [sp, #192]
  407674:	add	x4, sp, #0xf0
  407678:	str	x4, [sp, #48]
  40767c:	str	x4, [sp, #56]
  407680:	add	x4, sp, #0xd0
  407684:	str	x4, [sp, #64]
  407688:	mov	w4, #0xffffffe0            	// #-32
  40768c:	str	w4, [sp, #72]
  407690:	mov	w4, #0xffffff80            	// #-128
  407694:	str	w4, [sp, #76]
  407698:	ldp	x4, x5, [sp, #48]
  40769c:	stp	x4, x5, [sp, #16]
  4076a0:	ldp	x4, x5, [sp, #64]
  4076a4:	stp	x4, x5, [sp, #32]
  4076a8:	add	x4, sp, #0x10
  4076ac:	bl	4075b4 <ferror@plt+0x5c14>
  4076b0:	ldp	x29, x30, [sp], #240
  4076b4:	ret
  4076b8:	stp	x29, x30, [sp, #-16]!
  4076bc:	mov	x29, sp
  4076c0:	mov	w2, #0x5                   	// #5
  4076c4:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4076c8:	add	x1, x1, #0xa58
  4076cc:	mov	x0, #0x0                   	// #0
  4076d0:	bl	401920 <dcgettext@plt>
  4076d4:	adrp	x2, 40a000 <ferror@plt+0x8660>
  4076d8:	add	x2, x2, #0xa70
  4076dc:	mov	x1, x0
  4076e0:	mov	w0, #0x1                   	// #1
  4076e4:	bl	401760 <__printf_chk@plt>
  4076e8:	mov	w2, #0x5                   	// #5
  4076ec:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4076f0:	add	x1, x1, #0xa88
  4076f4:	mov	x0, #0x0                   	// #0
  4076f8:	bl	401920 <dcgettext@plt>
  4076fc:	adrp	x3, 409000 <ferror@plt+0x7660>
  407700:	add	x3, x3, #0x988
  407704:	adrp	x2, 409000 <ferror@plt+0x7660>
  407708:	add	x2, x2, #0x9b0
  40770c:	mov	x1, x0
  407710:	mov	w0, #0x1                   	// #1
  407714:	bl	401760 <__printf_chk@plt>
  407718:	mov	w2, #0x5                   	// #5
  40771c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407720:	add	x1, x1, #0xaa0
  407724:	mov	x0, #0x0                   	// #0
  407728:	bl	401920 <dcgettext@plt>
  40772c:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  407730:	ldr	x1, [x1, #656]
  407734:	bl	401930 <fputs_unlocked@plt>
  407738:	ldp	x29, x30, [sp], #16
  40773c:	ret
  407740:	stp	x29, x30, [sp, #-32]!
  407744:	mov	x29, sp
  407748:	str	x19, [sp, #16]
  40774c:	mov	x19, x0
  407750:	bl	401710 <malloc@plt>
  407754:	cmp	x0, #0x0
  407758:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40775c:	b.ne	40776c <ferror@plt+0x5dcc>  // b.any
  407760:	ldr	x19, [sp, #16]
  407764:	ldp	x29, x30, [sp], #32
  407768:	ret
  40776c:	bl	4079cc <ferror@plt+0x602c>
  407770:	stp	x29, x30, [sp, #-16]!
  407774:	mov	x29, sp
  407778:	mul	x3, x0, x1
  40777c:	umulh	x2, x0, x1
  407780:	cmp	x2, #0x0
  407784:	cset	x2, ne  // ne = any
  407788:	cmp	x3, #0x0
  40778c:	csinc	x2, x2, xzr, ge  // ge = tcont
  407790:	cbnz	w2, 4077a4 <ferror@plt+0x5e04>
  407794:	mul	x0, x0, x1
  407798:	bl	407740 <ferror@plt+0x5da0>
  40779c:	ldp	x29, x30, [sp], #16
  4077a0:	ret
  4077a4:	bl	4079cc <ferror@plt+0x602c>
  4077a8:	stp	x29, x30, [sp, #-16]!
  4077ac:	mov	x29, sp
  4077b0:	bl	407740 <ferror@plt+0x5da0>
  4077b4:	ldp	x29, x30, [sp], #16
  4077b8:	ret
  4077bc:	stp	x29, x30, [sp, #-32]!
  4077c0:	mov	x29, sp
  4077c4:	cmp	x1, #0x0
  4077c8:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4077cc:	b.ne	4077f4 <ferror@plt+0x5e54>  // b.any
  4077d0:	str	x19, [sp, #16]
  4077d4:	mov	x19, x1
  4077d8:	bl	4017b0 <realloc@plt>
  4077dc:	cmp	x0, #0x0
  4077e0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4077e4:	b.ne	407800 <ferror@plt+0x5e60>  // b.any
  4077e8:	ldr	x19, [sp, #16]
  4077ec:	ldp	x29, x30, [sp], #32
  4077f0:	ret
  4077f4:	bl	4018c0 <free@plt>
  4077f8:	mov	x0, #0x0                   	// #0
  4077fc:	b	4077ec <ferror@plt+0x5e4c>
  407800:	bl	4079cc <ferror@plt+0x602c>
  407804:	stp	x29, x30, [sp, #-16]!
  407808:	mov	x29, sp
  40780c:	mul	x4, x1, x2
  407810:	umulh	x3, x1, x2
  407814:	cmp	x3, #0x0
  407818:	cset	x3, ne  // ne = any
  40781c:	cmp	x4, #0x0
  407820:	csinc	x3, x3, xzr, ge  // ge = tcont
  407824:	cbnz	w3, 407838 <ferror@plt+0x5e98>
  407828:	mul	x1, x1, x2
  40782c:	bl	4077bc <ferror@plt+0x5e1c>
  407830:	ldp	x29, x30, [sp], #16
  407834:	ret
  407838:	bl	4079cc <ferror@plt+0x602c>
  40783c:	stp	x29, x30, [sp, #-16]!
  407840:	mov	x29, sp
  407844:	ldr	x3, [x1]
  407848:	cbz	x0, 40787c <ferror@plt+0x5edc>
  40784c:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  407850:	movk	x4, #0x5554
  407854:	udiv	x4, x4, x2
  407858:	cmp	x4, x3
  40785c:	b.ls	4078b0 <ferror@plt+0x5f10>  // b.plast
  407860:	add	x4, x3, #0x1
  407864:	add	x3, x4, x3, lsr #1
  407868:	str	x3, [x1]
  40786c:	mul	x1, x3, x2
  407870:	bl	4077bc <ferror@plt+0x5e1c>
  407874:	ldp	x29, x30, [sp], #16
  407878:	ret
  40787c:	cbnz	x3, 407890 <ferror@plt+0x5ef0>
  407880:	mov	x3, #0x80                  	// #128
  407884:	udiv	x3, x3, x2
  407888:	cmp	x2, #0x80
  40788c:	cinc	x3, x3, hi  // hi = pmore
  407890:	mul	x5, x3, x2
  407894:	umulh	x4, x3, x2
  407898:	cmp	x4, #0x0
  40789c:	cset	x4, ne  // ne = any
  4078a0:	cmp	x5, #0x0
  4078a4:	csinc	x4, x4, xzr, ge  // ge = tcont
  4078a8:	cbz	w4, 407868 <ferror@plt+0x5ec8>
  4078ac:	bl	4079cc <ferror@plt+0x602c>
  4078b0:	bl	4079cc <ferror@plt+0x602c>
  4078b4:	stp	x29, x30, [sp, #-16]!
  4078b8:	mov	x29, sp
  4078bc:	mov	x2, x1
  4078c0:	ldr	x1, [x1]
  4078c4:	cbz	x0, 4078f0 <ferror@plt+0x5f50>
  4078c8:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  4078cc:	movk	x3, #0x5553
  4078d0:	cmp	x1, x3
  4078d4:	b.hi	4078fc <ferror@plt+0x5f5c>  // b.pmore
  4078d8:	add	x3, x1, #0x1
  4078dc:	add	x1, x3, x1, lsr #1
  4078e0:	str	x1, [x2]
  4078e4:	bl	4077bc <ferror@plt+0x5e1c>
  4078e8:	ldp	x29, x30, [sp], #16
  4078ec:	ret
  4078f0:	cbz	x1, 407900 <ferror@plt+0x5f60>
  4078f4:	tbz	x1, #63, 4078e0 <ferror@plt+0x5f40>
  4078f8:	bl	4079cc <ferror@plt+0x602c>
  4078fc:	bl	4079cc <ferror@plt+0x602c>
  407900:	mov	x1, #0x80                  	// #128
  407904:	b	4078e0 <ferror@plt+0x5f40>
  407908:	stp	x29, x30, [sp, #-32]!
  40790c:	mov	x29, sp
  407910:	str	x19, [sp, #16]
  407914:	mov	x19, x0
  407918:	bl	407740 <ferror@plt+0x5da0>
  40791c:	mov	x2, x19
  407920:	mov	w1, #0x0                   	// #0
  407924:	bl	401770 <memset@plt>
  407928:	ldr	x19, [sp, #16]
  40792c:	ldp	x29, x30, [sp], #32
  407930:	ret
  407934:	stp	x29, x30, [sp, #-16]!
  407938:	mov	x29, sp
  40793c:	mul	x3, x0, x1
  407940:	umulh	x2, x0, x1
  407944:	cmp	x2, #0x0
  407948:	cset	x2, ne  // ne = any
  40794c:	cmp	x3, #0x0
  407950:	csinc	x2, x2, xzr, ge  // ge = tcont
  407954:	cbnz	w2, 407968 <ferror@plt+0x5fc8>
  407958:	bl	4017a0 <calloc@plt>
  40795c:	cbz	x0, 407968 <ferror@plt+0x5fc8>
  407960:	ldp	x29, x30, [sp], #16
  407964:	ret
  407968:	bl	4079cc <ferror@plt+0x602c>
  40796c:	stp	x29, x30, [sp, #-32]!
  407970:	mov	x29, sp
  407974:	stp	x19, x20, [sp, #16]
  407978:	mov	x20, x0
  40797c:	mov	x19, x1
  407980:	mov	x0, x1
  407984:	bl	407740 <ferror@plt+0x5da0>
  407988:	mov	x2, x19
  40798c:	mov	x1, x20
  407990:	bl	4015f0 <memcpy@plt>
  407994:	ldp	x19, x20, [sp, #16]
  407998:	ldp	x29, x30, [sp], #32
  40799c:	ret
  4079a0:	stp	x29, x30, [sp, #-32]!
  4079a4:	mov	x29, sp
  4079a8:	str	x19, [sp, #16]
  4079ac:	mov	x19, x0
  4079b0:	bl	401620 <strlen@plt>
  4079b4:	add	x1, x0, #0x1
  4079b8:	mov	x0, x19
  4079bc:	bl	40796c <ferror@plt+0x5fcc>
  4079c0:	ldr	x19, [sp, #16]
  4079c4:	ldp	x29, x30, [sp], #32
  4079c8:	ret
  4079cc:	stp	x29, x30, [sp, #-32]!
  4079d0:	mov	x29, sp
  4079d4:	str	x19, [sp, #16]
  4079d8:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  4079dc:	ldr	w19, [x0, #528]
  4079e0:	mov	w2, #0x5                   	// #5
  4079e4:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4079e8:	add	x1, x1, #0xb18
  4079ec:	mov	x0, #0x0                   	// #0
  4079f0:	bl	401920 <dcgettext@plt>
  4079f4:	mov	x3, x0
  4079f8:	adrp	x2, 40a000 <ferror@plt+0x8660>
  4079fc:	add	x2, x2, #0x300
  407a00:	mov	w1, #0x0                   	// #0
  407a04:	mov	w0, w19
  407a08:	bl	401650 <error@plt>
  407a0c:	bl	4017e0 <abort@plt>
  407a10:	stp	x29, x30, [sp, #-112]!
  407a14:	mov	x29, sp
  407a18:	stp	x19, x20, [sp, #16]
  407a1c:	ldp	x6, x7, [x1]
  407a20:	stp	x6, x7, [sp, #80]
  407a24:	ldp	x4, x5, [x1, #16]
  407a28:	stp	x4, x5, [sp, #96]
  407a2c:	stp	x6, x7, [sp, #48]
  407a30:	stp	x4, x5, [sp, #64]
  407a34:	add	x3, sp, #0x30
  407a38:	mov	x2, x0
  407a3c:	mov	w1, #0x1                   	// #1
  407a40:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  407a44:	ldr	x0, [x0, #656]
  407a48:	bl	401780 <__vfprintf_chk@plt>
  407a4c:	mov	w19, w0
  407a50:	tbnz	w0, #31, 407a64 <ferror@plt+0x60c4>
  407a54:	mov	w0, w19
  407a58:	ldp	x19, x20, [sp, #16]
  407a5c:	ldp	x29, x30, [sp], #112
  407a60:	ret
  407a64:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  407a68:	ldr	x0, [x0, #656]
  407a6c:	bl	4019a0 <ferror@plt>
  407a70:	cbnz	w0, 407a54 <ferror@plt+0x60b4>
  407a74:	str	x21, [sp, #32]
  407a78:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  407a7c:	ldr	w20, [x0, #528]
  407a80:	bl	401980 <__errno_location@plt>
  407a84:	ldr	w21, [x0]
  407a88:	mov	w2, #0x5                   	// #5
  407a8c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407a90:	add	x1, x1, #0xb30
  407a94:	mov	x0, #0x0                   	// #0
  407a98:	bl	401920 <dcgettext@plt>
  407a9c:	mov	x2, x0
  407aa0:	mov	w1, w21
  407aa4:	mov	w0, w20
  407aa8:	bl	401650 <error@plt>
  407aac:	ldr	x21, [sp, #32]
  407ab0:	b	407a54 <ferror@plt+0x60b4>
  407ab4:	stp	x29, x30, [sp, #-272]!
  407ab8:	mov	x29, sp
  407abc:	str	x1, [sp, #216]
  407ac0:	str	x2, [sp, #224]
  407ac4:	str	x3, [sp, #232]
  407ac8:	str	x4, [sp, #240]
  407acc:	str	x5, [sp, #248]
  407ad0:	str	x6, [sp, #256]
  407ad4:	str	x7, [sp, #264]
  407ad8:	str	q0, [sp, #80]
  407adc:	str	q1, [sp, #96]
  407ae0:	str	q2, [sp, #112]
  407ae4:	str	q3, [sp, #128]
  407ae8:	str	q4, [sp, #144]
  407aec:	str	q5, [sp, #160]
  407af0:	str	q6, [sp, #176]
  407af4:	str	q7, [sp, #192]
  407af8:	add	x1, sp, #0x110
  407afc:	str	x1, [sp, #48]
  407b00:	str	x1, [sp, #56]
  407b04:	add	x1, sp, #0xd0
  407b08:	str	x1, [sp, #64]
  407b0c:	mov	w1, #0xffffffc8            	// #-56
  407b10:	str	w1, [sp, #72]
  407b14:	mov	w1, #0xffffff80            	// #-128
  407b18:	str	w1, [sp, #76]
  407b1c:	ldp	x2, x3, [sp, #48]
  407b20:	stp	x2, x3, [sp, #16]
  407b24:	ldp	x2, x3, [sp, #64]
  407b28:	stp	x2, x3, [sp, #32]
  407b2c:	add	x1, sp, #0x10
  407b30:	bl	407a10 <ferror@plt+0x6070>
  407b34:	ldp	x29, x30, [sp], #272
  407b38:	ret
  407b3c:	stp	x29, x30, [sp, #-112]!
  407b40:	mov	x29, sp
  407b44:	stp	x19, x20, [sp, #16]
  407b48:	mov	x20, x0
  407b4c:	ldp	x4, x5, [x2]
  407b50:	stp	x4, x5, [sp, #80]
  407b54:	ldp	x2, x3, [x2, #16]
  407b58:	stp	x2, x3, [sp, #96]
  407b5c:	stp	x4, x5, [sp, #48]
  407b60:	stp	x2, x3, [sp, #64]
  407b64:	add	x3, sp, #0x30
  407b68:	mov	x2, x1
  407b6c:	mov	w1, #0x1                   	// #1
  407b70:	bl	401780 <__vfprintf_chk@plt>
  407b74:	mov	w19, w0
  407b78:	tbnz	w0, #31, 407b8c <ferror@plt+0x61ec>
  407b7c:	mov	w0, w19
  407b80:	ldp	x19, x20, [sp, #16]
  407b84:	ldp	x29, x30, [sp], #112
  407b88:	ret
  407b8c:	mov	x0, x20
  407b90:	bl	4019a0 <ferror@plt>
  407b94:	cbnz	w0, 407b7c <ferror@plt+0x61dc>
  407b98:	str	x21, [sp, #32]
  407b9c:	adrp	x0, 41d000 <ferror@plt+0x1b660>
  407ba0:	ldr	w20, [x0, #528]
  407ba4:	bl	401980 <__errno_location@plt>
  407ba8:	ldr	w21, [x0]
  407bac:	mov	w2, #0x5                   	// #5
  407bb0:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407bb4:	add	x1, x1, #0xb30
  407bb8:	mov	x0, #0x0                   	// #0
  407bbc:	bl	401920 <dcgettext@plt>
  407bc0:	mov	x2, x0
  407bc4:	mov	w1, w21
  407bc8:	mov	w0, w20
  407bcc:	bl	401650 <error@plt>
  407bd0:	ldr	x21, [sp, #32]
  407bd4:	b	407b7c <ferror@plt+0x61dc>
  407bd8:	stp	x29, x30, [sp, #-256]!
  407bdc:	mov	x29, sp
  407be0:	str	x2, [sp, #208]
  407be4:	str	x3, [sp, #216]
  407be8:	str	x4, [sp, #224]
  407bec:	str	x5, [sp, #232]
  407bf0:	str	x6, [sp, #240]
  407bf4:	str	x7, [sp, #248]
  407bf8:	str	q0, [sp, #80]
  407bfc:	str	q1, [sp, #96]
  407c00:	str	q2, [sp, #112]
  407c04:	str	q3, [sp, #128]
  407c08:	str	q4, [sp, #144]
  407c0c:	str	q5, [sp, #160]
  407c10:	str	q6, [sp, #176]
  407c14:	str	q7, [sp, #192]
  407c18:	add	x2, sp, #0x100
  407c1c:	str	x2, [sp, #48]
  407c20:	str	x2, [sp, #56]
  407c24:	add	x2, sp, #0xd0
  407c28:	str	x2, [sp, #64]
  407c2c:	mov	w2, #0xffffffd0            	// #-48
  407c30:	str	w2, [sp, #72]
  407c34:	mov	w2, #0xffffff80            	// #-128
  407c38:	str	w2, [sp, #76]
  407c3c:	ldp	x2, x3, [sp, #48]
  407c40:	stp	x2, x3, [sp, #16]
  407c44:	ldp	x2, x3, [sp, #64]
  407c48:	stp	x2, x3, [sp, #32]
  407c4c:	add	x2, sp, #0x10
  407c50:	bl	407b3c <ferror@plt+0x619c>
  407c54:	ldp	x29, x30, [sp], #256
  407c58:	ret
  407c5c:	stp	x29, x30, [sp, #-64]!
  407c60:	mov	x29, sp
  407c64:	stp	x19, x20, [sp, #16]
  407c68:	stp	x21, x22, [sp, #32]
  407c6c:	mov	w6, w1
  407c70:	and	w2, w2, #0xff
  407c74:	mov	x20, x4
  407c78:	adrp	x1, 41d000 <ferror@plt+0x1b660>
  407c7c:	ldr	w21, [x1, #528]
  407c80:	cmp	w0, #0x3
  407c84:	b.hi	407ce0 <ferror@plt+0x6340>  // b.pmore
  407c88:	cmp	w0, #0x1
  407c8c:	b.hi	407cf8 <ferror@plt+0x6358>  // b.pmore
  407c90:	cmp	w0, #0x1
  407c94:	b.ne	407cf4 <ferror@plt+0x6354>  // b.any
  407c98:	adrp	x0, 40a000 <ferror@plt+0x8660>
  407c9c:	add	x1, x0, #0xb78
  407ca0:	tbnz	w6, #31, 407d04 <ferror@plt+0x6364>
  407ca4:	sbfiz	x6, x6, #5, #32
  407ca8:	ldr	x22, [x3, x6]
  407cac:	adrp	x6, 40a000 <ferror@plt+0x8660>
  407cb0:	add	x19, x6, #0xbb8
  407cb4:	mov	w2, #0x5                   	// #5
  407cb8:	mov	x0, #0x0                   	// #0
  407cbc:	bl	401920 <dcgettext@plt>
  407cc0:	mov	x5, x20
  407cc4:	mov	x4, x22
  407cc8:	mov	x3, x19
  407ccc:	mov	x2, x0
  407cd0:	mov	w1, #0x0                   	// #0
  407cd4:	mov	w0, w21
  407cd8:	bl	401650 <error@plt>
  407cdc:	bl	4017e0 <abort@plt>
  407ce0:	cmp	w0, #0x4
  407ce4:	b.ne	407cf4 <ferror@plt+0x6354>  // b.any
  407ce8:	adrp	x0, 40a000 <ferror@plt+0x8660>
  407cec:	add	x1, x0, #0xb98
  407cf0:	b	407ca0 <ferror@plt+0x6300>
  407cf4:	bl	4017e0 <abort@plt>
  407cf8:	adrp	x0, 40a000 <ferror@plt+0x8660>
  407cfc:	add	x1, x0, #0xb50
  407d00:	b	407ca0 <ferror@plt+0x6300>
  407d04:	adrp	x19, 40a000 <ferror@plt+0x8660>
  407d08:	add	x19, x19, #0xbb8
  407d0c:	sub	x19, x19, w6, sxtw
  407d10:	strb	w2, [sp, #56]
  407d14:	strb	wzr, [sp, #57]
  407d18:	add	x22, sp, #0x38
  407d1c:	b	407cb4 <ferror@plt+0x6314>
  407d20:	mov	x6, x0
  407d24:	sub	w3, w2, #0x1
  407d28:	cbz	w2, 407d78 <ferror@plt+0x63d8>
  407d2c:	ldr	x2, [x0]
  407d30:	mov	w0, #0x0                   	// #0
  407d34:	sxtw	x1, w1
  407d38:	mov	w7, #0x1                   	// #1
  407d3c:	mov	w5, #0x0                   	// #0
  407d40:	b	407d5c <ferror@plt+0x63bc>
  407d44:	mul	x2, x2, x1
  407d48:	mov	w4, w5
  407d4c:	orr	w0, w0, w4
  407d50:	sub	w3, w3, #0x1
  407d54:	cmn	w3, #0x1
  407d58:	b.eq	407d70 <ferror@plt+0x63d0>  // b.none
  407d5c:	umulh	x4, x2, x1
  407d60:	cbz	x4, 407d44 <ferror@plt+0x63a4>
  407d64:	mov	x2, #0xffffffffffffffff    	// #-1
  407d68:	mov	w4, w7
  407d6c:	b	407d4c <ferror@plt+0x63ac>
  407d70:	str	x2, [x6]
  407d74:	ret
  407d78:	mov	w0, #0x0                   	// #0
  407d7c:	b	407d74 <ferror@plt+0x63d4>
  407d80:	stp	x29, x30, [sp, #-96]!
  407d84:	mov	x29, sp
  407d88:	stp	x19, x20, [sp, #16]
  407d8c:	stp	x21, x22, [sp, #32]
  407d90:	stp	x23, x24, [sp, #48]
  407d94:	stp	x25, x26, [sp, #64]
  407d98:	cmp	w2, #0x24
  407d9c:	b.hi	407ddc <ferror@plt+0x643c>  // b.pmore
  407da0:	mov	x25, x0
  407da4:	mov	w24, w2
  407da8:	mov	x23, x3
  407dac:	mov	x21, x4
  407db0:	cmp	x1, #0x0
  407db4:	add	x0, sp, #0x58
  407db8:	csel	x20, x0, x1, eq  // eq = none
  407dbc:	bl	401980 <__errno_location@plt>
  407dc0:	mov	x26, x0
  407dc4:	str	wzr, [x0]
  407dc8:	ldrb	w19, [x25]
  407dcc:	bl	401880 <__ctype_b_loc@plt>
  407dd0:	ldr	x2, [x0]
  407dd4:	mov	x0, x25
  407dd8:	b	407e00 <ferror@plt+0x6460>
  407ddc:	adrp	x3, 40a000 <ferror@plt+0x8660>
  407de0:	add	x3, x3, #0xbf8
  407de4:	mov	w2, #0x54                  	// #84
  407de8:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407dec:	add	x1, x1, #0xbc0
  407df0:	adrp	x0, 40a000 <ferror@plt+0x8660>
  407df4:	add	x0, x0, #0xbd0
  407df8:	bl	401970 <__assert_fail@plt>
  407dfc:	ldrb	w19, [x0, #1]!
  407e00:	and	x1, x19, #0xff
  407e04:	ldrh	w1, [x2, x1, lsl #1]
  407e08:	tbnz	w1, #13, 407dfc <ferror@plt+0x645c>
  407e0c:	mov	w22, #0x4                   	// #4
  407e10:	cmp	w19, #0x2d
  407e14:	b.eq	407f5c <ferror@plt+0x65bc>  // b.none
  407e18:	mov	w3, #0x0                   	// #0
  407e1c:	mov	w2, w24
  407e20:	mov	x1, x20
  407e24:	mov	x0, x25
  407e28:	bl	401790 <__strtoul_internal@plt>
  407e2c:	str	x0, [sp, #80]
  407e30:	ldr	x24, [x20]
  407e34:	cmp	x24, x25
  407e38:	b.eq	407e58 <ferror@plt+0x64b8>  // b.none
  407e3c:	ldr	w1, [x26]
  407e40:	cbz	w1, 407f44 <ferror@plt+0x65a4>
  407e44:	mov	w22, #0x4                   	// #4
  407e48:	cmp	w1, #0x22
  407e4c:	b.ne	407f5c <ferror@plt+0x65bc>  // b.any
  407e50:	mov	w22, #0x1                   	// #1
  407e54:	b	407f48 <ferror@plt+0x65a8>
  407e58:	cbz	x21, 408150 <ferror@plt+0x67b0>
  407e5c:	ldrb	w1, [x25]
  407e60:	cbz	w1, 407f5c <ferror@plt+0x65bc>
  407e64:	mov	x0, x21
  407e68:	bl	4018e0 <strchr@plt>
  407e6c:	cbz	x0, 408158 <ferror@plt+0x67b8>
  407e70:	mov	x0, #0x1                   	// #1
  407e74:	str	x0, [sp, #80]
  407e78:	ldrb	w19, [x24]
  407e7c:	mov	w22, #0x0                   	// #0
  407e80:	mov	w1, w19
  407e84:	mov	x0, x21
  407e88:	bl	4018e0 <strchr@plt>
  407e8c:	cbz	x0, 407f80 <ferror@plt+0x65e0>
  407e90:	sub	w0, w19, #0x45
  407e94:	and	w0, w0, #0xff
  407e98:	cmp	w0, #0x2f
  407e9c:	b.hi	407fa8 <ferror@plt+0x6608>  // b.pmore
  407ea0:	mov	x2, #0x1                   	// #1
  407ea4:	lsl	x0, x2, x0
  407ea8:	mov	w25, #0x1                   	// #1
  407eac:	mov	w1, #0x400                 	// #1024
  407eb0:	mov	x2, #0x8945                	// #35141
  407eb4:	movk	x2, #0x30, lsl #16
  407eb8:	movk	x2, #0x8144, lsl #32
  407ebc:	tst	x0, x2
  407ec0:	b.eq	407f00 <ferror@plt+0x6560>  // b.none
  407ec4:	mov	w1, #0x30                  	// #48
  407ec8:	mov	x0, x21
  407ecc:	bl	4018e0 <strchr@plt>
  407ed0:	cbz	x0, 407fb4 <ferror@plt+0x6614>
  407ed4:	ldrb	w0, [x24, #1]
  407ed8:	cmp	w0, #0x44
  407edc:	b.eq	407fc0 <ferror@plt+0x6620>  // b.none
  407ee0:	cmp	w0, #0x69
  407ee4:	b.eq	407f90 <ferror@plt+0x65f0>  // b.none
  407ee8:	cmp	w0, #0x42
  407eec:	mov	w25, #0x2                   	// #2
  407ef0:	csinc	w25, w25, wzr, eq  // eq = none
  407ef4:	mov	w1, #0x400                 	// #1024
  407ef8:	mov	w0, #0x3e8                 	// #1000
  407efc:	csel	w1, w1, w0, ne  // ne = any
  407f00:	cmp	w19, #0x5a
  407f04:	b.eq	408108 <ferror@plt+0x6768>  // b.none
  407f08:	b.hi	408028 <ferror@plt+0x6688>  // b.pmore
  407f0c:	cmp	w19, #0x4d
  407f10:	b.eq	4080a8 <ferror@plt+0x6708>  // b.none
  407f14:	b.hi	407ff0 <ferror@plt+0x6650>  // b.pmore
  407f18:	cmp	w19, #0x45
  407f1c:	b.eq	4080d8 <ferror@plt+0x6738>  // b.none
  407f20:	b.ls	407fcc <ferror@plt+0x662c>  // b.plast
  407f24:	cmp	w19, #0x47
  407f28:	b.eq	40806c <ferror@plt+0x66cc>  // b.none
  407f2c:	cmp	w19, #0x4b
  407f30:	b.ne	408118 <ferror@plt+0x6778>  // b.any
  407f34:	mov	w2, #0x1                   	// #1
  407f38:	add	x0, sp, #0x50
  407f3c:	bl	407d20 <ferror@plt+0x6380>
  407f40:	b	40812c <ferror@plt+0x678c>
  407f44:	mov	w22, #0x0                   	// #0
  407f48:	cbz	x21, 407f78 <ferror@plt+0x65d8>
  407f4c:	ldrb	w19, [x24]
  407f50:	cbnz	w19, 407e80 <ferror@plt+0x64e0>
  407f54:	ldr	x0, [sp, #80]
  407f58:	str	x0, [x23]
  407f5c:	mov	w0, w22
  407f60:	ldp	x19, x20, [sp, #16]
  407f64:	ldp	x21, x22, [sp, #32]
  407f68:	ldp	x23, x24, [sp, #48]
  407f6c:	ldp	x25, x26, [sp, #64]
  407f70:	ldp	x29, x30, [sp], #96
  407f74:	ret
  407f78:	str	x0, [x23]
  407f7c:	b	407f5c <ferror@plt+0x65bc>
  407f80:	ldr	x0, [sp, #80]
  407f84:	str	x0, [x23]
  407f88:	orr	w22, w22, #0x2
  407f8c:	b	407f5c <ferror@plt+0x65bc>
  407f90:	ldrb	w0, [x24, #2]
  407f94:	cmp	w0, #0x42
  407f98:	mov	w25, #0x3                   	// #3
  407f9c:	csinc	w25, w25, wzr, eq  // eq = none
  407fa0:	mov	w1, #0x400                 	// #1024
  407fa4:	b	407f00 <ferror@plt+0x6560>
  407fa8:	mov	w25, #0x1                   	// #1
  407fac:	mov	w1, #0x400                 	// #1024
  407fb0:	b	407f00 <ferror@plt+0x6560>
  407fb4:	mov	w25, #0x1                   	// #1
  407fb8:	mov	w1, #0x400                 	// #1024
  407fbc:	b	407f00 <ferror@plt+0x6560>
  407fc0:	mov	w25, #0x2                   	// #2
  407fc4:	mov	w1, #0x3e8                 	// #1000
  407fc8:	b	407f00 <ferror@plt+0x6560>
  407fcc:	cmp	w19, #0x42
  407fd0:	b.ne	408118 <ferror@plt+0x6778>  // b.any
  407fd4:	ldr	x0, [sp, #80]
  407fd8:	cmp	xzr, x0, lsr #54
  407fdc:	b.ne	4080c8 <ferror@plt+0x6728>  // b.any
  407fe0:	lsl	x0, x0, #10
  407fe4:	str	x0, [sp, #80]
  407fe8:	mov	w0, #0x0                   	// #0
  407fec:	b	40812c <ferror@plt+0x678c>
  407ff0:	cmp	w19, #0x54
  407ff4:	b.eq	4080e8 <ferror@plt+0x6748>  // b.none
  407ff8:	cmp	w19, #0x59
  407ffc:	b.ne	408010 <ferror@plt+0x6670>  // b.any
  408000:	mov	w2, #0x8                   	// #8
  408004:	add	x0, sp, #0x50
  408008:	bl	407d20 <ferror@plt+0x6380>
  40800c:	b	40812c <ferror@plt+0x678c>
  408010:	cmp	w19, #0x50
  408014:	b.ne	408118 <ferror@plt+0x6778>  // b.any
  408018:	mov	w2, #0x5                   	// #5
  40801c:	add	x0, sp, #0x50
  408020:	bl	407d20 <ferror@plt+0x6380>
  408024:	b	40812c <ferror@plt+0x678c>
  408028:	cmp	w19, #0x6b
  40802c:	b.eq	407f34 <ferror@plt+0x6594>  // b.none
  408030:	b.ls	40805c <ferror@plt+0x66bc>  // b.plast
  408034:	cmp	w19, #0x74
  408038:	b.eq	4080e8 <ferror@plt+0x6748>  // b.none
  40803c:	cmp	w19, #0x77
  408040:	b.ne	4080a0 <ferror@plt+0x6700>  // b.any
  408044:	ldr	x0, [sp, #80]
  408048:	tbnz	x0, #63, 4080f8 <ferror@plt+0x6758>
  40804c:	lsl	x0, x0, #1
  408050:	str	x0, [sp, #80]
  408054:	mov	w0, #0x0                   	// #0
  408058:	b	40812c <ferror@plt+0x678c>
  40805c:	cmp	w19, #0x63
  408060:	b.eq	408128 <ferror@plt+0x6788>  // b.none
  408064:	cmp	w19, #0x67
  408068:	b.ne	40807c <ferror@plt+0x66dc>  // b.any
  40806c:	mov	w2, #0x3                   	// #3
  408070:	add	x0, sp, #0x50
  408074:	bl	407d20 <ferror@plt+0x6380>
  408078:	b	40812c <ferror@plt+0x678c>
  40807c:	cmp	w19, #0x62
  408080:	b.ne	408118 <ferror@plt+0x6778>  // b.any
  408084:	ldr	x0, [sp, #80]
  408088:	cmp	xzr, x0, lsr #55
  40808c:	b.ne	4080b8 <ferror@plt+0x6718>  // b.any
  408090:	lsl	x0, x0, #9
  408094:	str	x0, [sp, #80]
  408098:	mov	w0, #0x0                   	// #0
  40809c:	b	40812c <ferror@plt+0x678c>
  4080a0:	cmp	w19, #0x6d
  4080a4:	b.ne	408118 <ferror@plt+0x6778>  // b.any
  4080a8:	mov	w2, #0x2                   	// #2
  4080ac:	add	x0, sp, #0x50
  4080b0:	bl	407d20 <ferror@plt+0x6380>
  4080b4:	b	40812c <ferror@plt+0x678c>
  4080b8:	mov	x0, #0xffffffffffffffff    	// #-1
  4080bc:	str	x0, [sp, #80]
  4080c0:	mov	w0, #0x1                   	// #1
  4080c4:	b	40812c <ferror@plt+0x678c>
  4080c8:	mov	x0, #0xffffffffffffffff    	// #-1
  4080cc:	str	x0, [sp, #80]
  4080d0:	mov	w0, #0x1                   	// #1
  4080d4:	b	40812c <ferror@plt+0x678c>
  4080d8:	mov	w2, #0x6                   	// #6
  4080dc:	add	x0, sp, #0x50
  4080e0:	bl	407d20 <ferror@plt+0x6380>
  4080e4:	b	40812c <ferror@plt+0x678c>
  4080e8:	mov	w2, #0x4                   	// #4
  4080ec:	add	x0, sp, #0x50
  4080f0:	bl	407d20 <ferror@plt+0x6380>
  4080f4:	b	40812c <ferror@plt+0x678c>
  4080f8:	mov	x0, #0xffffffffffffffff    	// #-1
  4080fc:	str	x0, [sp, #80]
  408100:	mov	w0, #0x1                   	// #1
  408104:	b	40812c <ferror@plt+0x678c>
  408108:	mov	w2, #0x7                   	// #7
  40810c:	add	x0, sp, #0x50
  408110:	bl	407d20 <ferror@plt+0x6380>
  408114:	b	40812c <ferror@plt+0x678c>
  408118:	ldr	x0, [sp, #80]
  40811c:	str	x0, [x23]
  408120:	orr	w22, w22, #0x2
  408124:	b	407f5c <ferror@plt+0x65bc>
  408128:	mov	w0, #0x0                   	// #0
  40812c:	orr	w22, w22, w0
  408130:	ldr	x0, [x20]
  408134:	add	x1, x0, w25, sxtw
  408138:	str	x1, [x20]
  40813c:	ldrb	w1, [x0, w25, sxtw]
  408140:	orr	w0, w22, #0x2
  408144:	cmp	w1, #0x0
  408148:	csel	w22, w0, w22, ne  // ne = any
  40814c:	b	407f54 <ferror@plt+0x65b4>
  408150:	mov	w22, #0x4                   	// #4
  408154:	b	407f5c <ferror@plt+0x65bc>
  408158:	mov	w22, #0x4                   	// #4
  40815c:	b	407f5c <ferror@plt+0x65bc>
  408160:	stp	x29, x30, [sp, #-48]!
  408164:	mov	x29, sp
  408168:	stp	x19, x20, [sp, #16]
  40816c:	mov	x19, x0
  408170:	bl	4016c0 <fileno@plt>
  408174:	tbnz	w0, #31, 4081d0 <ferror@plt+0x6830>
  408178:	mov	x0, x19
  40817c:	bl	401940 <__freading@plt>
  408180:	cbz	w0, 4081a0 <ferror@plt+0x6800>
  408184:	mov	x0, x19
  408188:	bl	4016c0 <fileno@plt>
  40818c:	mov	w2, #0x1                   	// #1
  408190:	mov	x1, #0x0                   	// #0
  408194:	bl	401690 <lseek@plt>
  408198:	cmn	x0, #0x1
  40819c:	b.eq	4081ec <ferror@plt+0x684c>  // b.none
  4081a0:	mov	x0, x19
  4081a4:	bl	408200 <ferror@plt+0x6860>
  4081a8:	cbz	w0, 4081ec <ferror@plt+0x684c>
  4081ac:	str	x21, [sp, #32]
  4081b0:	bl	401980 <__errno_location@plt>
  4081b4:	mov	x20, x0
  4081b8:	ldr	w21, [x0]
  4081bc:	mov	x0, x19
  4081c0:	bl	4016e0 <fclose@plt>
  4081c4:	cbnz	w21, 4081dc <ferror@plt+0x683c>
  4081c8:	ldr	x21, [sp, #32]
  4081cc:	b	4081f4 <ferror@plt+0x6854>
  4081d0:	mov	x0, x19
  4081d4:	bl	4016e0 <fclose@plt>
  4081d8:	b	4081f4 <ferror@plt+0x6854>
  4081dc:	str	w21, [x20]
  4081e0:	mov	w0, #0xffffffff            	// #-1
  4081e4:	ldr	x21, [sp, #32]
  4081e8:	b	4081f4 <ferror@plt+0x6854>
  4081ec:	mov	x0, x19
  4081f0:	bl	4016e0 <fclose@plt>
  4081f4:	ldp	x19, x20, [sp, #16]
  4081f8:	ldp	x29, x30, [sp], #48
  4081fc:	ret
  408200:	stp	x29, x30, [sp, #-32]!
  408204:	mov	x29, sp
  408208:	str	x19, [sp, #16]
  40820c:	mov	x19, x0
  408210:	cbz	x0, 40821c <ferror@plt+0x687c>
  408214:	bl	401940 <__freading@plt>
  408218:	cbnz	w0, 408230 <ferror@plt+0x6890>
  40821c:	mov	x0, x19
  408220:	bl	401900 <fflush@plt>
  408224:	ldr	x19, [sp, #16]
  408228:	ldp	x29, x30, [sp], #32
  40822c:	ret
  408230:	ldr	w0, [x19]
  408234:	tbnz	w0, #8, 408244 <ferror@plt+0x68a4>
  408238:	mov	x0, x19
  40823c:	bl	401900 <fflush@plt>
  408240:	b	408224 <ferror@plt+0x6884>
  408244:	mov	w2, #0x1                   	// #1
  408248:	mov	x1, #0x0                   	// #0
  40824c:	mov	x0, x19
  408250:	bl	408258 <ferror@plt+0x68b8>
  408254:	b	408238 <ferror@plt+0x6898>
  408258:	stp	x29, x30, [sp, #-48]!
  40825c:	mov	x29, sp
  408260:	stp	x19, x20, [sp, #16]
  408264:	str	x21, [sp, #32]
  408268:	mov	x19, x0
  40826c:	mov	x20, x1
  408270:	mov	w21, w2
  408274:	ldr	x1, [x0, #16]
  408278:	ldr	x0, [x0, #8]
  40827c:	cmp	x1, x0
  408280:	b.eq	4082a4 <ferror@plt+0x6904>  // b.none
  408284:	mov	w2, w21
  408288:	mov	x1, x20
  40828c:	mov	x0, x19
  408290:	bl	401890 <fseeko@plt>
  408294:	ldp	x19, x20, [sp, #16]
  408298:	ldr	x21, [sp, #32]
  40829c:	ldp	x29, x30, [sp], #48
  4082a0:	ret
  4082a4:	ldr	x1, [x19, #40]
  4082a8:	ldr	x0, [x19, #32]
  4082ac:	cmp	x1, x0
  4082b0:	b.ne	408284 <ferror@plt+0x68e4>  // b.any
  4082b4:	ldr	x0, [x19, #72]
  4082b8:	cbnz	x0, 408284 <ferror@plt+0x68e4>
  4082bc:	mov	x0, x19
  4082c0:	bl	4016c0 <fileno@plt>
  4082c4:	mov	w2, w21
  4082c8:	mov	x1, x20
  4082cc:	bl	401690 <lseek@plt>
  4082d0:	cmn	x0, #0x1
  4082d4:	b.eq	4082f0 <ferror@plt+0x6950>  // b.none
  4082d8:	ldr	w1, [x19]
  4082dc:	and	w1, w1, #0xffffffef
  4082e0:	str	w1, [x19]
  4082e4:	str	x0, [x19, #144]
  4082e8:	mov	w0, #0x0                   	// #0
  4082ec:	b	408294 <ferror@plt+0x68f4>
  4082f0:	mov	w0, #0xffffffff            	// #-1
  4082f4:	b	408294 <ferror@plt+0x68f4>
  4082f8:	stp	x29, x30, [sp, #-64]!
  4082fc:	mov	x29, sp
  408300:	stp	x19, x20, [sp, #16]
  408304:	stp	x21, x22, [sp, #32]
  408308:	mov	x19, x0
  40830c:	mov	x22, x1
  408310:	mov	x21, x2
  408314:	cmp	x0, #0x0
  408318:	add	x0, sp, #0x3c
  40831c:	csel	x19, x0, x19, eq  // eq = none
  408320:	mov	x0, x19
  408324:	bl	4015e0 <mbrtowc@plt>
  408328:	mov	x20, x0
  40832c:	cmp	x21, #0x0
  408330:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  408334:	b.hi	40834c <ferror@plt+0x69ac>  // b.pmore
  408338:	mov	x0, x20
  40833c:	ldp	x19, x20, [sp, #16]
  408340:	ldp	x21, x22, [sp, #32]
  408344:	ldp	x29, x30, [sp], #64
  408348:	ret
  40834c:	mov	w0, #0x0                   	// #0
  408350:	bl	4083e8 <ferror@plt+0x6a48>
  408354:	and	w0, w0, #0xff
  408358:	cbnz	w0, 408338 <ferror@plt+0x6998>
  40835c:	ldrb	w0, [x22]
  408360:	str	w0, [x19]
  408364:	mov	x20, #0x1                   	// #1
  408368:	b	408338 <ferror@plt+0x6998>
  40836c:	stp	x29, x30, [sp, #-48]!
  408370:	mov	x29, sp
  408374:	stp	x19, x20, [sp, #16]
  408378:	str	x21, [sp, #32]
  40837c:	mov	x19, x0
  408380:	bl	4016a0 <__fpending@plt>
  408384:	mov	x21, x0
  408388:	ldr	w20, [x19]
  40838c:	and	w20, w20, #0x20
  408390:	mov	x0, x19
  408394:	bl	408160 <ferror@plt+0x67c0>
  408398:	cbnz	w20, 4083c4 <ferror@plt+0x6a24>
  40839c:	cbz	w0, 4083b4 <ferror@plt+0x6a14>
  4083a0:	cbnz	x21, 4083d8 <ferror@plt+0x6a38>
  4083a4:	bl	401980 <__errno_location@plt>
  4083a8:	ldr	w0, [x0]
  4083ac:	cmp	w0, #0x9
  4083b0:	csetm	w0, ne  // ne = any
  4083b4:	ldp	x19, x20, [sp, #16]
  4083b8:	ldr	x21, [sp, #32]
  4083bc:	ldp	x29, x30, [sp], #48
  4083c0:	ret
  4083c4:	cbnz	w0, 4083e0 <ferror@plt+0x6a40>
  4083c8:	bl	401980 <__errno_location@plt>
  4083cc:	str	wzr, [x0]
  4083d0:	mov	w0, #0xffffffff            	// #-1
  4083d4:	b	4083b4 <ferror@plt+0x6a14>
  4083d8:	mov	w0, #0xffffffff            	// #-1
  4083dc:	b	4083b4 <ferror@plt+0x6a14>
  4083e0:	mov	w0, #0xffffffff            	// #-1
  4083e4:	b	4083b4 <ferror@plt+0x6a14>
  4083e8:	stp	x29, x30, [sp, #-32]!
  4083ec:	mov	x29, sp
  4083f0:	mov	x1, #0x0                   	// #0
  4083f4:	bl	401990 <setlocale@plt>
  4083f8:	mov	w1, #0x1                   	// #1
  4083fc:	cbz	x0, 408438 <ferror@plt+0x6a98>
  408400:	str	x19, [sp, #16]
  408404:	mov	x19, x0
  408408:	adrp	x1, 40a000 <ferror@plt+0x8660>
  40840c:	add	x1, x1, #0xc08
  408410:	bl	401870 <strcmp@plt>
  408414:	mov	w1, #0x0                   	// #0
  408418:	cbz	w0, 408444 <ferror@plt+0x6aa4>
  40841c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  408420:	add	x1, x1, #0xc10
  408424:	mov	x0, x19
  408428:	bl	401870 <strcmp@plt>
  40842c:	cmp	w0, #0x0
  408430:	cset	w1, ne  // ne = any
  408434:	ldr	x19, [sp, #16]
  408438:	mov	w0, w1
  40843c:	ldp	x29, x30, [sp], #32
  408440:	ret
  408444:	ldr	x19, [sp, #16]
  408448:	b	408438 <ferror@plt+0x6a98>
  40844c:	stp	x29, x30, [sp, #-16]!
  408450:	mov	x29, sp
  408454:	mov	w0, #0xe                   	// #14
  408458:	bl	4016f0 <nl_langinfo@plt>
  40845c:	cbz	x0, 40847c <ferror@plt+0x6adc>
  408460:	ldrb	w2, [x0]
  408464:	adrp	x1, 40a000 <ferror@plt+0x8660>
  408468:	add	x1, x1, #0xc18
  40846c:	cmp	w2, #0x0
  408470:	csel	x0, x1, x0, eq  // eq = none
  408474:	ldp	x29, x30, [sp], #16
  408478:	ret
  40847c:	adrp	x0, 40a000 <ferror@plt+0x8660>
  408480:	add	x0, x0, #0xc18
  408484:	b	408474 <ferror@plt+0x6ad4>
  408488:	stp	x29, x30, [sp, #-32]!
  40848c:	mov	x29, sp
  408490:	str	q0, [sp, #16]
  408494:	ldr	x5, [sp, #16]
  408498:	ldr	x0, [sp, #24]
  40849c:	str	q1, [sp, #16]
  4084a0:	ldr	x6, [sp, #16]
  4084a4:	ldr	x2, [sp, #24]
  4084a8:	mrs	x1, fpcr
  4084ac:	mov	x10, x5
  4084b0:	ubfx	x7, x0, #0, #48
  4084b4:	ubfx	x3, x0, #48, #15
  4084b8:	lsr	x0, x0, #63
  4084bc:	and	w1, w0, #0xff
  4084c0:	mov	x9, x6
  4084c4:	ubfx	x8, x2, #0, #48
  4084c8:	ubfx	x4, x2, #48, #15
  4084cc:	lsr	x0, x2, #63
  4084d0:	and	w2, w0, #0xff
  4084d4:	mov	x0, #0x7fff                	// #32767
  4084d8:	cmp	x3, x0
  4084dc:	b.eq	408500 <ferror@plt+0x6b60>  // b.none
  4084e0:	mov	x0, #0x7fff                	// #32767
  4084e4:	cmp	x4, x0
  4084e8:	b.eq	40851c <ferror@plt+0x6b7c>  // b.none
  4084ec:	mov	w0, #0x1                   	// #1
  4084f0:	cmp	x3, x4
  4084f4:	b.eq	40854c <ferror@plt+0x6bac>  // b.none
  4084f8:	ldp	x29, x30, [sp], #32
  4084fc:	ret
  408500:	orr	x0, x7, x5
  408504:	cbnz	x0, 408584 <ferror@plt+0x6be4>
  408508:	mov	x0, #0x7fff                	// #32767
  40850c:	cmp	x4, x0
  408510:	b.eq	40851c <ferror@plt+0x6b7c>  // b.none
  408514:	mov	w0, #0x1                   	// #1
  408518:	b	4084f8 <ferror@plt+0x6b58>
  40851c:	orr	x0, x8, x9
  408520:	cbz	x0, 4084ec <ferror@plt+0x6b4c>
  408524:	mov	x0, #0x7fff                	// #32767
  408528:	cmp	x3, x0
  40852c:	b.eq	40857c <ferror@plt+0x6bdc>  // b.none
  408530:	mov	w0, #0x1                   	// #1
  408534:	tst	x8, #0x800000000000
  408538:	b.ne	4084f8 <ferror@plt+0x6b58>  // b.any
  40853c:	mov	w0, #0x1                   	// #1
  408540:	bl	408734 <ferror@plt+0x6d94>
  408544:	mov	w0, #0x1                   	// #1
  408548:	b	4084f8 <ferror@plt+0x6b58>
  40854c:	cmp	x7, x8
  408550:	ccmp	x5, x6, #0x0, eq  // eq = none
  408554:	b.ne	4084f8 <ferror@plt+0x6b58>  // b.any
  408558:	mov	w0, #0x0                   	// #0
  40855c:	cmp	w1, w2
  408560:	b.eq	4084f8 <ferror@plt+0x6b58>  // b.none
  408564:	mov	w0, #0x1                   	// #1
  408568:	cbnz	x3, 4084f8 <ferror@plt+0x6b58>
  40856c:	orr	x7, x7, x10
  408570:	cmp	x7, #0x0
  408574:	cset	w0, ne  // ne = any
  408578:	b	4084f8 <ferror@plt+0x6b58>
  40857c:	orr	x10, x7, x10
  408580:	cbz	x10, 40859c <ferror@plt+0x6bfc>
  408584:	tst	x7, #0x800000000000
  408588:	b.eq	40853c <ferror@plt+0x6b9c>  // b.none
  40858c:	mov	w0, #0x1                   	// #1
  408590:	mov	x1, #0x7fff                	// #32767
  408594:	cmp	x4, x1
  408598:	b.ne	4084f8 <ferror@plt+0x6b58>  // b.any
  40859c:	orr	x9, x8, x9
  4085a0:	mov	w0, #0x1                   	// #1
  4085a4:	cbz	x9, 4084f8 <ferror@plt+0x6b58>
  4085a8:	b	408530 <ferror@plt+0x6b90>
  4085ac:	stp	x29, x30, [sp, #-32]!
  4085b0:	mov	x29, sp
  4085b4:	str	q0, [sp, #16]
  4085b8:	ldr	x7, [sp, #16]
  4085bc:	ldr	x1, [sp, #24]
  4085c0:	str	q1, [sp, #16]
  4085c4:	ldr	x8, [sp, #16]
  4085c8:	ldr	x0, [sp, #24]
  4085cc:	mrs	x2, fpcr
  4085d0:	mov	x5, x7
  4085d4:	ubfx	x9, x1, #0, #48
  4085d8:	ubfx	x3, x1, #48, #15
  4085dc:	lsr	x1, x1, #63
  4085e0:	and	w2, w1, #0xff
  4085e4:	mov	x6, x8
  4085e8:	ubfx	x10, x0, #0, #48
  4085ec:	ubfx	x4, x0, #48, #15
  4085f0:	lsr	x0, x0, #63
  4085f4:	and	w1, w0, #0xff
  4085f8:	mov	x0, #0x7fff                	// #32767
  4085fc:	cmp	x3, x0
  408600:	b.eq	408640 <ferror@plt+0x6ca0>  // b.none
  408604:	mov	x0, #0x7fff                	// #32767
  408608:	cmp	x4, x0
  40860c:	b.eq	40865c <ferror@plt+0x6cbc>  // b.none
  408610:	mov	w0, #0x0                   	// #0
  408614:	cbnz	x3, 408624 <ferror@plt+0x6c84>
  408618:	orr	x5, x5, x9
  40861c:	cmp	x5, #0x0
  408620:	cset	w0, eq  // eq = none
  408624:	cbnz	x4, 40866c <ferror@plt+0x6ccc>
  408628:	orr	x6, x10, x6
  40862c:	cbnz	x6, 40866c <ferror@plt+0x6ccc>
  408630:	cbz	w0, 408680 <ferror@plt+0x6ce0>
  408634:	mov	w0, #0x0                   	// #0
  408638:	ldp	x29, x30, [sp], #32
  40863c:	ret
  408640:	orr	x0, x7, x9
  408644:	cbnz	x0, 408708 <ferror@plt+0x6d68>
  408648:	mov	x0, #0x7fff                	// #32767
  40864c:	cmp	x4, x0
  408650:	b.eq	40865c <ferror@plt+0x6cbc>  // b.none
  408654:	mov	w0, #0x0                   	// #0
  408658:	b	408624 <ferror@plt+0x6c84>
  40865c:	orr	x0, x10, x6
  408660:	cbnz	x0, 408708 <ferror@plt+0x6d68>
  408664:	mov	w0, #0x0                   	// #0
  408668:	cbz	x3, 408618 <ferror@plt+0x6c78>
  40866c:	and	x1, x1, #0xff
  408670:	cbz	w0, 408718 <ferror@plt+0x6d78>
  408674:	cmp	x1, #0x0
  408678:	csinv	w0, w0, wzr, ne  // ne = any
  40867c:	b	408638 <ferror@plt+0x6c98>
  408680:	mov	w0, #0x1                   	// #1
  408684:	cmp	w2, #0x0
  408688:	cneg	w0, w0, ne  // ne = any
  40868c:	b	408638 <ferror@plt+0x6c98>
  408690:	cmp	x3, x4
  408694:	b.le	4086a8 <ferror@plt+0x6d08>
  408698:	mov	w0, #0x1                   	// #1
  40869c:	cmp	x5, #0x0
  4086a0:	cneg	w0, w0, ne  // ne = any
  4086a4:	b	408638 <ferror@plt+0x6c98>
  4086a8:	b.ge	4086bc <ferror@plt+0x6d1c>  // b.tcont
  4086ac:	mov	w0, #0xffffffff            	// #-1
  4086b0:	cmp	x5, #0x0
  4086b4:	cneg	w0, w0, ne  // ne = any
  4086b8:	b	408638 <ferror@plt+0x6c98>
  4086bc:	cmp	x9, x10
  4086c0:	b.hi	4086d4 <ferror@plt+0x6d34>  // b.pmore
  4086c4:	cset	w1, eq  // eq = none
  4086c8:	cmp	w1, #0x0
  4086cc:	ccmp	x7, x8, #0x0, ne  // ne = any
  4086d0:	b.ls	4086e4 <ferror@plt+0x6d44>  // b.plast
  4086d4:	mov	w0, #0x1                   	// #1
  4086d8:	cmp	x5, #0x0
  4086dc:	cneg	w0, w0, ne  // ne = any
  4086e0:	b	408638 <ferror@plt+0x6c98>
  4086e4:	cmp	x9, x10
  4086e8:	b.cc	4086f8 <ferror@plt+0x6d58>  // b.lo, b.ul, b.last
  4086ec:	cmp	w1, #0x0
  4086f0:	ccmp	x7, x8, #0x2, ne  // ne = any
  4086f4:	b.cs	408638 <ferror@plt+0x6c98>  // b.hs, b.nlast
  4086f8:	mov	w0, #0xffffffff            	// #-1
  4086fc:	cmp	x5, #0x0
  408700:	cneg	w0, w0, ne  // ne = any
  408704:	b	408638 <ferror@plt+0x6c98>
  408708:	mov	w0, #0x1                   	// #1
  40870c:	bl	408734 <ferror@plt+0x6d94>
  408710:	mov	w0, #0x2                   	// #2
  408714:	b	408638 <ferror@plt+0x6c98>
  408718:	and	x5, x2, #0xff
  40871c:	cmp	x1, w2, uxtb
  408720:	b.eq	408690 <ferror@plt+0x6cf0>  // b.none
  408724:	mov	w0, #0x1                   	// #1
  408728:	cmp	x5, #0x0
  40872c:	cneg	w0, w0, ne  // ne = any
  408730:	b	408638 <ferror@plt+0x6c98>
  408734:	tbz	w0, #0, 408744 <ferror@plt+0x6da4>
  408738:	movi	v1.2s, #0x0
  40873c:	fdiv	s0, s1, s1
  408740:	mrs	x1, fpsr
  408744:	tbz	w0, #1, 408758 <ferror@plt+0x6db8>
  408748:	fmov	s1, #1.000000000000000000e+00
  40874c:	movi	v2.2s, #0x0
  408750:	fdiv	s0, s1, s2
  408754:	mrs	x1, fpsr
  408758:	tbz	w0, #2, 408778 <ferror@plt+0x6dd8>
  40875c:	mov	w1, #0x7f7fffff            	// #2139095039
  408760:	fmov	s1, w1
  408764:	mov	w1, #0xc5ae                	// #50606
  408768:	movk	w1, #0x749d, lsl #16
  40876c:	fmov	s2, w1
  408770:	fadd	s0, s1, s2
  408774:	mrs	x1, fpsr
  408778:	tbz	w0, #3, 408788 <ferror@plt+0x6de8>
  40877c:	movi	v1.2s, #0x80, lsl #16
  408780:	fmul	s0, s1, s1
  408784:	mrs	x1, fpsr
  408788:	tbz	w0, #4, 4087a0 <ferror@plt+0x6e00>
  40878c:	mov	w0, #0x7f7fffff            	// #2139095039
  408790:	fmov	s1, w0
  408794:	fmov	s2, #1.000000000000000000e+00
  408798:	fsub	s0, s1, s2
  40879c:	mrs	x0, fpsr
  4087a0:	ret
  4087a4:	nop
  4087a8:	stp	x29, x30, [sp, #-64]!
  4087ac:	mov	x29, sp
  4087b0:	stp	x19, x20, [sp, #16]
  4087b4:	adrp	x20, 41c000 <ferror@plt+0x1a660>
  4087b8:	add	x20, x20, #0xdf0
  4087bc:	stp	x21, x22, [sp, #32]
  4087c0:	adrp	x21, 41c000 <ferror@plt+0x1a660>
  4087c4:	add	x21, x21, #0xde8
  4087c8:	sub	x20, x20, x21
  4087cc:	mov	w22, w0
  4087d0:	stp	x23, x24, [sp, #48]
  4087d4:	mov	x23, x1
  4087d8:	mov	x24, x2
  4087dc:	bl	4015a0 <mbrtowc@plt-0x40>
  4087e0:	cmp	xzr, x20, asr #3
  4087e4:	b.eq	408810 <ferror@plt+0x6e70>  // b.none
  4087e8:	asr	x20, x20, #3
  4087ec:	mov	x19, #0x0                   	// #0
  4087f0:	ldr	x3, [x21, x19, lsl #3]
  4087f4:	mov	x2, x24
  4087f8:	add	x19, x19, #0x1
  4087fc:	mov	x1, x23
  408800:	mov	w0, w22
  408804:	blr	x3
  408808:	cmp	x20, x19
  40880c:	b.ne	4087f0 <ferror@plt+0x6e50>  // b.any
  408810:	ldp	x19, x20, [sp, #16]
  408814:	ldp	x21, x22, [sp, #32]
  408818:	ldp	x23, x24, [sp, #48]
  40881c:	ldp	x29, x30, [sp], #64
  408820:	ret
  408824:	nop
  408828:	ret
  40882c:	nop
  408830:	adrp	x2, 41d000 <ferror@plt+0x1b660>
  408834:	mov	x1, #0x0                   	// #0
  408838:	ldr	x2, [x2, #496]
  40883c:	b	401670 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000408840 <.fini>:
  408840:	stp	x29, x30, [sp, #-16]!
  408844:	mov	x29, sp
  408848:	ldp	x29, x30, [sp], #16
  40884c:	ret
