[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of PCF2129T/2 production of NXP SEMICONDUCTORS from the text: \n1. General description\nThe PCF2129 is a CMOS1 Real Time Clock (RTC) and calendar with an integrated \nTemperature Compens ated Crystal (Xtal) Oscillator (TCXO) and a 32 .768 kHz quartz \ncrystal optimized for very high accuracy and very low power consumption. The PCF2129 \nhas a selectable I2C-bus or SPI-bus, a backup battery switch-over circuit, a \nprogrammable watchdog function, a timestam p function, and many  other features.\nFor a selection of NXP Real-Time Clocks, see Table 83 on page 75\n2. Features and benefits\n\uf06eOperating temperature range from \uf02d40\uf0b0C to +85\uf0b0C\n\uf06eTemperature Comp ensated Crystal Oscillator (TCX O) with integrated capacitors\n\uf06eTypical accuracy:\n\uf075PCF2129AT: \uf0b13 ppm from \uf02d15\uf0b0C to +60\uf0b0C\n\uf075PCF2129T: \uf0b13 ppm from \uf02d30\uf0b0C to +80\uf0b0C\n\uf06eIntegration of a 32.768 kHz quartz crys tal and oscillator in the same package\n\uf06eProvides year, month, day, weekday, ho urs, minutes, seconds, and leap year \ncorrection\n\uf06eTimestamp function\n\uf075with interrupt capability\n\uf075detection of two different events on one multilevel input pin (for example, for tamper \ndetection)\n\uf06eTwo line bidirectional 400 kHz Fast-mode I2C-bus interface\n\uf06e3 line SPI-bus with separate data input and output (maximum speed 6.5 Mbit/s)\n\uf06eBattery backup input pin and switch-over circuitry\n\uf06eBattery backed output voltage\n\uf06eBattery low detection function\n\uf06ePower-On Reset Override (PORO)\n\uf06eOscillator stop detection function\n\uf06eInterrupt output (open-drain)\n\uf06eProgrammable 1 second or 1 minute interrupt\n\uf06eProgrammable watchdog timer with interrupt\n\uf06eProgrammable alarm function with interrupt capability\n\uf06eProgrammable square output PCF2129\nAccurate RTC with integrated quartz crystal for industrial \napplications\nRev. 7 — 19 December 2014 Product data sheet\n1. The definition of the abbreviations and acronyms used in this data sheet can be found in Section 20 .\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 2 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n\uf06eClock operating voltage: 1.8 V to 4.2 V\n\uf06eLow supply current: typical 0.70 \uf06dA at V DD=3 . 3V\n3. Applications\n\uf06eElectronic metering for el ectricity, water, and gas\n\uf06ePrecision timekeeping\n\uf06eAccess to accurate time of the day\n\uf06eGPS equipment to reduce time to first fix\n\uf06eApplications that require an accurate process timing\n\uf06eProducts with long automated unattended operation time\n4. Ordering information\n \n4.1 Ordering options\n \n5. Marking\n Table 1. Ordering information\nType number Package\nName Description Version\nPCF2129AT SO20 plastic small outline package; 20 leads; \nbody width 7.5 mm SOT163-1\nPCF2129T SO16 plastic small outline package; 16 leads;\nbody width 7.5 mmSOT162-1\nTable 2. Ordering options\nProduct type number Orderable part number Sales item \n(12NC)Delivery form IC revision\nPCF2129AT/2 PCF2129AT/2,518 935295732518 tape and reel, 13 inch, dry pack 2\nPCF2129T/2 PCF2129T/2,518 935297464518 tape and reel, 13 inch, dry pack 2\nTable 3. Marking codes\nProduct type number Marking code\nPCF2129AT/2 PCF2129ATPCF2129T/2 PCF2129T\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 3 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n6. Block diagram\n \nFig 1. Block diagram of PCF2129DDD\x10\x13\x14\x18\x15\x19\x1c7(039''\n%%69%$7\n966LQWHUQDO\x03RSHUDWLQJ\x03\nYROWDJH\x039 RSHU\x0bLQW\x0c&/.287\n538,17\n26&,\n26&2\n7(03\x14\x03+]\x16\x15\x11\x1a\x19\x1b\x03N+]7&;2\n%$77(5<\x03%$&.\x0383\n6:,7&+\x1029(5\n&,5&8,75<\n26&,//$725\n021,725\n7(03(5$785(\n6(16255(6(7/2*,&\n&21752/\x03',9,'(5\n$1'\n7,0(5\n$''5(66\n5(*,67(5&RQWUROB\x14\n&RQWUROB\x15\n&RQWUROB\x16\x13\x13K\n\x13\x14K\x13\x15K\n6HFRQGV \x13\x16K\n0LQXWHV \x13\x17K\n+RXUV \x13\x18K\n'D\\V \x13\x19K\n:HHNGD\\V \x13\x1aK\n0RQWKV \x13\x1bK\n<HDUV \x13\x1cK\n6HFRQGBDODUP \x13$K\n0LQXWHBDODUP \x13%K\n+RXUBDODUP \x13&K\n'D\\BDODUP \x13'K\n:HHNGD\\BDODUP \x13(K\n&/.287BFWO \x13)K\n:DWFKGJBWLPBFWO \x14\x13K\n:DWFKGJBWLPBYDO \x14\x14K\n7LPHVWSBFWO \x14\x15K\n6HFBWLPHVWS \x14\x16K\n0LQBWLPHVWS \x14\x17K\n+RXUBWLPHVWS \x14\x18K\n'D\\BWLPHVWS \x14\x19K\n0RQBWLPHVWS \x14\x1aK\n<HDUBWLPHVWS \x14\x1bK\n$JLQJBRIIVHW \x14\x1cK\n,QWHUQDOBUHJ \x14$K\n,QWHUQDOBUHJ \x14%K763&)\x15\x14\x15\x1c6&/6',6'26(5,$/\x03%86\n,17(5)$&(\n6(/(&72563,\x10%86\n,17(5)$&(\n,\x15&\x10%86\n,17(5)$&(6'$\x12&(\n,)6\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 4 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n7. Pinning information\n7.1 Pinning\n \n \n Top view. For mechanical details, see Figure 50 .\nFig 2. Pin configuration for PCF2129AT (SO20)\nTop view. For mechanical details, see Figure 50 .\nFig 3. Pin configuration for PCF2129T (SO16)\nFig 4. Position of the stubs from the package assembly process3&)\x15\x14\x15\x1c$76&/ 9''\n6', 9%$7\n6'2 %%6\n6'$\x12&( ,17\n,)6 Q\x11F\x11\n76 Q\x11F\x11\n&/.287 Q\x11F\x11\n966 Q\x11F\x11\nQ\x11F\x11 Q\x11F\x11\nQ\x11F\x11 Q\x11F\x11\n\x13\x13\x14DDM\x1a\x13\x17\x14\n\x15\n\x16\n\x17\n\x18\n\x19\n\x1a\n\x1b\n\x1c\n\x14\x13\x14\x15\n\x14\x14\x14\x17\n\x14\x16\x14\x19\n\x14\x18\x14\x1b\n\x14\x1a\x15\x13\n\x14\x1c\n3&)\x15\x14\x15\x1c76&/ 9''\n6', 9%$7\n6'2 %%6\n6'$\x12&( ,17\n,)6 Q\x11F\x11\n76 Q\x11F\x11\n&/.287 Q\x11F\x11\n966 Q\x11F\x11\n\x13\x14\x16DDD\x18\x19\x1a\x14\n\x15\n\x16\n\x17\n\x18\n\x19\n\x1a\n\x1b\x14\x13\n\x1c\x14\x15\n\x14\x14\x14\x17\n\x14\x16\x14\x19\n\x14\x18\nDDD\x10\x13\x14\x18\x15\x1a\x14\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 5 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\nAfter lead forming and cutting, there remain stubs from the package assembly process. \nThese stubs are present at the edge of the package as illustrated in Figure 4 . The stubs \nare at an electrical potential. To avoid malfunction of the PCF2129, it has to be ensured \nthat they are not shorted with another elec trical potential (e.g. by condensation).\n7.2 Pin description\n Table 4. Pin description of PCF2129\nInput or input/output pins must always be at a defined level (V SS or V DD) unless otherwise specified.\nSymbol Pin Description\nPCF2129AT PCF2129T\nSCL 1 1 combined serial clock input for both I2C-bus and SPI-bus\nSDI 2 2 serial data input for SPI-bus\nconnect to pin V SS if I2C-bus is selected\nSDO 3 3 serial data output for SPI-bus, push-pull\nSDA/CE 4 4 combined serial data input and output for the I2C-bus and \nchip enable input (active LOW) for the SPI-bus\nIFS 5 5 interface selector input\nconnect to pin V SS to select the SPI-bus\nconnect to pin BBS to select the I2C-bus\nTS 6 6 timestamp input (active LOW) with 200 k \uf057 internal pull-up \nresistor (R PU)\nCLKOUT 7 7 clock output (open-drain)V\nSS 8 8 ground supply voltage\nn.c. 9 to 16 9 to 12 not connected; do not connect; do not use as feed through\nINT 17 13 interrupt output (o pen-drain; active LOW)\nBBS 18 14 output voltage (battery backed)\nVBAT 19 15 battery supply voltage (backup)\nconnect to V SS if battery switch over is not used\nVDD 20 16 supply voltage\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 6 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8. Functional description\nThe PCF2129 is a Real Time Clock (RTC) and calendar with an on-chip Temperature \nCompensated Crystal (Xtal) Oscillator (TCXO)  and a 32.768 kHz quar tz crystal integrated \ninto the same package (see Section 8.3.3 ).\nAddress and data are transferred by a selectable 400 kHz Fast-mode I2C-bus or a 3 line \nSPI-bus with separate data input and output (see Section 9 ). The maximum speed of the \nSPI-bus is 6.5 Mbit/s.\nThe PCF2129 has a backup battery input pin and backup battery switch-over circuit which \nmonitors the main power supply. The backup  battery switch-over circuit automatically \nswitches to the backup ba ttery when a power failure condition is detected (see \nSection 8.5.1 ). Accurate timekeeping is maintained even when the main power supply is \ninterrupted.\nA battery low detection circuit monito rs the status of the battery (see Section 8.5.2 ). When \nthe battery voltage drops below a certain threshol d value, a flag is set to indicate that the \nbattery must be replaced soon. This ensure s the integrity of the data during periods of \nbattery backup.\n8.1 Register overview\nThe PCF2129 contains an auto-incrementin g address register: the built-in address \nregister will increment automatically after each read or write of a data byte up to the \nregister 1Bh. After register 1Bh, the auto-incrementing will wrap around to address 00h \n(see Figure 5 ).\n \n•The first three registers (memory address 00h, 01h, and 02h) are used as control \nregisters (see Section 8.2 ).\n•The memory addresses 03h through to 09h are used as counters for the clock function (seconds up to years). The date is automatically adju sted for months with \nfewer than 31 days, including corrections for leap years. The clock can operate in 12-hour mode with an AM/PM indication or in 24-hour mode (see Section 8.8\n).\n•The registers at addresses 0Ah through 0Eh define the alarm function. It can be selected that an interrupt is generated when an alarm event occurs (see Section 8.9\n).\n•The register at address 0Fh defines the temperature measurement period and the \nclock out mode. The temperature measurement can be selected from every 4 minutes (default) down to every 30 seconds (see Table 14\n). CLKOUT frequencies of Fig 5. Handling address registers\x13\x13\x14DDM\x16\x1c\x1bDGGUHVV\x03UHJLVWHU\n\x13\x13K\nDXWR\x10LQFUHPHQW\nZUDS\x03DURXQG\x13\x14K\n\x13\x15K\n\x13\x16K\n\x11\x11\x11\n\x14\x1cK\n\x14$K\n\x14%K\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 7 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n32.768 kHz (default) down to 1 Hz for use as  system clock, microcontroller clock, and \nso on, can be chosen (see Table 15 ).\n•The registers at addresses 10h and 11h ar e used for the watchdog timer functions. \nThe watchdog timer has four selectable source clocks allowing for timer periods from \nless than 1 ms to greater than 4 hours (see Table 52 ). An interrupt is generated when \nthe watchdog times out.\n•The registers at addresses 12h to 18h are used for the timestamp function. When the trigger event happens, the actual time is saved in the timestamp registers (see Section 8.11\n).\n•The register at address 19h is used for the correction of the crystal aging effect (see \nSection 8.4.1 ).\n•The registers at addresses 1Ah and 1Bh are for internal use only.\n•The registers Seconds, Minu tes, Hours, Days, Months, and Years are all coded in \nBinary Coded Decimal (BCD) format to simp lify application use. Other registers are \neither bit-wise or standard binary.\nWhen one of the RTC registers is written or r ead, the content of all counters is temporarily \nfrozen. This prevents a faulty writing or reading of the clock and calendar during a carry \ncondition (see Section 8.8.8 ).\nxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx \nxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x \nxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx \nxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 8 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applicationsTable 5. Register overview\nBit positions labeled as - are not implemented and return 0 when read. Bits labeled as T must always be written with logic 0. Bit s labeled as X are undefined at \npower-on and unchanged by subsequent resets.\nAddress Register name Bit Reset value Reference\n7 6 5 4 3 2 1 0\nControl registers\n00h Control_1 EXT_\nTESTTS T O P T S F 1 P O R _\nOVRD12_24 MI SI 0000 1000 Table 7 on page 10\n01h Control_2 MSF WDTF TSF2 AF T TSIE AIE T 0000 0000 Table 9 on page 11\n02h Control_3 PWRMNG[2:0] BTSE BF BLF BIE BLIE 0000 0000 Table 11 on page 12\nTime and date registers03h Seconds OSF SECONDS (0 to 59) 1XXX XXXX Table 22 on page 25\n04h Minutes - MINUTES (0 to 59) - XXX XXXX Table 25 on page 26\n05h Hours - - AMPM HOURS (1 to 12) in 12-hour mode - - XX XXXX Table 27 on page 27\nHOURS (0 to 23) in 24-hour mode - - XX XXXX\n06h Days - - DAYS (1 to 31) - - XX XXXX Table 29 on page 27\n0 7 h W e e k d a y s ----- W E E K D A Y S  ( 0  t o  6 ) - - - - - X X X Table 31 on page 28\n08h Months - - - MONTHS (1 to 12) - - - X XXXX Table 34 on page 29\n09h Years YEARS (0 to 99) XXXX XXXX Table 37 on page 30\nAlarm registers0Ah Second_alarm AE_S SECOND_ALARM (0 to 59) 1XXX XXXX Table 39 on page 33\n0Bh Minute_alarm AE_M MINUTE_ ALARM (0 to 59) 1XXX XXXX Table 41 on page 33\n0Ch Hour_alarm AE_H - AMPM HOUR_ALARM (1 to 12) in 12-hour mode 1 - XX XXXX Table 43 on page 34\nHOUR_ALARM (0 to 23) in 24-hour mode 1 - XX XXXX\n0Dh Day_alarm AE_D - DAY_ALARM (1 to 31) 1 - XX XXXX Table 45 on page 34\n0Eh Weekday_alarm AE_W - - - - WEEKDAY_ALARM (0 to 6) 1 - - - - XXX Table 47 on page 35\nCLKOUT control register0Fh CLKOUT_ctl TCR[1:0] OTPR - - COF[2:0] 00X - - 000 Table 13 on page 12\nWatchdog registers10h Watchdg_tim_ctl WD_CD T TI_TP - - - TF[1:0] 000 - - - 11 Table 49 on page 36\n11h Watchdg_tim_val WATCHDG_TIM_VAL[7:0] XXXX XXXX Table 51 on page 36\nTimestamp registers12h Timestp_ctl TSM TSOFF - 1_O_16_TIMESTP[4:0] 00 - X XXXX Table 58 on page 41\nxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx \nxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x \nxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx \nxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 9 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications13h Sec_timestp - SECOND_TI MESTP (0 to 59) - XXX XXXX Table 60 on page 41\n14h Min_timestp - MINUTE_TIMESTP (0 to 59) - XXX XXXX Table 62 on page 42\n15h Hour_timestp - - AMPM HOUR_TIMESTP (1  to 12) in 12-hour mode - - XX XXXX Table 64 on page 42\nHOUR_TIMESTP (0 to 23) in 24-hour mode - - XX XXXX\n16h Day_timestp - - DAY_TIMESTP (1 to 31) - - XX XXXX Table 66 on page 43\n17h Mon_timestp - - - MONTH_TIMESTP (1 to 12) - - - X XXXX Table 68 on page 43\n18h Year_timestp YEAR_TIMESTP (0 to 99) XXXX XXXX Table 70 on page 43\nAging offset register\n1 9 h A g i n g _ o f f s e t ---- A O [ 3 : 0 ] - - - - 1 0 0 0 Table 17 on page 14\nInternal registers1 A h I n t e r n a l _ r e g -------- - - - - - - - - -1 B h I n t e r n a l _ r e g -------- - - - - - - - - -Table 5. Register overview\n …continued\nBit positions labeled as - are not implemented and return 0 when read. Bits labeled as T must always be written with logic 0. Bit s labeled as X are undefined at \npower-on and unchanged by subsequent resets.\nAddress Register name Bit Reset value Reference\n7 6 5 4 3 2 1 0\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 10 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.2 Control registers\nThe first 3 registers of the PCF2129, with th e addresses 00h, 01h, and 02h, are used as \ncontrol registers.\n8.2.1 Register Control_1\n \n Table 6. Control_1 - control and status re gister 1 (address 00h) bit allocation\nBits labeled as T must always be written with logic 0.\nBit 7 6 5 4 3 2 1 0\nSymbol EXT_\nTESTTS T O P T S F 1 P O R _\nOVRD12_24 MI SI\nReset \nvalue00001000\nTable 7. Control_1 - control and status re gister 1 (address 00h) bit description\nBits labeled as T must always be written with logic 0.\nBit Symbol Value Description Reference\n7 EXT_TEST 0 normal mode Section 8.13\n1 external clock test mode\n6 T 0 unused -\n5 STOP 0 RTC source clock runs Section 8.14\n1 RTC clock is stopped;\nRTC divider chain flip-flops are asynchronously \nset logic 0;\nCLKOUT at 32.768 kHz, 16.384 kHz, or \n8.192 kHz is still available\n4 TSF1 0 no timestamp interrupt generated Section 8.11.1\n1 flag set when TS  input is driven to an intermediate \nlevel between power supply and ground;\nflag must be cleared to clear interrupt\n3 POR_OVRD 0 Power-On Reset Override (PORO) facility disabled;\nset logic 0 for normal operationSection 8.7.2\n1 Power-On Reset Override (PORO) sequence \nreception enabled\n2 12_24 0 24-hour mode selected Table 27 , \nTable 43 , \nTable 641 12-hour mode selected\n1 MI 0 minute interrupt disabled Section 8.12.1\n1 minute interrupt enabled\n0 SI 0 second interrupt disabled\n1 second interrupt enabled\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 11 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.2.2 Register Control_2\n \n Table 8. Control_2 - control and status re gister 2 (address 01h) bit allocation\nBits labeled as T must always be written with logic 0.\nBit 7 6 5 4 3 2 1 0\nSymbol MSF WDTF TSF2 AF T TSIE AIE T\nReset \nvalue00000000\nTable 9. Control_2 - control and status re gister 2 (address 01h) bit description\nBits labeled as T must always be written with logic 0.\nBit Symbol Value Description Reference\n7 MSF 0 no minute or second interrupt generated Section 8.12\n1 flag set when minute or second interrupt generated;\nflag must be cleared to clear interrupt\n6 WDTF 0 no watchdog timer interrupt or reset generated Section 8.12.3\n1 flag set when watchdog timer interrupt  or reset \ngenerated;\nflag cannot be cleared by command (read-only)\n5 TSF2 0 no timestamp interrupt generated Section 8.11.1\n1 flag set when TS  input is driven to ground;\nflag must be cleared to clear interrupt\n4 AF 0 no alarm interrupt generated Section 8.9.6\n1 flag set when alarm triggered;\nflag must be cleared to clear interrupt\n3 T 0 unused -\n2 TSIE 0 no interrupt generated from timestamp flag Section 8.12.5\n1 interrupt generated when timestamp flag set\n1 AIE 0 no interrupt generated from the alarm flag Section 8.12.4\n1 interrupt generated when alarm flag set\n0 T 0 unused -\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 12 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.2.3 Register Control_3\n \n \n8.3 Register CLKOUT_ctl\n \n Table 10. Control_3 - control and status re gister 3 (address 02h) bit allocation\nBit 7 6 5 4 3 2 1 0\nSymbol PWRMNG[2:0] BTSE BF BLF BIE BLIE\nReset \nvalue00000000\nTable 11. Control_3 - control and status register 3 (address 02h) bit description\nBit Symbol Value Description Reference\n7 to 5 PWRMNG[2:0] see \nTable 19control of the battery switch-over, battery low \ndetection, and extra power fail detection functionsSection 8.5\n4 BTSE 0 no timestamp when battery switch-over occurs Section 8.11.4\n1 time-stamped when battery switch-over occurs\n3 BF 0 no battery switch-over interrupt generated Section 8.5.1  \nand \nSection 8.11.41 flag set when battery switch-over occurs;\nflag must be cleared to clear interrupt\n2 BLF 0 battery status ok;\nno battery low interrupt generatedSection 8.5.2\n1 battery status low;\nflag cannot be cleared by command\n1 BIE 0 no interrupt generated from the battery flag (BF) Section 8.12.6\n1 interrupt generated when BF is set\n0 BLIE 0 no interrupt generated from battery low flag (BLF) Section 8.12.7\n1 interrupt generated when BLF is set\nTable 12. CLKOUT_ctl - CLKOUT control register (address 0Fh) bit allocationBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit 7 6 5 4 3 2 1 0\nSymbol TCR[1:0] OTPR - - COF[2:0]\nReset \nvalue00X- -000\nTable 13. CLKOUT_ctl - CLKOUT control register (address 0Fh) bit description\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit Symbol Value Description\n7 to 6 TCR[1:0] see Table 14 temperature measurement period\n5 OTPR 0 no OTP refresh\n1 OTP refresh performed\n4 to 3 - - unused\n2 to 0 COF[2:0] see Table 15 CLKOUT frequency selection\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 13 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.3.1 Temperature compensated crystal oscillator\nThe frequency of tuning  fork quartz crystal oscillators is temperature-dependent. In the \nPCF2129, the frequency deviation caused by temperature variation is corrected by \nadjusting the load capacitance of the crystal oscillator. \nThe load capacitance is changed by switchin g between two load capacitance values using \na modulation signal with a programmable duty cycle. In order to compensate the spread of \nthe quartz parameters every chip is factory calibrated.\nThe frequency accuracy can be evaluated by measuring the frequency of the square \nwave signal available at the output pin CLKOUT. However, the selection of \nfCLKOUT = 32.768 kHz (default value) leads to inaccurate measurements. Accurate \nfrequency measurement occurs when f CLKOUT = 16.384 kHz or lower is selected (see \nTable 15 ).\n8.3.1.1 Temperature measurement\nThe PCF2129 has a temperature sensor circuit used to perform the temperature compensation of the frequency. The temperature is measured immediately after power-on \nand then periodically with a period set by the temperature conversion rate TCR[1:0] in the \nregister CLKOUT_ctl.\n \n[1] Default value.\n8.3.2 OTP refresh\nEach IC is calibrated during production an d testing of the device. The calibration \nparameters are stored on EPROM cells called One Time Programmable (OTP) cells. It is recommended to process an OTP refresh once after the power is up and the oscillator is \noperating stable. The OTP refresh ta kes less than 100 ms to complete.\nTo perform an OTP refresh, bit OTPR has to be cleared (set to l ogic 0) and then set to \nlogic 1 again.\n8.3.3 Clock output\nA programmable square wave is available at pin CLKOUT. Operation is controlled by the COF[2:0] control bits in regi ster CLKOUT_ctl. Frequencies of 32.768 kHz (default) down \nto 1 Hz can be generated for use as system clock, microcontroller clock, charge pump \ninput, or for calibrati ng the oscillator. \nCLKOUT is an open-drain output and enabled at power-on. When disabled, the output is \nhigh-impedance.Table 14. Temperature measurement period\nTCR[1:0] Temperature measurement period\n00[1]4m i n\n01 2 min\n10 1 min11 30 seconds\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 14 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \n[1] Duty cycle definition: % HIGH-level time : % LOW-level time.\n[2] Default value.\n[3] The specified accuracy of the RTC can be only achieved with CLKOUT frequencies not equal to \n32.768 kHz or if CLKOUT is disabled.\nThe duty cycle of the selected clock is not c ontrolled, however, due to the nature of the \nclock generation all but the 32.768 kHz frequencies are 50 : 50.\n8.4 Register Aging_offset\n \n \n8.4.1 Crystal aging correction\nThe PCF2129 has an offset register Aging_offset to correct the crystal aging effects2.\nThe accuracy of the frequency of a quartz crystal depends on its aging. The aging offset \nadds an adjustment, positive or negative, in the temperature compensation circuit which allows correcting the aging effect.\nAt 25 \uf0b0C, the aging offset bits allow a frequency correction of typically 1 ppm per AO[3:0] \nvalue, from \uf02d7 ppm to +8 ppm.Table 15. CLKOUT frequency selection\nCOF[2:0] CLKOUT frequency (Hz) Typical duty cycle[1]\n000[2][3]32768 60 : 40 to 40 : 60\n001 16384 50 : 50\n010 8192 50 : 50\n011 4096 50 : 50\n100 2048 50 : 50\n101 1024 50 : 50\n110 1 50 : 50\n111 CLKOUT = high-Z -\nTable 16. Aging_offset - crystal aging offset register (address 19h) bit allocation\nBit positions labeled as - are not implemented and return 0 when read. \nBit 7 6 5 4 3 2 1 0\nSymbol - - - - AO[3:0]\nReset \nvalue- - - -1000\nTable 17. Aging_offset - crystal aging offset register (address 19h) bit description\nBit positions labeled as - are not implemented and return 0 when read. \nBit Symbol Value Description\n7 to 4 - - unused\n3 to 0 AO[3:0] see Table 18 aging offset value\n2. For further information, refer to the application note Ref. 3 “ AN11186 ”.\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 15 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \n[1] Default value.Table 18. Frequency correction at 25 \uf020\uf0b0C, typical\nAO[3:0] ppm\nDecimal Binary\n00 000 + 8\n10 001 + 7\n20 010 + 6\n30 011 + 5\n40 100 + 4\n50 101 + 3\n60 110 + 2\n70 111 + 1\n81 000[1]0\n91 0 0 1 \uf02d1\n10 1010 \uf02d2\n11 1011 \uf02d3\n12 1100 \uf02d4\n13 1101 \uf02d5\n14 1110 \uf02d6\n15 1111 \uf02d7\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 16 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.5 Power management functions\nThe PCF2129 has two power supplies:\nVDD — the main power supply\nVBAT — the battery backup supply\nInternally, the PCF2129 is operating with the internal operating voltage V oper(int)  which is \nalso available as V BBS on the battery backed output voltage pin, BBS. Depending on the \ncondition of the main power supply and the selected power management function, \nVoper(int)  is either on the potential of V DD or V BAT (see Section 8.5.3 ).\nTwo power management functions are implemented:\nBattery switch-over function — monitoring the main power supply V DD and switching to \nVBAT in case a power fail c ondition is detected (see Section 8.5.1 ).\nBattery low detection function — monitoring the status of the battery, V BAT (see \nSection 8.5.2 ).\nThe power management functions are controlled by the control bits PWRMNG[2:0] (see \nTable 19 ) in register Control_3 (see Table 11 ):\n \n[1] Default value.\n[2] When the battery switch-over function is disabl ed, the PCF2129 works only with the power supply V DD. \nVBAT must be put to ground and the battery low detection function is disabled.Table 19. Power management control bit description\nPWRMNG[2:0] Function\n000[1]battery switch-over function is enabled in standard mode;\nbattery low detection function is enabled\n001 battery switch-over function is enabled in standard mode;battery low detection function is disabled\n010 battery switch-over function is enabled in standard mode;battery low detection function is disabled\n011 battery switch-over function is enabled in direct switching mode;\nbattery low detection function is enabled\n100 battery switch-over function is enabled in direct switching mode;\nbattery low detection function is disabled\n101 battery switch-over function is enabled in direct switching mode;battery low detection function is disabled\n111\n[2]battery switch-over function is disabled, only one power supply \n(VDD);\nbattery low detection function is disabled\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 17 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.5.1 Battery switch-over function\nThe PCF2129 has a backup battery switch-ove r circuit which monitors the main power \nsupply V DD. When a power failure condition is detected, it automatically switches to the \nbackup battery.\nOne of two operation modes can be selected:\nStandard mode — the power failure condition happens when:\nVDD < V BAT AND V DD<Vth(sw)bat\nVth(sw)bat  is the battery switch threshold voltage. Typical value is 2.5 V. The battery \nswitch-over in standard mode works only for V DD > 2.5 V\nDirect switching mode — the power failure condition happens when V DD < V BAT. Direct \nswitching from V DD to V BAT without requiring V DD to drop below V th(sw)bat\nWhen a power failure condition occurs and the power supply switches to the battery, the \nfollowing sequence occurs:\n1. The battery switch flag BF (reg ister Control_3) is set logic 1.\n2. An interrupt is generated if the control bit BIE (register Control_3) is enabled \n(see Section 8.12.6 ).\n3. If the control bit BTSE (register Control_3) is logic 1, the timestamp registers store the \ntime and date when the battery switch occurred (see Section 8.11.4 ).\n4. The battery switch flag BF is cleared by  command; it must be cleared to clear the \ninterrupt.\nThe interface is disabled in battery backup operation:\n•Interface inputs are not recognized, preventing extraneous data being written to the \ndevice\n•Interface outputs are high-impedance\nFor further information about I2C-bus communication and battery backup operation, see \nSection 9.3 on page 56 .\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 18 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.5.1.1 Standard mode\nIf VDD > V BAT OR V DD>Vth(sw)bat : Voper(int)  is at V DD potential.\nIf VDD < V BAT AND V DD<Vth(sw)bat : Voper(int)  is at V BAT potential. \n \nVth(sw)bat  is the battery switch threshold voltage. Typical value is 2.5 V. In standard mode, the \nbattery switch-over works only for V DD > 2.5 V.\nVDD may be lower than V BAT (for example V DD=3V ,  V BAT=4 . 1V ) .\nFig 6. Battery switch-over behavior in standard mode with bit BIE set logic 1 (enabled)\x13\x13\x14DDM\x16\x14\x14LQWHUQDO\x03RSHUDWLQJ\x03YROWDJH\x03\x0b9 RSHU\x0bLQW\x0c\x0c\nFOHDUHG\x03YLD\x03LQWHUIDFHEDFNXS\x03EDWWHU\\\x03RSHUDWLRQ\n%)9WK\x0bVZ\x0cEDW\n\x0b \x03\x15\x11\x18\x039\x0c\n9''\x03\x0b \x03\x13\x039\x0c9%$79''\n9RSHU\x0bLQW\x0c 9RSHU\x0bLQW\x0c\n,17\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 19 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.5.1.2 Direct switching mode\nIf VDD > V BAT: Voper(int)  is at V DD potential. \nIf VDD < V BAT: Voper(int)  is at V BAT potential.\nThe direct switching mode is useful in systems where V DD is always higher than V BAT. \nThis mode is not recommended if the V DD and V BAT values are similar (for example, \nVDD= 3.3 V, V BAT\uf0b33.0 V). In direct switching mode, the power consumption is reduced \ncompared to the standard mode because the monitoring of V DD and V th(sw)bat  is not \nperformed.\n \n8.5.1.3 Battery switch-over disabled: only one power supply (V DD)\nWhen the battery switch-over function is disabled:\n•The power supply is applied on the V DD pin\n•The V BAT pin must be connected to ground\n•Voper(int)  is at V DD potential\n•The battery flag (BF) is always logic 0Fig 7. Battery switch-over behavior in direct switching mode with bit BIE set logic 1 \n(enabled)\x13\x13\x14DDM\x16\x14\x15LQWHUQDO\x03RSHUDWLQJ\x03YROWDJH\x03\x0b9 RSHU\x0bLQW\x0c\x0c\nFOHDUHG\x03YLD\x03LQWHUIDFHEDFNXS\x03EDWWHU\\\x03RSHUDWLRQ\n%)9WK\x0bVZ\x0cEDW\n\x0b \x03\x15\x11\x18\x039\x0c\n9''\x03\x0b \x03\x13\x039\x0c9%$79''\n9RSHU\x0bLQW\x0c 9RSHU\x0bLQW\x0c\n,17\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 20 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.5.1.4 Battery switch-over architecture\nThe architecture of the battery switch-over circuit is shown in Figure 8 .\n \nVoper(int)  is at V DD or V BAT potential.\nRemark: It has to be assured that there are decoupling capacitors on the pins V DD, VBAT, \nand BBS.\n8.5.2 Battery low detection function\nThe PCF2129 has a battery low detection circui t which monitors the status of the battery \nVBAT.\nWhen V BAT drops below the threshold value V th(bat)low  (typically 2.5 V), the BLF flag \n(register Control_3) is set to indicate that th e battery is low and that it must be replaced. \nMonitoring of the battery voltage also occurs during battery operation.\nAn unreliable battery cannot prevent that the supply voltage drops below V low (typical \n1.2 V) and with that the data integrity gets  lost. (For further information about V low see \nSection 8.6 .)\nWhen V BAT drops below the threshold value V th(bat)low , the following sequence occurs (see \nFigure 9 ):\n1. The battery low flag BLF is set logic 1.\n2. An interrupt is generated if the control bit BLIE (register Control_3) is enabled \n(see Section 8.12.7 ).\n3. The flag BLF remains logic 1 until the battery is replaced. BLF cannot be cleared by \ncommand. It is automatically cleared by th e battery low detection circuit when the \nbattery is replaced or when the voltage rises again above the threshold value. This \ncould happen if a super capacitor is used as a backup source and the main power is \napplied again.Fig 8. Battery switch-over circuit, simplified block diagram\x13\x13\x14DDJ\x13\x19\x149WK\x0bVZ\x0cEDW\n9''\n9RSHU\x0bLQW\x0c9''\n9%$7/2*,&FRPSDUDWRUV ORJLF VZLWFKHV\n9WK\x0bVZ\x0cEDW\n9%$7\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 21 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \n8.5.3 Battery backup supply\nThe V BBS voltage on the output pin BBS is at the same potent ial as the inte rnal operating \nvoltage V oper(int) , depending on the selected battery switch-over function mode: \n \nThe output pin BBS can be used as a supply  for external device s with battery backup \nneeds, such as SRAM (see Ref. 3 “ AN11186 ”). For this case, Figure 10  shows the typical \ndriving capability when V BBS is driven from V DD.Fig 9. Battery low detection behavior with bit BLIE set logic 1 (enabled)\x13\x13\x14DDM\x16\x15\x15LQWHUQDO\x03RSHUDWLQJ\x03YROWDJH\x03\x0b9 RSHU\x0bLQW\x0c\x0c\n9%$7\n%/)9WK\x0bEDW\x0cORZ\n\x0b \x03\x15\x11\x18\x039\x0c9%$79''\x03 \x039RSHU\x0bLQW\x0c\n,17\nTable 20. Output pin BBS\nBattery switch-over function \nmodeConditions Potential of V\noper(int)  and \nVBBS\nstandard VDD > V BAT OR V DD > V th(sw)bat VDD\nVDD < V BAT AND V DD < V th(sw)bat VBAT\ndirect switching VDD > V BAT VDD\nVDD < V BAT VBAT\ndisabled only V DD available,\nVBAT must be put to groundVDD\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 22 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \n8.6 Oscillator stop detection function\nThe PCF2129 has an on-chip oscillator detection circuit which monitors the status of the \noscillation: whenever the oscilla tion stops, a reset occurs a nd the oscillator stop flag OSF \n(in register Seconds) is set logic 1.\n•Power-on:\na. The oscillator is not running, the chip is in reset (OSF is logic 1).\nb. When the oscillator starts running and is st able after power-on, the chip exits from \nreset.\nc. The flag OSF is still logic 1 and can be cleared (OSF set logic 0) by command.\n•Power supply failure:a. When the power supply of the chip drops below a certain value (V\nlow), typically \n1.2 V, the oscillator stops running and a reset occurs.\nb. When the power supply retu rns to normal operation, th e oscillator starts running \nagain, the chip exits from reset.\nc. The flag OSF is still logic 1 and can be cleared (OSF set logic 0) by command.Fig 10. Typical driving capability of V BBS: (V BBS \uf02d VDD) with respect to the output load \ncurrent I BBS,%%6\x03\x0bP$\x0c\x13 \x1b \x19 \x17 \x15\x13\x13\x14DDM\x16\x15\x1a\n\x10\x17\x13\x13\n\x10\x19\x13\x13\x10\x15\x13\x13\x13\n9%%6\x03\x10\x039''\x03\n\x0bP9\x0c\n\x10\x1b\x13\x139''\x03 \x03\x17\x11\x15\x039\n9''\x03 \x03\x16\x039\n9''\x03 \x03\x15\x039\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 23 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \n8.7 Reset function \nThe PCF2129 has a Power-On Reset (POR) and a Power-On Reset Override (PORO) \nfunction implemented.\n8.7.1 Power-On Reset (POR)\nThe POR is active whenever the oscillator is stopped. The oscillator is  considered to be \nstopped during the time between power-on and stable crystal resonance (see Figure 12 ). \nThis time may be in the range of 200 ms to 2 s depending on temperature and supply \nvoltage. Whenever an internal reset occu rs, the oscillator stop flag is set (OSF set \nlogic 1).\nThe OTP refresh (see Section 8.3.2 on page 13 ) should ideally be executed as the first \ninstruction after start-up and also after a reset due to an oscillator stop.(1) Theoretical state of the signals since there is no power.\n(2) The oscillator stop flag (OSF), set logic 1, indicates that the osci llation has stopped and a reset has \noccurred since the flag was last cleared (OSF set l ogic 0). In this case, the integrity of the clock \ninformation is not guaranteed. The OSF flag is cleared by command.\nFig 11. Power failure event due to battery discharge: reset occurs\x13\x13\x14DDM\x17\x13\x1c\x0b\x14\x0c9WK\x0bVZ\x0cEDW\n\x0b \x03\x15\x11\x18\x039\x0c\n9669%$7\n9%$7\n9ORZ\n\x0b \x03\x14\x11\x15\x039\x0c9''\n9RSHU\x0bLQW\x0c\n9RSHU\x0bLQW\x0c9RSHU\x0bLQW\x0c\n9''\n9''\n9%$7\n966\n\x0b\x15\x0c\n26)EDWWHU\\\x03GLVFKDUJH9''\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 24 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \nAfter POR, the following mode is entered:\n•32.768 kHz CLKOUT active\n•Power-On Reset Override (PORO) available to be set\n•24-hour mode is selected\n•Battery switch-over is enabled\n•Battery low detection is enabled\nThe register values after power-on are shown in Table 5 on page 8 .\n8.7.2 Power-On Reset Override (PORO)\nThe POR duration is directly rela ted to the crystal o scillator start-up time. Due to the long \nstart-up times experienced by these types of  circuits, a mechanism has been built in to \ndisable the POR and therefore speed up the on-board test of the device.\n \nThe setting of the PORO mode requires t hat POR_OVRD in regist er Control_1 is set \nlogic 1 and that the signals at the interface pins SDA/CE  and SCL are toggled as \nillustrated in Figure 14 . All timings shown are required minimum.Fig 12. Dependency between POR and oscillatorDDD\x10\x13\x14\x18\x15\x1c\x1bFKLS\x03LQ\x03UHVHW FKLS\x03QRW\x03LQ\x03UHVHW\nFKLS\x03IXOO\\\x03RSHUDWLYH\nW9''\nRVFLOODWLRQ\nLQWHUQDO\nUHVHW 2735&/.287\nDYDLODEOH\nFig 13. Power-On Reset (POR) system\x13\x13\x14DDM\x16\x15\x1726&,//$725\n\x13\x03 \x03RYHUULGH\x03LQDFWLYH\n\x14\x03 \x03RYHUULGH\x03DFWLYH\n\x13\x03 \x03FOHDU\x03RYHUULGH\x03PRGH\n\x14\x03 \x03RYHUULGH\x03SRVVLEOH325B295'6'$\x12&(6&/ 5(6(7\x03\n29(55,'(\n&/($5RVF\x03VWRSSHG\n\x13\x03 \x03VWRSSHG\x0f\x03\x14\x03 \x03UXQQLQJ UHVHW\x03\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 25 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \nOnce the override mode is entered, the devi ce is immediately released from the reset \nstate and the set-up operation can commence.\nThe PORO mode is cleared by writing lo gic 0 to POR_OVRD. POR_OVRD must be \nlogic 1 before a re-entry into the override mode is possible. Setting POR_OVRD logic 0 \nduring normal operation has no effect except to prevent accidental entry into the PORO \nmode.\n8.8 Time and date function\nMost of these registers are coded in the Binary Coded Decimal (BCD) format.\n8.8.1 Register Seconds\n \n Fig 14. Power-On Reset Override (PORO) sequence, valid for both I2C-bus and SPI-bus\x13\x13\x14DDM\x16\x15\x19PLQLPXP\x03\x15\x13\x13\x13\x03QV PLQLPXP\x03\x18\x13\x13\x03QV \x1b\x03PVSRZHU\x03XS\n6&/\nUHVHW\x03RYHUULGH6'$\x12&(\nTable 21. Seconds - seconds and clock integr ity register (address 03h) bit allocation\nBits labeled as X are undefined at power-on and unchanged by subsequent resets.\nBit 7 6 5 4 3 2 1 0\nSymbol OSF SECONDS (0 to 59)\nReset \nvalue1XXXXXXX\nTable 22. Seconds - seconds and clock integr ity register (address 03h) bit description\nBits labeled as X are undefined at power-on and unchanged by subsequent resets.\nBit Symbol Value Place value Description\n7 OSF 0 - clock integrity is guaranteed\n1 - clock integrity is not guaranteed:\noscillator has stopped and chip reset has occurred since flag was last cleared\n6 to 4 SECONDS 0 to 5 ten’s place actual seconds coded in BCD format\n3t o0 0t o9 u n i t  p l a c e\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 26 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \n8.8.2 Register Minutes\n \n Table 23. Seconds coded in BCD format\nSeconds \nvalue in decimalUpper-digit (ten’s place) Digit (unit place)\nBit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0\n0 0 0000000\n0 1 00000010 2 0000010::::::::0 9 00010011 0 0010000::::::::5 8 10110005 9 1011001\nTable 24. Minutes - minutes regist er (address 04h) bit allocation\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit 7 6 5 4 3 2 1 0\nSymbol - MINUTES (0 to 59)\nReset \nvalue- XXXXXXX\nTable 25. Minutes - minutes register  (address 04h) bit description\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit Symbol Value Place value Description\n7 - --u n u s e d\n6 to 4 MINUTES 0 to 5 ten’s place actual minutes coded in BCD format3t o0 0t o9 u n i t  p l a c e\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 27 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.8.3 Register Hours\n \n \n[1] Hour mode is set by the bit 12_24 in register Control_1 (see Table 7 ).\n8.8.4 Register Days\n \n \n[1] If the year counter contains a value which is exactly divisible by 4, including the year 00, the RTC compensates for leap year s by adding \na 29th day to February.Table 26. Hours - hours register (address 05h) bit allocation\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit 7 6 5 4 3 2 1 0\nSymbol - - AMPM HOURS (1 to 12) in 12-hour mode\nHOURS (0 to 23) in 24-hour mode\nReset value- - XXXXXX\nTable 27. Hours - hours register (address 05h) bit descriptionBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit Symbol Value Place value Description\n7t o6 - - - u n u s e d\n12-hour mode[1]\n5 AMPM 0 - indicates AM\n1 - indicates PM\n4 HOURS 0 to 1 ten’s place actual hours coded in BCD format when in 12-hour \nmode3t o0 0t o9 u n i t  p l a c e\n24-hour mode[1]\n5 to 4 HOURS 0 to 2 ten’s place actual hours coded in BCD format when in 24-hour \nmode3t o0 0t o9 u n i t  p l a c e\nTable 28. Days - days register (address 06h) bit allocation\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit 7 6 5 4 3 2 1 0\nSymbol - - DAYS (1 to 31)\nReset \nvalue- - XXXXXX\nTable 29. Days - days register (address 06h) bit description\nBit Symbol Value Place value Description\n7t o6 - - - u n u s e d\n5t o4 D A Y S[1] 0 to 3 ten’s place actual day coded in BCD format\n3t o0 0t o9 u n i t  p l a c e\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 28 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.8.5 Register Weekdays\n \n \nAlthough the association of the weekdays coun ter to the actual weekday is arbitrary, the \nPCF2129 assumes that Sunday is 000 and Mo nday is 001 for the purpose of determining \nthe increment for calendar weeks.\n \n[1] Definition may be reassigned by the user.Table 30. Weekdays - weekdays register (address 07h) bit allocation\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit 7 6 5 4 3 2 1 0\nSymbol - - - - - WEEKDAYS (0 to 6)\nReset value----- X X X\nTable 31. Weekdays - weekdays register (address 07h) bit descriptionBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit Symbol Value Description\n7 to 3 - - unused\n2 to 0 WEEKDAYS 0 to 6 actual weekday value, see Table 32\nTable 32. Weekday assignments \nDay[1]Bit\n2 1 0\nSunday 0 0 0Monday 0 0 1Tuesday 0 1 0Wednesday 0 1 1Thursday 1 0 0Friday 1 0 1S a t u r d a y 110\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 29 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.8.6 Register Months\n \n \n Table 33. Months - months register (address 08h) bit allocation\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit 7 6 5 4 3 2 1 0\nSymbol - - - MONTHS (1 to 12)\nReset value- - - XXXXX\nTable 34. Months - months register (address 08h) bit descriptionBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit Symbol Value Place value Description\n7t o5 - - - u n u s e d\n4 MONTHS 0 to 1 ten’s place actual month coded in BCD format, see Table 35\n3t o0 0t o9 u n i t  p l a c e\nTable 35. Month assignments in BCD format\nMonth Upper-digit \n(ten’s place)Digit (unit place)\nBit 4 Bit 3 Bit 2 Bit 1 Bit 0\nJ a n u a r y 00001\nFebruary 0 0 0 1 0M a r c h 00011A p r i l 00100M a y 00101J u n e 00110J u l y 00111A u g u s t 01000September 0 1 0 0 1O c t o b e r 10000N o v e m b e r 10001D e c e m b e r 10010\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 30 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.8.7 Register Years\n \n \n8.8.8 Setting and reading the time\nFigure 15  shows the data flow and data dependencies starting from the 1 Hz clock tick.\nDuring read/write operations, the time counting circuits (memory locations 03h through \n09h) are blocked.\nThis prevents\n•Faulty reading of the clock and calendar during a carry condition\n•Incrementing the time regist ers during the read cycle\n \nAfter this read/write access is completed, t he time circuit is released again. Any pending \nrequest to increment the time counters that occurred during the read/write access is \nserviced. A maximum of 1 request can be st ored; therefore, all accesses must be \ncompleted within 1 second (see Figure 16 ).Table 36. Years - years register  (address 09h) bit allocation\nBits labeled as X are undefined at power-on and unchanged by subsequent resets.\nBit 7 6 5 4 3 2 1 0\nSymbol YEARS (0 to 99)\nReset \nvalueXXXXXXXX\nTable 37. Years - years register (address 09h) bit description\nBits labeled as X are undefined at power-on and unchanged by subsequent resets.\nBit Symbol Value Place value Description\n7 to 4 YEARS 0 to 9 ten’s place actual year coded in BCD format\n3t o0 0t o9 u n i t  p l a c e\nFig 15. Data flow of the time function\x13\x13\x14DDI\x1c\x13\x14\x14\x03+]\x03WLFN\n\x14\x15B\x15\x17\x03KRXU\x03PRGH\n:((.'$<6(&21'6\n0,187(6\n+2856\n'$<6/($3\x03<($5\x03\n&$/&8/$7,21\n0217+6\n<($56\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 31 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \nAs a consequence of this method, it is very important to make a read or write access in \none go. That is, setting or reading seconds through to years should be made in one single \naccess. Failing to comply with this method co uld result in the time becoming corrupted.\nAs an example, if the time (seconds through to hours) is set in one access and then in a \nsecond access the date is set, it is possible that the time may increment between the two \naccesses. A similar problem exists when reading. A roll-over may occur between reads thus giving the minutes from one moment and the hours from the next. Therefore it is advised to read all time and date registers in one access.Fig 16. Access time for read/write operationsW\x03\x1f\x03\x14\x03V\n\x13\x14\x16DDD\x15\x14\x186/$9(\x03$''5(66 '$7$ 6723 '$7$ 67$57\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 32 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.9 Alarm function\nWhen one or more of the alarm bit fields are loaded with a valid second, minute, hour, day, \nor weekday and its corresponding alarm enable bit (AE_x) is logic 0, then that information \nis compared with the actual second, minute, hour, day, and weekday (see Figure 17 ). \n \nThe generation of interrupts from the alarm function is described in Section 8.12.4 .(1) Only when all enabled alarm settings are matching.\nFig 17. Alarm function block diagram\x13\x14\x16DDD\x15\x16\x19:((.'$<\x03$/$50$(B:\n:((.'$<\x037,0( '$<\x03$/$50$(B'\n'$<\x037,0( +285\x03$/$50$(B+\n+285\x037,0( 0,187(\x03$/$50\x03\n FKHFN\x03QRZ\x03VLJQDO\nVHW\x03DODUP\x03IODJ\x03$)\x0b\x14\x0c$(B6\x03 \x03\x14\n\x14\n\x13H[DPSOH\n$(B0\n0,187(\x037,0(\x03 6(&21'\x037,0(6(&21'\x03$/$50$(B6\x03\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 33 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.9.1 Register Second_alarm\n \n \n8.9.2 Register Minute_alarm\n \n Table 38. Second_alarm - second alarm register (address 0Ah) bit allocation\nBits labeled as X are undefined at power-on and unchanged by subsequent resets.\nBit 7 6 5 4 3 2 1 0\nSymbol AE_S SECOND_ALARM (0 to 59)\nReset \nvalue1XXXXXXX\nTable 39. Second_alarm - second alarm register (address 0Ah) bit description\nBit Symbol Value Place value Description\n7 AE_S 0 - second alarm is enabled\n1 - second alarm is disabled\n6 to 4 SECOND_ALARM 0 to 5 ten’s place second alarm information coded in BCD format\n3t o0 0t o9 u n i t  p l a c e\nTable 40. Minute_alarm - minute alarm register (address 0Bh) bit allocation\nBits labeled as X are undefined at power-on and unchanged by subsequent resets.\nBit 7 6 5 4 3 2 1 0\nSymbol AE_M MINUTE_ALARM (0 to 59)\nReset \nvalue1XXXXXXX\nTable 41. Minute_alarm - minute alarm register (address 0Bh) bit description\nBits labeled as X are undefined at power-on and unchanged by subsequent resets.\nBit Symbol Value Place value Description\n7 AE_M 0 - minute alarm is enabled\n1 - minute alarm is disabled\n6 to 4 MINUTE_ALARM 0 to 5 ten’s place minute alarm information coded in BCD format\n3t o0 0t o9 u n i t  p l a c e\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 34 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.9.3 Register Hour_alarm\n \n \n[1] Hour mode is set by the bit 12_24 in register Control_1.\n8.9.4 Register Day_alarm\n \n Table 42. Hour_alarm - hour alarm register (address 0Ch) bit allocation\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit 7 6 5 4 3 2 1 0\nSymbol AE_H - AMPM HOUR_ALARM (1 to  12) in 12-hour mode\nHOUR_ALARM (0 to 23) in 24-hour mode\nReset value1 - XXXXXX\nTable 43. Hour_alarm - hour alarm register (address 0Ch) bit descriptionBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit Symbol Value Place value Description\n7 AE_H 0 - hour alarm is enabled\n1 - hour alarm is disabled\n6 - --u n u s e d\n12-hour mode[1]\n5 AMPM 0 - indicates AM\n1 - indicates PM\n4 HOUR_ALARM 0 to 1 ten’s place hour alarm information coded in BCD format when in \n12-hour mode3t o0 0t o9 u n i t  p l a c e\n24-hour mode[1]\n5 to 4 HOUR_ALARM 0 to 2 ten’s place hour alarm information coded in BCD format when in \n24-hour mode3t o0 0t o9 u n i t  p l a c e\nTable 44. Day_alarm - day alarm regi ster (address 0Dh) bit allocation\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit 7 6 5 4 3 2 1 0\nSymbol AE_D - DAY_ALARM (1 to 31)\nReset \nvalue1 - XXXXXX\nTable 45. Day_alarm - day alarm regist er (address 0Dh) bit description\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit Symbol Value Place value Description\n7 AE_D 0 - day alarm is enabled\n1 - day alarm is disabled\n6 - --u n u s e d\n5 to 4 DAY_ALARM 0 to 3 ten’s place day alarm information coded in BCD format3t o0 0t o9 u n i t  p l a c e\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 35 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.9.5 Register Weekday_alarm\n \n \n8.9.6 Alarm flag\nWhen all enabled comparisons first match, the alarm flag AF (register Control_2) is set. \nAF remains set until cleared by command. Once AF has been cleared, it will only be set \nagain when the time increments to match the alarm condition once more. For clearing the \nflags, see Section 8.10.5\nAlarm registers which have their alarm enable bit AE_x at logic 1 are ignored.\n \n8.10 Timer functions\nThe PCF2129 has a watchdog timer function. The timer can be switched on and off by using the control bit WD_CD in the register Watchdg_tim_ctl.\nThe watchdog timer has four selectable source clocks. It can, for example, be used to \ndetect a microcontroller with in terrupt and reset capability which is  out of control (see \nSection 8.10.3\n)\nTo control the timer function and timer outpu t, the registers Control_2, Watchdg_tim_ctl, \nand Watchdg_tim_val are used.Table 46. Weekday_alarm - weekday alarm regi ster (address 0Eh) bit allocation\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit 7 6 5 4 3 2 1 0\nSymbol AE_W - - - - WEEKDAY_ALARM (0 to 6)\nReset \nvalue1----X X X\nTable 47. Weekday_alarm - weekday alarm regi ster (address 0Eh) bit description\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit Symbol Value Description\n7 AE_W 0 weekday alarm is enabled\n1 weekday alarm is disabled\n6 to 3 - - unused\n2 to 0 WEEKDAY_ALARM 0 to 6 weekday alarm information\nExample where only the minute alarm is used and no other interrupts are enabled.\nFig 18. Alarm flag timing diagram\x13\x13\x14DDI\x1c\x13\x16\x17\x17 \x17\x18\n\x17\x18 PLQXWH\x03DODUPPLQXWHV\x03FRXQWHU\n$)\n,17\x03ZKHQ\x03$,(\x03 \x03\x14\x17\x19\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 36 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.10.1 Register Watchdg_tim_ctl\n \n \n8.10.2 Register Watchdg_tim_val\n \n Table 48. Watchdg_tim_ctl - watchdog timer co ntrol register (address 10h) bit allocation\nBit positions labeled as - are not implemented and return 0 when  read. Bits labeled as T must always be written with logic 0.\nBit 7 6 5 4 3 2 1 0\nSymbol WD_CD T TI_TP - - - TF[1:0]\nReset \nvalue0 0 0---1 1\nTable 49. Watchdg_tim_ctl - watchdog timer cont rol register (address 10h) bit description\nBit positions labeled as - are not implemented and return 0 when  read. Bits labeled as T must always be written with logic 0.\nBit Symbol Value Description\n7 WD_CD 0 watchdog timer disabled\n1 watchdog timer enabled;\nthe interrupt pin INT  is activated when timed out\n6 T 0 unused\n5 TI_TP 0 the interrupt pin INT  is configured to generate a \npermanent active signal when MSF is set\n1 the interrupt pin INT  is configured to generate a \npulsed signal when MSF flag is set (see Figure 21 )\n4 to 2 - - unused1 to 0 TF[1:0] timer source clock for watchdog timer\n00 4.096 kHz01 64 Hz10 1 Hz11\n1⁄60 Hz\nTable 50. Watchdg_tim_val - watchdog timer value register (address 11h) bit allocation\nBits labeled as X are undefined at power-on and unchanged by subsequent resets.\nBit 7 6 5 4 3 2 1 0\nSymbol WATCHDG_TIM_VAL[7:0]\nReset \nvalueXXXXXXXX\nTable 51. Watchdg_tim_val - watchdog timer va lue register (address 11h) bit description\nBits labeled as X are undefined at power-on and unchanged by subsequent resets.\nBit Symbol Value Description\n7t o0 W A T C H D G _ T I M _  \nVAL[7:0]00 to FF timer period in seconds:\nwhere n is the timer valueTimerPeriodn\nSourceClockFrequency-------------------------------------------------------------- - =\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 37 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \n8.10.3 Watchdog timer function\nThe watchdog timer function is enabled or disabled by the WD_CD bit of the register \nWatchdg_tim_ctl (see Table 49 ).\nThe 2 bits TF[1:0] in register Watchdg_tim_c tl determine one of the four source clock \nfrequencies for the watchdog timer: 4.096 kHz, 64 Hz, 1 Hz, or 1⁄60 Hz (see Table 52 ).\nWhen the watchdog timer functi on is enabled, the 8-bit timer in register Watchdg_tim_val \ndetermines the watchdog timer period (see Table 52 ). \nThe watchdog timer counts down from the software programmed 8-bit binary value n in \nregister Watchdg_tim_val. When the counter reaches 1, the watchdog timer flag WDTF \n(register Control_2) is set logic 1 and an interrupt is generated.\nThe counter does not automatically reload.\nWhen WD_CD is logic 0 (watchdog timer disa bled) and the Microcontroller Unit (MCU) \nloads a watchdog timer value n:\n•the flag WDTF is reset\n•INT is cleared\n•the watchdog timer starts again\nLoading the counter with 0 will:\n•reset the flag WDTF\n•clear INT\n•stop the watchdog timer\nRemark: WDTF is read only and cannot be cleared by command. WDTF can be cleared \nby:\n•loading a value in register Watchdg_tim_val\n•reading of the register Control_2\nWriting a logic 0 or logic 1 to WDTF has no effect.Table 52. Programmable watchdog timer\nTF[1:0] Timer source \nclock frequency Units Minimum timer period (n = 1) Units Maximum timer period (n = 255) Units\n00 4.096 kHz 244 \uf06ds 62.256 ms\n01 64 Hz 15.625 ms 3.984 s\n10 1 Hz 1 s 255 s\n111⁄60 Hz 60 s 15300 s\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 38 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \n•When the watchdog timer counter reaches 1, the watchdog timer flag WDTF is set \nlogic 1\n•When a minute or second interrupt occurs, the minute/second flag MSF is set logic 1 \n(see Section 8.12.1 ).\n8.10.4 Pre-defined timers: second and minute interrupt\nPCF2129 has two pre-defined timers which are us ed to generate an interrupt either once \nper second or once per minute (see Section 8.12.1 ). The pulse generator for the minute or \nsecond interrupt operates from an internal 64  Hz clock. It is independent of the watchdog \ntimer. Each of these timers can be enabled by the bits SI (second interrupt) and MI \n(minute interrupt) in  register Control_1.\n8.10.5 Clearing flags\nThe flags MSF, AF, and TSFx can be cleared by command. To prevent one flag being \noverwritten while clearing another, a logic AN D is performed during the write access. A \nflag is cleared by writing logic 0 while a flag is not cleared by writing logic 1. Writing logic 1 \nresults in the flag value remaining unchanged.\nTwo examples are given for clearing the flags. Clearing a flag is made by a write \ncommand:\n•Bits labeled with - must be written with their previous values\n•Bits labeled with T have to be written with logic 0\n•WDTF is read only and has to be written with logic 0\nRepeatedly rewriting these bits has no  influence on the functional behavior.\n Counter reached 1, WDTF is logic 1, and an interrupt is generated.\nFig 19. WD_CD set logic 1: watchdog activates an interrup t when timed out\x13\x13\x14DDJ\x13\x19\x15ZDWFKGRJ\x03\nWLPHU\x03YDOXH\n:'7)Q\x03 \x03\x14 Q0&8\n,17\nTable 53. Flag location in register Control_2\nRegister Bit\n7 6 5 4 3 2 1 0\nControl_2 MSF WDTF TSF2 AF T - - T\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 39 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \nThe following tables show what instruction mu st be sent to clear the appropriate flag.\n \n[1] The bits labeled as - have to be re written with the previous values.\n \n[1] The bits labeled as - have to be re written with the previous values.\n8.11 Timestamp function\nThe PCF2129 has an active LOW timestamp input pin TS , internally pulled with an \non-chip pull-up resistor to V oper(int) . It also has a timestamp detection circuit which can \ndetect two different events: \n1. Input on pin TS  is driven to an inte rmediate level between power supply and ground.\n2. Input on pin TS  is driven to ground.\n \nThe timestamp function is enabled by default af ter power-on and it can be switched off by \nsetting the control bit TSOF F (register Timestp_ctl).Table 54. Example values in register Control_2\nRegister Bit\n7 6 5 4 3 2 1 0\nC o n t r o l _ 2 10110000\nTable 55. Example to clear only AF (bit 4)\nRegister Bit\n7 6 5 4 3 2 1 0\nControl_2 1 0 1 0 0 0[1] 0[1] 0\nTable 56. Example to clear only MSF (bit 7)\nRegister Bit\n7 6 5 4 3 2 1 0\nControl_2 0 0 1 1 0 0[1] 0[1] 0\n(1) When using switches or push-buttons, it is re commended to connect a 1 nF capacitance to the TS  \npin to ensure proper switching.\nFig 20. Timestamp detection with two push-buttons on the TS  pin (for example, for \ntamper detection)3&[\x15\x14\x15\x1c76\nSXVK\x10EXWWRQ\x03\x15\nFRQQHFWHG\x03WR\nFRYHU\x03\x15SXVK\x10EXWWRQ\x03\x14\nFRQQHFWHG\x03WR\nFRYHU\x03\x149RSHU\x0bLQW\x0c\n966 DDD\x10\x13\x14\x19\x14\x16\x145\x14\x03\n\x15\x13\x13\x03N\n\x93\x03\x15\x13\x03\x08\n5\x15\x15\x15\x13\x03N\n\x93\x03\x18\x03\x08\n\x14\x03Q)\x0b\x14\x0c\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 40 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\nA most common application of the timestamp function is described in Ref. 3 “ AN11186 ”.\nSee Section 8.12.5  for a description of interrupt generation from the timestamp function.\n8.11.1 Timestamp flag\n1. When the TS  input pin is driven to an intermediate level between the power supply \nand ground, either on the falling edge from V DD or on the rising edge from ground, \nthen the following sequence occurs:\na. The actual date and time are stored in the timestamp registers.b. The timestamp flag TSF1 (register Control_1) is set.c. If the TSIE bit (register Control_2)  is active, an interrupt on the INT\n pin is \ngenerated.\nThe TSF1 flag can be cleared by command.  Clearing the flag clears the interrupt. \nOnce TSF1 is cleared, it will only be set aga in when a new negativ e or positive edge \non pin TS  is detected.\n2. When the TS  input pin is driven to ground, the following sequence occurs:\na. The actual date and time are stored in the timestamp registers.b. In addition to the TSF1 flag, the TS F2 flag (register Control_2) is set.\nc. If the TSIE bit is active, an interrupt on the INT\n pin is generated.\nThe TSF1 and TSF2 flags can be cleared by command; clearing both flags clears the \ninterrupt. Once TSF2 is  cleared, it will only be set again when TS  pin is driven to \nground once again.\n8.11.2 Timestamp mode\nThe timestamp function has two different modes selected by the control bit TSM \n(timestamp mode) in register Timestp_ctl: \n•If TSM is logic 0 (default): in subsequent tr igger events without clearing the timestamp \nflags, the last timestamp event is stored\n•If TSM is logic 1: in subsequent trigger events without clearing the timestamp flags, the first timestamp event is stored\nThe timestamp function also depends on the control bit BTSE in register Control_3, see \nSection 8.11.4\n.\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 41 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.11.3 Timestamp registers\n8.11.3.1 Register Timestp_ctl\n \n \n8.11.3.2 Register Sec_timestp\n \n Table 57. Timestp_ctl - timestamp control register (address 12h) bit allocation\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit 7 6 5 4 3 2 1 0\nSymbol TSM TSOFF - 1_O_16_TIMESTP[4:0]\nReset \nvalue00 - XXXXX\nTable 58. Timestp_ctl - timestamp control register (address 12h) bit description\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit Symbol Value Description\n7 TSM 0 in subsequent events without clearing the timestamp \nflags, the last event is stored\n1 in subsequent events without clearing the timestamp \nflags, the first event is stored \n6 TSOFF 0 timestamp function active\n1 timestamp function disabled\n5 - - unused\n4 to 0 1_O_16_TIMESTP[4:0]1⁄16 second timestamp information coded in BCD \nformat\nTable 59. Sec_timestp - second timestamp register (address 13h) bit allocation\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit 7 6 5 4 3 2 1 0\nSymbol - SECOND_TIMESTP (0 to 59)\nReset \nvalue- XXXXXXX\nTable 60. Sec_timestp - second timestamp register (address 13h) bit description\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit Symbol Value Place value Description\n7 - --u n u s e d\n6 to 4 SECOND_TIMESTP 0 to 5 ten’s place second timestamp information coded in BCD format3t o0 0t o9 u n i t  p l a c e\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 42 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.11.3.3 Register Min_timestp\n \n \n8.11.3.4 Register Hour_timestp\n \n \n[1] Hour mode is set by the bit 12_24 in register Control_1.Table 61. Min_timestp - minute timestamp register (address 14h) bit allocation\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit 7 6 5 4 3 2 1 0\nSymbol - MINUTE_TIMESTP (0 to 59)\nReset \nvalue- XXXXXXX\nTable 62. Min_timestp - minute timestamp register (address 14h) bit description \nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit Symbol Value Place value Description\n7 - --u n u s e d\n6 to 4 MINUTE_TIMESTP 0 to 5 ten’s place minute ti mestamp information coded in BCD format\n3t o0 0t o9 u n i t  p l a c e\nTable 63. Hour_timestp - hour timestamp register (address 15h) bit allocation\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit 7 6 5 4 3 2 1 0\nSymbol - - AMPM HOUR_TIMESTP (1 to 12) in 12-hour mode\nHOUR_TIMESTP (0 to 23) in 24-hour mode\nReset value- - XXXXXX\nTable 64. Hour_timestp - hour timestamp register (address 15h) bit description\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit Symbol Value Place value Description\n7t o6 - - - u n u s e d\n12-hour mode[1]\n5 AMPM 0 - indicates AM\n1 - indicates PM\n4 HOUR_TIMESTP 0 to 1 ten’s place hour timest amp information coded in BCD format \nwhen in 12-hour mode3t o0 0t o9 u n i t  p l a c e\n24-hour mode[1]\n5 to 4 HOUR_TIMESTP 0 to 2 ten’s place hour timestamp information coded in BCD format \nwhen in 24-hour mode3t o0 0t o9 u n i t  p l a c e\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 43 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.11.3.5 Register Day_timestp\n \n \n8.11.3.6 Register Mon_timestp\n \n \n8.11.3.7 Register Year_timestp\n \n Table 65. Day_timestp - day timestamp re gister (address 16h) bit allocation\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit 7 6 5 4 3 2 1 0\nSymbol - - DAY_TIMESTP (1 to 31)\nReset \nvalue- - XXXXXX\nTable 66. Day_timestp - day timestamp register (address 16h) bit description\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit Symbol Value Place value Description\n7t o6 - - - u n u s e d\n5 to 4 DAY_TIMESTP 0 to 3 ten’s place day timestamp information coded in BCD format3t o0 0t o9 u n i t  p l a c e\nTable 67. Mon_timestp - month timestamp register (address 17h) bit allocation\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit 7 6 5 4 3 2 1 0\nSymbol - - - MONTH_TIMESTP (1 to 12)\nReset \nvalue- - - XXXXX\nTable 68. Mon_timestp - month timestamp register (address 17h) bit description\nBit positions labeled as - are not implemented and return 0 w hen read. Bits labeled as X are undefined at power-on and \nunchanged by subsequent resets.\nBit Symbol Value Place value Description\n7t o5 - - - u n u s e d\n4 MONTH_TIMESTP 0 to 1 ten’s place month time stamp information coded in BCD format\n3t o0 0t o9 u n i t  p l a c e\nTable 69. Year_timestp - year timestamp re gister (address 18h) bit allocation\nBits labeled as X are undefined at power-on and unchanged by subsequent resets.\nBit 7 6 5 4 3 2 1 0\nSymbol YEAR_TIMESTP (0 to 99)\nReset \nvalueXXXXXXXX\nTable 70. Year_timestp - year timestamp regi ster (address 18h) bit description\nBits labeled as X are undefined at power-on and unchanged by subsequent resets.\nBit Symbol Value Place value Description\n7 to 4 YEAR_TIMESTP 0 to 9 ten’s place year timestamp information coded in BCD format\n3t o0 0t o9 u n i t  p l a c e\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 44 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n8.11.4 Dependency between Battery switch-over and timestamp\nThe timestamp function depends on the co ntrol bit BTSE in register Control_3:\n \n[1] Default value.\n8.12 Interrupt output, INT\nPCF2129 has an interrupt output pin INT  which is open-drain, active LOW (requiring a \npull-up resistor if used). Interrupts may be sourced from different places: \n•second or minute timer\n•watchdog timer\n•alarm\n•timestamp\n•battery switch-over\n•battery low detection\nThe control bit TI_TP (register Watchdg_tim_ ctl) is used to configure whether the \ninterrupts generated from the second/minute timer (flag MSF in register Control_2) are \npulsed signals or a permanently active signal. All the other interrupt sources generate a \npermanently active interrupt si gnal which follows the status of the corresponding flags. \nWhen the interrupt sources are all disabled, INT  remains high-impedance.\n•The flags MSF, AF, TSFx, and BF can be cleared by command.\n•The flag WDTF is read only. How it can be cleared is explained in Section 8.10.5 .\n•The flag BLF is read only. It is cleared automatically from the battery low detection circuit when the battery is replaced.Table 71. Battery switch-over and timestamp\nBTSE BF Description\n0-[1]the battery switch-over does not affect the \ntimestamp registers\n1 If a battery switch-over event occurs:\n0[1] the timestamp registers store the time and date when the switch-over occurs;\nafter this event occurred BF is set logic 1\n1 the timestamp registers are not modified; \nin this condition subsequent battery \nswitch-over events or falling edges on pin TS\n \nare not registered\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 45 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \n8.12.1 Minute and second interrupts\nMinute and second interrupts are generate d by predefined timers. The timers can be \nenabled independently from one another by the bits MI and SI in register Control_1. \nHowever, a minute interrupt enabled on top of a second interrupt cannot be \ndistinguishable since it occurs at the same time.\nThe minute/second flag MSF (register Control_2) is set logic 1 when either the seconds or \nthe minutes counter increments according to the enabled interrupt (see Table 72 ). The \nMSF flag can be cleared by command. When SI, MI, WD_CD, AIE, TSIE, BIE, BLIE are all disabled, INT  remains high-impedance.\nFig 21. Interrupt block diagram%/)\x1d\x03%$77(5<\x03\n/2:\x03)/$*\n6(7VHW\x03EDWWHU\\\x03\nORZ\x03IODJ\x0f\x03%/)WR\x03LQWHUIDFH\x1d\x03\nUHDG\x03%/)%/,(\n\x13\x13\x14DDM\x16\x1c\x1cIURP\x03EDWWHU\\\x03\nORZ\x03GHWHFWLRQ\x03\nFLUFXLW\x1d\x03FOHDU\x03%)&/($5%)\x1d\x03%$77(5<\x03\n)/$*\n6(7VHW\x03EDWWHU\\\x03\nIODJ\x0f\x03%)WR\x03LQWHUIDFH\x1d\x03\nUHDG\x03%)%,(\nIURP\x03LQWHUIDFH\x1d\x03\nFOHDU\x03%)&/($576)[\x1d\x037,0(67$03\x03\n)/$*\n6(7VHW\x03WLPHVWDPS\x03\nIODJ\x0f\x0376)[WR\x03LQWHUIDFH\x1d\x03UHDG\x0376)[76,(\nIURP\x03LQWHUIDFH\x1d\x03\nFOHDU\x0376)&/($5$)\x1d\x03$/$50\x03\n)/$*\n6(7VHW\x03DODUP\x03\nIODJ\x0f\x03$)WR\x03LQWHUIDFH\x1d\x03UHDG\x03$)$,(\nIURP\x03LQWHUIDFH\x1d\x03\nFOHDU\x03$)&/($5:'7)\x1d\x03\n:$7&+'2*\x03\n7,0(5\x03)/$*\n6(7:$7&+'2*\x03\n&2817(5WR\x03LQWHUIDFH\x1d\x03UHDG\x03:'B&':'B&'\x03 \x03\x13 :'B&'\x03 \x03\x14\n0&8\x03ORDGLQJ\x03\nZDWFKGRJ\x03FRXQWHU&/($5,17\x03SLQ06)\x1d\x03\n0,187(\x03\n6(&21'\x03)/$*\n6(7\n0,187(6\x03&2817(56(&21'6\x03&2817(5WR\x03LQWHUIDFH\x1d\x03UHDG\x0306) 6,\x120,\n7,B73\x13\n\x14\nIURP\x03LQWHUIDFH\x1d\x03\nFOHDU\x0306)&/($56,\n0,\n38/6(\x03\n*(1(5$725\x03\x14\x03\n\x0375,**(5\n&/($5\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 46 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \nWhen MSF is set logic 1:\n•If TI_TP is logic 1, the interrupt is generated as a pulsed signal.\n•If TI_TP is logic 0, the in terrupt is permanently active signal that remains until MSF is \ncleared.\n \n Table 72. Effect of bits MI and SI on pin INT  and bit MSF\nMI SI Result on INT Result on MSF\n0 0 no interrupt generated MSF never set\n1 0 an interrupt once per minute MSF set when minutes  \ncounter increments\n0 1 an interrupt once per second MSF set when seconds  \ncounter increments\n1 1 an interrupt once per second MSF set when seconds  \ncounter increments\nIn this example, bit TI_TP is logic 1 and the MSF flag is not cleared after an interrupt.\nFig 22. INT  example for SI and MI when TI_TP is logic 1\nIn this example, bit TI_TP is logic 0 an d the MSF flag is cleared after an interrupt.\nFig 23. INT  example for SI and MI when TI_TP is logic 0\x13\x13\x14DDI\x1c\x13\x18\x18\x1b \x18\x1c \x18\x1c \x13\x13\n\x14\x14VHFRQGV\x03FRXQWHU\nPLQXWHV\x03FRXQWHU\n,17\x03ZKHQ\x036,\x03HQDEOHG\n06)\x03ZKHQ\x036,\x03HQDEOHG\n,17\x03ZKHQ\x03RQO\\\x030,\x03HQDEOHG\n06)\x03ZKHQ\x03RQO\\\x030,\x03HQDEOHG\x14\x15\x13\x13 \x13\x14\n\x13\x13\x14DDJ\x13\x1a\x15\x18\x1b VHFRQGV\x03FRXQWHU\nPLQXWHV\x03FRXQWHU\n,17\x03ZKHQ\x036,\x03HQDEOH\n06)\x03ZKHQ\x036,\x03HQDEOH\n,17\x03ZKHQ\x03RQO\\\x030,\x03HQDEOHG\n06)\x03ZKHQ\x03RQO\\\x030,\x03HQDEOHG\x18\x1c \x18\x1c\n\x14\x14\x13\x13 \x13\x13 \x13\x14\n\x14\x15\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 47 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\nThe pulse generator for the minute/second interrupt operates from an internal 64 Hz clock \nand generates a pulse of 1⁄64 seconds in duration. \n8.12.2 INT  pulse shortening\nIf the MSF flag (register Control_2) is cleared before the end of the INT  pulse, then the \nINT pulse is shortened. This a llows the source of a system  interrupt to be cleared \nimmediately when it is serviced, that is, the system does not have to wait for the \ncompletion of the pulse before continuing; see Figure 24 . Instructions for clearing the bit \nMSF can be found in Section 8.10.5 .\n \n8.12.3 Watchdog timer interrupts\nThe generation of interrupts from the watchdog timer is controlled using the WD_CD bit (register Watchdg_tim_ctl). The interrupt is generated as an active signal which follows \nthe status of the watchdog timer flag WDTF (register Control_2). No pulse generation is \npossible for watchdo g timer interrupts.\nThe interrupt is cleared when the flag WDTF is reset. WDTF is a read-only bit and cannot \nbe cleared by command. Instructions for clearing it can be found in Section 8.10.5\n.\n8.12.4 Alarm interrupts\nGeneration of interrupts from the alarm function is controlled by the bit AIE (register Control_2). If AIE is enabled, the INT\n pin follows the status of bit AF (register Control_2). \nClearing AF immediately clears INT . No pulse generation is possible for alarm interrupts.(1) Indicates normal duration of INT  pulse.\nThe timing shown for clearing bit MSF is also valid for the non-pulsed interrupt mode, that is, when \nTI_TP is logic 0, where the INT  pulse may be shortened by setting both bits MI and SI logic 0.\nFig 24. Example of shortening the INT  pulse by clearing the MSF flag\x13\x13\x14DDI\x1c\x13\x1b\x18\x1b VHFRQGV\x03FRXQWHU\n06)\n,17\n6&/\nLQVWUXFWLRQ\x18\x1c\n&/($5\x03,16758&7,21\x1bWK\x03FORFN\x0b\x14\x0c\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 48 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \n8.12.5 Timestamp interrupts\nInterrupt generation from the timestamp function is controlled using the TSIE bit (register \nControl_2). If TSIE is enabled, the INT  pin follows the status of  the flags TSFx. Clearing \nthe flags TSFx immediately clears INT . No pulse generation is possible for timestamp \ninterrupts.\n8.12.6 Battery switch-over interrupts\nGeneration of interrupts from the battery swit ch-over is controlled by the BIE bit (register \nControl_3). If BIE is enabled, the INT  pin follows the status of bit BF in register Control_3 \n(see Table 71 ). Clearing BF immediately clears INT . No pulse generation is possible for \nbattery switch-over interrupts.\n8.12.7 Battery low detection interrupts\nGeneration of interrupts from the battery low detection is controlled by the BLIE bit \n(register Control_3). If BLIE is enabled, the INT  pin follows the status of bit BLF (register \nControl_3). The interrupt is cl eared when the battery is replaced (BLF is logic 0) or when \nbit BLIE is disabled (BLIE is logic 0). BLF is read only and therefore cannot be cleared by \ncommand. \n8.13 External clock test mode\nA test mode is available which allows on-board te sting. In this mode, it  is possible to set \nup test conditions and control the operation of the RTC.\nThe test mode is entered by setting bit EXT_TEST logic 1 (register Control_1). Then \npin CLKOUT becomes an input. The test mode repl aces the internal clock signal (64 Hz) \nwith the signal applied to pin CLKOUT. Ever y 64 positive edges applied to pin CLKOUT \ngenerate an increment of one second.Example where only the minute alarm is used and no other interrupts are enabled.\nFig 25. AF timing diagram\x13\x13\x14DDI\x1c\x14\x13\x17\x17\n\x17\x18PLQXWH\x03FRXQWHU\nPLQXWH\x03DODUP\n$)\n,17\n6&/\nLQVWUXFWLRQ\x17\x18\n&/($5\x03,16758&7,21\x1bWK\x03FORFN\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 49 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\nThe signal applied to pin CLKOUT should have a minimum pulse width of 300 ns and a \nmaximum period of 1000 ns. The internal cl ock, now sourced from CLKOUT, is divided \ndown by a 26divider chain called prescaler (see Table 73 ). The prescaler can be set into a \nknown state by using bit STOP. When bit STOP  is logic 1, the prescaler is reset to 0. \nSTOP must be cleared before the prescaler can operate again.\nFrom a stop condition, the fi rst 1 second increment will take place after 32 positive edges \non pin CLKOUT. Thereafter, every 64 positive edges cause a 1 second increment.\nRemark:  Entry into test mode is not synchroni zed to the internal 64 Hz clock. When \nentering the test mode, no assumption as to  the state of the prescaler can be made.\nOperating example:\n1. Set EXT_TEST test mode (registe r Control_1, EXT_TEST is logic 1).\n2. Set bit STOP (register Control_1, STOP is logic 1).\n3. Set time registers to desired value.4. Clear STOP (register Control_1, STOP is logic 0).5. Apply 32 clock pulses to CLKOUT.6. Read time registers to see the first change.7. Apply 64 clock pulses to CLKOUT.8. Read time registers to see the second change.\nRepeat 7 and 8 for additional increments.\n8.14 STOP bit function\nThe function of the STOP bit is to allow for accurate starting of the time circuits. STOP \ncauses the upper part of the prescaler (F 9 to F 14) to be held in reset and thus no 1 Hz ticks \nare generated. The time circuits can then be set an d will not increment until the STOP bit \nis released. STOP doesn’t affect the CLKOUT si gnal but the output of the prescaler in the \nrange of 32 Hz to 1 Hz (see Figure 26 ).\n \nThe lower stages of the prescaler, F 0 to F 8, are not reset and because the I2C-bus and the \nSPI-bus are asynchronous to the crystal oscillator, the accuracy of restarting the time \ncircuits is between 0 and one 64 Hz cycle (0.484375 s and 0.500000 s), see Table 73  and \nFigure 27 .Fig 26. STOP bit functional diagram\x13\x13\x14DDM\x16\x17\x1526&\x16\x15\x1a\x19\x1b\x03+]\n)\x13\x14\x19\x16\x1b\x17\x03+]\n)\x14\x1b\x14\x1c\x15\x03+]\n)\x15\x17\x13\x1c\x19\x03+]\x14\x15\x1b\x03+]\n)\x1b\n5(6)\x1c\x19\x17\x03+]\n5(6)\x14\x13/2:(5\x0335(6&$/(5 833(5\x0335(6&$/(5\n5(6)\x14\x16\n5(6\nVWRS\x14\x03+]\x03WLFN)\x14\x17\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 50 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \n[1] F 0 is clocked at 32.768 kHz.\n Table 73. First increment of time circuits after stop release\nBit\nSTOPPrescaler bits[1]\nF0 to F 8 - F9 to F 141H z  t i c k Timehh:mm:ss Comment\nClock is running normally\n0 010000111-010100 12:45:12 prescaler counting normally\nSTOP bit is activated by user. F 0 to F 8 are not reset and values cannot be predicted externally\n1 xxxxxxxxx-000000 12:45:12 prescaler is reset; time circuits are frozen\nNew time is set by user1\nxxxxxxxxx-000000 08:00:00 prescaler is reset; time circuits are frozen\nSTOP bit is released by user0\nxxxxxxxxx-000000 08:00:00 prescaler is now running\n0 xxxxxxxxx-100000 08:00:00\n0 xxxxxxxxx-100000 08:00:00\n0 xxxxxxxxx-110000 08:00:00\n:: :0\n111111111-111110 08:00:00\n0 000000000-000001 08:00:01 0 to 1 transition of F 14 increments the time circuits\n0 100000000-000001 08:00:01\n:: :0\n111111111-111111 08:00:01\n0 000000000-000000 08:00:01\n0 100000000-000000\n:: :\n0 111111111-111110 08:00:01\n0 000000000-000001 08:00:02 0 to 1 transition of F 14 increments the time circuits\n\x13\x13\x14DDM\x17\x1a\x1c\x13\x11\x17\x1b\x17\x16\x1a\x18\x03\x10\x03\x13\x11\x18\x13\x13\x13\x13\x13\x03V \x14\x03V\nFig 27. STOP bit release timing\x13\x13\x14DDM\x16\x17\x16\x13\x03PV\x03\x10\x03\x14\x18\x11\x19\x15\x18\x03PV\x03\x19\x17\x03+]\nVWRS\x03UHOHDVHG\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 51 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n9. Interfaces\nThe PCF2129 has an I2C-bus or SPI-bus interface using the same pins. The selection is \ndone using the interface selection pin IFS (see Table 74 ).\n \n \n9.1 SPI-bus interface\nData transfer to and from the device  is made by a 3 line SPI-bus (see Table 75 ). The data \nlines for input and output are split. The data input and output line can be connected \ntogether to facilitate a bi directional data bus (see Figure 29 ). The SPI-bus is initialized \nwhenever the chip enable line pin SDA/CE  is inactive.\n Table 74. Interface selection input pin IFS\nPin Connection Bus interface Reference\nIFS V SS SPI-bus Section 9.1\nBBS I2C-bus Section 9.2\nTo select the SPI-bus interface, pin IFS has to be \nconnected to pin V SS. To select the I2C-bus interface, pin IFS has to be \nconnected to pin BBS. \na. SPI-bus interface selection b. I2C-bus interface selection\nFig 28. Interface selectionDDD\x10\x13\x14\x18\x16\x17\x14%%66&/&(\n3&)\x15\x14\x15\x1c6',\n6'2\n6'$\x12&(\n,)66'26',6&/9''\n9''\n966\n966\nDDD\x10\x13\x14\x18\x16\x17\x16%%66&/\n3&)\x15\x14\x15\x1c6',\n6'2\n6'$\x12&(\n,)66&/\n6'$9''\n9''\n966\n966538538\nFig 29. SDI, SDO configurations\x13\x13\x14DDL\x18\x19\x136',\nWZR\x03ZLUH\x03PRGH6'26',\nVLQJOH\x03ZLUH\x03PRGH6'2\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 52 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \n[1] The chip enable must not be wired permanently LOW.\n9.1.1 Data transmission\nThe chip enable signal is used to identify t he transmitted data. Each data transfer is a \nwhole byte, with the Most Signi ficant Bit (MSB) sent first.\nThe transmission is controlled by the active LOW chip enable signal SDA/CE . The first \nbyte transmitted is the command byte. Subsequ ent bytes are either data to be written or \ndata to be read (see Figure 30 ).\n \nThe command byte defines the address of th e first register to be accessed and the \nread/write mode. The address counter will auto increm ent after every access and will \nreset to zero after the last valid register is accessed. The R/W  bit defines if the following \nbytes are read or write information.\n Table 75. Serial interface\nSymbol Function Description\nSDA/CE chip enable input;\nactive LOW[1]when HIGH, the interface is reset;\ninput may be higher than V DD\nSCL serial clock input when SDA/CE  is HIGH, input may float;\ninput may be higher than V DD\nSDI serial data input when SDA/CE  is HIGH, input may float;\ninput may be higher than V DD;\ninput data is sampled on the rising edge of SCL\nSDO serial data output push-pull output;\ndrives from V\nSS to V oper(int)  (VBBS);\noutput data is changed on the falling edge of SCL\nFig 30. Data transfer overview\nTable 76. Command byte definition\nBit Symbol Value Description\n7R / W data read or write selection\n0 write data\n1 read data\n6 to 5 SA 01 subaddress;\nother codes will cause the device to ignore \ndata transfer\n4 to 0 RA 00h to 1Bh register address\x13\x14\x16DDD\x16\x14\x14GDWD\x03EXV\n6'$\x12&(&200$1' '$7$ '$7$ '$7$\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 53 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \n In this example, the Seconds register is set to  45 seconds and the Minutes register to 10 minutes.\nFig 31. SPI-bus write example\x13\x13\x14DDM\x16\x17\x1bVHFRQGV\x03GDWD\x03\x17\x18 %&' PLQXWHV\x03GDWD\x03\x14\x13 %&' DGGU\x03\x13\x16K 5\x12:6$\n\x13\x16 [[ \x13\x17 \x13\x186&/\n6',\n6'$\x12&(\nDGGUHVV\x03\nFRXQWHUE\x1a\x03\n\x13E\x19\x03\n\x13E\x18\x03\n\x14E\x17\x03\n\x13E\x16\x03\n\x13E\x15\x03\n\x13E\x14\x03\n\x14E\x13\x03\n\x14E\x1a\x03\n\x13E\x19\x03\n\x14E\x18\x03\n\x13E\x17\x03\n\x13E\x16\x03\n\x13E\x15\x03\n\x14E\x14\x03\n\x13E\x13\x03\n\x14E\x1a\x03\n\x13E\x19\x03\n\x13E\x18\x03\n\x13E\x17\x03\n\x14E\x16\x03\n\x13E\x15\x03\n\x13E\x14\x03\n\x13E\x13\x03\n\x13\nIn this example, the registers Months  and Years are read. The pins SDI and SDO are not connected together. For this \nconfiguration, it is important that pin SDI is never left floa ting. It must always be driven either HIGH or LOW. If pin SDI is left \nopen, high I DD currents may result.\nFig 32. SPI-bus read example\x13\x13\x14DDM\x16\x17\x1cPRQWKV\x03GDWD\x03\x14\x14 %&' \\HDUV\x03GDWD\x03\x13\x19 %&' DGGU\x03\x13\x1bK 5\x12:6$\n\x13\x1b [[ \x13\x1c \x13$6&/\n6',\n6'$\x12&(\nDGGUHVV\x03\nFRXQWHUE\x1a\x03\n\x14E\x19\x03\n\x13E\x18\x03\n\x14E\x17\x03\n\x13E\x16\x03\n\x14E\x15\x03\n\x13E\x14\x03\n\x13E\x13\x03\n\x13E\x1a\x03\n\x13E\x19\x03\n\x13E\x18\x03\n\x13E\x17\x03\n\x14E\x16\x03\n\x13E\x15\x03\n\x13E\x14\x03\n\x13E\x13\x03\n\x14E\x1a\x03\n\x13E\x19\x03\n\x13E\x18\x03\n\x13E\x17\x03\n\x13E\x16\x03\n\x13E\x15\x03\n\x14E\x14\x03\n\x14E\x13\x03\n\x13\n6'2\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 54 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n9.2 I2C-bus interface\nThe I2C-bus is for bidirectional, two-line communication between different ICs or modules. \nThe two lines are a Serial DAta line (SDA) and a Serial CLock line (SCL). Both lines are \nconnected to a positive supply by a pull-up resi stor. Data transfer is initiated only when the \nbus is not busy.\n9.2.1 Bit transfer\nOne data bit is transferred during each clock pulse. The data on the SDA line remains \nstable during the HIGH period of the clock pulse as changes in the data line at this time are interpreted as control signals (see Figure 33\n).\n \n9.2.2 START and STOP conditions\nBoth data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW \ntransition of the data line, wh ile the clock is HIGH, is defined as the START condition S. \nA LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition P (see Figure 34\n).\n \nRemark: For the PCF2129, a repeated START is not allowed. Therefore a STOP has to \nbe released before the next START.\n9.2.3 System configuration\nA device generating a message is a transmitter; a device receiving a message is the \nreceiver. The device that controls the message is the master; and the devices which are \ncontrolled by the master are the slaves.\nThe PCF2129 can act as a slave transmitter and a slave receiver.Fig 33. Bit transferPEF\x19\x15\x14GDWD\x03OLQH\x03\nVWDEOH\x1e\x03\nGDWD\x03YDOLGFKDQJH\x03\nRI\x03GDWD\x03\nDOORZHG6'$\n6&/\nFig 34. Definition of START and STOP conditionsPEF\x19\x15\x156'$\n6&/\n3\n6723\x03FRQGLWLRQ6'$\n6&/\n6\n67$57\x03FRQGLWLRQ\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 55 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \n9.2.4 Acknowledge\nThe number of data bytes transferred between the START and STOP conditions from \ntransmitter to receiver is un limited. Each byte of 8 bits is followed by an acknowledge \ncycle.\n•A slave receiver which is addressed must generate an acknowledge after the reception of each byte.\n•Also a master receiver must generate an acknowledge after the reception of each \nbyte that has been clocked out of the slave transmitter.\n•The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is st able LOW during the HIGH period of the \nacknowledge related clock pulse (set-up and hold times must be considered).\n•A master receiver must signal an end of da ta to the transmitter by not generating an \nacknowledge on the last byte that has been cl ocked out of the slave. In this event, the \ntransmitter must leave the data line HIGH to enable the master to generate a STOP \ncondition.\nAcknowledgement on the I2C-bus is illustrated in Figure 36 .\n \n9.2.5 I2C-bus protocol\nAfter a start condition, a valid hardware address has to be sent to a PCF2129 device. The appropriate I\n2C-bus slave address is 1010001. The entire I2C-bus slave address byte is \nshown in Table 77 .Fig 35. System configurationPED\x19\x13\x180$67(5\x03\n75$160,77(5\x03\n5(&(,9(56/$9(\x03\n5(&(,9(56/$9(\x03\n75$160,77(5\x03\n5(&(,9(50$67(5\x03\n75$160,77(50$67(5\x03\n75$160,77(5\x03\n5(&(,9(56'$\n6&/\nFig 36. Acknowledgement on the I2C-busPEF\x19\x13\x156\n67$57\x03\nFRQGLWLRQ\x1c \x1b \x15 \x14\nFORFN\x03SXOVH\x03IRU\x03\nDFNQRZOHGJHPHQWQRW\x03DFNQRZOHGJH\nDFNQRZOHGJHGDWD\x03RXWSXW\x03\nE\\\x03WUDQVPLWWHU\nGDWD\x03RXWSXW\x03\nE\\\x03UHFHLYHU\n6&/\x03IURP\x03\nPDVWHU\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 56 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \nThe R/W  bit defines the direction of the following si ngle or multiple byte data transfer (read \nis logic 1, write is logic 0).\nFor the format and the timing of the START condition (S), the STOP condition (P), and the \nacknowledge (A) refer to the I2C-bus specification Ref. 13 “ UM10204 ” and the \ncharacteristics table (Table 82 ). In the write mode, a data transfer is terminated by sending \na STOP condition. A repeated START (Sr) condition is not applicable.\n \n \n9.3 Bus communication and battery backup operation\nTo save power during battery backup operation (see Section 8.5.1 ), the bus interfaces are \ninactive. Therefore the communication via I2C- or SPI-bus should be terminated before \nthe supply of the PCF2129 is switched from V DD to V BAT.\nRemark: If the I2C-bus communication was terminated uncontrolled, the I2C-bus has to \nbe reinitialized by sending a STOP followed by a START after the device switched back \nfrom battery backup  operation to V DD supply operation.Table 77. I2C slave address byte\nSlave address\nBit 7 6 5 4 3 2 1 0\nMSB LSB\n1010001R / W\nFig 37. Bus protocol, writing to registersDDD\x10\x13\x14\x18\x16\x17\x176\x14\x13\x14\n\x13\x03WR\x03Q\x03\x0bGDWD\x03E\\WHV\nSOXV\x03$&.\x0c\x13\x13\x13\x14\x13$ $ $3 6\nVODYH\x03DGGUHVVZULWH\x03ELWUHJLVWHU\x03DGGUHVV\n\x13\x13K\x03WR\x03\x14%KDFNQRZOHGJH\nIURP\x033&)\x15\x14\x15\x1cDFNQRZOHGJH\nIURP\x033&)\x15\x14\x15\x1cDFNQRZOHGJH\nIURP\x033&)\x15\x14\x15\x1c\n6723\n67$57\nFig 38. Bus protocol, reading from registersDDD\x10\x13\x14\x18\x16\x17\x196\x14\x13\x14\n\x13\x03WR\x03Q\x03\x0bGDWD\x03E\\WHV\nSOXV\x03$&.\x0c\x03'$7$\x03%<7( /$67\x03'$7$\x03%<7(\x03\nUHDG\x03ELWDFNQRZOHGJH\nIURP\x033&)\x15\x14\x15\x1c\n\x13\x13\x13\x14\x14$ $6\x14\x13\x14VHW\x03UHJLVWHU\nDGGUHVV\nUHDG\x03UHJLVWHU\nGDWDZULWH\x03ELW\x13\x13\x13\x14\x13$ $3\n$3QR\x03DFNQRZOHGJHDFNQRZOHGJH\nIURP\x03PDVWHU6723DFNQRZOHGJH\nIURP\x033&)\x15\x14\x15\x1cDFNQRZOHGJH\nIURP\x033&)\x15\x14\x15\x1c\nUHJLVWHU\x03DGGUHVV\n\x13\x13K\x03WR\x03\x14%KVODYH\x03DGGUHVV\nVODYH\x03DGGUHVV\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 57 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n10. Internal circuitry\n \n11. Safety notes\n Fig 39. Device diode protection diagram of PCF2129DDD\x10\x13\x14\x18\x16\x18\x136&/\n6',\n6'2\n6'$\x12&(\n,)6\n76\n&/.287\n3&)\x15\x14\x15\x1c,17%%69''\n9669%$7\nCAUTION\nThis device is sensitive to ElectroStatic Di scharge (ESD). Observe precautions for handling \nelectrostatic sensitive devices.\nSuch precautions are described in the ANSI/ESD S20.20 , IEC/ST 61340-5 , JESD625-A  or \nequivalent standards.\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 58 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n12. Limiting values\n \n[1] Pass level; Human Body Model (HBM) according to Ref. 7 “ JESD22-A114 ”.\n[2] Pass level; Charged-Device Model (CDM), according to Ref. 8 “ JESD22-C101 ”.\n[3] Pass level; latch-up testing according to Ref. 9 “ JESD78 ” at maximum ambient temperature (T amb(max) ).\n[4] According to the store and transport requirements (see Ref. 14 “ UM10569 ”) the devices have to be stored at a temperature of +8 \uf0b0C to \n+45\uf0b0C and a humidity of 25 % to 75 %.Table 78. Limiting values\nIn accordance with the Absolute Ma ximum Rating System (IEC 60134).\nSymbol Parameter Conditions Min Max Unit\nVDD supply voltage \uf02d0.5 +6.5 V\nIDD supply current \uf02d50 +50 mA\nVi input voltage \uf02d0.5 +6.5 V\nII input current \uf02d10 +10 mA\nVO output voltage \uf02d0.5 +6.5 V\nIO output current \uf02d10 +10 mA\nat pin SDA/CE \uf02d10 +20 mA\nVBAT battery supply voltage \uf02d0.5 +6.5 V\nPtot total power dissipation - 300 mW\nVESD electrostatic discharge \nvoltageHBM[1]- \uf0b14000 V\nCDM[2]- \uf0b11250 V\nIlu latch-up current[3]-2 00 m A\nTstg storage temperature[4]\uf02d55 +85 \uf0b0C\nTamb ambient temperature operating device \uf02d40 +85 \uf0b0C\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 59 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n13. Static characteristics\n Table 79. Static characteristics\nVDD= 1.8 V to 4.2 V; V SS=0V ;  T amb=\uf02d40 \uf0b0C to +85\uf0b0C, unless otherwise specified.\nSymbol Parameter Conditions Min Typ Max Unit\nSupplies\nVDD supply voltage[1]1 . 8- 4 . 2V\nVBAT battery supply voltage 1.8 - 4.2 V\nVDD(cal) calibration supply voltage - 3.3 - V\nVlow low voltage - 1.2 - V\nIDD supply current interface active;\nsupplied by V DD\nSPI-bus (f SCL= 6.5 MHz) - - 800 \uf06dA\nI2C-bus (f SCL= 400 kHz) - - 200 \uf06dA\ninterface inactive (f SCL=0H z )[2]; \nTCR[1:0] = 00 (see Table 13 on page 12 )\nPWRMNG[2:0] = 111 (see Table 19 on page 16 );\nTSOFF = 1 (see Table 58 on page 41 );\nCOF[2:0] = 111 (see Table 15 on page 14 )\nVDD= 1.8 V - 470 - nA\nVDD= 3.3 V - 700 1500 nA\nVDD= 4.2 V - 800 - nA\nPWRMNG[2:0] = 111 (see Table 19 on page 16 );\nTSOFF = 1 (see Table 58 on page 41 );\nCOF[2:0] = 000 (see Table 15 on page 14 )\nVDD= 1.8 V - 560 - nA\nVDD= 3.3 V - 850 - nA\nVDD=4 . 2V - 1 0 5 0 - n A\nPWRMNG[2:0] = 000 (see Table 19 on page 16 );\nTSOFF = 0 (see Table 58 on page 41 );\nCOF[2:0] = 111 (see Table 15 on page 14 )\nVDD or V BAT=1 . 8V[3]- 1750 - nA\nVDD or V BAT=3 . 3V[3]- 2150 - nA\nVDD or V BAT=4 . 2V[3]- 2350 3500 nA\nPWRMNG[2:0] = 000 (see Table 19 on page 16 );\nTSOFF = 0 (see Table 58 on page 41 );\nCOF[2:0] = 000 (see Table 15 on page 14 )\nVDD or V BAT=1 . 8V[3]- 1840 - nA\nVDD or V BAT=3 . 3V[3]- 2300 - nA\nVDD or V BAT=4 . 2V[3]- 2600 - nA\nIL(bat) battery leakage current V DD is active supply;\nVBAT = 3.0 V- 50 100 nA\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 60 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n[1] For reliable oscillator start-up at power-on: V DD(po)min =VDD(min) +0 . 3V .\n[2] Timer source clock =1⁄60Hz, level of pins SDA/CE , SDI, and SCL is V DD or V SS.\n[3] When the device is supplied by the V BAT pin instead of the V DD pin, the current values for I BAT are as specified for I DD under the same \nconditions.\n[4] The I2C-bus and SPI-bus interfaces of PCF2129 are 5 V tolerant.\n[5] Tested on sample basis.\n[6] For further information, see Figure 40 .Power management\nVth(sw)bat battery switch threshold \nvoltage-2 . 5 -V\nVth(bat)low low battery threshold voltage-2 . 5 -V\nT\namb=2 5\uf0b0C 2.25 - 2.85 V\nInputs[4]\nVI input voltage \uf02d0.5 - V DD+0 . 5 V\nVIL LOW-level input voltage - - 0.25V DD V\nTamb=\uf02d20 \uf0b0C to +85 \uf0b0C;\nVDD > 2.0 V- - 0.3V DD V\nVIH HIGH-level input voltage 0.7V DD --V\nILI input leakage current V I=VDD or V SS -0 -\uf06d A\npost ESD event \uf02d1- + 1 \uf06dA\nCi input capacitance[5]--7 p F\nOutputs\nVO output voltage on pins CLKOUT, INT , \nreferring to external pull-up\uf02d0.5 - +5.5 V\non pin BBS 1.8 - 4.2 Von pin SDO \uf02d0.5 - V\nDD + 0.5 V\nVOH HIGH output voltage on pin SDO 0.8V DD -V DD V\nVOL LOW output voltage on pins CLKOUT, INT , and \nSDOVSS -0 .2VDD V\nIOL LOW-level output current output sink current;\nVOL = 0.4 V\non pin SDA/CE[6]31 7 - m A\non all other outputs 1.0 - - mA\nIOH HIGH-level output current output source current;\non pin SDO;V\nOH = 3.8 V;\nVDD = 4.2 V1.0 - - mA\nILO output leakage current V O = V DD or V SS -0 -\uf06d A\npost ESD event \uf02d1- + 1 \uf06dATable 79. Static characteristics  …continued\nVDD= 1.8 V to 4.2 V; V SS=0V ;  T amb=\uf02d40 \uf0b0C to +85\uf0b0C, unless otherwise specified.\nSymbol Parameter Conditions Min Typ Max Unit\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 61 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n13.1 Current consumption characteristics, typical\n \n Typical value; V OL=0 . 4V .\nFig 40. I OL on pin SDA/CE\nCLKOUT disabled; PWRMNG[2:0] = 111; TSOFF = 1; TS  input floating.\nFig 41. I DD as a function of temperature\x13\x13\x14DDO\x1a\x19\x16\n9''\x03\x0b9\x0c\x14\x11\x18 \x17\x11\x18 \x16\x11\x18 \x15\x11\x18\x14\x17\n\x14\x13\x14\x1b\x15\x15\n,2/\x03\n\x0bP$\x0c\n\x19\n7HPSHUDWXUH\x03\x0b\x83&\x0c\x10\x17\x13 \x14\x13\x13 \x1b\x13 \x19\x13 \x13\x15 \x13 \x10\x15\x13 \x17\x13\x13\x13\x14DDM\x17\x16\x15\n\x13\x11\x1b\x14\x11\x15\n\x13\x11\x17\x14\x11\x19\x15\x11\x13\n,''\x03\n\x0b\x97$\x0c\n\x139''\x03 \x03\x16\x039\n9''\x03 \x03\x15\x039\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 62 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \n a. PWRMNG[2:0] = 111; TSOFF = 1; T amb=2 5\uf0b0C; TS  input floating\nb. PWRMNG[2:0] = 000; TSOFF = 0; T amb=2 5\uf0b0C; TS  input floating\nFig 42. I DD as a function of V DD9''\x03\x0b9\x0c\x14\x11\x1b \x17\x11\x15 \x16\x11\x17 \x15\x11\x19 \x15\x11\x15 \x16\x11\x1b \x16\x11\x13\x13\x13\x14DDM\x17\x16\x16\n\x13\x11\x1b\x14\x11\x15\n\x13\x11\x17\x14\x11\x19\x15\x11\x13\n,''\x03\n\x0b\x97$\x0c\n\x13&/.287\x032))\x03&/.287\x03HQDEOHG\x03DW\x03\n\x16\x15\x03N+]\x03\n9''\x03\x0b9\x0c\x14\x11\x1b \x17\x11\x15 \x16\x11\x17 \x15\x11\x19 \x15\x11\x15 \x16\x11\x1b \x16\x11\x13\x13\x13\x14DDM\x17\x16\x17\n\x14\x11\x19\x15\x11\x17\n\x13\x11\x1b\x16\x11\x15\x17\x11\x13\n,''\x03\n\x0b\x97$\x0c\n\x13&/.287\x032))&/.287\x03HQDEOHG\x03DW\x03\n\x16\x15\x03N+]\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 63 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\nInterface inactive; T amb=2 5\uf0b0C; V BAT= 0 V; default configuration.\nDescription of the PWRMNG[2:0] settings, see Table 19 on page 16 .\n(1) V DD=1 . 8V .\n(2) V DD=3 . 3V .\n(3) V DD=4 . 2V .\n(4) V DDor V BAT=1 . 8V .\n(5) V DDor V BAT=3 . 3V .\n(6) V DDor V BAT=4 . 2V .\nFig 43. Typical I DD as a function of the power management settings\x13\x13\x11\x18\x14\x14\x11\x18\x15\x15\x11\x18\x16\n\x14\x14\x14 \x14\x14\x13 \x14\x13\x14 \x14\x13\x13 \x13\x14\x14 \x13\x14\x13 \x13\x13\x14 \x13\x13\x13\n3:50*>\x15\x1d\x13@,''\n\x0b\x97$\x0c\n\x0b\x14\x0c\x0b\x15\x0c\x0b\x16\x0c\x0b\x14\x0c\x0b\x15\x0c\x0b\x16\x0c\n\x0b\x17\x0c\x0b\x18\x0c\x0b\x19\x0c\x0b\x17\x0c\x0b\x18\x0c\x0b\x19\x0c\n\x0b\x17\x0c\x0b\x18\x0c\x0b\x19\x0c\n\x0b\x17\x0c\x0b\x18\x0c\x0b\x19\x0c\n\x0b\x17\x0c\x0b\x18\x0c\x0b\x19\x0c\n\x0b\x17\x0c\x0b\x18\x0c\x0b\x19\x0c\nDDD\x10\x13\x14\x16\x1b\x1a\x1a\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 64 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n13.2 Frequency characteristics\n \n[1]\uf0b11 ppm corresponds to a time deviation of \uf0b10.0864 seconds per day.\n[2] Only valid if CLKOUT frequencies are not equal  to 32.768 kHz or if CLKOUT is disabled.\n[3] Not production tested. Effects of reflow soldering are included (see Ref. 3 “ AN11186 ”).Table 80. Frequency characteristics\nVDD= 1.8 V to 4.2 V; V SS=0V ;  T amb=+ 2 5  \uf0b0C, unless otherwise specified.\nSymbol Parameter Conditions Min Typ Max Unit\nfo output frequency on pin CLKOUT;\nVDDor V BAT = 3.3 V;\nCOF[2:0] = 000;AO[3:0] = 1000- 32.768 - kHz\n\uf044f/f frequency stability V\nDDor V BAT = 3.3 V\nPCF2129AT\nTamb=\uf02d15 \uf0b0C to +60 \uf0b0C[1][2]- \uf0b13 \uf0b15p p m\nTamb=\uf02d25\uf0b0Ct o\uf02d15\uf0b0C \nand \nTamb=+ 6 0\uf0b0Ct o+ 6 5\uf0b0C[1][2]- \uf0b15 \uf0b110 ppm\nPCF2129T\nTamb=\uf02d30 \uf0b0C to +80 \uf0b0C[1][2]- \uf0b13 \uf0b18p p m\nTamb=\uf02d40\uf0b0Ct o\uf02d30\uf0b0C \nand \nTamb=+ 8 0\uf0b0Ct o+ 8 5\uf0b0C[1][2]- \uf0b15 \uf0b115 ppm\n\uf044fxtal/fxtal relative crystal \nfrequency variationcrystal aging\nPCF2129AT\nfirst year;V\nDDor V BAT = 3.3 V[3]-- \uf0b13p p m\nPCF2129T\nfirst year[3]-- \uf0b13p p m\nten years - - \uf0b18p p m\n\uf044f/\uf044V frequency variation \nwith voltageon pin CLKOUT - \uf0b11- p p m / V\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 65 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \n (1) Typical temperature compensated frequency response.\n(2) Uncompensated typical tuni ng-fork crystal frequency.\nFig 44. Typical characteristic  of frequency with respect to temperature of PCF2129AT\n(1) Typical temperature compensated frequency response.\n(2) Uncompensated typical tuni ng-fork crystal frequency.\nFig 45. Typical characteristic  of frequency with respect to temperature of PCF2129T7HPSHUDWXUH\x03\x0b\x83&\x0c\x10\x17\x13 \x14\x13\x13 \x19\x13 \x13\x1b \x13 \x17\x13 \x10\x15\x13 \x15\x13\x13\x14\x16DDD\x18\x1c\x16\n\x10\x17\x13\x13\x17\x13\n)UHTXHQF\\\nVWDELOLW\\\n\x0bSSP\x0c\n\x10\x1b\x13\x93\x03\x18\x03SSP \x93\x03\x16\x03SSP \x93\x03\x18\x03SSP\n\x0b\x14\x0c\n\x0b\x15\x0c\n7HPSHUDWXUH\x03\x0b\x83&\x0c\x10\x17\x13 \x14\x13\x13 \x19\x13 \x13\x1b \x13 \x17\x13 \x10\x15\x13 \x15\x13\x13\x14\x16DDD\x16\x17\x18\n\x10\x17\x13\x13\x17\x13\n)UHTXHQF\\\nVWDELOLW\\\n\x0bSSP\x0c\n\x10\x1b\x13\x93\x03\x18\x03SSP \x93\x03\x16\x03SSP \x93\x03\x18\x03SSP\n\x0b\x14\x0c\n\x0b\x15\x0c\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 66 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n14. Dynamic characteristics\n14.1 SPI-bus timi ng characteristics\n \n[1] No load value; bus is held up by bus capacitance; use RC time c onstant with application values.Table 81. SPI-bus characteristics\nVDD= 1.8 V to 4.2 V; V SS=0V ;  T amb=\uf02d40\uf0b0C to +85\uf0b0C, unless otherwise specified. All timing values are valid within the \noperating supply voltage at ambien t temperature and referenced to V IL and V IH with an input voltage swing of V SS to V DD (see \nFigure 46 ).\nSymbol Parameter Conditions VDD=1 . 8V VDD=4 . 2V Unit\nMin Max Min Max\nPin SCL\nfclk(SCL) SCL clock frequency - 2.0 - 6.5 MHz\ntSCL SCL time 800 - 140 - ns\ntclk(H) clock HIGH time 100 - 70 - ns\ntclk(L) clock LOW time 400 - 70 - ns\ntr rise time for SCL signal - 100 - 100 ns\ntf fall time for SCL signal - 100 - 100 ns\nPin SDA/CE\ntsu(CE_N) CE_N set-up time 60 - 30 - ns\nth(CE_N) CE_N hold time 40 - 25 - ns\ntrec(CE_N) CE_N recovery time 100 - 30 - ns\ntw(CE_N) CE_N pulse width - 0.99 - 0.99 s\nPin SDIt\nsu set-up time set-up time for SDI data 70 - 20 - ns\nth hold time hold time for SDI data 70 - 20 - ns\nPin SDOt\nd(R)SDO SDO read delay time C L = 50 pF - 225 - 55 ns\ntdis(SDO) SDO disable time [1]-9 0 -2 5 n s\ntt(SDI-SDO) transition time from \nSDI to SDOto avoid bus conflict 0 - 0 - ns\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 67 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \nFig 46. SPI-bus timing\x13\x14\x16DDD\x14\x18\x15\x035\x12:\x03 6$\x15\x03 5$\x13\x03 E\x1a\x03 E\x19\x03 E\x13\x03\nE\x1a\x03 E\x19\x03 E\x13\x03E\x13\x03 E\x19\x03 E\x1a\x03 6',\x03\n6'2\x036'2\x03\nKLJK\x10=\x03KLJK\x10=\x036',\x036&/\x03&(\x03\n:5,7(\x03\n5($'\x03W\x03Z\x0b&(B1\x0c\x03\n\x1b\x13\x08\x03\n\x15\x13\x08\x03\nW\x03FON\x0b/\x0c\x03W\x03I\x03 W\x03K\x0b&(B1\x0c\x03W\x03UHF\x0b&(B1\x0c\x03\nW\x03GLV\x0b6'2\x0c\x03W\x03G\x0b5\x0c6'2\x03W\x03U\x03\nW\x03K\x03W\x03VX\x03W\x03FON\x0b+\x0c\x03W\x03VX\x0b&(B1\x0c\x03\nW\x03FON\x0b6&/\x0c\x03\nW\x03W\x0b6',\x106'2\x0c\x03\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 68 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n14.2 I2C-bus timing characteristics\n \n[1] The minimum SCL clock freq uency is limited by the bus time-out feature which resets the serial bus interface if either the S DA or SCL is \nheld LOW for a minimum of 25 ms. The bus time -out feature must be disabled for DC operation.\n[2] A master device must internally provide a hold time  of at least 300 ns for the SDA signal (refer to the V IL of the SCL signal) in order to \nbridge the undefined region of the falling edge of SCL.\n[3] C b is the total capacitance of one bus line in pF.\n[4] The maximum t f for the SDA and SCL bus lines is 300 ns. The maximum fall time for the SDA output stage, t f is 250 ns. This allows \nseries protection resistors to be connected between the SDA/CE  pin, the SCL pin, and the SDA/ SCL bus lines without exceeding the \nmaximum t f.\n[5] t VD;ACK  is the time of the acknowledgement si gnal from SCL LOW to SDA (out) LOW.\n[6] t VD;DAT  is the minimum time for valid SDA (out) data following SCL LOW.\n[7] Input filters on the SDA and SCL inputs suppress noise spikes of less than 50 ns.Table 82. I2C-bus characteristics\nAll timing characteristics are valid within the operating suppl y voltage and ambient temperature range and reference to 30 % \nand 70 % with an input voltage swing of V SS to V DD (see Figure 47 ).\nSymbol Parameter Standard mode Fast-mode (Fm) Unit\nMin Max Min Max\nPin SCL\nfSCL SCL clock frequency[1]0 100 0 400 kHz\ntLOW LOW period of the SCL clock 4.7 - 1.3 - \uf06ds\ntHIGH HIGH period of the SCL clock 4.0 - 0.6 - \uf06ds\nPin SDA/CE\ntSU;DAT data set-up time 250 - 100 - ns\ntHD;DAT data hold time 0 - 0 - ns\nPins SCL and SDA/CE\ntBUF bus free time between a STOP \nand START condition4.7 - 1.3 - \uf06ds\ntSU;STO set-up time for STOP condition 4.0 - 0.6 - \uf06ds\ntHD;STA hold time (repeated) START \ncondition4.0 - 0.6 - \uf06ds\ntSU;STA set-up time for a repeated START condition4.7 - 0.6 - \uf06ds\nt\nr rise time of both SDA and SCL signals [2][3][4]- 1000 20 + 0.1C b 300 ns\ntf fall time of both SDA and SCL signals[2][3][4]- 300 20 + 0.1C b 300 ns\ntVD;ACK data valid acknowledge time[5]0.1 3.45 0.1 0.9 \uf06ds\ntVD;DAT data valid time[6]300 - 75 - ns\ntSP pulse width of spikes that must be \nsuppressed by the input filter[7]-5 0 -5 0 n s\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 69 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \nFig 47. I2C-bus timing diagram; rise and fall times refer to 30 % and 70 %35272&2/\n6&/\n6'$\nPEG\x1b\x15\x13%,7\x03\x13\x03\n/6%\x03\n\x0b5\x12:\x0c67$57\x03\n&21',7,21\x03\n\x0b6\x0c%,7\x03\x1a\x03\n06%\x03\n\x0b$\x1a\x0c%,7\x03\x19\x03\n\x0b$\x19\x0c$&.12:/('*(\x03\n\x0b$\x0c6723\x03\n&21',7,21\x03\n\x0b3\x0c\nW68\x1e67$\x03\nW+'\x1e67$\x03 W68\x1e'$7\x03 W+'\x1e'$7\x03 W9'\x1e'$7\x03 W68\x1e672\x03W/2:\x03 W+,*+\x03\x14\x03\x12\x03I6&/\x03\nW%8)\x03 WU\x03 WI\x03\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 70 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n15. Application information\n \nFor information about application configuration, see Ref. 3 “ AN11186 ”.Ci: In case mechanical switches are used, a capacitor of 1 nF is recommended.\nRPU: For example, 10 k \uf057.\nFig 48. General application diagramDDD\x10\x13\x14\x18\x16\x1a\x139''\n9''\n9''\n9''9%$7\n%%6%%6\n,17%%66',\n6'2\n6'$\x12&(\n,)6\n76\n&/.287\n&/.2876&/\n966\x16\x16\x13\x03ȍ\x19\x11\x1b\x03\x97)\x14\x13\x13\x03Q)\n\x14\x13\x13\x03Q)\n\x14\x03WR\x03\x14\x13\x13\x03Q)\n538\n538,QWHUIDFH\n&L\x15\x15\x13\x03Nȍ3&)\x15\x14\x15\x1c\n,17,\x15&\n63,\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 71 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n16. Package outline\n \nFig 49. Package outline SOT163-1 (SO20) of PCF2129AT81,7\x03$\x03\nPD[\x11\x03$\x03\x14\x03$\x03\x15\x03$\x03\x16\x03E\x03S\x03F\x03 '\x03\x0b\x14\x0c\x03(\x03\x0b\x14\x0c\x03 \x0b\x14\x0c\x03H\x03 +\x03 (\x03/\x03 /\x03 S\x034\x03 =\x03\\\x03Z\x03Y\x03 ș\x03\n\x035()(5(1&(6\x03 287/,1(\x03\n9(56,21\x03(8523($1\x03\n352-(&7,21\x03,668(\x03'$7(\x03\n\x03,(&\x03 \x03-('(&\x03 \x03-(,7$\x03PP\x03\nLQFKHV\x03\x15\x11\x19\x18\x03\x13\x11\x16\x03\n\x13\x11\x14\x03\x15\x11\x17\x18\x03\x15\x11\x15\x18\x03\x13\x11\x17\x1c\x03\x13\x11\x16\x19\x03\x13\x11\x16\x15\x03\x13\x11\x15\x16\x03\x14\x16\x11\x13\x03\x14\x15\x11\x19\x03\x1a\x11\x19\x03\x1a\x11\x17\x03\x14\x11\x15\x1a\x03\x14\x13\x11\x19\x18\x03\x14\x13\x11\x13\x13\x03\x14\x11\x14\x03\x14\x11\x13\x03\x13\x11\x1c\x03\x13\x11\x17\x03 \x1b\x03\x13\x03\nR\x03\nR\x03\x13\x11\x15\x18\x03 \x13\x11\x14\x03',0(16,216\x03\x0bLQFK\x03GLPHQVLRQV\x03DUH\x03GHULYHG\x03IURP\x03WKH\x03RULJLQDO\x03PP\x03GL PHQVLRQV\x0c\x03\n1RWH\x03\n\x14\x11\x033ODVWLF\x03RU\x03PHWDO\x03SURWUXVLRQV\x03RI\x03\x13\x11\x14\x18\x03PP\x03\x0b\x13\x11\x13\x13\x19\x03LQFK\x0c\x03PD[LPXP \x03SHU\x03VLGH\x03DUH\x03QRW\x03LQFOXGHG\x11\x03\x03\x03\x14\x11\x14\x03\n\x13\x11\x17\x03\n\x03627\x14\x19\x16\x10\x14\x03\x14\x13\x03\x15\x13\x03\nZ\x030\x03E\x03S\x03GHWDLO\x03;\x03=\x03\nH\x03\x14\x14\x03\n\x14\x03'\x03\n\\\x03\n\x13\x11\x15\x18\x03\n\x03\x13\x1a\x18(\x13\x17\x03 \x0306\x10\x13\x14\x16\x03SLQ\x03\x14\x03LQGH[\x03\n\x13\x11\x14\x03\x13\x11\x13\x14\x15\x03\x13\x11\x13\x13\x17\x03\x13\x11\x13\x1c\x19\x03\x13\x11\x13\x1b\x1c\x03\x13\x11\x13\x14\x1c\x03\x13\x11\x13\x14\x17\x03\x13\x11\x13\x14\x16\x03\x13\x11\x13\x13\x1c\x03\x13\x11\x18\x14\x03\x13\x11\x17\x1c\x03\x13\x11\x16\x13\x03\x13\x11\x15\x1c\x03\x13\x11\x13\x18\x03\x14\x11\x17\x03\n\x13\x11\x13\x18\x18\x03\x13\x11\x17\x14\x1c\x03\x13\x11\x16\x1c\x17\x03\x13\x11\x13\x17\x16\x03\x13\x11\x13\x16\x1c\x03\x13\x11\x13\x16\x18\x03\x13\x11\x13\x14\x19\x03\x13\x11\x13\x14\x03\x13\x11\x15\x18\x03\n\x13\x11\x13\x14\x03 \x13\x11\x13\x13\x17\x03\x13\x11\x13\x17\x16\x03\x13\x11\x13\x14\x19\x03\x13\x11\x13\x14\x03\x13\x03 \x18\x03 \x14\x13\x03PP\x03\nVFDOH\x03;\x03\nș\x03$\x03$\x03\x14\x03$\x03\x15\x03+\x03(\x03\n/\x03S\x034\x03(\x03\nF\x03\n/\x03Y\x030\x03$\x03\n\x0b$\x03\x03\x0c\x03\x16\x03$\x0362\x15\x13\x1d\x03SODVWLF\x03VPDOO\x03RXWOLQH\x03SDFNDJH\x1e\x03\x15\x13\x03OHDGV\x1e\x03ERG\\\x03ZLGWK\x03\x1a\x11\x18\x03P P\x03 627\x14\x19\x16\x10\x14\x03\n\x1c\x1c\x10\x14\x15\x10\x15\x1a\x03\x13\x16\x10\x13\x15\x10\x14\x1c\x03\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 72 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n \nFig 50. Package outline SOT162-1 (SO16) of PCF2129T81,7\x03$\x03\nPD[\x11\x03$\x03\x14\x03$\x03\x15\x03$\x03\x16\x03E\x03S\x03F\x03 '\x03\x0b\x14\x0c\x03(\x03\x0b\x14\x0c\x03 \x0b\x14\x0c\x03H\x03 +\x03 (\x03/\x03 /\x03 S\x034\x03 =\x03\\\x03Z\x03Y\x03 ș\x03\n\x035()(5(1&(6\x03 287/,1(\x03\n9(56,21\x03(8523($1\x03\n352-(&7,21\x03,668(\x03'$7(\x03\n\x03,(&\x03 \x03-('(&\x03 \x03-(,7$\x03PP\x03\nLQFKHV\x03\x15\x11\x19\x18\x03\x13\x11\x16\x03\n\x13\x11\x14\x03\x15\x11\x17\x18\x03\x15\x11\x15\x18\x03\x13\x11\x17\x1c\x03\x13\x11\x16\x19\x03\x13\x11\x16\x15\x03\x13\x11\x15\x16\x03\x14\x13\x11\x18\x03\x14\x13\x11\x14\x03\x1a\x11\x19\x03\x1a\x11\x17\x03\x14\x11\x15\x1a\x03\x14\x13\x11\x19\x18\x03\x14\x13\x11\x13\x13\x03\x14\x11\x14\x03\x14\x11\x13\x03\x13\x11\x1c\x03\x13\x11\x17\x03 \x1b\x03\x13\x03\nR\x03\nR\x03\x13\x11\x15\x18\x03 \x13\x11\x14\x03',0(16,216\x03\x0bLQFK\x03GLPHQVLRQV\x03DUH\x03GHULYHG\x03IURP\x03WKH\x03RULJLQDO\x03PP\x03GL PHQVLRQV\x0c\x03\n1RWH\x03\n\x14\x11\x033ODVWLF\x03RU\x03PHWDO\x03SURWUXVLRQV\x03RI\x03\x13\x11\x14\x18\x03PP\x03\x0b\x13\x11\x13\x13\x19\x03LQFK\x0c\x03PD[LPXP \x03SHU\x03VLGH\x03DUH\x03QRW\x03LQFOXGHG\x11\x03\x03\x03\x14\x11\x14\x03\n\x13\x11\x17\x03\n\x03627\x14\x19\x15\x10\x14\x03\x1b\x03\x14\x19\x03\nZ\x030\x03E\x03S\x03'\x03\nGHWDLO\x03;\x03=\x03\nH\x03\x1c\x03\n\x14\x03\\\x03\n\x13\x11\x15\x18\x03\n\x03\x13\x1a\x18(\x13\x16\x03 \x0306\x10\x13\x14\x16\x03SLQ\x03\x14\x03LQGH[\x03\n\x13\x11\x14\x03\x13\x11\x13\x14\x15\x03\x13\x11\x13\x13\x17\x03\x13\x11\x13\x1c\x19\x03\x13\x11\x13\x1b\x1c\x03\x13\x11\x13\x14\x1c\x03\x13\x11\x13\x14\x17\x03\x13\x11\x13\x14\x16\x03\x13\x11\x13\x13\x1c\x03\x13\x11\x17\x14\x03\x13\x11\x17\x13\x03\x13\x11\x16\x13\x03\x13\x11\x15\x1c\x03\x13\x11\x13\x18\x03\x14\x11\x17\x03\n\x13\x11\x13\x18\x18\x03\x13\x11\x17\x14\x1c\x03\x13\x11\x16\x1c\x17\x03\x13\x11\x13\x17\x16\x03\x13\x11\x13\x16\x1c\x03\x13\x11\x13\x16\x18\x03\x13\x11\x13\x14\x19\x03\x13\x11\x13\x14\x03\x13\x11\x15\x18\x03\n\x13\x11\x13\x14\x03 \x13\x11\x13\x13\x17\x03\x13\x11\x13\x17\x16\x03\x13\x11\x13\x14\x19\x03\x13\x11\x13\x14\x03;\x03\nș\x03$\x03$\x03\x14\x03$\x03\x15\x03+\x03(\x03\n/\x03S\x034\x03(\x03\nF\x03\n/\x03Y\x030\x03$\x03\n\x0b$\x03\x03\x0c\x03\x16\x03$\x03\n\x13\x03 \x18\x03 \x14\x13\x03PP\x03\nVFDOH\x0362\x14\x19\x1d\x03SODVWLF\x03VPDOO\x03RXWOLQH\x03SDFNDJH\x1e\x03\x14\x19\x03OHDGV\x1e\x03ERG\\\x03ZLGWK\x03\x1a\x11\x18\x03P P\x03 627\x14\x19\x15\x10\x14\x03\n\x1c\x1c\x10\x14\x15\x10\x15\x1a\x03\n\x13\x16\x10\x13\x15\x10\x14\x1c\x03\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 73 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n17. Packing information\n17.1 Tape and reel information\nFor tape and reel packing information, see \n•Ref. 11 “ SOT162-1_518 ” on page 78  for the PCF2129T.\n•Ref. 12 “ SOT163-1_518 ” on page 78  for the PCF2129AT.\n18. Soldering\nFor information about  soldering, see Ref. 3 “ AN11186 ”.\n18.1 Footprint information\n \n Fig 51. Footprint information for reflow so ldering of SOT163-1 (SO20) of PCF2129ATVRW\x14\x19\x16\x10\x14BIU RFFXSLHG\x03DUHDVROGHU\x03ODQGV\n'LPHQVLRQV\x03LQ\x03PP SODFHPHQW\x03DFFXUDF\\\x03\x93\x03\x13\x11\x15\x18\x14\x11\x18\x13\x13\x11\x19\x13\x03\x0b\x15\x13î\x0c\n\x14\x11\x15\x1a\x03\x0b\x14\x1bî\x0c\x1b\x11\x13\x13 \x14\x14\x11\x13\x13\x14\x16\x11\x17\x13\n\x14\x14\x11\x17\x13\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 74 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\nFig 52. Footprint information for reflow soldering of SOT162-1 (SO16) of PCF2129T',0(16,216\x03LQ\x03PP\n$\\ %\\ '\x14 '\x15 *\\ +\\ 3\x14\n\x14\x14\x11\x15\x13\x13 \x19\x11\x17\x13\x13 \x15\x11\x17\x13\x13 \x13\x11\x1a\x13\x13&\n\x13\x11\x1b\x13\x13 \x14\x13\x11\x13\x17\x13 \x1b\x11\x19\x13\x13*[\n\x14\x14\x11\x17\x18\x13VRW\x14\x19\x15\x10\x14BIU+[\n\x14\x14\x11\x1c\x13\x13 \x14\x11\x15\x1a\x13627\x14\x19\x15\x10\x14\nVROGHU\x03ODQG\nRFFXSLHG\x03DUHD)RRWSULQW\x03LQIRUPDWLRQ\x03IRU\x03UHIORZ\x03VROGHULQJ\x03RI\x0362\x14\x19\x03SDFNDJH\n$\\%\\ *\\\n&+\\+[\n*[\n3\x14\n*HQHULF\x03IRRWSULQW\x03SDWWHUQ\n5HIHU\x03WR\x03WKH\x03SDFNDJH\x03RXWOLQH\x03GUDZLQJ\x03IRU\x03DFWXDO\x03OD\\RXW3\x15\n\x0b\x13\x11\x14\x15\x18\x0c \x0b\x13\x11\x14\x15\x18\x0c\n'\x14 '\x15\x03\x0b\x17[\x0c\n3\x15\n\x14\x11\x16\x15\x13\nxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx \nxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x \nxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx \nxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 75 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications19. Appendix\n19.1 Real-Time Clock selection\n Table 83. Selection of Real-Time Clocks\nType name Alarm, Timer,\nWatchdogInterruptoutput Interface IDD,\ntypical (nA)Batterybackup Timestamp,tamper input AEC-Q100compliant Special features Packages\nPCF8563 X 1 I2C 250 - - - - SO8, TSSOP8, \nHVSON10\nPCF8564A X 1 I2C 250 - - - integrated oscillator caps WLCSP\nPCA8565 X 1 I2C 600 - - grade 1 high robustness,\nTamb\uf03d\uf020\uf02d40\uf0b0C to 125 \uf0b0CTSSOP8, HVSON10\nPCA8565A X 1 I2C 600 - - - integrated oscillator caps,\nTamb\uf03d\uf020\uf02d40\uf0b0C to 125 \uf0b0CWLCSP\nPCF85063 - 1 I2C 220 - - - basic functions only, no alarmHXSON8\nPCF85063A X 1 I\n2C 220 - - - tiny package SO8, DFN2626-10\nPCF85063B X 1 SPI 220 - - - tiny package DFN2626-10\nPCF85263A X 2 I2C 230 X X - time stamp, battery \nbackup, stopwatch 1⁄100sSO8, TSSOP10, \nTSSOP8, \nDFN2626-10\nPCF85263B X 2 SPI 230 X X - time stamp, battery \nbackup, stopwatch 1⁄100sTSSOP10, DFN2626-10\nPCF85363A X 2 I\n2C 230 X X - time stamp, battery \nbackup, stopwatch 1⁄100s, \n64 Byte RAMTSSOP10, \nDFN2626-10\nPCF85363B X 2 SPI 230 X X - time stamp, battery \nbackup, stopwatch 1⁄100s, \n64 Byte RAMTSSOP10, \nDFN2626-10\nPCF8523 X 2 I2C 150 X - - lowest power 150 nA in \noperation, FM+ 1 MHzSO8, HVSON8, TSSOP14, WLCSP\nPCF2123 X 1 SPI 100 - - - lowest power 100 nA in \noperationTSSOP14, HVQFN16\nPCF2127 X 1 I\n2C and \nSPI500 X X - temperature \ncompensated, quartz built in, calibrated, 512 Byte RAMSO16\nxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx \nxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x \nxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx \nxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 76 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applicationsPCF2127A X 1 I2C and \nSPI500 X X - temperature \ncompensated, quartz built \nin, calibrated, 512 Byte RAMSO20\nPCF2129 X 1 I\n2C and \nSPI500 X X - temperature \ncompensated, quartz built in, calibratedSO16\nPCF2129A X 1 I\n2C and \nSPI500 X X - temperature \ncompensated, quartz built \nin, calibratedSO20\nPCA2129 X 1 I2C and \nSPI500 X X grade 3 temperature \ncompensated, quartz built \nin, calibratedSO16\nPCA21125 X 1 SPI 820 - - grade 1 high robustness,\nTamb\uf03d\uf020\uf02d40\uf0b0C to 125 \uf0b0CTSSOP14Table 83. Selection of Real-Time Clocks  …continued\nType name Alarm, Timer,Watchdog Interruptoutput Interface IDD,\ntypical (nA)Batterybackup Timestamp,tamper input AEC-Q100compliant Special features Packages\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 77 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n20. Abbreviations\n Table 84. Abbreviations\nAcronym Description\nAM Ante Meridiem\nBCD Binary Coded DecimalCDM Charged Device ModelCMOS Complementary Metal-Oxide SemiconductorDC Direct CurrentGPS Global Positioning SystemHBM Human Body ModelI\n2C Inter-Integrated Circuit\nIC Integrated Circuit\nLSB Least Significant Bit\nMCU Microcontroller Unit\nMM Machine Model \nMSB Most Significant Bit\nPM Post Meridiem\nPOR Power-On Reset\nPORO Power-On Reset Override\nPPM Parts Per Million\nRC Resistance-Capacitance \nRTC Real-Time Clock\nSCL Serial CLock line\nSDA Serial DAta line\nSPI Serial Peripheral Interface\nSRAM Static Random Access Memory\nTCXO Temperature Compensated Xtal Oscillator\nXtal crystal\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 78 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n21. References\n[1] AN10365 — Surface mount reflow soldering description\n[2] AN10853 — Handling precautions of ESD sensitive devices\n[3] AN11186 — Application and soldering information for the PCA2129 and PCF2129 \nTCXO RTC\n[4] IEC 60134 — Rating systems for electronic tu bes and valves and analogous \nsemiconductor devices\n[5] IEC 61340-5 — Protection of electronic devices from electrostatic phenomena\n[6] IPC/JEDEC J-STD-020D — Moisture/Reflow Sensitivity Classification for \nNonhermetic Solid State Surface Mount Devices \n[7] JESD22-A114 — Electrostatic Discharge (ESD) Sensitivity Testing Human Body \nModel (HBM)\n[8] JESD22-C101  — Field-Induced Charged-Device Model Test Method for \nElectrostatic-Discharge-Withstand Thresh olds of Microelectronic Components\n[9] JESD78 — IC Latch-Up Test\n[10] JESD625-A — Requirements for Handling Electrostatic-Discharge-Sensitive \n(ESDS) Devices\n[11] SOT162-1_518 — SO16; Reel pack; SMD, 13 ”, packing information\n[12] SOT163-1_518 — SO20; Reel pack; SMD, 13 ”, packing information\n[13] UM10204 — I2C-bus specification and user manual\n[14] UM10569 — Store and transport requirements\n[15] UM10762 — User manual for the accurate RTC demo board OM13513 containing \nPCF2127T and PCF2129AT\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 79 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n22. Revision history\n Table 85. Revision history\nDocument ID Release date Data sheet status Change notice Supersedes\nPCF2129 v.7 20141219 Product data sheet - PCF2129AT v.6\nPCF2129T v.4\nModifications: •The format of this data sheet has been redesigned to comply with the new identity \nguidelines of NXP Semiconductors.\n•Legal texts have been adapted to the new company name where appropriate.\n•Combined PCF2129AT and PCF2129T data sheets to one data sheet\n•Added Figure 4 , Figure 43  and Figure 48\n•Enhanced Figure 8 , Figure 12 , Figure 20 , Section 8.11.1 , Figure 37 , Figure 38\n•Added Section 9.3\n•Changed I DD values in Table 79\n•Added V OH and V OL values in Table 79\n•Enhanced description of internal operating voltage\n•Added register bit allocation tables\n•Enhanced ESD HBM values\n•Fixed typos\nPCF2129AT\nPCF2127AT v.6 20130711 Product data sheet - PCF2127AT v.5PCF2129AT v.5 20130212 Product data sheet - PCF2129AT v.4\nPCF2129AT v.4 20121107 Product data sheet - PCF2129AT v.3\nPCF2129AT v.3 20121004 Product data sheet - PCF2129AT v.2PCF2129AT v.2 20100507 Product data sheet - PCF2129AT v.1PCF2129AT v.1 20100113 Product data sheet - -PCF2129TPCF2129T v.4 20130711 Product data sheet - PCF2129T v.3PCF2129T v.3 20130212 Product data sheet - PCF2129T v.2PCF2129T v.2 20121025 Product data sheet - PCF2129T v.1PCF2129T v.1 20120618 Product data sheet - -\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 80 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n23. Legal information\n23.1 Data sheet status\n \n[1] Please consult the most recently issued document before initiating or completing a design. \n[2] The term ‘short data sheet’ is explained in section “Definitions”. \n[3] The product status of device(s) described in this document may have changed since this document was published and may differ  in case of multiple device s. The latest product status \ninformation is available on the Internet at URL http://www.nxp.com . \n23.2 Definitions\nDraft — The document is a draft versi on only. The content is still under \ninternal review and subject to formal approval, which may result in \nmodifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.\nShort data sheet — A short data sheet is an extract from a full data sheet \nwith the same product type number(s) and title. A short data sheet is intended \nfor quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request vi a the local NXP Semiconductors sales \noffice. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.\nProduct specification — The information and data provided in a Product \ndata sheet shall define the specification of the product as agreed between \nNXP Semiconductors and its customer , unless NXP Semiconductors and \ncustomer have explicitly agreed otherwis e in writing. In no event however, \nshall an agreement be valid in which the NXP Semiconductors product is \ndeemed to offer functions and qualities beyond those described in the Product data sheet.\n23.3 Disclaimers\nLimited warranty and liability — Information in this document is believed to \nbe accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such info rmation. NXP Semiconductors takes no \nresponsibility for the content in this document if provided by an information source outside of NXP Semiconductors.\nIn no event shall NXP Semiconductors be liable for any indirect, incidental, \npunitive, special or consequential damages (including - without limitation - lost \nprofits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. \nNotwithstanding any damages that customer might incur for any reason \nwhatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale  of NXP Semiconductors.\nRight to make changes — NXP Semiconductors reserves the right to make \nchanges to information published in  this document, including without \nlimitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.Suitability for use — NXP Semiconductors products are not designed, \nauthorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or \nmalfunction of an NXP Semiconductors  product can reasonably be expected \nto result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconducto rs products in such equipment or \napplications and therefore such inclusion and/or use is at the customer’s own risk.\nApplications — Applications that are described herein for any of these \nproducts are for illustrative purpos es only. NXP Semiconductors makes no \nrepresentation or warranty that such applications will be suitable for the \nspecified use without further testing or modification. \nCustomers are responsible for the design and operation of their applications \nand products using NXP Semiconductors products, and NXP Semiconductors \naccepts no liability for any assistance with applications or customer product \ndesign. It is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer’s applications and products planned, as well as fo r the planned application and use of \ncustomer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. \nNXP Semiconductors does not accept any liability related to any default, \ndamage, costs or problem which is based  on any weakness or default in the \ncustomer’s applications or products, or  the application or use by customer’s \nthird party customer(s). Customer is responsible for doing all necessary \ntesting for the customer’s applic ations and products using NXP \nSemiconductors products in order to av oid a default of the applications and \nthe products or of the application or use by customer’s third party customer(s). NXP does not accept  any liability in this respect.\nLimiting values — Stress above one or more limiting values (as defined in \nthe Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) \noperation of the device at these or any other conditions above those given in \nthe Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.\nTerms and conditions of commercial sale — NXP Semiconductors \nproducts are sold subject to the gener al terms and conditions of commercial \nsale, as published at http://www.nxp.com/profile/terms\n, unless otherwise \nagreed in a valid written individual agreement. In case an individual \nagreement is concluded only the terms and conditions of the respective \nagreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer’s general terms and conditions with regard to the purchase of NXP Semiconducto rs products by customer.\nNo offer to sell or license — Nothing in this document may be interpreted or \nconstrued as an offer to sell products t hat is open for acceptance or the grant, \nconveyance or implication of any lic ense under any copyrights, patents or \nother industrial or intellectual property rights.Document status[1][2]Product status[3]Definition\nObjective [short] data sheet Development This  document contains data from the objecti ve specification for product development. \nPreliminary [short] data sheet Qualification This document contains data from the preliminary specification. \nProduct [short] data sheet Production This document contains the product specification. \nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 81 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\nExport control — This document as well as the item(s) described herein \nmay be subject to export control regu lations. Export might require a prior \nauthorization from competent authorities.\nNon-automotive qualified products — Unless this data sheet expressly \nstates that this specific NXP Semicon ductors product is automotive qualified, \nthe product is not suitable for automotive use. It is neither qualified nor tested \nin accordance with automotive testing or application requirements. NXP Semiconductors accepts no liabili ty for inclusion and/or use of \nnon-automotive qualified products in automotive equipment or applications.\nIn the event that customer uses t he product for design-in and use in \nautomotive applications to automotive specifications and standards, customer \n(a) shall use the product without NXP Semiconductors’ warranty of the product for such automotive applicat ions, use and specifications, and (b) \nwhenever customer uses the product for automotive applications beyond \nNXP Semiconductors’ specifications such  use shall be solely at customer’s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive app lications beyond NXP Semiconductors’ \nstandard warranty and NXP Semiconduct ors’ product specifications.\nTranslations — A non-English (translated) version of a document is for \nreference only. The English version shall prevail in case of any discrepancy between the translated and English versions.\n23.4 Trademarks\nNotice: All referenced brands, produc t names, service names and trademarks \nare the property of their respective owners.\nI2C-bus  — logo is a trademark of NXP Semiconductors N.V.\n24. Contact information\nFor more information, please visit: http://www.nxp.com\nFor sales office addresses, please send an email to: salesaddresses@nxp.com\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 82 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n25. Tables\nTable 1. Ordering information. . . . . . . . . . . . . . . . . . . . . .2\nTable 2. Ordering options . . . . . . . . . . . . . . . . . . . . . . . . .2Table 3. Marking codes . . . . . . . . . . . . . . . . . . . . . . . . . .2\nTable 4. Pin description of PCF2129 . . . . . . . . . . . . . . . .5\nTable 5. Register overview  . . . . . . . . . . . . . . . . . . . . . . .8Table 6. Control_1 - contro l and status register 1 \n(address 00h) bit allocation . . . . . . . . . . . . . . .10\nTable 7. Control_1 - contro l and status register 1 \n(address 00h) bit description  . . . . . . . . . . . . . .10\nTable 8. Control_2 - control and status register 2\n(address 01h) bit allocation . . . . . . . . . . . . . . . 11\nTable 9. Control_2 - contro l and status register 2 \n(address 01h) bit description . . . . . . . . . . . . . . 11\nTable 10. Control_3 - contro l and status register 3 \n(address 02h) bit allocation . . . . . . . . . . . . . . .12\nTable 11. Control_3 - control and status register 3\n(address 02h) bit description  . . . . . . . . . . . . . .12\nTable 12. CLKOUT_ctl - CLKOUT control register \n(address 0Fh) bit allocation . . . . . . . . . . . . . . .12\nTable 13. CLKOUT_ctl - CLKOUT control register\n(address 0Fh) bit description  . . . . . . . . . . . . . .12\nTable 14. Temperature measurement period . . . . . . . . . .13Table 15. CLKOUT frequency selection . . . . . . . . . . . . . .14Table 16. Aging_offset - crystal aging offset register \n(address 19h) bit allocation . . . . . . . . . . . . . . .14\nTable 17. Aging_offset - crystal aging offset register \n(address 19h) bit description  . . . . . . . . . . . . . .14\nTable 18. Frequency correction at 25 °C, typical . . . . . . .15Table 19. Power management control bit description. . . .16\nTable 20. Output pin BBS. . . . . . . . . . . . . . . . . . . . . . . . .21\nTable 21. Seconds - seconds and clock integrity \nregister (address 03h) bit allocation . . . . . . . . .25\nTable 22. Seconds - seconds and clock integrity \nregister (address 03h) bit description . . . . . . . .25\nTable 23. Seconds coded in BCD format  . . . . . . . . . . . .26\nTable 24. Minutes - minutes register (address 04h)\nbit allocation . . . . . . . . . . . . . . . . . . . . . . . . . . .26\nTable 25. Minutes - minutes register (address 04h) \nbit description . . . . . . . . . . . . . . . . . . . . . . . . . .26\nTable 26. Hours - hours register (address 05h) \nbit allocation . . . . . . . . . . . . . . . . . . . . . . . . . . .27\nTable 27. Hours - hours register (address 05h) \nbit description  . . . . . . . . . . . . . . . . . . . . . . . . .27\nTable 28. Days - days register (address 06h) \nbit allocation . . . . . . . . . . . . . . . . . . . . . . . . . . .27\nTable 29. Days - days register (address 06h) \nbit description . . . . . . . . . . . . . . . . . . . . . . . . . .27\nTable 30. Weekdays - weekdays register (address 07h) \nbit allocation . . . . . . . . . . . . . . . . . . . . . . . . . . .28\nTable 31. Weekdays - weekdays register (address 07h) \nbit description . . . . . . . . . . . . . . . . . . . . . . . . . .28\nTable 32. Weekday assignments . . . . . . . . . . . . . . . . . . .28\nTable 33. Months - months register (address 08h) \nbit allocation . . . . . . . . . . . . . . . . . . . . . . . . . . .29\nTable 34. Months - months register (address 08h)\nbit description . . . . . . . . . . . . . . . . . . . . . . . . . .29Table 35. Month assignments in BCD format  . . . . . . . . . 29Table 36. Years - years register (address 09h) \nbit allocation  . . . . . . . . . . . . . . . . . . . . . . . . . . 30\nTable 37. Years - years register (address 09h) \nbit description. . . . . . . . . . . . . . . . . . . . . . . . . . 30\nTable 38. Second_alarm - second alarm register \n(address 0Ah) bit allocation  . . . . . . . . . . . . . . 33\nTable 39. Second_alarm - second alarm register \n(address 0Ah) bit description . . . . . . . . . . . . . . 33\nTable 40. Minute_alarm - minute alarm register \n(address 0Bh) bit allocation  . . . . . . . . . . . . . . 33\nTable 41. Minute_alarm - minute alarm register\n(address 0Bh) bit description . . . . . . . . . . . . . . 33\nTable 42. Hour_alarm - hour alarm register \n(address 0Ch) bit allocation  . . . . . . . . . . . . . . 34\nTable 43. Hour_alarm - hour alarm register \n(address 0Ch) bit description  . . . . . . . . . . . . . 34\nTable 44. Day_alarm - day alarm register \n(address 0Dh) bit allocation  . . . . . . . . . . . . . . 34\nTable 45. Day_alarm - day alarm register \n(address 0Dh) bit description . . . . . . . . . . . . . . 34\nTable 46. Weekday_alarm - weekday alarm register \n(address 0Eh) bit allocation  . . . . . . . . . . . . . . 35\nTable 47. Weekday_alarm - weekday alarm register \n(address 0Eh) bit description . . . . . . . . . . . . . . 35\nTable 48. Watchdg_tim_ctl - watchdog timer control \nregister (address 10h) bit allocation  . . . . . . . . 36\nTable 49. Watchdg_tim_ctl - watchdog timer control \nregister (address 10h) bit description  . . . . . . . 36\nTable 50. Watchdg_tim_val - watchdog timer value\nregister (address 11h) bit allocation  . . . . . . . . 36\nTable 51. Watchdg_tim_val - watchdog timer value \nregister (address 11h) bit description. . . . . . . . 36\nTable 52. Programmable watchdog timer  . . . . . . . . . . . . 37Table 53. Flag location in register Control_2 . . . . . . . . . . 38\nTable 54. Example values in register Control_2  . . . . . . . 39\nTable 55. Example to clear only AF (bit 4). . . . . . . . . . . . 39Table 56. Example to clear only MSF (bit 7) . . . . . . . . . . 39\nTable 57. Timestp_ctl - timestamp control register \n(address 12h) bit allocation . . . . . . . . . . . . . . . 41\nTable 58. Timestp_ctl - timestamp control register \n(address 12h) bit description . . . . . . . . . . . . . . 41\nTable 59. Sec_timestp - second timestamp register \n(address 13h) bit allocation . . . . . . . . . . . . . . . 41\nTable 60. Sec_timestp - second timestamp register \n(address 13h) bit description . . . . . . . . . . . . . . 41\nTa\nble 61. Min_timestp - minute timestamp register\n(address 14h) bit allocation . . . . . . . . . . . . . . . 42\nTable 62. Min_timestp - minute timestamp register \n(address 14h) bit description . . . . . . . . . . . . . . 42\nTable 63. Hour_timestp - hour timestamp register \n(address 15h) bit allocation . . . . . . . . . . . . . . . 42\nTable 64. Hour_timestp - hour timestamp register \n(address 15h) bit description . . . . . . . . . . . . . . 42\nTable 65. Day_timestp - day timestamp register \n(address 16h) bit allocation . . . . . . . . . . . . . . . 43\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 83 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\nTable 66. Day_timestp - day timestamp register \n(address 16h) bit description  . . . . . . . . . . . . . .43\nTable 67. Mon_timestp - month timestamp register \n(address 17h) bit allocation . . . . . . . . . . . . . . .43\nTable 68. Mon_timestp - month timestamp register \n(address 17h) bit description  . . . . . . . . . . . . . .43\nTable 69. Year_timestp - year timestamp register \n(address 18h) bit allocation . . . . . . . . . . . . . . .43\nTable 70. Year_timestp - year timestamp register \n(address 18h) bit description  . . . . . . . . . . . . . .43\nTable 71. Battery switch-over and timestamp. . . . . . . . . .44\nTable 72. Effect of bits MI and SI on pin INT  and \nbit MSF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .46\nTable 73. First increment of time circuits after \nstop release  . . . . . . . . . . . . . . . . . . . . . . . . . . .50\nTable 74. Interface selection input pin IFS . . . . . . . . . . . .51\nTable 75. Serial interface . . . . . . . . . . . . . . . . . . . . . . . . .52\nTable 76. Command byte definition . . . . . . . . . . . . . . . . .52Table 77. I\n2C slave address byte . . . . . . . . . . . . . . . . . . .56\nTable 78. Limiting values . . . . . . . . . . . . . . . . . . . . . . . . .58Table 79. Static characteristics  . . . . . . . . . . . . . . . . . . . .59Table 80. Frequency characteristics  . . . . . . . . . . . . . . . .64\nTable 81. SPI-bus characteristics  . . . . . . . . . . . . . . . . . .66\nTable 82. I\n2C-bus characteristics . . . . . . . . . . . . . . . . . . .68\nTable 83. Selection of Real-Time Clocks . . . . . . . . . . . . .75\nTable 84. Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . .77\nTable 85. Revision history  . . . . . . . . . . . . . . . . . . . . . . . .79\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 84 of 86NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n26. Figures\nFig 1. Block diagram of PCF2129 . . . . . . . . . . . . . . . . . .3\nFig 2. Pin configuration for PCF2129AT (SO20) . . . . . . .4Fig 3. Pin configuration for PCF2129T (SO16) . . . . . . . .4\nFig 4. Position of the stubs from the package assembly \nprocess  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4\nFig 5. Handling address registers  . . . . . . . . . . . . . . . . . .6Fig 6. Battery switch-over behavior in standard mode \nwith bit BIE set logic 1 (enabled) . . . . . . . . . . . . .18\nFig 7. Battery switch-over be havior in direct switching \nmode with bit BIE set logic 1 (enabled) . . . . . . . .19\nFig 8. Battery switch-over circuit, simplified block \ndiagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20\nFig 9. Battery low detection behavior with bit BLIE set \nlogic 1 (enabled)  . . . . . . . . . . . . . . . . . . . . . . . . .21\nFig 10. Typical driving capability of V\nBBS: (V BBS - V DD) \nwith respect to the output load current I BBS. . . . .22\nFig 11. Power failure event due to battery discharge: \nreset occurs . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23\nFig 12. Dependency between POR and oscillator . . . . . .24\nFig 13. Power-On Reset (POR) system. . . . . . . . . . . . . .24Fig 14. Power-On Reset Override (PORO) sequence, \nvalid for both I\n2C-bus and SPI-bus  . . . . . . . . . . .25\nFig 15. Data flow of the time function. . . . . . . . . . . . . . . .30Fig 16. Access time for read/write operations . . . . . . . . .31\nFig 17. Alarm function block diagram. . . . . . . . . . . . . . . .32\nFig 18. Alarm flag timing diagram  . . . . . . . . . . . . . . . . . .35\nFig 19. WD_CD set logic 1: watchdog activates an\ninterrupt when timed out  . . . . . . . . . . . . . . . . . . .38\nFig 20. Timestamp detection with two push-buttons \non the TS\n pin (for example, for tamper detection)39\nFig 21. Interrupt block diagram  . . . . . . . . . . . . . . . . . . . .45\nFig 22. INT  example for SI and MI when TI_TP\nis logic 1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .46\nFig 23. INT  example for SI and MI when TI_TP\nis logic 0. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .46\nFig 24. Example of shortening the INT  pulse by\nclearing the MSF flag. . . . . . . . . . . . . . . . . . . . . .47\nFig 25. AF timing diagram . . . . . . . . . . . . . . . . . . . . . . . .48Fig 26. STOP bit functional diagram . . . . . . . . . . . . . . . .49\nFig 27. STOP bit release timing. . . . . . . . . . . . . . . . . . . .50Fig 28. Interface selection . . . . . . . . . . . . . . . . . . . . . . . .51\nFig 29. SDI, SDO configurations . . . . . . . . . . . . . . . . . . .51\nFig 30. Data transfer overview. . . . . . . . . . . . . . . . . . . . .52Fig 31. SPI-bus write example. . . . . . . . . . . . . . . . . . . . .53\nFig 32. SPI-bus read example . . . . . . . . . . . . . . . . . . . . .53\nFig 33. Bit transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .54Fig 34. Definition of START and STOP conditions. . . . . .54\nFig 35. System configuration . . . . . . . . . . . . . . . . . . . . . .55\nFig 36. Acknowledgement on the I\n2C-bus . . . . . . . . . . . .55\nFig 37. Bus protocol, writing to registers . . . . . . . . . . . . .56\nFig 38. Bus protocol, reading from registers . . . . . . . . . .56\nFig 39. Device diode protection diagram of PCF2129 . . .57Fig 40. I\nOL on pin SDA/CE . . . . . . . . . . . . . . . . . . . . . . . .61\nFig 41. I DD as a function of temperature  . . . . . . . . . . . . .61\nFig 42. I DD as a function of V DD. . . . . . . . . . . . . . . . . . . .62\nFig 43. Typical I DD as a function of the power management settings . . . . . . . . . . . . . . . . . . . . . 63\nFig 44. Typical characteristic  of frequency with respect to \ntemperature of PCF2129AT  . . . . . . . . . . . . . . . . 65\nFig 45. Typical characteristic  of frequency with respect to \ntemperature of PCF2129T  . . . . . . . . . . . . . . . . . 65\nFig 46. SPI-bus timing. . . . . . . . . . . . . . . . . . . . . . . . . . . 67\nFig 47. I2C-bus timing diagram; rise and fall times refer to \n30 % and 70 % . . . . . . . . . . . . . . . . . . . . . . . . . . 69\nFig 48. General application diagram . . . . . . . . . . . . . . . . 70Fig 49. Package outline SOT163-1 (SO20) of \nPCF2129AT. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71\nFig 50. Package outline SOT162-1 (SO16) of \nPCF2129T. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72\nFig 51. Footprint information for reflow soldering \nof SOT163-1 (SO20) of PCF2129AT. . . . . . . . . . 73\nFig 52. Footprint information for reflow soldering \nof SOT162-1 (SO16) of PCF2129T. . . . . . . . . . . 74\nPCF2129 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights res erved.\nProduct data sheet Rev. 7 — 19 December 2014 85 of 86continued >>NXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n27. Contents\n1 General description . . . . . . . . . . . . . . . . . . . . . .  1\n2 Features and benefits . . . . . . . . . . . . . . . . . . . .  1\n3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . .  24 Ordering information. . . . . . . . . . . . . . . . . . . . .  2\n4.1 Ordering options . . . . . . . . . . . . . . . . . . . . . . . .  2\n5 Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  2\n6 Block diagram  . . . . . . . . . . . . . . . . . . . . . . . . . .  37 Pinning information. . . . . . . . . . . . . . . . . . . . . .  4\n7.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  4\n7.2 Pin description  . . . . . . . . . . . . . . . . . . . . . . . . .  5\n8 Functional description  . . . . . . . . . . . . . . . . . . .  6\n8.1 Register overview . . . . . . . . . . . . . . . . . . . . . . .  6\n8.2 Control registers . . . . . . . . . . . . . . . . . . . . . . .  108.2.1 Register Control_1 . . . . . . . . . . . . . . . . . . . . .  10\n8.2.2 Register Control_2 . . . . . . . . . . . . . . . . . . . . .  11\n8.2.3 Register Control_3 . . . . . . . . . . . . . . . . . . . . .  128.3 Register CLKOUT_ctl . . . . . . . . . . . . . . . . . . .  12\n8.3.1 Temperature compensated  crystal oscillator  .  13\n8.3.1.1 Temperature measurement  . . . . . . . . . . . . . .  13\n8.3.2 OTP refresh  . . . . . . . . . . . . . . . . . . . . . . . . . .  13\n8.3.3 Clock output . . . . . . . . . . . . . . . . . . . . . . . . . .  13\n8.4 Register Aging_offset . . . . . . . . . . . . . . . . . . .  148.4.1 Crystal aging correction . . . . . . . . . . . . . . . . .  14\n8.5 Power management functions  . . . . . . . . . . . .  16\n8.5.1 Battery switch-over function . . . . . . . . . . . . . .  17\n8.5.1.1 Standard mode . . . . . . . . . . . . . . . . . . . . . . . .  188.5.1.2 Direct switching mode  . . . . . . . . . . . . . . . . . .  198.5.1.3 Battery switch-over disabled: only one power \nsupply (V\nDD) . . . . . . . . . . . . . . . . . . . . . . . . . .  19\n8.5.1.4 Battery switch-over architecture . . . . . . . . . . .  208.5.2 Battery low detection function. . . . . . . . . . . . .  20\n8.5.3 Battery backup supply  . . . . . . . . . . . . . . . . . .  21\n8.6 Oscillator stop detection function . . . . . . . . . .  228.7 Reset function  . . . . . . . . . . . . . . . . . . . . . . . .  23\n8.7.1 Power-On Reset (POR) . . . . . . . . . . . . . . . . .  23\n8.7.2 Power-On Reset Override (PORO)  . . . . . . . .  248.8 Time and date function . . . . . . . . . . . . . . . . . .  25\n8.8.1 Register Seconds . . . . . . . . . . . . . . . . . . . . . .  25\n8.8.2 Register Minutes. . . . . . . . . . . . . . . . . . . . . . .  268.8.3 Register Hours . . . . . . . . . . . . . . . . . . . . . . . .  27\n8.8.4 Register Days . . . . . . . . . . . . . . . . . . . . . . . . .  27\n8.8.5 Register Weekdays. . . . . . . . . . . . . . . . . . . . .  288.8.6 Register Months . . . . . . . . . . . . . . . . . . . . . . .  29\n8.8.7 Register Years  . . . . . . . . . . . . . . . . . . . . . . . .  30\n8.8.8 Setting and reading the time. . . . . . . . . . . . . .  308.9 Alarm function. . . . . . . . . . . . . . . . . . . . . . . . .  328.9.1 Register Second_alarm . . . . . . . . . . . . . . . . .  338.9.2 Register Minute_alarm. . . . . . . . . . . . . . . . . .  338.9.3 Register Hour_alarm . . . . . . . . . . . . . . . . . . .  34\n8.9.4 Register Day_alarm . . . . . . . . . . . . . . . . . . . .  34\n8.9.5 Register Weekday_alarm. . . . . . . . . . . . . . . .  358.9.6 Alarm flag. . . . . . . . . . . . . . . . . . . . . . . . . . . .  35\n8.10 Timer functions. . . . . . . . . . . . . . . . . . . . . . . .  35\n8.10.1 Register Watchdg_tim_ctl  . . . . . . . . . . . . . . .  368.10.2 Register Watchdg_tim_val . . . . . . . . . . . . . . .  36\n8.10.3 Watchdog timer function  . . . . . . . . . . . . . . . .  37\n8.10.4 Pre-defined timers: second and minute \ninterrupt . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38\n8.10.5 Clearing flags . . . . . . . . . . . . . . . . . . . . . . . . .  388.11 Timestamp function . . . . . . . . . . . . . . . . . . . .  398.11.1 Timestamp flag. . . . . . . . . . . . . . . . . . . . . . . .  40\n8.11.2 Timestamp mode . . . . . . . . . . . . . . . . . . . . . .  40\n8.11.3 Timestamp registers. . . . . . . . . . . . . . . . . . . .  418.11.3.1 Register Timestp_ctl  . . . . . . . . . . . . . . . . . . .  41\n8.11.3.2 Register Sec_timestp. . . . . . . . . . . . . . . . . . .  41\n8.11.3.3 Register Min_timestp . . . . . . . . . . . . . . . . . . .  428.11.3.4 Register Hour_timestp . . . . . . . . . . . . . . . . . .  42\n8.11.3.5 Register Day_timestp. . . . . . . . . . . . . . . . . . .  43\n8.11.3.6 Register Mon_timestp  . . . . . . . . . . . . . . . . . .  438.11.3.7 Register Year_timestp . . . . . . . . . . . . . . . . . .  43\n8.11.4 Dependency between Battery switch-over\nand timestamp . . . . . . . . . . . . . . . . . . . . . . . .  44\n8.12 Interrupt output, INT\n. . . . . . . . . . . . . . . . . . . .  44\n8.12.1 Minute and second interrupts. . . . . . . . . . . . .  45\n8.12.2 INT  pulse shortening . . . . . . . . . . . . . . . . . . .  47\n8.12.3 Watchdog timer interrupts  . . . . . . . . . . . . . . .  478.12.4 Alarm interrupts . . . . . . . . . . . . . . . . . . . . . . .  478.12.5 Timestamp interrupts . . . . . . . . . . . . . . . . . . .  48\n8.12.6 Battery switch-over interrupts  . . . . . . . . . . . .  48\n8.12.7 Battery low detection interrupts . . . . . . . . . . .  488.13 External clock test mode . . . . . . . . . . . . . . . .  48\n8.14 STOP bit function. . . . . . . . . . . . . . . . . . . . . .  49\n9 Interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51\n9.1 SPI-bus interface . . . . . . . . . . . . . . . . . . . . . .  51\n9.1.1 Data transmission  . . . . . . . . . . . . . . . . . . . . .  52\n9.2 I\n2C-bus interface  . . . . . . . . . . . . . . . . . . . . . .  54\n9.2.1 Bit transfer . . . . . . . . . . . . . . . . . . . . . . . . . . .  54\n9.2.2 START and STOP conditions. . . . . . . . . . . . .  54\n9.2.3 System configuration . . . . . . . . . . . . . . . . . . .  549.2.4 Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . .  55\n9.2.5 I\n2C-bus protocol . . . . . . . . . . . . . . . . . . . . . . .  55\n9.3 Bus communication and battery backup\noperation . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56\n10 Internal circuitry  . . . . . . . . . . . . . . . . . . . . . . .  57\nNXP Semiconductors PCF2129\nAccurate RTC with integrated quartz crystal for industrial applications\n© NXP Semiconductors N.V. 2014. All rights reserved.\nFor more information, please visit: http://www.nxp.com\nFor sales office addresses, please se nd an email to: salesaddresses@nxp.com\nDate of release: 19 December 2014\nDocument identifier: PCF2129Please be aware that important notices concerning this document and the product(s)\ndescribed herein, have been included in section ‘Legal information’. 11 Safety notes . . . . . . . . . . . . . . . . . . . . . . . . . . .  57\n12 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . .  5813 Static characteristics. . . . . . . . . . . . . . . . . . . .  59\n13.1 Current consumption characteristics, typical  .  61\n13.2 Frequency characteristics. . . . . . . . . . . . . . . .  64\n14 Dynamic characteristics . . . . . . . . . . . . . . . . .  66\n14.1 SPI-bus timing characteristics  . . . . . . . . . . . .  66\n14.2 I\n2C-bus timing characteristics .  . . . . . . . . . . . .  68\n15 Application information. . . . . . . . . . . . . . . . . .  70\n16 Package outline . . . . . . . . . . . . . . . . . . . . . . . .  71\n17 Packing information  . . . . . . . . . . . . . . . . . . . .  73\n17.1 Tape and reel information . . . . . . . . . . . . . . . .  73\n18 Soldering  . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  73\n18.1 Footprint information. . . . . . . . . . . . . . . . . . . .  73\n19 Appendix  . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  75\n19.1 Real-Time Clock selection  . . . . . . . . . . . . . . .  75\n20 Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . .  7721 References . . . . . . . . . . . . . . . . . . . . . . . . . . . .  78\n22 Revision history. . . . . . . . . . . . . . . . . . . . . . . .  79\n23 Legal information. . . . . . . . . . . . . . . . . . . . . . .  80\n23.1 Data sheet status . . . . . . . . . . . . . . . . . . . . . .  80\n23.2 Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . .  80\n23.3 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . .  80\n23.4 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . .  81\n24 Contact information. . . . . . . . . . . . . . . . . . . . .  8125 Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  82\n26 Figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  84\n27 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  85\n"}]
!==============================================================================!
### Component Summary: PCF2129T/2

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 1.8 V to 4.2 V
  - Backup Battery Voltage: 1.8 V to 4.2 V
- **Current Ratings**: 
  - Supply Current: 
    - Typical: 0.70 µA at VDD = 3.3 V (inactive interface)
    - Active (I2C-bus at 400 kHz): 200 µA
    - Active (SPI-bus at 6.5 MHz): 800 µA
- **Power Consumption**: 
  - Low supply current: 0.70 µA (typical)
- **Operating Temperature Range**: 
  - -40°C to +85°C
- **Package Type**: 
  - SO16 (SOT162-1)
- **Special Features**: 
  - Integrated Temperature Compensated Crystal Oscillator (TCXO)
  - Timestamp function with interrupt capability
  - Programmable watchdog timer
  - Battery backup switch-over circuit
  - Supports both I2C-bus and SPI-bus interfaces
- **Moisture Sensitive Level**: 
  - JEDEC J-STD-020E: Level 1

#### Description:
The **PCF2129** is a CMOS Real-Time Clock (RTC) and calendar that integrates a Temperature Compensated Crystal Oscillator (TCXO) along with a 32.768 kHz quartz crystal. This component is designed for high accuracy and low power consumption, making it suitable for various applications requiring precise timekeeping.

#### Typical Applications:
- **Electronic Metering**: Used in devices for measuring electricity, water, and gas consumption.
- **Precision Timekeeping**: Ideal for applications that require accurate time tracking.
- **GPS Equipment**: Enhances the time to first fix in GPS systems.
- **Industrial Automation**: Suitable for applications needing accurate process timing and long-term unattended operation.
- **Consumer Electronics**: Can be used in devices that require real-time clock functionality.

This summary encapsulates the essential features and specifications of the PCF2129T/2, highlighting its capabilities and typical use cases in electronic applications.