Implementation;Synthesis;RootName:spi_test
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_div_1MHZ_1KHZ|clk_out_inferred_clock which controls 11 sequential elements including test_constants_spi_0.da[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||spi_test.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\spi_test.srr'/linenumber/126||test_constants_spi.v(36);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\test_constants_spi.v'/linenumber/36
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock which controls 18 sequential elements including clock_div_1MHZ_1KHZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. ||spi_test.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\spi_test.srr'/linenumber/127||clock_div_1mhz_1khz.v(22);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\clock_div_1mhz_1khz.v'/linenumber/22
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CLK_26MHZ|GLA_inferred_clock which controls 35 sequential elements including clock_div_26MHZ_1MHZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. ||spi_test.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\spi_test.srr'/linenumber/128||clock_div_26mhz_1mhz.v(22);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\clock_div_26mhz_1mhz.v'/linenumber/22
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_26MHZ_1MHZ_0.clk_out"||spi_test.srr(248);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\spi_test.srr'/linenumber/248||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clock_div_1MHZ_1KHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_1KHZ_0.clk_out"||spi_test.srr(250);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\spi_test.srr'/linenumber/250||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CLK_26MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_26MHZ_0.GLA"||spi_test.srr(252);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\spi_test.srr'/linenumber/252||null;null
Implementation;Synthesis|| MT320 ||@N: Timing report estimates place and route data. Please look at the place and route timing report for final timing.||spi_test.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\spi_test.srr'/linenumber/269||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints cover only FF-to-FF paths associated with the clock.||spi_test.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\spi_test.srr'/linenumber/271||null;null
Implementation;Synthesis||(null)||Please refer to the log file for details about 6 Warning(s)||spi_test.srr;liberoaction://open_report/file/spi_test.srr||(null);(null)
Implementation;Compile;RootName:spi_test
Implementation;Compile||(null)||Please refer to the log file for details about 5 Warning(s) , 2 Info(s)||spi_test_compile_log.rpt;liberoaction://open_report/file/spi_test_compile_log.rpt||(null);(null)
HelpInfo,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\mbin\assistant
