I 000051 55 980           1687968070514 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 13))
	(_version ve8)
	(_time 1687968070515 2023.06.28 19:31:10)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code cc9f90999a9b99da9bc9d596c9cacdcacfcac4cac5)
	(_ent
		(_time 1687968070510)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 14(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 15(_arch(_uni))))
		(_sig(_int next_state 0 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 980           1687968083713 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 13))
	(_version ve8)
	(_time 1687968083714 2023.06.28 19:31:23)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 50575753550705460755490a555651565356585659)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 14(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 15(_arch(_uni))))
		(_sig(_int next_state 0 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 992           1687968083726 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 82))
	(_version ve8)
	(_time 1687968083727 2023.06.28 19:31:23)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 60676760363762776660753a656661666366686669)
	(_ent
		(_time 1687968083721)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 83(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 84(_arch(_uni))))
		(_sig(_int next_state 0 0 84(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__96(_arch 1 0 96(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 980           1687968169520 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 13))
	(_version ve8)
	(_time 1687968169521 2023.06.28 19:32:49)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 8484828a85d3d192d3819dde8182858287828c828d)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 14(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 15(_arch(_uni))))
		(_sig(_int next_state 0 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 992           1687968169526 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 82))
	(_version ve8)
	(_time 1687968169527 2023.06.28 19:32:49)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 8484828ad6d38693828491de8182858287828c828d)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 83(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 84(_arch(_uni))))
		(_sig(_int next_state 0 0 84(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__96(_arch 1 0 96(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 980           1687968207928 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687968207929 2023.06.28 19:33:27)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 8b8dde85dcdcde9ddc8e92d18e8d8a8d888d838d82)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 994           1687968207935 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 87))
	(_version ve8)
	(_time 1687968207936 2023.06.28 19:33:27)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 9a9ccf959dcd988d9c9a8fc09f9c9b9c999c929c93)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 88(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 89(_arch(_uni))))
		(_sig(_int next_state 0 0 89(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__101(_arch 1 0 101(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 980           1687968211965 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687968211966 2023.06.28 19:33:31)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 5a5d0f590e0d0f4c0d5f43005f5c5b5c595c525c53)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 994           1687968211971 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 87))
	(_version ve8)
	(_time 1687968211972 2023.06.28 19:33:31)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 5a5d0f595d0d584d5c5a4f005f5c5b5c595c525c53)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 88(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 89(_arch(_uni))))
		(_sig(_int next_state 0 0 89(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__101(_arch 1 0 101(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 980           1687968325692 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687968325693 2023.06.28 19:35:25)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 90c5909f95c7c586c79589ca959691969396989699)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 994           1687968325702 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 87))
	(_version ve8)
	(_time 1687968325703 2023.06.28 19:35:25)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code a0f5a0f7f6f7a2b7a6a0b5faa5a6a1a6a3a6a8a6a9)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 88(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 89(_arch(_uni))))
		(_sig(_int next_state 0 0 89(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__101(_arch 1 0 101(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 969           1687968325730 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687968325731 2023.06.28 19:35:25)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code bfeabfebece8eaa9eeb0a6e5bab9beb9bcb9b7b9b6)
	(_ent
		(_time 1687968325726)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_sig(_int inp -1 0 22(_arch(_uni))))
		(_sig(_int outp -1 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 43 (mealymachine_tb))
	(_version ve8)
	(_time 1687968325736 2023.06.28 19:35:25)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code bfebefebece9e8a8bbbeade5ebb9eab9bcb9b7bae9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 969           1687968325753 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687968325754 2023.06.28 19:35:25)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code cf9acf9acf98cdd8cfc1da95cac9cec9ccc9c7c9c6)
	(_ent
		(_time 1687968325748)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_sig(_int inp -1 0 22(_arch(_uni))))
		(_sig(_int outp -1 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 43 (mooremachine_tb))
	(_version ve8)
	(_time 1687968325759 2023.06.28 19:35:25)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code cf9b9f9a9c9998d8cbcedd959bc99ac9ccc9c7ca99)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687968387359 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687968387360 2023.06.28 19:36:27)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 782c7979752f2d6e2f7d61227d7e797e7b7e707e71)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 994           1687968387365 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 87))
	(_version ve8)
	(_time 1687968387366 2023.06.28 19:36:27)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 782c7979262f7a6f7e786d227d7e797e7b7e707e71)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 88(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 89(_arch(_uni))))
		(_sig(_int next_state 0 0 89(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__101(_arch 1 0 101(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1112          1687968387382 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687968387383 2023.06.28 19:36:27)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 88dc898685dfdd9edf8b91d28d8e898e8b8e808e81)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 71 (mealymachine_tb))
	(_version ve8)
	(_time 1687968387390 2023.06.28 19:36:27)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 97c2c69895c1c080939685cdc391c29194919f92c1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 969           1687968387411 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687968387412 2023.06.28 19:36:27)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code a7f3a6f0f6f0a5b0a7a9b2fda2a1a6a1a4a1afa1ae)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_sig(_int inp -1 0 22(_arch(_uni))))
		(_sig(_int outp -1 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 43 (mooremachine_tb))
	(_version ve8)
	(_time 1687968387415 2023.06.28 19:36:27)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code a7f2f6f0a5f1f0b0a3a6b5fdf3a1f2a1a4a1afa2f1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687968572494 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687968572495 2023.06.28 19:39:32)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 9d92c892cccac88bca9884c7989b9c9b9e9b959b94)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 994           1687968572500 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 87))
	(_version ve8)
	(_time 1687968572501 2023.06.28 19:39:32)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code ada2f8faaffaafbaabadb8f7a8abacabaeaba5aba4)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 88(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 89(_arch(_uni))))
		(_sig(_int next_state 0 0 89(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__101(_arch 1 0 101(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 66 (mealymachine_tb))
	(_version ve8)
	(_time 1687968572528 2023.06.28 19:39:32)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code ccc2c9999a9a9bdbc8cdde9698ca99cacfcac4c99a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 969           1687968572548 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687968572549 2023.06.28 19:39:32)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code dcd3898ed98bdecbdcd2c986d9dadddadfdad4dad5)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_sig(_int inp -1 0 22(_arch(_uni))))
		(_sig(_int outp -1 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 43 (mooremachine_tb))
	(_version ve8)
	(_time 1687968572555 2023.06.28 19:39:32)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code dcd2d98e8a8a8bcbd8ddce8688da89dadfdad4d98a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687968578768 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687968578769 2023.06.28 19:39:38)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 267123222571733071233f7c2320272025202e202f)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 994           1687968578774 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 87))
	(_version ve8)
	(_time 1687968578775 2023.06.28 19:39:38)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 26712322767124312026337c2320272025202e202f)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 88(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 89(_arch(_uni))))
		(_sig(_int next_state 0 0 89(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__101(_arch 1 0 101(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1096          1687968578801 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687968578802 2023.06.28 19:39:38)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 461143444511135016175f1c4340474045404e404f)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 66 (mealymachine_tb))
	(_version ve8)
	(_time 1687968578812 2023.06.28 19:39:38)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 55030056550302425154470f0153005356535d5003)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 969           1687968578841 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687968578842 2023.06.28 19:39:38)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 7522707426227762757b602f7073747376737d737c)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_sig(_int inp -1 0 22(_arch(_uni))))
		(_sig(_int outp -1 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 43 (mooremachine_tb))
	(_version ve8)
	(_time 1687968578845 2023.06.28 19:39:38)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 75232074752322627174672f2173207376737d7023)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687968736874 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687968736875 2023.06.28 19:42:16)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code c4c39391c59391d293c1dd9ec1c2c5c2c7c2ccc2cd)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 994           1687968736880 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 87))
	(_version ve8)
	(_time 1687968736881 2023.06.28 19:42:16)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code c4c393919693c6d3c2c4d19ec1c2c5c2c7c2ccc2cd)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 88(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 89(_arch(_uni))))
		(_sig(_int next_state 0 0 89(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__101(_arch 1 0 101(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1157          1687968736898 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687968736899 2023.06.28 19:42:16)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code d3d48481d58486c586d4ca89d6d5d2d5d0d5dbd5da)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 99 (mealymachine_tb))
	(_version ve8)
	(_time 1687968736907 2023.06.28 19:42:16)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code e3e5e4b0e5b5b4f4e7e2f1b9b7e5b6e5e0e5ebe6b5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 969           1687968736931 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687968736932 2023.06.28 19:42:16)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code f3f4a4a3a6a4f1e4f3fde6a9f6f5f2f5f0f5fbf5fa)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_sig(_int inp -1 0 22(_arch(_uni))))
		(_sig(_int outp -1 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 43 (mooremachine_tb))
	(_version ve8)
	(_time 1687968736935 2023.06.28 19:42:16)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code f3f5f4a3f5a5a4e4f7f2e1a9a7f5a6f5f0f5fbf6a5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687968788218 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687968788219 2023.06.28 19:43:08)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 540653575503014203514d0e5152555257525c525d)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 994           1687968788224 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 87))
	(_version ve8)
	(_time 1687968788225 2023.06.28 19:43:08)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 54065357060356435254410e5152555257525c525d)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 88(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 89(_arch(_uni))))
		(_sig(_int next_state 0 0 89(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__101(_arch 1 0 101(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1157          1687968788263 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687968788264 2023.06.28 19:43:08)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 82d0858c85d5d794d58c9bd88784838481848a848b)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687968788272 2023.06.28 19:43:08)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 82d1d58c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 969           1687968788294 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687968788295 2023.06.28 19:43:08)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code a2f0a5f5f6f5a0b5a2acb7f8a7a4a3a4a1a4aaa4ab)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_sig(_int inp -1 0 22(_arch(_uni))))
		(_sig(_int outp -1 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 43 (mooremachine_tb))
	(_version ve8)
	(_time 1687968788298 2023.06.28 19:43:08)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code a2f1f5f5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687968964423 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687968964424 2023.06.28 19:46:04)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 9f919890ccc8ca89cfcd86c59a999e999c99979996)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 992           1687968964433 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687968964434 2023.06.28 19:46:04)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code aea0a9f9adf9acb9a8aebbf4aba8afa8ada8a6a8a7)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1157          1687968964468 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687968964469 2023.06.28 19:46:04)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code cec0c99b9e999bd899c0d794cbc8cfc8cdc8c6c8c7)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687968964472 2023.06.28 19:46:04)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code cec1999b9e9899d9cacfdc949ac89bc8cdc8c6cb98)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 969           1687968964489 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687968964490 2023.06.28 19:46:04)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code ddd3da8fdf8adfcaddd3c887d8dbdcdbdedbd5dbd4)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_sig(_int inp -1 0 22(_arch(_uni))))
		(_sig(_int outp -1 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 43 (mooremachine_tb))
	(_version ve8)
	(_time 1687968964493 2023.06.28 19:46:04)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code ddd28a8f8c8b8acad9dccf8789db88dbdedbd5d88b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687968977877 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687968977878 2023.06.28 19:46:17)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 2c7979287a7b793a7c7e3576292a2d2a2f2a242a25)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 992           1687968977888 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687968977889 2023.06.28 19:46:17)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 3b6e6e3e3f6c392c3d3b2e613e3d3a3d383d333d32)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1157          1687968977916 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687968977917 2023.06.28 19:46:17)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 4b1e1e491c1c1e5d1c4552114e4d4a4d484d434d42)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687968977920 2023.06.28 19:46:17)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 5b0f5e580c0d0c4c5f5a49010f5d0e5d585d535e0d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 969           1687968977934 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687968977935 2023.06.28 19:46:17)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 6a3f3f6a6d3d687d6a647f306f6c6b6c696c626c63)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_sig(_int inp -1 0 22(_arch(_uni))))
		(_sig(_int outp -1 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 43 (mooremachine_tb))
	(_version ve8)
	(_time 1687968977938 2023.06.28 19:46:17)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 6a3e6f6a3e3c3d7d6e6b78303e6c3f6c696c626f3c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687969075389 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687969075390 2023.06.28 19:47:55)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 171216101540420147450e4d1211161114111f111e)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 992           1687969075395 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687969075396 2023.06.28 19:47:55)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 17121610464015001117024d1211161114111f111e)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1157          1687969075420 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969075421 2023.06.28 19:47:55)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 373236323560622160392e6d3231363134313f313e)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687969075430 2023.06.28 19:47:55)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 37336632356160203336256d6331623134313f3261)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 969           1687969075454 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969075455 2023.06.28 19:47:55)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 56535755060154415658430c5350575055505e505f)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_sig(_int inp -1 0 22(_arch(_uni))))
		(_sig(_int outp -1 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 43 (mooremachine_tb))
	(_version ve8)
	(_time 1687969075458 2023.06.28 19:47:55)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 56520755550001415257440c0250035055505e5300)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687969111909 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687969111910 2023.06.28 19:48:31)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code bbeebcefececeeadebe9a2e1bebdbabdb8bdb3bdb2)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 992           1687969111915 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687969111916 2023.06.28 19:48:31)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code bbeebcefbfecb9acbdbbaee1bebdbabdb8bdb3bdb2)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1157          1687969111943 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969111944 2023.06.28 19:48:31)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code da8fdd888e8d8fcc8dd4c380dfdcdbdcd9dcd2dcd3)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687969111953 2023.06.28 19:48:31)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code eabebdb9bebcbdfdeeebf8b0beecbfece9ece2efbc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 969           1687969111975 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969111976 2023.06.28 19:48:31)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code faaffdaafdadf8edfaf4efa0fffcfbfcf9fcf2fcf3)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_sig(_int inp -1 0 22(_arch(_uni))))
		(_sig(_int outp -1 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 43 (mooremachine_tb))
	(_version ve8)
	(_time 1687969111979 2023.06.28 19:48:31)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code faaeadaaaeacadedfefbe8a0aefcaffcf9fcf2ffac)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687969185695 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687969185696 2023.06.28 19:49:45)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code f0a3f7a0f5a7a5e6a0a2e9aaf5f6f1f6f3f6f8f6f9)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 992           1687969185701 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687969185702 2023.06.28 19:49:45)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 00530006565702170600155a050601060306080609)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1157          1687969185730 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969185731 2023.06.28 19:49:45)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 1f4c1f184c484a09481106451a191e191c19171916)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687969185734 2023.06.28 19:49:45)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 1f4d4f184c4948081b1e0d454b194a191c19171a49)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1136          1687969185749 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969185750 2023.06.28 19:49:45)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 2f7c2f2b2f782d38292e3a752a292e292c29272926)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_sig(_int inp -1 0 22(_arch(_uni))))
		(_sig(_int outp -1 0 24(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 74 (mooremachine_tb))
	(_version ve8)
	(_time 1687969185757 2023.06.28 19:49:45)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 2f7d7f2b7c7978382b2e3d757b297a292c29272a79)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687969286146 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687969286147 2023.06.28 19:51:26)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 555404565502004305074c0f5053545356535d535c)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 992           1687969286152 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687969286153 2023.06.28 19:51:26)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 55540456060257425351400f5053545356535d535c)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1157          1687969286185 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969286186 2023.06.28 19:51:26)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 8485d58a85d3d192d38a9dde8182858287828c828d)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687969286189 2023.06.28 19:51:26)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 8484858a85d2d393808596ded082d18287828c81d2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1136          1687969286207 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969286208 2023.06.28 19:51:26)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 9495c59bc6c39683929581ce9192959297929c929d)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_sig(_int inp -1 0 22(_arch(_uni))))
		(_sig(_int outp -1 0 24(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 74 (mooremachine_tb))
	(_version ve8)
	(_time 1687969286211 2023.06.28 19:51:26)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 9494959b95c2c383909586cec092c19297929c91c2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687969298235 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687969298236 2023.06.28 19:51:38)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 93c4c39c95c4c685c3c18ac99695929590959b959a)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 992           1687969298241 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687969298242 2023.06.28 19:51:38)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 93c4c39cc6c49184959786c99695929590959b959a)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1157          1687969298259 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969298260 2023.06.28 19:51:38)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code a3f4f3f4a5f4f6b5f4adbaf9a6a5a2a5a0a5aba5aa)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687969298263 2023.06.28 19:51:38)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code b2e4b2e6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1136          1687969298278 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969298279 2023.06.28 19:51:38)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code c29592979695c0d5c4c3d798c7c4c3c4c1c4cac4cb)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_sig(_int inp -1 0 22(_arch(_uni))))
		(_sig(_int outp -1 0 24(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 74 (mooremachine_tb))
	(_version ve8)
	(_time 1687969298282 2023.06.28 19:51:38)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code c294c297c59495d5c6c3d09896c497c4c1c4cac794)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687969375430 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687969375431 2023.06.28 19:52:55)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 174541101540420147450e4d1211161114111f111e)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 992           1687969375436 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687969375437 2023.06.28 19:52:55)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 26747022767124312022337c2320272025202e202f)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1157          1687969375457 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969375458 2023.06.28 19:52:55)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 366460333561632061382f6c3330373035303e303f)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687969375461 2023.06.28 19:52:55)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 36653033356061213237246c6230633035303e3360)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687969375476 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969375477 2023.06.28 19:52:55)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 46141044161144514047531c4340474045404e404f)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 24(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 74 (mooremachine_tb))
	(_version ve8)
	(_time 1687969375480 2023.06.28 19:52:55)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 55065356550302425154470f0153005356535d5003)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687969439578 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687969439579 2023.06.28 19:53:59)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code b3e6b4e7b5e4e6a5e3e1aae9b6b5b2b5b0b5bbb5ba)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 992           1687969439584 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687969439585 2023.06.28 19:53:59)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code b3e6b4e7e6e4b1a4b5b7a6e9b6b5b2b5b0b5bbb5ba)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1157          1687969439608 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969439609 2023.06.28 19:53:59)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code d287d580d58587c485dccb88d7d4d3d4d1d4dad4db)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687969439612 2023.06.28 19:53:59)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code d2868580d58485c5d6d3c08886d487d4d1d4dad784)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687969439629 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969439630 2023.06.28 19:53:59)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code e2b7e5b1b6b5e0f5e4e3f7b8e7e4e3e4e1e4eae4eb)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 24(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 74 (mooremachine_tb))
	(_version ve8)
	(_time 1687969439635 2023.06.28 19:53:59)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code f1a5a6a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687969524053 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687969524054 2023.06.28 19:55:24)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code a8affaffa5fffdbef8fab1f2adaea9aeabaea0aea1)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 992           1687969524059 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687969524060 2023.06.28 19:55:24)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code a8affafff6ffaabfa9fbbdf2adaea9aeabaea0aea1)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1157          1687969524085 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969524086 2023.06.28 19:55:24)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code c7c09592c59092d190c9de9dc2c1c6c1c4c1cfc1ce)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687969524089 2023.06.28 19:55:24)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code c7c1c592c59190d0c3c6d59d93c192c1c4c1cfc291)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687969524106 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969524107 2023.06.28 19:55:24)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code e6e1b4b5b6b1e4f1e0e7f3bce3e0e7e0e5e0eee0ef)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 24(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 50(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 74 (mooremachine_tb))
	(_version ve8)
	(_time 1687969524110 2023.06.28 19:55:24)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code e6e0e4b5e5b0b1f1e2e7f4bcb2e0b3e0e5e0eee3b0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687969635494 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687969635495 2023.06.28 19:57:15)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code f5a0a8a5f5a2a0e3a5a7ecaff0f3f4f3f6f3fdf3fc)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 992           1687969635500 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687969635501 2023.06.28 19:57:15)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 05500003565207120456105f0003040306030d030c)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1157          1687969635527 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969635528 2023.06.28 19:57:15)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 2471212025737132732a3d7e2122252227222c222d)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687969635531 2023.06.28 19:57:15)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 24707120257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 969           1687969635545 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969635546 2023.06.28 19:57:15)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 3461313166633623343a216e3132353237323c323d)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_sig(_int inp -1 0 22(_arch(_uni))))
		(_sig(_int outp -1 0 24(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 43 (mooremachine_tb))
	(_version ve8)
	(_time 1687969635549 2023.06.28 19:57:15)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 34606131356263233035266e6032613237323c3162)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687969766261 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687969766262 2023.06.28 19:59:26)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code d2878e80d58587c48280cb88d7d4d3d4d1d4dad4db)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 992           1687969766267 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687969766268 2023.06.28 19:59:26)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code d2878e808685d0c5d381c788d7d4d3d4d1d4dad4db)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1157          1687969766294 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969766295 2023.06.28 19:59:26)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code f2a7aea2f5a5a7e4a5fceba8f7f4f3f4f1f4faf4fb)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687969766298 2023.06.28 19:59:26)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code f2a6fea2f5a4a5e5f6f3e0a8a6f4a7f4f1f4faf7a4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687969766320 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969766321 2023.06.28 19:59:26)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 01545c0756560316070f145b040700070207090708)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687969766330 2023.06.28 19:59:26)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 11451c16154746061510034b451744171217191447)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687969894343 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687969894344 2023.06.28 20:01:34)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 21752125257674377173387b242720272227292728)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1059          1687969894353 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687969894354 2023.06.28 20:01:34)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 2175212576762336272e347b242720272227292728)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
			(line__135(_arch 2 0 135(_prcs(_simple)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000056 55 1157          1687969894387 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969894388 2023.06.28 20:01:34)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 4f1b4f4d1c181a59184156154a494e494c49474946)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687969894391 2023.06.28 20:01:34)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 4f1a1f4d1c1918584b4e5d151b491a494c49474a19)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687969894404 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969894405 2023.06.28 20:01:34)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 5f0b5f5c5f085d4859514a055a595e595c59575956)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687969894408 2023.06.28 20:01:34)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 5f0a0f5c0c0908485b5e4d050b590a595c59575a09)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687969913791 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969913792 2023.06.28 20:01:53)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 1e1843191d491c0918100b441b181f181d18161817)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687969913799 2023.06.28 20:01:53)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 1e1913194e4849091a1f0c444a184b181d18161b48)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687969916531 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687969916532 2023.06.28 20:01:56)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code cccb9b999a9b99da9c9ed596c9cacdcacfcac4cac5)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1059          1687969916537 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687969916538 2023.06.28 20:01:56)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code cccb9b99c99bcedbcac3d996c9cacdcacfcac4cac5)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(4))(_read(2)))))
			(line__135(_arch 2 0 135(_prcs(_simple)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000056 55 1157          1687969916555 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969916556 2023.06.28 20:01:56)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code dcdb8b8e8a8b89ca8bd2c586d9dadddadfdad4dad5)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687969916559 2023.06.28 20:01:56)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code dcdadb8e8a8a8bcbd8ddce8688da89dadfdad4d98a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687969916577 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687969916578 2023.06.28 20:01:56)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code fbfcacabffacf9ecfdf5eea1fefdfafdf8fdf3fdf2)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687969916581 2023.06.28 20:01:56)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code fbfdfcabacadacecfffae9a1affdaefdf8fdf3fead)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687970033710 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687970033711 2023.06.28 20:03:53)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 80d2808e85d7d596d0d299da858681868386888689)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687970033716 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687970033717 2023.06.28 20:03:53)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 80d2808ed6d78297868595da858681868386888689)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000056 55 1157          1687970033753 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687970033754 2023.06.28 20:03:53)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code affdaff8fcf8fab9f8a1b6f5aaa9aea9aca9a7a9a6)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687970033757 2023.06.28 20:03:53)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code affcfff8fcf9f8b8abaebdf5fba9faa9aca9a7aaf9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687970033769 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687970033770 2023.06.28 20:03:53)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code beecbeeabde9bca9b8b0abe4bbb8bfb8bdb8b6b8b7)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687970033773 2023.06.28 20:03:53)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code beedeeeaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687970653765 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687970653766 2023.06.28 20:14:13)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 9e9dc991cec9cb88cecc87c49b989f989d98969897)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687970653771 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687970653772 2023.06.28 20:14:13)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 9e9dc9919dc99c89989b8bc49b989f989d98969897)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687970653857 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687970653858 2023.06.28 20:14:13)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code fcfffdaca6abfdeafcffeea7a4f9aafbf8faaaf9aa)
	(_ent
		(_time 1687970653841)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 1157          1687970653947 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687970653948 2023.06.28 20:14:13)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 5a590a590e0d0f4c0d5443005f5c5b5c595c525c53)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687970653962 2023.06.28 20:14:13)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 5a585a590e0c0d4d5e5b48000e5c0f5c595c525f0c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687970654017 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687970654018 2023.06.28 20:14:14)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 989bc897c6cf9a8f9e968dc29d9e999e9b9e909e91)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687970654038 2023.06.28 20:14:14)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code a8aaa8ffa5feffbfaca9baf2fcaefdaeabaea0adfe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687970817746 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687970817747 2023.06.28 20:16:57)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 2f7d7f2b7c787a397f7d36752a292e292c29272926)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687970817752 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687970817753 2023.06.28 20:16:57)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 2f7d7f2b2f782d38292a3a752a292e292c29272926)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687970817771 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687970817772 2023.06.28 20:16:57)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 3e6c383b62693f283e3d2c65663b68393a38683b68)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 1157          1687970817785 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687970817786 2023.06.28 20:16:57)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 4e1c1e4c1e191b58194057144b484f484d48464847)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687970817789 2023.06.28 20:16:57)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 4e1d4e4c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687970817804 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687970817805 2023.06.28 20:16:57)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 5e0c0e5d5d095c4958504b045b585f585d58565857)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687970817808 2023.06.28 20:16:57)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 5e0d5e5d0e0809495a5f4c040a580b585d58565b08)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687970817835 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687970817836 2023.06.28 20:16:57)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 7d2f7b7c202a7c6b782c6f2625782b7a797b2b782b)
	(_ent
		(_time 1687970817827)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 82 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687970817852 2023.06.28 20:16:57)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 8dde8d83dcdbda9a898c9fd7d98bd88b8e8b8588db)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 980           1687970869917 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687970869918 2023.06.28 20:17:49)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code fbf4f9abacacaeedaba9e2a1fefdfafdf8fdf3fdf2)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687970869923 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687970869924 2023.06.28 20:17:49)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code fbf4f9abffacf9ecfdfeeea1fefdfafdf8fdf3fdf2)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687970869949 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687970869950 2023.06.28 20:17:49)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 1a4d181d424d1b0c1a190841421f4c1d1e1c4c1f4c)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 1157          1687970869964 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687970869965 2023.06.28 20:17:49)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 2a7d7e2e7e7d7f3c7d2433702f2c2b2c292c222c23)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687970869969 2023.06.28 20:17:49)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 2a7c2e2e7e7c7d3d2e2b38707e2c7f2c292c222f7c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687970869989 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687970869990 2023.06.28 20:17:49)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 396e6d3c666e3b2e3f372c633c3f383f3a3f313f30)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687970869993 2023.06.28 20:17:49)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 396f3d3c356f6e2e3d382b636d3f6c3f3a3f313c6f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687970870004 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687970870005 2023.06.28 20:17:50)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 491e4b4b491e485f4d4f5b12114c1f4e4d4f1f4c1f)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687970870013 2023.06.28 20:17:50)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 580e5c5b550e0f4f5c594a020c5e0d5e5b5e505d0e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 980           1687974286652 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687974286653 2023.06.28 21:14:46)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 99cccf9695cecc8fc9cb80c39c9f989f9a9f919f90)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687974286666 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687974286667 2023.06.28 21:14:46)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 99cccf96c6ce9b8e9f9c8cc39c9f989f9a9f919f90)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687974286709 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687974286710 2023.06.28 21:14:46)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code c89dc89dc99fc9dec8cbda9390cd9ecfccce9ecd9e)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 1157          1687974286780 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974286781 2023.06.28 21:14:46)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 164341111541430041180f4c1310171015101e101f)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687974286792 2023.06.28 21:14:46)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 26722122257071312227347c7220732025202e2370)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687974286820 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974286821 2023.06.28 21:14:46)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 3560623066623722333b206f3033343336333d333c)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687974286828 2023.06.28 21:14:46)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 45114247451312524144571f1143104346434d4013)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687974286862 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687974286863 2023.06.28 21:14:46)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 64316564693365726062763f3c6132636062326132)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687974286870 2023.06.28 21:14:46)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 74207375752223637075662e2072217277727c7122)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 980           1687974293102 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687974293103 2023.06.28 21:14:53)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code bfedb9ebece8eaa9efeda6e5bab9beb9bcb9b7b9b6)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687974293108 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687974293109 2023.06.28 21:14:53)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code ce9cc89bcd99ccd9c8cbdb94cbc8cfc8cdc8c6c8c7)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687974293124 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687974293125 2023.06.28 21:14:53)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code de8c8e8c8289dfc8deddcc8586db88d9dad888db88)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 1157          1687974293189 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974293190 2023.06.28 21:14:53)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 1c4e1b1b4a4b490a4b120546191a1d1a1f1a141a15)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687974293203 2023.06.28 21:14:53)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 2c7f7b287a7a7b3b282d3e76782a792a2f2a24297a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687974293258 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974293259 2023.06.28 21:14:53)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 5b095c585f0c594c5d554e015e5d5a5d585d535d52)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687974293268 2023.06.28 21:14:53)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 6a393d6a3e3c3d7d6e6b78303e6c3f6c696c626f3c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687974293299 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687974293300 2023.06.28 21:14:53)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 8ad8db84d2dd8b9c8e8c98d1d28fdc8d8e8cdc8fdc)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687974293314 2023.06.28 21:14:53)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 99cace9695cfce8e9d988bc3cd9fcc9f9a9f919ccf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 980           1687974300813 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687974300814 2023.06.28 21:15:00)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code e5b5b8b6e5b2b0f3b5b7fcbfe0e3e4e3e6e3ede3ec)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687974300819 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687974300820 2023.06.28 21:15:00)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code e5b5b8b6b6b2e7f2e3e0f0bfe0e3e4e3e6e3ede3ec)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687974300844 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687974300845 2023.06.28 21:15:00)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 05555603095204130506175e5d0053020103530053)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 1157          1687974300873 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974300874 2023.06.28 21:15:00)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 2474212025737132732a3d7e2122252227222c222d)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687974300877 2023.06.28 21:15:00)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 24757120257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687974300889 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974300890 2023.06.28 21:15:00)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 3363363666643124353d26693635323530353b353a)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687974300893 2023.06.28 21:15:00)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 3362663635656424373221696735663530353b3665)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687974300907 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687974300908 2023.06.28 21:15:00)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 4313104149144255474551181b4615444745154615)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687974300919 2023.06.28 21:15:00)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 5302065055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 980           1687974451960 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687974451961 2023.06.28 21:17:31)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 4a4816481e1d1f5c1a1853104f4c4b4c494c424c43)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687974451966 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687974451967 2023.06.28 21:17:31)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 4a4816484d1d485d4c4f5f104f4c4b4c494c424c43)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687974451990 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687974451991 2023.06.28 21:17:31)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 696b6369693e687f696a7b32316c3f6e6d6f3f6c3f)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687974452007 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687974452008 2023.06.28 21:17:32)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 797a2078752f2f6f2b796b237b7f2f7f7a7f2b7f7f)
	(_ent
		(_time 1687974452005)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__81(_arch 1 0 81(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__82(_arch 2 0 82(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__83(_arch 3 0 83(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__84(_arch 4 0 84(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687974452053 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974452054 2023.06.28 21:17:32)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code a8aaf4ffa5fffdbeffa6b1f2adaea9aeabaea0aea1)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687974452060 2023.06.28 21:17:32)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code b7b4bbe3b5e1e0a0b3b6a5ede3b1e2b1b4b1bfb2e1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687974452092 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974452093 2023.06.28 21:17:32)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code d7d58b858680d5c0d1d9c28dd2d1d6d1d4d1dfd1de)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687974452102 2023.06.28 21:17:32)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code d7d4db85d58180c0d3d6c58d83d182d1d4d1dfd281)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687974452135 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687974452136 2023.06.28 21:17:32)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 05070e03095204130103175e5d0053020103530053)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687974452151 2023.06.28 21:17:32)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 15161812154342021114074f4113401316131d1043)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 980           1687974474243 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687974474244 2023.06.28 21:17:54)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 535c51505504064503014a095655525550555b555a)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687974474249 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687974474250 2023.06.28 21:17:54)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 636c616336346174656676396665626560656b656a)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687974474267 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687974474268 2023.06.28 21:17:54)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 727d267379257364727160292a7724757674247724)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687974474285 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687974474286 2023.06.28 21:17:54)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 828c858c85d4d494d08290d88084d4848184d08484)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__81(_arch 1 0 81(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__82(_arch 2 0 82(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__83(_arch 3 0 83(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__84(_arch 4 0 84(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687974474309 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974474310 2023.06.28 21:17:54)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code a1aea3f6a5f6f4b7f6afb8fba4a7a0a7a2a7a9a7a8)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687974474313 2023.06.28 21:17:54)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code a1aff3f6a5f7f6b6a5a0b3fbf5a7f4a7a2a7a9a4f7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687974474329 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974474330 2023.06.28 21:17:54)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code b1beb3e5e6e6b3a6b7bfa4ebb4b7b0b7b2b7b9b7b8)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687974474333 2023.06.28 21:17:54)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code b1bfe3e5b5e7e6a6b5b0a3ebe5b7e4b7b2b7b9b4e7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687974474354 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687974474355 2023.06.28 21:17:54)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code c1ce9594c996c0d7c5c7d39a99c497c6c5c797c497)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687974474358 2023.06.28 21:17:54)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code d0de8282d58687c7d4d1c28a84d685d6d3d6d8d586)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2056          1687974474405 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974474406 2023.06.28 21:17:54)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code fff1f8afaca9a9e9abaceda5fdf9a9f9fcf9adf9f9)
	(_ent
		(_time 1687974474393)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 411 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 49 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687974474418 2023.06.28 21:17:54)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 0f590b095c5958180b0e1d555b095a090c09070a59)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687974581097 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687974581098 2023.06.28 21:19:41)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code bfbdebebece8eaa9efeda6e5bab9beb9bcb9b7b9b6)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687974581103 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687974581104 2023.06.28 21:19:41)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code bfbdebebbfe8bda8b9baaae5bab9beb9bcb9b7b9b6)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687974581120 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687974581121 2023.06.28 21:19:41)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code dedcdc8c8289dfc8deddcc8586db88d9dad888db88)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687974581138 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687974581139 2023.06.28 21:19:41)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code edeebcbebcbbbbfbbfedffb7efebbbebeeebbfebeb)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__81(_arch 1 0 81(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__82(_arch 2 0 82(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__83(_arch 3 0 83(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__84(_arch 4 0 84(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687974581163 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974581164 2023.06.28 21:19:41)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code fdffa9adacaaa8ebaaf3e4a7f8fbfcfbfefbf5fbf4)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687974581167 2023.06.28 21:19:41)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code fdfef9adacabaaeaf9fcefa7a9fba8fbfefbf5f8ab)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687974581183 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974581184 2023.06.28 21:19:41)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 1c1e491b194b1e0b1a120946191a1d1a1f1a141a15)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687974581187 2023.06.28 21:19:41)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 1c1f191b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687974581209 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687974581210 2023.06.28 21:19:41)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 2c2e2f28767b2d3a282a3e7774297a2b282a7a297a)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687974581213 2023.06.28 21:19:41)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 2c2f29287a7a7b3b282d3e76782a792a2f2a24297a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000048 55 411 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 60 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687974581240 2023.06.28 21:19:41)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 4b484e491c1d1c5c4f4a59111f4d1e4d484d434e1d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687974732140 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687974732141 2023.06.28 21:22:12)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code c5cbc490c59290d39597dc9fc0c3c4c3c6c3cdc3cc)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687974732153 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687974732154 2023.06.28 21:22:12)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code d5dbd4878682d7c2d3d0c08fd0d3d4d3d6d3ddd3dc)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687974732181 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687974732182 2023.06.28 21:22:12)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code e5ebb2b6e9b2e4f3e5e6f7bebde0b3e2e1e3b3e0b3)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687974732203 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687974732204 2023.06.28 21:22:12)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 040b0302055252125604165e060252020702560202)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__81(_arch 1 0 81(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__82(_arch 2 0 82(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__83(_arch 3 0 83(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__84(_arch 4 0 84(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687974732228 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974732229 2023.06.28 21:22:12)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 141a161315434102431a0d4e1112151217121c121d)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687974732232 2023.06.28 21:22:12)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 232c712725757434272231797725762520252b2675)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687974732244 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974732245 2023.06.28 21:22:12)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 232d212776742134252d36792625222520252b252a)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687974732251 2023.06.28 21:22:12)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 333c613635656424373221696735663530353b3665)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687974732270 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687974732271 2023.06.28 21:22:12)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 424c164049154354464450191a4714454644144714)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687974732274 2023.06.28 21:22:12)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 424d104045141555464350181644174441444a4714)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000048 55 411 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 92 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687974732295 2023.06.28 21:22:12)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 626d306265343575666370383664376461646a6734)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687974749044 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687974749045 2023.06.28 21:22:29)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code d0828482d58785c68082c98ad5d6d1d6d3d6d8d6d9)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687974749050 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687974749051 2023.06.28 21:22:29)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code d08284828687d2c7d6d5c58ad5d6d1d6d3d6d8d6d9)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687974749066 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687974749067 2023.06.28 21:22:29)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code df8ddd8d8088dec9dfdccd8487da89d8dbd989da89)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687974749084 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687974749085 2023.06.28 21:22:29)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code efbcbebcbcb9b9f9bdeffdb5ede9b9e9ece9bde9e9)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__81(_arch 1 0 81(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__82(_arch 2 0 82(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__83(_arch 3 0 83(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__84(_arch 4 0 84(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687974749107 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974749108 2023.06.28 21:22:29)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 0e5c5b085e595b18590017540b080f080d08060807)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687974749111 2023.06.28 21:22:29)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 0e5d0b085e5859190a0f1c545a085b080d08060b58)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687974749121 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974749122 2023.06.28 21:22:29)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 1e4c4b191d491c0918100b441b181f181d18161817)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687974749125 2023.06.28 21:22:29)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 1e4d1b194e4849091a1f0c444a184b181d18161b48)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687974749144 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687974749145 2023.06.28 21:22:29)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 2d7f2e29707a2c3b292b3f7675287b2a292b7b287b)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687974749148 2023.06.28 21:22:29)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 2d7e28297c7b7a3a292c3f77792b782b2e2b25287b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2162          1687974749160 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974749161 2023.06.28 21:22:29)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 3d6e6d386c6b6b2b6e322f673f3b6b3b3e3b6f3b3b)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 411 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 92 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687974749168 2023.06.28 21:22:29)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 4d1e484f1c1b1a5a494c5f17194b184b4e4b45481b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687974790155 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687974790156 2023.06.28 21:23:10)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 656430656532307335377c3f6063646366636d636c)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687974790161 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687974790162 2023.06.28 21:23:10)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 65643065363267726360703f6063646366636d636c)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687974790195 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687974790196 2023.06.28 21:23:10)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 8485878a89d38592848796dfdc81d2838082d281d2)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687974790213 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687974790214 2023.06.28 21:23:10)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 9494c49b95c2c282c69486ce9692c2929792c69292)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__81(_arch 1 0 81(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__82(_arch 2 0 82(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__83(_arch 3 0 83(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__84(_arch 4 0 84(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687974790245 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974790246 2023.06.28 21:23:10)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code c3c29696c59496d594cdda99c6c5c2c5c0c5cbc5ca)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687974790249 2023.06.28 21:23:10)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code c3c3c696c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687974790266 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974790267 2023.06.28 21:23:10)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code d2d387808685d0c5d4dcc788d7d4d3d4d1d4dad4db)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687974790270 2023.06.28 21:23:10)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code d2d2d780d58485c5d6d3c08886d487d4d1d4dad784)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687974790288 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687974790289 2023.06.28 21:23:10)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code e2e3e1b1e9b5e3f4e6e4f0b9bae7b4e5e6e4b4e7b4)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687974790292 2023.06.28 21:23:10)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code e2e2e7b1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2169          1687974790305 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974790306 2023.06.28 21:23:10)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code f2f2a2a2f5a4a4e4a1fde0a8f0f4a4f4f1f4a0f4f4)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 411 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 92 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687974790313 2023.06.28 21:23:10)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 01010707055756160500135b550754070207090457)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687974842783 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687974842784 2023.06.28 21:24:02)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code f6f3f7a6f5a1a3e0a6a4efacf3f0f7f0f5f0fef0ff)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687974842789 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687974842790 2023.06.28 21:24:02)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code f6f3f7a6a6a1f4e1f0f3e3acf3f0f7f0f5f0fef0ff)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687974842822 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687974842823 2023.06.28 21:24:02)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 15104112194214031516074e4d1043121113431043)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687974842839 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687974842840 2023.06.28 21:24:02)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 35313230356363236735276f373363333633673333)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__81(_arch 1 0 81(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__82(_arch 2 0 82(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__83(_arch 3 0 83(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__84(_arch 4 0 84(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687974842862 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974842863 2023.06.28 21:24:02)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 4441464645131152134a5d1e4142454247424c424d)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687974842866 2023.06.28 21:24:02)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 44401646451213534045561e1042114247424c4112)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687974842879 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974842880 2023.06.28 21:24:02)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 5451565706035643525a410e5152555257525c525d)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687974842883 2023.06.28 21:24:02)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 54500657550203435055460e0052015257525c5102)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687974842904 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687974842905 2023.06.28 21:24:02)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 7376277279247265777561282b7625747775257625)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687974842908 2023.06.28 21:24:02)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 7377217275252464777261292775267570757b7625)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687974842924 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687974842925 2023.06.28 21:24:02)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 8387848d85d5d595d38091d98185d5858085d18585)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 104 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687974842935 2023.06.28 21:24:02)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 9296c09d95c4c585969380c8c694c79491949a97c4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687975127404 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687975127405 2023.06.28 21:28:47)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code c7c89592c59092d19795de9dc2c1c6c1c4c1cfc1ce)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687975127411 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687975127412 2023.06.28 21:28:47)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code c7c895929690c5d0c1c2d29dc2c1c6c1c4c1cfc1ce)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687975127450 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687975127451 2023.06.28 21:28:47)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code f6f9f2a6f9a1f7e0f6f5e4adaef3a0f1f2f0a0f3a0)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687975127471 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687975127472 2023.06.28 21:28:47)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 06085000055050105406145c040050000500540000)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__81(_arch 1 0 81(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__82(_arch 2 0 82(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__83(_arch 3 0 83(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__84(_arch 4 0 84(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687975127499 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975127500 2023.06.28 21:28:47)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 252a762125727033722b3c7f2023242326232d232c)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687975127509 2023.06.28 21:28:47)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 252b2621257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687975127533 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975127534 2023.06.28 21:28:47)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 444b174616134653424a511e4142454247424c424d)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687975127543 2023.06.28 21:28:47)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 545a5757550203435055460e0052015257525c5102)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687975127564 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687975127565 2023.06.28 21:28:47)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 636c666369346275676571383b6635646765356635)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687975127568 2023.06.28 21:28:47)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 636d606365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687975127587 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975127588 2023.06.28 21:28:47)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 737d25727525256523706129717525757075217575)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 104 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687975127591 2023.06.28 21:28:47)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 838d808d85d5d494878291d9d785d68580858b86d5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687975152686 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687975152687 2023.06.28 21:29:12)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 88d8d58685dfdd9ed8da91d28d8e898e8b8e808e81)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687975152696 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687975152697 2023.06.28 21:29:12)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 88d8d586d6df8a9f8e8d9dd28d8e898e8b8e808e81)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687975152722 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687975152723 2023.06.28 21:29:12)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code a8f8a3ffa9ffa9bea8abbaf3f0adfeafacaefeadfe)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687975152738 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687975152739 2023.06.28 21:29:12)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code b7e6efe3b5e1e1a1e5b7a5edb5b1e1b1b4b1e5b1b1)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__81(_arch 1 0 81(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__82(_arch 2 0 82(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__83(_arch 3 0 83(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__84(_arch 4 0 84(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687975152754 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975152755 2023.06.28 21:29:12)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code c7979a92c59092d190c9de9dc2c1c6c1c4c1cfc1ce)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687975152758 2023.06.28 21:29:12)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code c796ca92c59190d0c3c6d59d93c192c1c4c1cfc291)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687975152770 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975152771 2023.06.28 21:29:12)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code d6868b848681d4c1d0d8c38cd3d0d7d0d5d0ded0df)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687975152774 2023.06.28 21:29:12)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code d687db84d58081c1d2d7c48c82d083d0d5d0ded380)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687975152788 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687975152789 2023.06.28 21:29:12)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code e6b6edb5e9b1e7f0e2e0f4bdbee3b0e1e2e0b0e3b0)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687975152792 2023.06.28 21:29:12)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code f6a7fba6f5a0a1e1f2f7e4aca2f0a3f0f5f0fef3a0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687975152807 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975152808 2023.06.28 21:29:12)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 05540503055353135505175f070353030603570303)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687975152819 2023.06.28 21:29:12)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 05545003055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687975248579 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687975248580 2023.06.28 21:30:48)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 1b1a4f1c4c4c4e0d4b4902411e1d1a1d181d131d12)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687975248586 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687975248587 2023.06.28 21:30:48)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 1b1a4f1c1f4c190c1d1e0e411e1d1a1d181d131d12)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687975248615 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687975248616 2023.06.28 21:30:48)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 3a3b383f626d3b2c3a392861623f6c3d3e3c6c3f6c)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687975248630 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687975248631 2023.06.28 21:30:48)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 4a4a1b481e1c1c5c18445810484c1c4c494c184c4c)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687975248671 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975248672 2023.06.28 21:30:48)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 79782d78752e2c6f2e7760237c7f787f7a7f717f70)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687975248682 2023.06.28 21:30:48)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 79797d78752f2e6e7d786b232d7f2c7f7a7f717c2f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687975248700 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975248701 2023.06.28 21:30:48)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 9899cc97c6cf9a8f9e968dc29d9e999e9b9e909e91)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687975248704 2023.06.28 21:30:48)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 98989c9795cecf8f9c998ac2cc9ecd9e9b9e909dce)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687975248722 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687975248723 2023.06.28 21:30:48)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code a8a9aaffa9ffa9beacaebaf3f0adfeafacaefeadfe)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687975248726 2023.06.28 21:30:48)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code a8a8acffa5feffbfaca9baf2fcaefdaeabaea0adfe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687975248748 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975248749 2023.06.28 21:30:48)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code c7c79692c59191d197c7d59dc5c191c1c4c195c1c1)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687975248752 2023.06.28 21:30:48)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code c7c7c392c59190d0c3c6d59d93c192c1c4c1cfc291)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687975375787 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687975375788 2023.06.28 21:32:55)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code fefeaaaeaea9abe8aeace7a4fbf8fff8fdf8f6f8f7)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687975375793 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687975375794 2023.06.28 21:32:55)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code fefeaaaefda9fce9f8fbeba4fbf8fff8fdf8f6f8f7)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687975375816 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687975375817 2023.06.28 21:32:55)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 1d1d1e1a404a1c0b1d1e0f4645184b1a191b4b184b)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687975375834 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687975375835 2023.06.28 21:32:55)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 2d2c7d297c7b7b3b7f233f772f2b7b2b2e2b7f2b2b)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687975375851 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975375852 2023.06.28 21:32:55)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 3d3d68386c6a682b6a332467383b3c3b3e3b353b34)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687975375865 2023.06.28 21:32:55)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 4c4d494e1a1a1b5b484d5e16184a194a4f4a44491a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687975375890 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975375891 2023.06.28 21:32:55)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 6b6b3e6b6f3c697c6d657e316e6d6a6d686d636d62)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687975375894 2023.06.28 21:32:55)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 6b6a6e6b3c3d3c7c6f6a79313f6d3e6d686d636e3d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687975375906 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687975375907 2023.06.28 21:32:55)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 7b7b787a202c7a6d7f7d6920237e2d7c7f7d2d7e2d)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687975375910 2023.06.28 21:32:55)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 7b7a7e7a2c2d2c6c7f7a69212f7d2e7d787d737e2d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687975375921 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975375922 2023.06.28 21:32:55)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 8b8adb85dcdddd9ddb8b99d1898ddd8d888dd98d8d)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687975375925 2023.06.28 21:32:55)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 8b8a8e85dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687975618157 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687975618158 2023.06.28 21:36:58)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code c5c29290c59290d39597dc9fc0c3c4c3c6c3cdc3cc)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687975618163 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687975618164 2023.06.28 21:36:58)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code c5c292909692c7d2c3c0d09fc0c3c4c3c6c3cdc3cc)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687975618186 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687975618187 2023.06.28 21:36:58)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code e4e3e5b7e9b3e5f2e4e7f6bfbce1b2e3e0e2b2e1b2)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687975618201 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687975618202 2023.06.28 21:36:58)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code f4f2a6a4f5a2a2e2a6fae6aef6f2a2f2f7f2a6f2f2)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687975618226 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975618227 2023.06.28 21:36:58)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 0403540205535112530a1d5e0102050207020c020d)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687975618234 2023.06.28 21:36:58)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 04020402055253130005165e5002510207020c0152)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687975618248 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975618249 2023.06.28 21:36:58)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 2324732776742134252d36792625222520252b252a)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687975618252 2023.06.28 21:36:58)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 2325232725757434272231797725762520252b2675)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687975618264 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687975618265 2023.06.28 21:36:58)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 3235343739653324363420696a3764353634643764)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687975618268 2023.06.28 21:36:58)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 3234323735646525363320686634673431343a3764)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687975618279 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975618280 2023.06.28 21:36:58)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 424417404514145412425018404414444144104444)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687975618283 2023.06.28 21:36:58)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 4244424045141555464350181644174441444a4714)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687975724192 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687975724193 2023.06.28 21:38:44)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code f4a0a1a4f5a3a1e2a4a6edaef1f2f5f2f7f2fcf2fd)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687975724202 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687975724203 2023.06.28 21:38:44)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code f4a0a1a4a6a3f6e3f2f1e1aef1f2f5f2f7f2fcf2fd)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687975724229 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687975724230 2023.06.28 21:38:44)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 2377232729742235232031787b2675242725752675)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687975724246 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687975724247 2023.06.28 21:38:44)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 3366603635656525613d2169313565353035613535)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687975724271 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975724272 2023.06.28 21:38:44)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 4216144045151754154c5b184744434441444a444b)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687975724285 2023.06.28 21:38:44)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 4217444045141555464350181644174441444a4714)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687975724303 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975724304 2023.06.28 21:38:44)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 6236346236356075646c77386764636461646a646b)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687975724307 2023.06.28 21:38:44)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 6237646265343575666370383664376461646a6734)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687975724323 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687975724324 2023.06.28 21:38:44)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 81d5818f89d68097858793dad984d7868587d784d7)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687975724327 2023.06.28 21:38:44)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 81d4878f85d7d696858093dbd587d48782878984d7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687975724345 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975724346 2023.06.28 21:38:44)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 91c4c29e95c7c787c19183cb9397c7979297c39797)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687975724360 2023.06.28 21:38:44)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code a0f5a6f7a5f6f7b7a4a1b2faf4a6f5a6a3a6a8a5f6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687975765792 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687975765793 2023.06.28 21:39:25)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 6e6d3e6e3e393b783e3c77346b686f686d68666867)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687975765798 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687975765799 2023.06.28 21:39:25)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 7e7d2e7f7d297c69787b6b247b787f787d78767877)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687975765817 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687975765818 2023.06.28 21:39:25)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 8d8e8b83d0da8c9b8d8e9fd6d588db8a898bdb88db)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687975765832 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687975765833 2023.06.28 21:39:25)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 9d9fc892cccbcb8bcf938fc79f9bcb9b9e9bcf9b9b)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(6)(7)(1)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687975765846 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975765847 2023.06.28 21:39:25)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code adaefdfafcfaf8bbfaa3b4f7a8abacabaeaba5aba4)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687975765853 2023.06.28 21:39:25)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code adafadfafcfbfabaa9acbff7f9abf8abaeaba5a8fb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687975765867 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975765868 2023.06.28 21:39:25)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code bcbfece8b9ebbeabbab2a9e6b9babdbabfbab4bab5)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687975765874 2023.06.28 21:39:25)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code bcbebce8eaeaebabb8bdaee6e8bae9babfbab4b9ea)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687975765888 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687975765889 2023.06.28 21:39:25)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code dbd8dd89808cdacddfddc98083de8ddcdfdd8dde8d)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687975765892 2023.06.28 21:39:25)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code dbd9db898c8d8cccdfdac9818fdd8eddd8ddd3de8d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687975765902 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975765903 2023.06.28 21:39:25)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code ebe9beb8bcbdbdfdbbebf9b1e9edbdede8edb9eded)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687975765906 2023.06.28 21:39:25)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code ebe9ebb8bcbdbcfcefeaf9b1bfedbeede8ede3eebd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687975803528 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687975803529 2023.06.28 21:40:03)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code e4b7b7b7e5b3b1f2b4b6fdbee1e2e5e2e7e2ece2ed)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687975803534 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687975803535 2023.06.28 21:40:03)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code e4b7b7b7b6b3e6f3e2e1f1bee1e2e5e2e7e2ece2ed)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687975803558 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687975803559 2023.06.28 21:40:03)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 0350090509540215030011585b0655040705550655)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687975803579 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687975803580 2023.06.28 21:40:03)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 13414a1415454505411d0149111545151015411515)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687975803596 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975803597 2023.06.28 21:40:03)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 23707f2725747635742d3a792625222520252b252a)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687975803609 2023.06.28 21:40:03)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 23712f2725757434272231797725762520252b2675)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687975803626 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975803627 2023.06.28 21:40:03)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 42111e4016154055444c57184744434441444a444b)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687975803630 2023.06.28 21:40:03)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 42104e4045141555464350181644174441444a4714)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687975803643 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687975803644 2023.06.28 21:40:03)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 51025b52590650475557430a095407565557075407)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687975803647 2023.06.28 21:40:03)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 51035d52550706465550430b055704575257595407)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687975803672 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975803673 2023.06.28 21:40:03)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 61333861653737773161733b636737676267336767)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687975803676 2023.06.28 21:40:03)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 71237d70752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687975861974 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687975861975 2023.06.28 21:41:01)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 2a7f2d2e7e7d7f3c7a7833702f2c2b2c292c222c23)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687975861980 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687975861981 2023.06.28 21:41:01)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 2a7f2d2e2d7d283d2c2f3f702f2c2b2c292c222c23)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687975862009 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687975862010 2023.06.28 21:41:02)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 491c184b491e485f494a5b12114c1f4e4d4f1f4c1f)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687975862025 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687975862026 2023.06.28 21:41:02)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 580c5a5b550e0e4e0a564a025a5e0e5e5b5e0a5e5e)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687975862041 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975862042 2023.06.28 21:41:02)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 683d6f68653f3d7e3f6671326d6e696e6b6e606e61)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687975862050 2023.06.28 21:41:02)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 782c2f79752e2f6f7c796a222c7e2d7e7b7e707d2e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687975862065 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975862066 2023.06.28 21:41:02)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 87d28089d6d08590818992dd8281868184818f818e)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687975862069 2023.06.28 21:41:02)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 87d3d08985d1d090838695ddd381d28184818f82d1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687975862086 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687975862087 2023.06.28 21:41:02)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 97c2c69899c09681939185cccf92c1909391c192c1)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687975862090 2023.06.28 21:41:02)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code a7f3f0f0a5f1f0b0a3a6b5fdf3a1f2a1a4a1afa2f1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687975862104 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975862105 2023.06.28 21:41:02)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code b6e2b4e2b5e0e0a0e6b6a4ecb4b0e0b0b5b0e4b0b0)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687975862108 2023.06.28 21:41:02)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code b6e2e1e2b5e0e1a1b2b7a4ece2b0e3b0b5b0beb3e0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687975944252 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687975944253 2023.06.28 21:42:24)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 9395939c95c4c685c3c18ac99695929590959b959a)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687975944258 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687975944259 2023.06.28 21:42:24)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 9395939cc6c49184959686c99695929590959b959a)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687975944280 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687975944281 2023.06.28 21:42:24)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code b2b4e4e6b9e5b3a4b2b1a0e9eab7e4b5b6b4e4b7e4)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687975944299 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687975944300 2023.06.28 21:42:24)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code c2c5c797c59494d490ccd098c0c494c4c1c490c4c4)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687975944315 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975944316 2023.06.28 21:42:24)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code d1d7d183d58684c786dfc88bd4d7d0d7d2d7d9d7d8)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687975944324 2023.06.28 21:42:24)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code e1e6b1b2e5b7b6f6e5e0f3bbb5e7b4e7e2e7e9e4b7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687975944341 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975944342 2023.06.28 21:42:24)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code f1f7f1a1a6a6f3e6f7ffe4abf4f7f0f7f2f7f9f7f8)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687975944345 2023.06.28 21:42:24)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code f1f6a1a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687975944362 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687975944363 2023.06.28 21:42:24)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 00065706095701160406125b580556070406560556)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687975944366 2023.06.28 21:42:24)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 00075106055657170401125a540655060306080556)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687975944383 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687975944384 2023.06.28 21:42:24)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 10171417154646064010024a121646161316421616)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687975944387 2023.06.28 21:42:24)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 1f184e184c4948081b1e0d454b194a191c19171a49)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687976054577 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687976054578 2023.06.28 21:44:14)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 8bdf8c85dcdcde9ddbd992d18e8d8a8d888d838d82)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687976054583 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687976054584 2023.06.28 21:44:14)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 8bdf8c858fdc899c8d8e9ed18e8d8a8d888d838d82)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687976054613 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687976054614 2023.06.28 21:44:14)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code aafefbfdf2fdabbcaaa9b8f1f2affcadaeacfcaffc)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687976054645 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687976054646 2023.06.28 21:44:14)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code c99ccb9cc59f9fdf9bc7db93cbcf9fcfcacf9bcfcf)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687976054679 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976054680 2023.06.28 21:44:14)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code e9bdeebae5bebcffbee7f0b3ecefe8efeaefe1efe0)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687976054686 2023.06.28 21:44:14)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code e9bcbebae5bfbefeede8fbb3bdefbcefeaefe1ecbf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687976054700 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976054701 2023.06.28 21:44:14)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code f8acffa8a6affaeffef6eda2fdfef9fefbfef0fef1)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687976054704 2023.06.28 21:44:14)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 085d580e055e5f1f0c091a525c0e5d0e0b0e000d5e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687976054716 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687976054717 2023.06.28 21:44:14)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 184c4e1f194f190e1c1e0a43401d4e1f1c1e4e1d4e)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687976054720 2023.06.28 21:44:14)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 184d481f154e4f0f1c190a424c1e4d1e1b1e101d4e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687976054732 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976054733 2023.06.28 21:44:14)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 27722223257171317727357d252171212421752121)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687976054736 2023.06.28 21:44:14)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 27727723257170302326357d7321722124212f2271)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687976306308 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687976306309 2023.06.28 21:48:26)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code e1eeb6b2e5b6b4f7b1b3f8bbe4e7e0e7e2e7e9e7e8)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687976306325 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687976306326 2023.06.28 21:48:26)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code e1eeb6b2b6b6e3f6e7e4f4bbe4e7e0e7e2e7e9e7e8)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687976306353 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687976306354 2023.06.28 21:48:26)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 010e0707095600170102135a590457060507570457)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687976306370 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687976306371 2023.06.28 21:48:26)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 101e451715464606421f024a121646161316421616)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__84(_arch 1 0 84(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__85(_arch 2 0 85(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__86(_arch 3 0 86(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__87(_arch 4 0 87(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687976306390 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976306391 2023.06.28 21:48:26)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 2f207f2b7c787a39782136752a292e292c29272926)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687976306398 2023.06.28 21:48:26)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 2f212f2b7c7978382b2e3d757b297a292c29272a79)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687976306414 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976306415 2023.06.28 21:48:26)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 3f306f3a3f683d2839312a653a393e393c39373936)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687976306418 2023.06.28 21:48:26)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 3f313f3a6c6968283b3e2d656b396a393c39373a69)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687976306435 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687976306436 2023.06.28 21:48:26)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 5e51585d02095f485a584c05065b08595a58085b08)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687976306439 2023.06.28 21:48:26)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 5e505e5d0e0809495a5f4c040a580b585d58565b08)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687976306453 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976306454 2023.06.28 21:48:26)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 6e603b6e3e3838783e6e7c346c6838686d683c6868)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687976306457 2023.06.28 21:48:26)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 6e606e6e3e3839796a6f7c343a683b686d68666b38)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687976355858 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687976355859 2023.06.28 21:49:15)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 6c6f3d6c3a3b397a3c3e7536696a6d6a6f6a646a65)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687976355864 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687976355865 2023.06.28 21:49:15)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 6c6f3d6c693b6e7b6a697936696a6d6a6f6a646a65)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687976355883 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687976355884 2023.06.28 21:49:15)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 7c7f7b7d262b7d6a7c7f6e2724792a7b787a2a792a)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 1157          1687976355927 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976355928 2023.06.28 21:49:15)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 9b98ca94ccccce8dcc9582c19e9d9a9d989d939d92)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687976355941 2023.06.28 21:49:15)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code bab8bbeeeeecedadbebba8e0eebcefbcb9bcb2bfec)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687976355967 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976355968 2023.06.28 21:49:15)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code dad98b88dd8dd8cddcd4cf80dfdcdbdcd9dcd2dcd3)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687976355978 2023.06.28 21:49:15)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code dad8db888e8c8dcddedbc8808edc8fdcd9dcd2df8c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687976356011 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687976356012 2023.06.28 21:49:16)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code f9fafea9f9aef8effdffeba2a1fcaffefdffaffcaf)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687976356018 2023.06.28 21:49:16)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code f9fbf8a9f5afaeeefdf8eba3adffacfffafff1fcaf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687976356044 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976356045 2023.06.28 21:49:16)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 282a7f2c257e7e3e78283a722a2e7e2e2b2e7a2e2e)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687976356051 2023.06.28 21:49:16)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 282a2a2c257e7f3f2c293a727c2e7d2e2b2e202d7e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687976416294 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687976416295 2023.06.28 21:50:16)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 8280d78c85d5d794d2d09bd88784838481848a848b)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687976416308 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687976416309 2023.06.28 21:50:16)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 9193c49ec6c69386979484cb949790979297999798)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687976416328 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687976416329 2023.06.28 21:50:16)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code a1a3a2f6a9f6a0b7a1a2b3faf9a4f7a6a5a7f7a4f7)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687976416352 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687976416353 2023.06.28 21:50:16)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code b1b2e1e5b5e7e7a7e3bea3ebb3b7e7b7b2b7e3b7b7)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__84(_arch 1 0 84(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__85(_arch 2 0 85(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__86(_arch 3 0 86(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__87(_arch 4 0 87(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687976416370 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976416371 2023.06.28 21:50:16)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code d0d28582d58785c687dec98ad5d6d1d6d3d6d8d6d9)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687976416374 2023.06.28 21:50:16)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code d0d3d582d58687c7d4d1c28a84d685d6d3d6d8d586)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687976416389 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976416390 2023.06.28 21:50:16)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code dfdd8a8ddf88ddc8d9d1ca85dad9ded9dcd9d7d9d6)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687976416393 2023.06.28 21:50:16)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code dfdcda8d8c8988c8dbdecd858bd98ad9dcd9d7da89)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687976416405 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687976416406 2023.06.28 21:50:16)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code efedecbcb0b8eef9ebe9fdb4b7eab9e8ebe9b9eab9)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687976416409 2023.06.28 21:50:16)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code efeceabcbcb9b8f8ebeefdb5bbe9bae9ece9e7eab9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687976416430 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976416431 2023.06.28 21:50:16)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code fffcafafaca9a9e9afffeda5fdf9a9f9fcf9adf9f9)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687976416434 2023.06.28 21:50:16)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 0e0d08085e5859190a0f1c545a085b080d08060b58)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687976493959 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687976493960 2023.06.28 21:51:33)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code dadb8e888e8d8fcc8a88c380dfdcdbdcd9dcd2dcd3)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687976493965 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687976493966 2023.06.28 21:51:33)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code dadb8e88dd8dd8cddcdfcf80dfdcdbdcd9dcd2dcd3)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687976493981 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687976493982 2023.06.28 21:51:33)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code f9f8fba9f9aef8eff9faeba2a1fcaffefdffaffcaf)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 1157          1687976494015 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976494016 2023.06.28 21:51:34)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 18194d1f154f4d0e4f1601421d1e191e1b1e101e11)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687976494026 2023.06.28 21:51:34)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 18181d1f154e4f0f1c190a424c1e4d1e1b1e101d4e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687976494050 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976494051 2023.06.28 21:51:34)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 28297d2c767f2a3f2e263d722d2e292e2b2e202e21)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687976494059 2023.06.28 21:51:34)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 38383d3d356e6f2f3c392a626c3e6d3e3b3e303d6e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687976494085 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687976494086 2023.06.28 21:51:34)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 57565454590056415351450c0f5201505351015201)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687976494094 2023.06.28 21:51:34)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 67676267653130706366753d3361326164616f6231)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687976494123 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976494124 2023.06.28 21:51:34)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 76762677752020602676642c747020707570247070)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687976494133 2023.06.28 21:51:34)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 8686838885d0d191828794dcd280d38085808e83d0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687976581429 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687976581430 2023.06.28 21:53:01)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 87d2d58985d0d291d7d59edd8281868184818f818e)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687976581435 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687976581436 2023.06.28 21:53:01)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 96c3c499c6c19481909383cc9390979095909e909f)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687976581451 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687976581452 2023.06.28 21:53:01)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code a6f3a2f1a9f1a7b0a6a5b4fdfea3f0a1a2a0f0a3f0)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 1157          1687976581484 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976581485 2023.06.28 21:53:01)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code c5909790c59290d392cbdc9fc0c3c4c3c6c3cdc3cc)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687976581491 2023.06.28 21:53:01)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code c591c790c59392d2c1c4d79f91c390c3c6c3cdc093)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687976581513 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976581514 2023.06.28 21:53:01)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code d58087878682d7c2d3dbc08fd0d3d4d3d6d3ddd3dc)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687976581520 2023.06.28 21:53:01)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code e4b0e6b7e5b2b3f3e0e5f6beb0e2b1e2e7e2ece1b2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687976581542 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687976581543 2023.06.28 21:53:01)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code f4a1f0a4f9a3f5e2f0f2e6afacf1a2f3f0f2a2f1a2)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687976581549 2023.06.28 21:53:01)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 04500702055253130005165e5002510207020c0152)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687976581574 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976581575 2023.06.28 21:53:01)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 134745141545450543130149111545151015411515)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687976581581 2023.06.28 21:53:01)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 2377202725757434272231797725762520252b2675)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687976617855 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687976617856 2023.06.28 21:53:37)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code dcdf8c8e8a8b89ca8c8ec586d9dadddadfdad4dad5)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687976617861 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687976617862 2023.06.28 21:53:37)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code dcdf8c8ed98bdecbdad9c986d9dadddadfdad4dad5)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687976617878 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687976617879 2023.06.28 21:53:37)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code ecefeabfb6bbedfaeceffeb7b4e9baebe8eabae9ba)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687976617894 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687976617895 2023.06.28 21:53:37)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code eceeb9bfbababafabee3feb6eeeabaeaefeabeeaea)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__84(_arch 1 0 84(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__85(_arch 2 0 85(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__86(_arch 3 0 86(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__87(_arch 4 0 87(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687976617915 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976617916 2023.06.28 21:53:37)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 0b085a0d5c5c5e1d5c0512510e0d0a0d080d030d02)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687976617919 2023.06.28 21:53:37)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 0b090a0d5c5d5c1c0f0a19515f0d5e0d080d030e5d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687976617932 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976617933 2023.06.28 21:53:37)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 1b184a1c1f4c190c1d150e411e1d1a1d181d131d12)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687976617936 2023.06.28 21:53:37)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 2a282b2e7e7c7d3d2e2b38707e2c7f2c292c222f7c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687976617947 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687976617948 2023.06.28 21:53:37)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 2a292d2e727d2b3c2e2c3871722f7c2d2e2c7c2f7c)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687976617951 2023.06.28 21:53:37)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 3a383b3f6e6c6d2d3e3b28606e3c6f3c393c323f6c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687976617966 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976617967 2023.06.28 21:53:37)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 4a481e481e1c1c5c1a4a5810484c1c4c494c184c4c)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687976617970 2023.06.28 21:53:37)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 4a484b481e1c1d5d4e4b58101e4c1f4c494c424f1c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687976676175 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687976676176 2023.06.28 21:54:36)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code a5a0f9f2a5f2f0b3f5f7bcffa0a3a4a3a6a3ada3ac)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687976676181 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687976676182 2023.06.28 21:54:36)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code a5a0f9f2f6f2a7b2a3a0b0ffa0a3a4a3a6a3ada3ac)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687976676203 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687976676204 2023.06.28 21:54:36)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code c4c1ce91c993c5d2c4c7d69f9cc192c3c0c292c192)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687976676223 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687976676224 2023.06.28 21:54:36)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code d4d08d86d58282c286dac68ed6d282d2d7d286d2d2)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687976676238 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976676239 2023.06.28 21:54:36)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code e3e6bfb0e5b4b6f5b4edfab9e6e5e2e5e0e5ebe5ea)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687976676247 2023.06.28 21:54:36)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code e3e7efb0e5b5b4f4e7e2f1b9b7e5b6e5e0e5ebe6b5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687976676263 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976676264 2023.06.28 21:54:36)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 02075f0456550015040c17580704030401040a040b)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687976676267 2023.06.28 21:54:36)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 02060f0405545515060310585604570401040a0754)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687976676278 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687976676279 2023.06.28 21:54:36)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 1217191519451304161400494a1744151614441744)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687976676282 2023.06.28 21:54:36)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 12161f1515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687976676292 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976676293 2023.06.28 21:54:36)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 12164a151544440442120048101444141114401414)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687976676296 2023.06.28 21:54:36)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 22262f2625747535262330787624772421242a2774)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687976728758 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687976728759 2023.06.28 21:55:28)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 070155010550521157551e5d0201060104010f010e)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687976728764 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687976728765 2023.06.28 21:55:28)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 16104411464114011013034c1310171015101e101f)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687976728789 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687976728790 2023.06.28 21:55:28)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 26202222297127302625347d7e2370212220702370)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687976728808 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687976728809 2023.06.28 21:55:28)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 4542124745131353174b571f474313434643174343)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687976728838 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976728839 2023.06.28 21:55:28)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 6563376565323073326b7c3f6063646366636d636c)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687976728850 2023.06.28 21:55:28)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 65626765653332726164773f3163306366636d6033)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687976728871 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976728872 2023.06.28 21:55:28)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 8482d68ad6d38693828a91de8182858287828c828d)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687976728883 2023.06.28 21:55:28)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 8483868a85d2d393808596ded082d18287828c81d2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687976728903 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687976728904 2023.06.28 21:55:28)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code a3a5a7f4a9f4a2b5a7a5b1f8fba6f5a4a7a5f5a6f5)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687976728907 2023.06.28 21:55:28)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code a3a4a1f4a5f5f4b4a7a2b1f9f7a5f6a5a0a5aba6f5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687976728920 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976728921 2023.06.28 21:55:28)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code b3b4e4e7b5e5e5a5e3b3a1e9b1b5e5b5b0b5e1b5b5)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687976728924 2023.06.28 21:55:28)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code b3b4b1e7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687976769111 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687976769112 2023.06.28 21:56:09)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code aef9f9f9fef9fbb8fefcb7f4aba8afa8ada8a6a8a7)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687976769117 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687976769118 2023.06.28 21:56:09)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code aef9f9f9adf9acb9a8abbbf4aba8afa8ada8a6a8a7)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687976769139 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687976769140 2023.06.28 21:56:09)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code cd9acc98909accdbcdcedf9695c89bcac9cb9bc89b)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687976769156 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687976769157 2023.06.28 21:56:09)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code dd8b8f8f8c8b8bcb8fd3cf87dfdb8bdbdedb8fdbdb)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(6)(7)(1)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687976769184 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976769185 2023.06.28 21:56:09)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code fcababacaaaba9eaabf2e5a6f9fafdfafffaf4faf5)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687976769188 2023.06.28 21:56:09)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code fcaafbacaaaaabebf8fdeea6a8faa9fafffaf4f9aa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687976769199 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976769200 2023.06.28 21:56:09)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 0c5b5c0a095b0e1b0a021956090a0d0a0f0a040a05)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687976769203 2023.06.28 21:56:09)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 0c5a0c0a5a5a5b1b080d1e56580a590a0f0a04095a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687976769216 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687976769217 2023.06.28 21:56:09)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 1c4b1a1b464b1d0a181a0e4744194a1b181a4a194a)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687976769220 2023.06.28 21:56:09)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 1c4a1c1b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687976769241 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976769242 2023.06.28 21:56:09)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 2b7d7e2f7c7d7d3d7b2b3971292d7d2d282d792d2d)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687976769245 2023.06.28 21:56:09)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 2b7d2b2f7c7d7c3c2f2a39717f2d7e2d282d232e7d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687976886781 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687976886782 2023.06.28 21:58:06)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 565654555501034006044f0c5350575055505e505f)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687976886790 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687976886791 2023.06.28 21:58:06)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 56565455060154415053430c5350575055505e505f)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687976886815 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687976886816 2023.06.28 21:58:06)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 75752174792274637576672e2d7023727173237023)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687976886832 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687976886833 2023.06.28 21:58:06)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 8584828b85d3d393d78b97df8783d3838683d78383)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(6)(7)(1)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687976886863 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976886864 2023.06.28 21:58:06)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code a4a4a6f3a5f3f1b2f3aabdfea1a2a5a2a7a2aca2ad)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687976886874 2023.06.28 21:58:06)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code a4a5f6f3a5f2f3b3a0a5b6fef0a2f1a2a7a2aca1f2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687976886887 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976886888 2023.06.28 21:58:06)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code c3c3c1969694c1d4c5cdd699c6c5c2c5c0c5cbc5ca)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687976886891 2023.06.28 21:58:06)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code c3c29196c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687976886901 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687976886902 2023.06.28 21:58:06)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code c3c39796c994c2d5c7c5d1989bc695c4c7c595c695)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687976886905 2023.06.28 21:58:06)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code c3c29196c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687976886915 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687976886916 2023.06.28 21:58:06)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code d3d2d481d58585c583d3c189d1d585d5d0d581d5d5)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687976886919 2023.06.28 21:58:06)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code d3d28181d58584c4d7d2c18987d586d5d0d5dbd685)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687977081765 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687977081766 2023.06.28 22:01:21)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code fefea2aeaea9abe8aeace7a4fbf8fff8fdf8f6f8f7)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687977081771 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687977081772 2023.06.28 22:01:21)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code fefea2aefda9fce9f8fbeba4fbf8fff8fdf8f6f8f7)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687977081792 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687977081793 2023.06.28 22:01:21)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 1e1e151942491f081e1d0c45461b48191a18481b48)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687977081807 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687977081808 2023.06.28 22:01:21)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 1e1f46194e4848084c100c441c1848181d184c1818)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687977081833 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977081834 2023.06.28 22:01:21)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 3d3d60386c6a682b6a332467383b3c3b3e3b353b34)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687977081843 2023.06.28 22:01:21)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 4d4c404f1c1b1a5a494c5f17194b184b4e4b45481b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687977081861 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977081862 2023.06.28 22:01:21)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 5c5c015f590b5e4b5a524906595a5d5a5f5a545a55)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687977081865 2023.06.28 22:01:21)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 5c5d515f0a0a0b4b585d4e06085a095a5f5a54590a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687977081879 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687977081880 2023.06.28 22:01:21)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 6c6c676c363b6d7a686a7e3734693a6b686a3a693a)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687977081883 2023.06.28 22:01:21)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 6c6d616c3a3a3b7b686d7e36386a396a6f6a64693a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687977081904 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977081905 2023.06.28 22:01:21)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 8b8ad385dcdddd9ddb8b99d1898ddd8d888dd98d8d)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687977081908 2023.06.28 22:01:21)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 8b8a8685dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 2565          1687977142859 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687977142860 2023.06.28 22:02:22)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 9597c39a95c3c383c79b87cf9793c3939693c79393)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000051 55 980           1687977145283 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687977145284 2023.06.28 22:02:25)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 1a1a4f1d4e4d4f0c4a4803401f1c1b1c191c121c13)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687977145291 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687977145292 2023.06.28 22:02:25)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 1a1a4f1d1d4d180d1c1f0f401f1c1b1c191c121c13)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687977145317 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687977145318 2023.06.28 22:02:25)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 39393a3c396e382f393a2b62613c6f3e3d3f6f3c6f)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687977145332 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687977145333 2023.06.28 22:02:25)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 4948194b451f1f5f1b475b134b4f1f4f4a4f1b4f4f)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687977145361 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977145362 2023.06.28 22:02:25)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 68683d68653f3d7e3f6671326d6e696e6b6e606e61)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687977145369 2023.06.28 22:02:25)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 68696d68653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687977145390 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977145391 2023.06.28 22:02:25)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 8787d289d6d08590818992dd8281868184818f818e)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687977145394 2023.06.28 22:02:25)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 8786828985d1d090838695ddd381d28184818f82d1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687977145414 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687977145415 2023.06.28 22:02:25)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 9797949899c09681939185cccf92c1909391c192c1)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687977145418 2023.06.28 22:02:25)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 9796929895c1c080939685cdc391c29194919f92c1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687977145429 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977145430 2023.06.28 22:02:25)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code a7a6f7f0a5f1f1b1f7a7b5fda5a1f1a1a4a1f5a1a1)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687977145433 2023.06.28 22:02:25)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code a7a6a2f0a5f1f0b0a3a6b5fdf3a1f2a1a4a1afa2f1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 2565          1687977386779 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687977386780 2023.06.28 22:06:26)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 76702777752020602478642c747020707570247070)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0)(1))(_read(6)(7)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000051 55 980           1687977388566 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687977388567 2023.06.28 22:06:28)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 6b6c386b3c3c3e7d3b3972316e6d6a6d686d636d62)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687977388572 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687977388573 2023.06.28 22:06:28)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 6b6c386b6f3c697c6d6e7e316e6d6a6d686d636d62)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687977388601 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687977388602 2023.06.28 22:06:28)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 8b8c8e85d0dc8a9d8b8899d0d38edd8c8f8ddd8edd)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687977388626 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687977388627 2023.06.28 22:06:28)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code aaacfcfdfefcfcbcf8a4b8f0a8acfcaca9acf8acac)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0)(1))(_read(6)(7)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687977388643 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977388644 2023.06.28 22:06:28)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code b9beeaedb5eeecafeeb7a0e3bcbfb8bfbabfb1bfb0)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687977388650 2023.06.28 22:06:28)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code c9cfca9cc59f9edecdc8db939dcf9ccfcacfc1cc9f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687977388671 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977388672 2023.06.28 22:06:28)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code d9de8a8b868edbcedfd7cc83dcdfd8dfdadfd1dfd0)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687977388675 2023.06.28 22:06:28)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code d9dfda8bd58f8eceddd8cb838ddf8cdfdadfd1dc8f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687977388686 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687977388687 2023.06.28 22:06:28)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code e8efedbbe9bfe9feeceefab3b0edbeefeceebeedbe)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687977388690 2023.06.28 22:06:28)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code e8eeebbbe5bebfffece9fab2bceebdeeebeee0edbe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687977388700 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977388701 2023.06.28 22:06:28)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code f8feaea8f5aeaeeea8f8eaa2fafeaefefbfeaafefe)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687977388704 2023.06.28 22:06:28)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code f8fefba8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687977451772 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687977451773 2023.06.28 22:07:31)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 4e484f4c1e191b581e1c57144b484f484d48464847)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687977451783 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687977451784 2023.06.28 22:07:31)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 5e585f5d5d095c49585b4b045b585f585d58565857)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687977451814 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687977451815 2023.06.28 22:07:31)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 7d7b2a7c202a7c6b7d7e6f2625782b7a797b2b782b)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2565          1687977451832 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687977451833 2023.06.28 22:07:31)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 8d8a8983dcdbdb9bdf839fd78f8bdb8b8e8bdf8b8b)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687977451871 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977451872 2023.06.28 22:07:31)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code acaaadfbfafbf9bafba2b5f6a9aaadaaafaaa4aaa5)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687977451879 2023.06.28 22:07:31)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code acabfdfbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687977451899 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977451900 2023.06.28 22:07:31)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code cbcdca9ecf9cc9dccdc5de91cecdcacdc8cdc3cdc2)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687977451903 2023.06.28 22:07:31)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code dbdc8a898c8d8cccdfdac9818fdd8eddd8ddd3de8d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687977451917 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687977451918 2023.06.28 22:07:31)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code ebedbcb8b0bceafdefedf9b0b3eebdecefedbdeebd)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687977451921 2023.06.28 22:07:31)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code ebecbab8bcbdbcfcefeaf9b1bfedbeede8ede3eebd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687977451936 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977451937 2023.06.28 22:07:31)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code fafdfeaaaeacacecaafae8a0f8fcacfcf9fca8fcfc)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687977451940 2023.06.28 22:07:31)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code fafdabaaaeacadedfefbe8a0aefcaffcf9fcf2ffac)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687977537457 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687977537458 2023.06.28 22:08:57)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 060506000551531056541f5c0300070005000e000f)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687977537463 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687977537464 2023.06.28 22:08:57)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 06050600565104110003135c0300070005000e000f)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687977537490 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687977537491 2023.06.28 22:08:57)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 25267321297224332526377e7d2073222123732073)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2572          1687977537504 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687977537505 2023.06.28 22:08:57)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 3537303035636323673b276f373363333633673333)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687977537524 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977537525 2023.06.28 22:08:57)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 4447444645131152134a5d1e4142454247424c424d)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687977537531 2023.06.28 22:08:57)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 44461446451213534045561e1042114247424c4112)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687977537548 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977537549 2023.06.28 22:08:57)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 6467646436336673626a713e6162656267626c626d)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687977537552 2023.06.28 22:08:57)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 64663464653233736065763e3062316267626c6132)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687977537563 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687977537564 2023.06.28 22:08:57)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 7370257279247265777561282b7625747775257625)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687977537567 2023.06.28 22:08:57)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 7371237275252464777261292775267570757b7625)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687977537576 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977537577 2023.06.28 22:08:57)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 8381868d85d5d595d38391d98185d5858085d18585)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687977537580 2023.06.28 22:08:57)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 8381d38d85d5d494878291d9d785d68580858b86d5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687977541956 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687977541957 2023.06.28 22:09:01)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 9a9a9b95cecdcf8ccac883c09f9c9b9c999c929c93)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687977541967 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687977541968 2023.06.28 22:09:01)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code aaaaabfdadfda8bdacafbff0afacabaca9aca2aca3)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687977541989 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687977541990 2023.06.28 22:09:01)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code b9b9eeedb9eeb8afb9baabe2e1bcefbebdbfefbcef)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2572          1687977542005 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687977542006 2023.06.28 22:09:02)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code c9c8cd9cc59f9fdf9bc7db93cbcf9fcfcacf9bcfcf)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687977542023 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977542024 2023.06.28 22:09:02)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code d8d8d98ad58f8dce8fd6c182ddded9dedbded0ded1)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687977542027 2023.06.28 22:09:02)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code d8d9898ad58e8fcfdcd9ca828cde8ddedbded0dd8e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687977542042 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977542043 2023.06.28 22:09:02)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code f8f8f9a8a6affaeffef6eda2fdfef9fefbfef0fef1)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687977542046 2023.06.28 22:09:02)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code f8f9a9a8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687977542063 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687977542064 2023.06.28 22:09:02)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 07075301095006110301155c5f0251000301510251)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687977542067 2023.06.28 22:09:02)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 07065501055150100306155d5301520104010f0251)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687977542080 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977542081 2023.06.28 22:09:02)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 17161010154141014717054d151141111411451111)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687977542084 2023.06.28 22:09:02)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 17164510154140001316054d4311421114111f1241)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687977606797 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687977606798 2023.06.28 22:10:06)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code e6e6e0b5e5b1b3f0b6b4ffbce3e0e7e0e5e0eee0ef)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687977606808 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687977606809 2023.06.28 22:10:06)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code f5f5f3a5a6a2f7e2f3f0e0aff0f3f4f3f6f3fdf3fc)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687977606839 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687977606840 2023.06.28 22:10:06)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 15154412194214031516074e4d1043121113431043)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2572          1687977606857 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 29))
	(_version ve8)
	(_time 1687977606858 2023.06.28 22:10:06)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 2425262025727232762a367e262272222722762222)
	(_ent
		(_time 1687974452004)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int state_type 0 30(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 4 0 31(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 32(_scalar (_to i 0 i 255))))
		(_sig(_int counter 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11))(_sens(0))(_read(1)(6)(7)))))
			(line__83(_arch 1 0 83(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(8)))))
			(line__84(_arch 2 0 84(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(9)))))
			(line__85(_arch 3 0 85(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(10)))))
			(line__86(_arch 4 0 86(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687977606878 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977606879 2023.06.28 22:10:06)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 3434333135636122633a2d6e3132353237323c323d)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687977606892 2023.06.28 22:10:06)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 4342144145151454474251191745164540454b4615)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687977606913 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977606914 2023.06.28 22:10:06)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 5353545006045144555d46095655525550555b555a)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687977606917 2023.06.28 22:10:06)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 5352045055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687977606930 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687977606931 2023.06.28 22:10:06)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 6363326369346275676571383b6635646765356635)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687977606934 2023.06.28 22:10:06)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 7273257375242565767360282674277471747a7724)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2229          1687977606964 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977606965 2023.06.28 22:10:06)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 9293909d95c4c484c29280c89094c4949194c09494)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 105 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687977606968 2023.06.28 22:10:06)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 9293c59d95c4c585969380c8c694c79491949a97c4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687977813697 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687977813698 2023.06.28 22:13:33)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 101f4017154745064042094a151611161316181619)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687977813703 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687977813704 2023.06.28 22:13:33)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 202f7024767722372625357a252621262326282629)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687977813729 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687977813730 2023.06.28 22:13:33)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 3f30393a60683e293f3c2d64673a69383b39693a69)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2702          1687977813743 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 30))
	(_version ve8)
	(_time 1687977813744 2023.06.28 22:13:33)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 3f316a3a6c6969296d6a2d653d3969393c396d3939)
	(_ent
		(_time 1687977813741)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~124 0 26(_scalar (_to i 0 i 255))))
		(_port(_int counter_temp 4 0 26(_ent(_out))))
		(_type(_int state_type 0 31(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int counter 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 37(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 10 0 37(_arch(_uni((i 0))))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11)(12))(_sens(0))(_read(1)(7)(8)))))
			(line__87(_arch 1 0 87(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(9)))))
			(line__88(_arch 2 0 88(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(10)))))
			(line__89(_arch 3 0 89(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(11)))))
			(line__90(_arch 4 0 90(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687977813772 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977813773 2023.06.28 22:13:33)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 5e510e5d0e090b48095047045b585f585d58565857)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687977813776 2023.06.28 22:13:33)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 5e505e5d0e0809495a5f4c040a580b585d58565b08)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687977813790 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977813791 2023.06.28 22:13:33)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 6e613e6e6d396c7968607b346b686f686d68666867)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687977813794 2023.06.28 22:13:33)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 7e707e7f2e2829697a7f6c242a782b787d78767b28)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687977813806 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687977813807 2023.06.28 22:13:33)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 7e71787f22297f687a786c25267b28797a78287b28)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687977813810 2023.06.28 22:13:33)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 8d838d83dcdbda9a898c9fd7d98bd88b8e8b8588db)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2520          1687977813821 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977813822 2023.06.28 22:13:33)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 8d83d883dcdbdb9bdd8e9fd78f8bdb8b8e8bdf8b8b)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
			(_port
				((clk)(clk))
				((input)(input))
				((start_first_zero_block)(start_first_zero_block))
				((end_first_zero_block)(end_first_zero_block))
				((start_last_zero_block)(start_last_zero_block))
				((end_last_zero_block)(end_last_zero_block))
				((counter_temp)(_open))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 104 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687977813828 2023.06.28 22:13:33)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 9d939d92cccbca8a999c8fc7c99bc89b9e9b9598cb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687977832950 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687977832951 2023.06.28 22:13:52)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 520050515505074402004b085754535451545a545b)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687977832956 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687977832957 2023.06.28 22:13:52)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 5200505106055045545747085754535451545a545b)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687977832972 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687977832973 2023.06.28 22:13:52)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 6230366269356374626170393a6734656664346734)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2702          1687977832987 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 30))
	(_version ve8)
	(_time 1687977832988 2023.06.28 22:13:52)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 71227670752727672324632b737727777277237777)
	(_ent
		(_time 1687977813740)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~124 0 26(_scalar (_to i 0 i 255))))
		(_port(_int counter_temp 4 0 26(_ent(_out))))
		(_type(_int state_type 0 31(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int counter 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 37(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 10 0 37(_arch(_uni((i 0))))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11)(12))(_sens(0))(_read(1)(7)(8)))))
			(line__87(_arch 1 0 87(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(9)))))
			(line__88(_arch 2 0 88(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(10)))))
			(line__89(_arch 3 0 89(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(11)))))
			(line__90(_arch 4 0 90(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687977833001 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977833002 2023.06.28 22:13:52)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 81d3838f85d6d497d68f98db848780878287898788)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687977833005 2023.06.28 22:13:53)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 81d2d38f85d7d696858093dbd587d48782878984d7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687977833015 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977833016 2023.06.28 22:13:53)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 90c2929fc6c79287969e85ca959691969396989699)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687977833019 2023.06.28 22:13:53)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 90c3c29f95c6c787949182cac496c59693969895c6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687977833030 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687977833031 2023.06.28 22:13:53)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code a0f2f4f7a9f7a1b6a4a6b2fbf8a5f6a7a4a6f6a5f6)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687977833034 2023.06.28 22:13:53)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code a0f3f2f7a5f6f7b7a4a1b2faf4a6f5a6a3a6a8a5f6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2520          1687977833046 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977833047 2023.06.28 22:13:53)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code b0e3b7e4b5e6e6a6e0b3a2eab2b6e6b6b3b6e2b6b6)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
		)
		(_use(_ent . ZeroBlockFinder)
			(_port
				((clk)(clk))
				((input)(input))
				((start_first_zero_block)(start_first_zero_block))
				((end_first_zero_block)(end_first_zero_block))
				((start_last_zero_block)(start_last_zero_block))
				((end_last_zero_block)(end_last_zero_block))
				((counter_temp)(_open))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 22(_arch(_uni))))
		(_sig(_int input -1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 25(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 4 0 25(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 7 0 28(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 104 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687977833050 2023.06.28 22:13:53)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code b0e3e2e4b5e6e7a7b4b1a2eae4b6e5b6b3b6b8b5e6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687977907343 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687977907344 2023.06.28 22:15:07)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code e9efbcbae5bebcffb9bbf0b3ecefe8efeaefe1efe0)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687977907349 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687977907350 2023.06.28 22:15:07)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code e9efbcbab6beebfeefecfcb3ecefe8efeaefe1efe0)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687977907367 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687977907368 2023.06.28 22:15:07)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code f8fefba8f9aff9eef8fbeaa3a0fdaefffcfeaefdae)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2702          1687977907383 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 30))
	(_version ve8)
	(_time 1687977907384 2023.06.28 22:15:07)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 080f5b0e055e5e1e5a5d1a520a0e5e0e0b0e5a0e0e)
	(_ent
		(_time 1687977813740)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~124 0 26(_scalar (_to i 0 i 255))))
		(_port(_int counter_temp 4 0 26(_ent(_out))))
		(_type(_int state_type 0 31(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int counter 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 37(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 10 0 37(_arch(_uni((i 0))))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7)(8)(9)(10)(11)(12)(6))(_sens(0))(_read(7)(8)(1)))))
			(line__87(_arch 1 0 87(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(9)))))
			(line__88(_arch 2 0 88(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(10)))))
			(line__89(_arch 3 0 89(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(11)))))
			(line__90(_arch 4 0 90(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687977907401 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977907402 2023.06.28 22:15:07)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 171141101540420140190e4d1211161114111f111e)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687977907405 2023.06.28 22:15:07)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 27202123257170302326357d7321722124212f2271)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687977907420 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977907421 2023.06.28 22:15:07)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 37316132666035203139226d3231363134313f313e)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687977907424 2023.06.28 22:15:07)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 37303132356160203336256d6331623134313f3261)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687977907435 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687977907436 2023.06.28 22:15:07)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 46404644491147504240541d1e4310414240104310)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687977907439 2023.06.28 22:15:07)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 46414044451011514247541c1240134045404e4310)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2508          1687977907455 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687977907456 2023.06.28 22:15:07)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 56510555550000400658440c545000505550045050)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
				(_port(_int counter_temp 4 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
			((counter_temp)(counter_temp))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 19(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int input -1 0 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 7 0 28(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~138 0 29(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 8 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~139 0 30(_scalar (_to i 0 i 255))))
		(_sig(_int counter_temp 9 0 30(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 107 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687977907472 2023.06.28 22:15:07)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 66616066653031716267743c3260336065606e6330)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687978269788 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687978269789 2023.06.28 22:21:09)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code aea0f3f9fef9fbb8fefcb7f4aba8afa8ada8a6a8a7)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687978269794 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687978269795 2023.06.28 22:21:09)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code aea0f3f9adf9acb9a8abbbf4aba8afa8ada8a6a8a7)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687978269826 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687978269827 2023.06.28 22:21:09)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code ddd3d68f808adccbdddecf8685d88bdad9db8bd88b)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2702          1687978269844 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 30))
	(_version ve8)
	(_time 1687978269845 2023.06.28 22:21:09)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code ede2b5bebcbbbbfbbfb8ffb7efebbbebeeebbfebeb)
	(_ent
		(_time 1687977813740)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~124 0 26(_scalar (_to i 0 i 255))))
		(_port(_int counter_temp 4 0 26(_ent(_out))))
		(_type(_int state_type 0 31(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int counter 6 0 33(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 37(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 10 0 37(_arch(_uni((i 0))))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11)(12))(_sens(0))(_read(1)(7)(8)))))
			(line__87(_arch 1 0 87(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(9)))))
			(line__88(_arch 2 0 88(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(10)))))
			(line__89(_arch 3 0 89(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(11)))))
			(line__90(_arch 4 0 90(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687978269863 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687978269864 2023.06.28 22:21:09)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code fcf2a1acaaaba9eaabf2e5a6f9fafdfafffaf4faf5)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687978269872 2023.06.28 22:21:09)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 0c03590a5a5a5b1b080d1e56580a590a0f0a04095a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687978269893 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687978269894 2023.06.28 22:21:09)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 1b151e1c1f4c190c1d150e411e1d1a1d181d131d12)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687978269897 2023.06.28 22:21:09)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 1b144e1c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687978269923 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687978269924 2023.06.28 22:21:09)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 3b35683e606c3a2d3f3d2960633e6d3c3f3d6d3e6d)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687978269927 2023.06.28 22:21:09)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 3b346e3e6c6d6c2c3f3a29616f3d6e3d383d333e6d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2508          1687978269941 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687978269942 2023.06.28 22:21:09)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 4a454a481e1c1c5c1a445810484c1c4c494c184c4c)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
				(_port(_int counter_temp 4 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
			((counter_temp)(counter_temp))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 19(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int input -1 0 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 7 0 28(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~138 0 29(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 8 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~139 0 30(_scalar (_to i 0 i 255))))
		(_sig(_int counter_temp 9 0 30(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 107 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687978269951 2023.06.28 22:21:09)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 5a550f590e0c0d4d5e5b48000e5c0f5c595c525f0c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687978357384 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687978357385 2023.06.28 22:22:37)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code d88ada8ad58f8dce888ac182ddded9dedbded0ded1)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687978357390 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687978357391 2023.06.28 22:22:37)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code e7b5e5b4b6b0e5f0e1e2f2bde2e1e6e1e4e1efe1ee)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687978357418 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687978357419 2023.06.28 22:22:37)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 07540501095006110704155c5f0251000301510251)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2702          1687978357442 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 30))
	(_version ve8)
	(_time 1687978357443 2023.06.28 22:22:37)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 16444711154040004443044c141040101510441010)
	(_ent
		(_time 1687977813740)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~124 0 26(_scalar (_to i 0 i 255))))
		(_port(_int counter_temp 4 0 26(_ent(_out))))
		(_type(_int state_type 0 31(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int counter 6 0 33(_arch(_uni((i 1))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 37(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 10 0 37(_arch(_uni((i 0))))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11)(12))(_sens(0))(_read(1)(7)(8)))))
			(line__87(_arch 1 0 87(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(9)))))
			(line__88(_arch 2 0 88(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(10)))))
			(line__89(_arch 3 0 89(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(11)))))
			(line__90(_arch 4 0 90(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687978357473 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687978357474 2023.06.28 22:22:37)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 366562333561632061382f6c3330373035303e303f)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687978357485 2023.06.28 22:22:37)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 45174147451312524144571f1143104346434d4013)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687978357504 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687978357505 2023.06.28 22:22:37)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 5506015606025742535b400f5053545356535d535c)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687978357508 2023.06.28 22:22:37)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 55075156550302425154470f0153005356535d5003)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687978357528 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687978357529 2023.06.28 22:22:37)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 74277675792375627072662f2c7122737072227122)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687978357532 2023.06.28 22:22:37)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 74267075752223637075662e2072217277727c7122)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2508          1687978357548 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687978357549 2023.06.28 22:22:37)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 84d6d58a85d2d292d48a96de8682d2828782d68282)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
				(_port(_int counter_temp 4 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
			((counter_temp)(counter_temp))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 19(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int input -1 0 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 7 0 28(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~138 0 29(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 8 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~139 0 30(_scalar (_to i 0 i 255))))
		(_sig(_int counter_temp 9 0 30(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 107 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687978357552 2023.06.28 22:22:37)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 84d6808a85d2d393808596ded082d18287828c81d2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 980           1687978467255 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687978467256 2023.06.28 22:24:27)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 0b050b0d5c5c5e1d5b5912510e0d0a0d080d030d02)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687978467263 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687978467264 2023.06.28 22:24:27)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 1a141a1d1d4d180d1c1f0f401f1c1b1c191c121c13)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687978467292 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687978467293 2023.06.28 22:24:27)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 3a346c3f626d3b2c3a392861623f6c3d3e3c6c3f6c)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2703          1687978467320 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 30))
	(_version ve8)
	(_time 1687978467321 2023.06.28 22:24:27)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 49464c4b451f1f5f1b1c5b134b4f1f4f4a4f1b4f4f)
	(_ent
		(_time 1687978467318)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~124 0 26(_scalar (_to i 0 i 255))))
		(_port(_int current_index 4 0 26(_ent(_out))))
		(_type(_int state_type 0 31(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int counter 6 0 33(_arch(_uni((i 1))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 37(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 10 0 37(_arch(_uni((i 0))))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11)(12))(_sens(0))(_read(1)(7)(8)))))
			(line__87(_arch 1 0 87(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(9)))))
			(line__88(_arch 2 0 88(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(10)))))
			(line__89(_arch 3 0 89(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(11)))))
			(line__90(_arch 4 0 90(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687978467335 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687978467336 2023.06.28 22:24:27)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 5957595a550e0c4f0e5740035c5f585f5a5f515f50)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687978467342 2023.06.28 22:24:27)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code 5956095a550f0e4e5d584b030d5f0c5f5a5f515c0f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687978467357 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687978467358 2023.06.28 22:24:27)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 78767879262f7a6f7e766d227d7e797e7b7e707e71)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687978467364 2023.06.28 22:24:27)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 78772879752e2f6f7c796a222c7e2d7e7b7e707d2e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687978467379 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687978467380 2023.06.28 22:24:27)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 8886de8689df899e8c8e9ad3d08dde8f8c8ede8dde)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687978467383 2023.06.28 22:24:27)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 8887d88685dedf9f8c899ad2dc8edd8e8b8e808dde)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2800          1687978467400 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687978467401 2023.06.28 22:24:27)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 9798929895c1c181c79985cd9591c1919491c59191)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
				(_port(_int counter_temp 4 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
			((counter_temp)(counter_temp))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((input)(input))
				((start_first_zero_block)(start_first_zero_block))
				((end_first_zero_block)(end_first_zero_block))
				((start_last_zero_block)(start_last_zero_block))
				((end_last_zero_block)(end_last_zero_block))
				((counter_temp)(counter_temp))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 19(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int input -1 0 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 7 0 28(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~138 0 29(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 8 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~139 0 30(_scalar (_to i 0 i 255))))
		(_sig(_int counter_temp 9 0 30(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000051 55 2703          1687978478377 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 30))
	(_version ve8)
	(_time 1687978478378 2023.06.28 22:24:38)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code 80d5d98e85d6d696d2d592da8286d6868386d28686)
	(_ent
		(_time 1687978467317)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~124 0 26(_scalar (_to i 0 i 255))))
		(_port(_int current_index 4 0 26(_ent(_out))))
		(_type(_int state_type 0 31(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int counter 6 0 33(_arch(_uni((i 1))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 37(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 10 0 37(_arch(_uni((i 0))))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7)(8)(9)(10)(11)(12)(6))(_sens(0))(_read(7)(8)(1)))))
			(line__87(_arch 1 0 87(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(9)))))
			(line__88(_arch 2 0 88(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(10)))))
			(line__89(_arch 3 0 89(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(11)))))
			(line__90(_arch 4 0 90(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000051 55 980           1687978493227 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687978493228 2023.06.28 22:24:53)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 7c2c2a7d2a2b296a2c2e6526797a7d7a7f7a747a75)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 985           1687978493233 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687978493234 2023.06.28 22:24:53)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code 8bdbdd858fdc899c8d8e9ed18e8d8a8d888d838d82)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1043          1687978493249 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687978493250 2023.06.28 22:24:53)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code 9bcb9b94c0cc9a8d9b9889c0c39ecd9c9f9dcd9ecd)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2703          1687978493264 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 30))
	(_version ve8)
	(_time 1687978493265 2023.06.28 22:24:53)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code aafbf9fdfefcfcbcf8ffb8f0a8acfcaca9acf8acac)
	(_ent
		(_time 1687978467317)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~124 0 26(_scalar (_to i 0 i 255))))
		(_port(_int current_index 4 0 26(_ent(_out))))
		(_type(_int state_type 0 31(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int counter 6 0 33(_arch(_uni((i 1))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 37(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 10 0 37(_arch(_uni((i 0))))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11)(12))(_sens(0))(_read(1)(7)(8)))))
			(line__87(_arch 1 0 87(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(9)))))
			(line__88(_arch 2 0 88(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(10)))))
			(line__89(_arch 3 0 89(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(11)))))
			(line__90(_arch 4 0 90(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
I 000056 55 1157          1687978493279 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687978493280 2023.06.28 22:24:53)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code baeaeceeeeedefacedb4a3e0bfbcbbbcb9bcb2bcb3)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687978493283 2023.06.28 22:24:53)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code baebbceeeeecedadbebba8e0eebcefbcb9bcb2bfec)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1157          1687978493294 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687978493295 2023.06.28 22:24:53)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code ca9a9c9fcd9dc8ddccc4df90cfcccbccc9ccc2ccc3)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687978493298 2023.06.28 22:24:53)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code ca9bcc9f9e9c9dddcecbd8909ecc9fccc9ccc2cf9c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1985          1687978493309 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687978493310 2023.06.28 22:24:53)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code d989d98bd98ed8cfdddfcb8281dc8fdedddf8fdc8f)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687978493313 2023.06.28 22:24:53)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code d988df8bd58f8eceddd8cb838ddf8cdfdadfd1dc8f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2346          1687978493327 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687978493328 2023.06.28 22:24:53)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code e9b8babae5bfbfffbceefbb3ebefbfefeaefbbefef)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
				(_port(_int current_index 4 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
			((current_index)(current_index))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 19(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int input -1 0 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 7 0 28(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~138 0 29(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 8 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~139 0 30(_scalar (_to i 0 i 255))))
		(_sig(_int current_index 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 411 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 52 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687978493331 2023.06.28 22:24:53)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code e9b8efbae5bfbefeede8fbb3bdefbcefeaefe1ecbf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000051 55 980           1687978502500 Behavioral
(_unit VHDL(mealymachine 0 4(behavioral 0 15))
	(_version ve8)
	(_time 1687978502501 2023.06.28 22:25:02)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code bdbaefe9eceae8abedefa4e7b8bbbcbbbebbb5bbb4)
	(_ent
		(_time 1687968070509)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int inp -1 0 8(_ent(_in))))
		(_port(_int outp -1 0 9(_ent(_out))))
		(_type(_int state_type 0 16(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 17(_arch(_uni))))
		(_sig(_int next_state 0 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 985           1687978502506 Behavioral
(_unit VHDL(mooremachine 0 73(behavioral 0 83))
	(_version ve8)
	(_time 1687978502507 2023.06.28 22:25:02)
	(_source(\../src/Q3.vhd\))
	(_parameters tan)
	(_code bdbaefe9bfeabfaabbb8a8e7b8bbbcbbbebbb5bbb4)
	(_ent
		(_time 1687968083720)
	)
	(_object
		(_port(_int clk -1 0 75(_ent(_in)(_event))))
		(_port(_int reset -1 0 76(_ent(_in)(_event))))
		(_port(_int inp -1 0 77(_ent(_in))))
		(_port(_int outp -1 0 78(_ent(_out))))
		(_type(_int state_type 0 84(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int current_state 0 0 85(_arch(_uni))))
		(_sig(_int next_state 0 0 85(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__97(_arch 1 0 97(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 1043          1687978502524 Behavioral
(_unit VHDL(binary_to_unary 0 5(behavioral 0 10))
	(_version ve8)
	(_time 1687978502525 2023.06.28 22:25:02)
	(_source(\../src/Q4.vhd\))
	(_parameters tan)
	(_code cccbc899969bcddacccfde9794c99acbc8ca9ac99a)
	(_ent
		(_time 1687970653840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int binary 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int unary 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018)
		(197122)
		(33686018 50463234)
		(131842)
		(33686018 50528770)
		(197378)
		(33686018 50529026)
		(131587)
		(33686018 50529027)
		(197123)
		(50463234 50529027)
		(131843)
		(50528770 50529027)
		(197379)
		(50529026 50529027)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 2703          1687978502541 Behavioral
(_unit VHDL(zeroblockfinder 0 18(behavioral 0 30))
	(_version ve8)
	(_time 1687978502542 2023.06.28 22:25:02)
	(_source(\../src/Q1.vhd\))
	(_parameters tan)
	(_code dcda8b8e8a8a8aca8e89ce86deda8adadfda8edada)
	(_ent
		(_time 1687978467317)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int input -1 0 21(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~255~12 0 22(_scalar (_to i 0 i 255))))
		(_port(_int start_first_zero_block 0 0 22(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 23(_scalar (_to i 0 i 255))))
		(_port(_int end_first_zero_block 1 0 23(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~122 0 24(_scalar (_to i 0 i 255))))
		(_port(_int start_last_zero_block 2 0 24(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~123 0 25(_scalar (_to i 0 i 255))))
		(_port(_int end_last_zero_block 3 0 25(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~255~124 0 26(_scalar (_to i 0 i 255))))
		(_port(_int current_index 4 0 26(_ent(_out))))
		(_type(_int state_type 0 31(_enum1 s0 s1 s2 s3 s4 (_to i 0 i 4))))
		(_sig(_int state 5 0 32(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 33(_scalar (_to i 0 i 255))))
		(_sig(_int counter 6 0 33(_arch(_uni((i 1))))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 34(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block_temp 7 0 34(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 35(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block_temp 8 0 35(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 36(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block_temp 9 0 36(_arch(_uni((i 0))))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 37(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block_temp 10 0 37(_arch(_uni((i 0))))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(6)(7)(8)(9)(10)(11)(12))(_sens(0))(_read(1)(7)(8)))))
			(line__87(_arch 1 0 87(_assignment(_alias((start_first_zero_block)(start_first_zero_block_temp)))(_trgt(2))(_sens(9)))))
			(line__88(_arch 2 0 88(_assignment(_alias((end_first_zero_block)(end_first_zero_block_temp)))(_trgt(3))(_sens(10)))))
			(line__89(_arch 3 0 89(_assignment(_alias((start_last_zero_block)(start_last_zero_block_temp)))(_trgt(4))(_sens(11)))))
			(line__90(_arch 4 0 90(_assignment(_alias((end_last_zero_block)(end_last_zero_block_temp)))(_trgt(5))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 5 -1)
)
V 000056 55 1157          1687978502555 TB_ARCHITECTURE
(_unit VHDL(mealymachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687978502556 2023.06.28 22:25:02)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code ecebbebfbabbb9fabbe2f5b6e9eaedeaefeae4eae5)
	(_ent
		(_time 1687968325725)
	)
	(_comp
		(MealyMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MealyMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MealyMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000045 55 399 0 testbench_for_mealymachine
(_configuration VHDL (testbench_for_mealymachine 0 76 (mealymachine_tb))
	(_version ve8)
	(_time 1687978502559 2023.06.28 22:25:02)
	(_source(\../src/TestBench/mealymachine_TB.vhd\))
	(_parameters tan)
	(_code fbfdf9abacadacecfffae9a1affdaefdf8fdf3fead)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MealyMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000056 55 1157          1687978502571 TB_ARCHITECTURE
(_unit VHDL(mooremachine_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687978502572 2023.06.28 22:25:02)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code fbfca9abffacf9ecfdf5eea1fefdfafdf8fdf3fdf2)
	(_ent
		(_time 1687968325747)
	)
	(_comp
		(MooreMachine
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int inp -1 0 15(_ent (_in))))
				(_port(_int outp -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp MooreMachine)
		(_port
			((clk)(clk))
			((reset)(reset))
			((inp)(inp))
			((outp)(outp))
		)
		(_use(_ent . MooreMachine)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int inp -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int outp -1 0 25(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000045 55 399 0 testbench_for_mooremachine
(_configuration VHDL (testbench_for_mooremachine 0 75 (mooremachine_tb))
	(_version ve8)
	(_time 1687978502575 2023.06.28 22:25:02)
	(_source(\../src/TestBench/mooremachine_TB.vhd\))
	(_parameters tan)
	(_code 0b0d080d5c5d5c1c0f0a19515f0d5e0d080d030e5d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MooreMachine behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000056 55 1985          1687978502586 TB_ARCHITECTURE
(_unit VHDL(binary_to_unary_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1687978502587 2023.06.28 22:25:02)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 0b0c0e0d505c0a1d0f0d1950530e5d0c0f0d5d0e5d)
	(_ent
		(_time 1687970817826)
	)
	(_comp
		(binary_to_unary
			(_object
				(_port(_int binary 0 0 14(_ent (_in))))
				(_port(_int unary 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp binary_to_unary)
		(_port
			((binary)(binary))
			((unary)(unary))
		)
		(_use(_ent . binary_to_unary)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 19(_array -1((_dto i 2 i 0)))))
		(_sig(_int binary 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int unary 3 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 50463234)
		(1953719636 1935762208 540090469 1818845542 25701)
		(197122)
		(33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 25701)
		(131842)
		(33686018 33686274)
		(1953719636 1935762208 540221541 1818845542 25701)
		(197378)
		(33686018 33686019)
		(1953719636 1935762208 540287077 1818845542 25701)
		(131587)
		(50463234 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(197123)
		(33751554 33686018)
		(1953719636 1935762208 540418149 1818845542 25701)
		(131843)
		(33686274 33686018)
		(1953719636 1935762208 540483685 1818845542 25701)
		(197379)
		(33686019 33686018)
		(1953719636 1935762208 540549221 1818845542 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000048 55 430 0 testbench_for_binary_to_unary
(_configuration VHDL (testbench_for_binary_to_unary 0 84 (binary_to_unary_tb))
	(_version ve8)
	(_time 1687978502590 2023.06.28 22:25:02)
	(_source(\../src/TestBench/binary_to_unary_TB.vhd\))
	(_parameters tan)
	(_code 1b1d181c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . binary_to_unary behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000056 55 2512          1687978502601 TB_ARCHITECTURE
(_unit VHDL(zeroblockfinder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1687978502602 2023.06.28 22:25:02)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 1b1d4d1c4c4d4d0d4b150941191d4d1d181d491d1d)
	(_ent
		(_time 1687974474392)
	)
	(_comp
		(ZeroBlockFinder
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int input -1 0 14(_ent (_in))))
				(_port(_int start_first_zero_block 0 0 15(_ent (_out))))
				(_port(_int end_first_zero_block 1 0 16(_ent (_out))))
				(_port(_int start_last_zero_block 2 0 17(_ent (_out))))
				(_port(_int end_last_zero_block 3 0 18(_ent (_out))))
				(_port(_int current_index 4 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp ZeroBlockFinder)
		(_port
			((clk)(clk))
			((input)(input))
			((start_first_zero_block)(start_first_zero_block))
			((end_first_zero_block)(end_first_zero_block))
			((start_last_zero_block)(start_last_zero_block))
			((end_last_zero_block)(end_last_zero_block))
			((current_index)(current_index))
		)
		(_use(_ent . ZeroBlockFinder)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~13 0 15(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~131 0 16(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~132 0 17(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~133 0 18(_scalar (_to i 0 i 255))))
		(_type(_int ~INTEGER~range~0~to~255~134 0 19(_scalar (_to i 0 i 255))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int input -1 0 24(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~135 0 26(_scalar (_to i 0 i 255))))
		(_sig(_int start_first_zero_block 5 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~136 0 27(_scalar (_to i 0 i 255))))
		(_sig(_int end_first_zero_block 6 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~137 0 28(_scalar (_to i 0 i 255))))
		(_sig(_int start_last_zero_block 7 0 28(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~138 0 29(_scalar (_to i 0 i 255))))
		(_sig(_int end_last_zero_block 8 0 29(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~255~139 0 30(_scalar (_to i 0 i 255))))
		(_sig(_int current_index 9 0 30(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(stimulus(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000048 55 412 0 testbench_for_zeroblockfinder
(_configuration VHDL (testbench_for_zeroblockfinder 0 107 (zeroblockfinder_tb))
	(_version ve8)
	(_time 1687978502605 2023.06.28 22:25:02)
	(_source(\../src/TestBench/zeroblockfinder_TB.vhd\))
	(_parameters tan)
	(_code 1b1d181c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ZeroBlockFinder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
