./plot1


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7863c602380940ea3809ff2cb0082217  /media/sf_code/csc-506-program1/plot1/plot1
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=plot1.cu
self exe links to: /media/sf_code/csc-506-program1/plot1/plot1
Running md5sum using "md5sum /media/sf_code/csc-506-program1/plot1/plot1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /media/sf_code/csc-506-program1/plot1/plot1 > _cuobjdump_complete_output_NhJ9HR"
Parsing file _cuobjdump_complete_output_NhJ9HR
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: plot1.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: plot1.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z5plot1PKfS0_PfS1_i : hostFun 0x0x40168e, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z5plot1PKfS0_PfS1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5plot1PKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z5plot1PKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5plot1PKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z5plot1PKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5plot1PKfS0_PfS1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5plot1PKfS0_PfS1_i'...
GPGPU-Sim PTX: reconvergence points for _Z5plot1PKfS0_PfS1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x038 (_1.ptx:70) @%p1 bra $Lt_0_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:121) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z5plot1PKfS0_PfS1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5plot1PKfS0_PfS1_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_XMrnTD"
Running: cat _ptx_XMrnTD | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_M9Gb7p
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_M9Gb7p --output-file  /dev/null 2> _ptx_XMrnTDinfo"
GPGPU-Sim PTX: Kernel '_Z5plot1PKfS0_PfS1_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_XMrnTD _ptx2_M9Gb7p _ptx_XMrnTDinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
[Plot 1 Vector Addition calculation for 50000 elements]
Copy input data from the host memory to the CUDA device
CUDA kernel launch with 196 blocks of 256 threads

GPGPU-Sim PTX: cudaLaunch for 0x0x40168e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z5plot1PKfS0_PfS1_i' to stream 0, gridDim= (196,1,1) blockDim = (256,1,1) 
kernel '_Z5plot1PKfS0_PfS1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z5plot1PKfS0_PfS1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(58,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 112352 (ipc=224.7) sim_rate=112352 (inst/sec) elapsed = 0:0:00:01 / Tue Jan 23 18:59:10 2024
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(20,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 234496 (ipc=234.5) sim_rate=117248 (inst/sec) elapsed = 0:0:00:02 / Tue Jan 23 18:59:11 2024
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(9,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 317088 (ipc=211.4) sim_rate=105696 (inst/sec) elapsed = 0:0:00:03 / Tue Jan 23 18:59:12 2024
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(14,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(1,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(27,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 596384 (ipc=298.2) sim_rate=119276 (inst/sec) elapsed = 0:0:00:05 / Tue Jan 23 18:59:14 2024
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(74,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(48,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(59,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(27,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 982080 (ipc=392.8) sim_rate=163680 (inst/sec) elapsed = 0:0:00:06 / Tue Jan 23 18:59:15 2024
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(53,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2749,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2750,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(82,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2796,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2797,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2850,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2851,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2857,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2858,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2860,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2861,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2885,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2886,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2897,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2898,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2939,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2940,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2960,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2961,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(79,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1281632 (ipc=427.2) sim_rate=183090 (inst/sec) elapsed = 0:0:00:07 / Tue Jan 23 18:59:16 2024
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3046,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3047,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3069,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3070,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3071,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3072,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3077,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3078,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3113,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3114,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3177,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3177,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3178,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3178,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3183,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3184,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3207,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3208,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3213,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3214,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3214,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3215,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3228,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3229,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3273,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3274,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3297,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3298,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3304,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3305,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3317,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3318,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3356,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3357,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3366,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3367,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3380,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3381,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3399,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3400,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3440,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3441,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3445,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3446,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(118,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3450,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3451,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3474,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3475,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1363328 (ipc=389.5) sim_rate=170416 (inst/sec) elapsed = 0:0:00:08 / Tue Jan 23 18:59:17 2024
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3506,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3507,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3508,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3509,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3525,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3526,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3567,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(3568,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3587,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3588,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3602,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3603,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3640,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3641,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3676,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3677,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3714,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3715,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3717,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3718,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3731,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3732,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3738,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3739,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3760,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3761,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3769,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(3770,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3775,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3776,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3781,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3782,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3792,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3793,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3830,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3831,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3850,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3850,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(3851,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3851,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3851,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3852,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (3852,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(3853,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3857,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3858,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3862,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3863,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3869,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3870,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3871,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(3872,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3888,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3889,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (3908,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(3909,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3935,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(3936,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3971,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3972,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (3974,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(3975,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3988,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(3989,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3991,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(3992,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1419168 (ipc=354.8) sim_rate=157685 (inst/sec) elapsed = 0:0:00:09 / Tue Jan 23 18:59:18 2024
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4012,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(4013,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4033,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(4034,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4066,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4067,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4072,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4073,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4136,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4137,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4167,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4168,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4172,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(4173,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4185,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(4186,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4198,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4199,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4234,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4235,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4243,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(4244,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(165,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4261,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(4262,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4293,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4294,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4449,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4450,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1529312 (ipc=339.8) sim_rate=152931 (inst/sec) elapsed = 0:0:00:10 / Tue Jan 23 18:59:19 2024
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4515,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(4516,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(94,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4524,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(4525,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4542,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(4543,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4599,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4600,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4651,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4652,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4664,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4665,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(94,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4712,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4713,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4757,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(4758,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(99,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (4849,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(4850,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(129,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1866816 (ipc=373.4) sim_rate=169710 (inst/sec) elapsed = 0:0:00:11 / Tue Jan 23 18:59:20 2024
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5084,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(5085,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(146,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5175,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5176,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5221,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5222,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(127,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5296,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5297,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(136,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5439,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5440,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5464,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5465,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5476,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5477,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 2158080 (ipc=392.4) sim_rate=179840 (inst/sec) elapsed = 0:0:00:12 / Tue Jan 23 18:59:21 2024
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5518,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5519,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5522,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5523,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5545,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5546,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5600,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5601,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5628,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5629,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5651,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5652,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5653,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5654,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(142,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5701,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5702,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5750,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5751,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5772,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5773,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5807,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5858,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5871,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5888,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5905,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5935,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5971,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5976,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 2321296 (ipc=386.9) sim_rate=165806 (inst/sec) elapsed = 0:0:00:14 / Tue Jan 23 18:59:23 2024
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6023,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6024,0), 5 CTAs running
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(173,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6063,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6101,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6217,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6277,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6410,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6441,0), 4 CTAs running
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(171,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (6456,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6496,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2444848 (ipc=376.1) sim_rate=162989 (inst/sec) elapsed = 0:0:00:15 / Tue Jan 23 18:59:24 2024
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6501,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6515,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6562,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6566,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6607,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6702,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6728,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6748,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6805,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6816,0), 3 CTAs running
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(185,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (6857,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6877,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6948,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6951,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6983,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6989,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2610944 (ipc=373.0) sim_rate=163184 (inst/sec) elapsed = 0:0:00:16 / Tue Jan 23 18:59:25 2024
GPGPU-Sim uArch: Shader 5 finished CTA #3 (7003,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (7027,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7098,0), 3 CTAs running
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(182,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (7101,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7207,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (7219,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (7293,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7306,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (7344,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (7347,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (7368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7372,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (7381,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (7383,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (7388,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (7403,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (7434,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (7439,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7456,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7463,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7477,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (7483,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (7532,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7545,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (7563,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (7572,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7597,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (7601,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (7609,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7619,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (7643,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7662,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7674,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (7678,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7692,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7693,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (7709,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7755,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (7774,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7786,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7796,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7818,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (7843,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7884,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (7891,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7953,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(186,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8148,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8250,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8272,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8294,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (8338,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8360,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8414,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8436,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z5plot1PKfS0_PfS1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z5plot1PKfS0_PfS1_i' finished on shader 4.
kernel_name = _Z5plot1PKfS0_PfS1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8437
gpu_sim_insn = 2751584
gpu_ipc =     326.1330
gpu_tot_sim_cycle = 8437
gpu_tot_sim_insn = 2751584
gpu_tot_ipc =     326.1330
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 23919
gpu_stall_icnt2sh    = 20800
gpu_total_sim_rate=171974

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 45283
	L1I_total_cache_misses = 1489
	L1I_total_cache_miss_rate = 0.0329
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4169
	L1D_cache_core[1]: Access = 448, Miss = 448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4345
	L1D_cache_core[2]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3788
	L1D_cache_core[3]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3861
	L1D_cache_core[4]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4195
	L1D_cache_core[5]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3731
	L1D_cache_core[6]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4260
	L1D_cache_core[7]: Access = 448, Miss = 448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4293
	L1D_cache_core[8]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4048
	L1D_cache_core[9]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3964
	L1D_cache_core[10]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3988
	L1D_cache_core[11]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3858
	L1D_cache_core[12]: Access = 396, Miss = 396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3458
	L1D_cache_core[13]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3512
	L1D_cache_core[14]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3632
	L1D_total_cache_accesses = 6252
	L1D_total_cache_misses = 6252
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 59102
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 7820
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0614
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3241
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55607
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7340
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3495
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 43794
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 2802336
gpgpu_n_tot_w_icount = 87573
gpgpu_n_stall_shd_mem = 62343
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4689
gpgpu_n_mem_write_global = 1563
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 150000
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3241
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3241
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59102
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:87674	W0_Idle:26262	W0_Scoreboard:39165	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:47	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:87526
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 37512 {8:4689,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 212504 {72:1,136:1562,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 637704 {136:4689,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12504 {8:1563,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
Copy output data from the CUDA device to the host memory
maxmrqlatency = 1561 
maxdqlatency = 0 
maxmflatency = 1916 
averagemflatency = 575 
max_icnt2mem_latency = 747 
max_icnt2sh_latency = 8436 
mrq_lat_table:1930 	174 	306 	497 	1006 	1366 	1421 	874 	179 	39 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18 	3561 	2035 	653 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2894 	776 	586 	895 	515 	573 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1043 	2534 	1108 	19 	0 	0 	0 	0 	657 	892 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	6 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13        10         6        13        12        14        32        32        44        40        56        46        50        14        21        27 
dram[1]:        11         6         6         9        12        14        32        32        44        38        56        34        30        16        16        23 
dram[2]:         8        12         9         9        12        14        32        32        42        44        42        62        28        44        20        19 
dram[3]:         8        11         9         6        13        15        32        32        42        44        44        52        34        50        19        16 
dram[4]:         6         7         9         6        12        12        32        32        44        36        50        18        36        18        16        19 
dram[5]:         5         7         6         7        12        12        32        32        44        34        46        19        15        12        15        20 
maximum service time to same row:
dram[0]:      1593      1698      4258      4280      2232      2529      1542      1700      2047      1852      4306      4420      3672      4209      1171       943 
dram[1]:      1335      1729      4261      4266      2341      2838      1706      1711      1857      2264      4311      4478      3916      3902      1004       944 
dram[2]:      1696      1747      4178      4241      2235      2861      1707      1686      2078      1647      4359      4345      4030      3952       976       955 
dram[3]:      1744      1357      4194      4247      2306      3107      1704      1671      2156      1735      4389      4372      4122      4111       993       957 
dram[4]:      1724      1643      4166      4180      2734      2286      1704      1672      1736      1947      4225      4407      3918      4187      1035       959 
dram[5]:      1382      1599      4225      4094      2567      2308      1713      1669      1719      1976      4290      4510      3787      3873      1041       979 
average row accesses per activate:
dram[0]:  3.941176  3.047619  2.370370  4.923077  3.333333  2.689655 48.000000 48.000000 24.000000 16.000000 16.000000  9.600000 11.750000  9.200000  8.000000 10.666667 
dram[1]:  3.666667  2.666667  2.064516  3.764706  2.857143  2.888889 48.000000 48.000000 24.000000 12.000000 24.000000  6.857143 11.500000  9.200000  4.571429  8.000000 
dram[2]:  2.909091  3.555556  3.047619  2.560000  2.500000  3.200000 48.000000 48.000000 24.000000 24.000000 13.714286 24.000000  7.666667  5.750000  7.111111  7.111111 
dram[3]:  2.909091  3.764706  2.782609  2.782609  3.038461  3.809524 48.000000 48.000000 13.714286 24.000000  9.600000 16.000000 11.500000  8.272727  6.400000  4.266667 
dram[4]:  2.000000  2.666667  2.782609  3.368421  3.120000  3.333333 48.000000 48.000000 24.000000 16.000000 16.000000 16.000000  7.666667 11.500000  3.764706  7.111111 
dram[5]:  2.370370  2.666667  1.828571  2.560000  2.516129  3.291667 48.000000 48.000000 24.000000 12.000000 16.000000 16.000000  7.666667  9.200000  4.000000  5.818182 
average row locality = 7820/1293 = 6.047950
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        64        64        64        74        72        64        64        64        64        64        64        64        64        64        64 
dram[1]:        66        64        64        64        74        72        64        64        64        64        64        64        63        64        64        64 
dram[2]:        64        64        64        64        74        74        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        73        74        64        64        64        64        64        64        64        63        64        64 
dram[4]:        64        64        64        64        72        74        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        72        73        64        64        64        64        64        64        64        64        64        64 
total reads: 6257
bank skew: 74/63 = 1.17
chip skew: 1045/1041 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         6         6        32        32        32        32        32        32        30        28         0         0 
dram[1]:         0         0         0         0         6         6        32        32        32        32        32        32        29        28         0         0 
dram[2]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[3]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[4]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[5]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
total reads: 1563
min_bank_accesses = 0!
chip skew: 262/260 = 1.01
average mf latency per bank:
dram[0]:        677       618       477       581       562       558       444       407       585       529       504       398       430       345       533       467
dram[1]:        560       547       451       547       527       613       381       384       543       527       504       388       432       363       336       374
dram[2]:        557       534       519       410       624       513       402       375       548       535       497       432       458       381       429       389
dram[3]:        542       535       497       436       520       528       390       359       550       516       434       410       432       398       429       340
dram[4]:        502       589       551       444       543       475       381       372       521       547       450       371       363       347       338       416
dram[5]:        479       553       428       445       436       498       392       371       537       459       398       402       314       320       343       384
maximum mf latency per bank:
dram[0]:       1343      1360      1178      1353       919       984      1212      1151      1478      1603      1853      1832      1881       967       679       803
dram[1]:       1286      1327      1155      1248       937      1128      1210      1144      1446      1516      1794      1327      1642       895       484       509
dram[2]:       1338      1212      1056      1024      1115       914      1186      1125      1670      1407      1683      1889      1280      1446       566       533
dram[3]:       1350      1280      1102      1023       874       879      1170      1129      1656      1412      1529      1916      1664      1380       559       490
dram[4]:       1305      1306      1239      1108       994       943      1150      1121      1429      1567      1891      1108      1203      1061       478       551
dram[5]:       1215      1215      1105       966       911       857      1160      1094      1591      1319      1711      1109       921       784       494       508
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11136 n_nop=8152 n_act=193 n_pre=177 n_req=1307 n_rd=2090 n_write=524 bw_util=0.4695
n_activity=9107 dram_eff=0.5741
bk0: 134a 10204i bk1: 128a 9833i bk2: 128a 9701i bk3: 128a 9981i bk4: 148a 9360i bk5: 144a 8944i bk6: 128a 9251i bk7: 128a 9234i bk8: 128a 8793i bk9: 128a 8626i bk10: 128a 8457i bk11: 128a 8300i bk12: 128a 9120i bk13: 128a 9272i bk14: 128a 10441i bk15: 128a 10224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.99291
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x80090580, atomic=0 1 entries : 0x2b531bdf4020 :  mf: uid=127401, sid04:w03, part=1, addr=0x80090580, load , size=128, unknown  status = IN_PARTITION_DRAM (8434), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11136 n_nop=8107 n_act=219 n_pre=203 n_req=1304 n_rd=2086 n_write=521 bw_util=0.4682
n_activity=9239 dram_eff=0.5643
bk0: 132a 10156i bk1: 128a 9799i bk2: 128a 9558i bk3: 128a 9819i bk4: 148a 9205i bk5: 144a 9036i bk6: 128a 9109i bk7: 128a 9103i bk8: 128a 8832i bk9: 128a 8286i bk10: 128a 8556i bk11: 128a 8522i bk12: 126a 8949i bk13: 128a 9116i bk14: 128a 10245i bk15: 128a 10072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.79598
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11136 n_nop=8120 n_act=212 n_pre=196 n_req=1304 n_rd=2088 n_write=520 bw_util=0.4684
n_activity=9114 dram_eff=0.5723
bk0: 128a 10096i bk1: 128a 10033i bk2: 128a 9899i bk3: 128a 9715i bk4: 148a 9033i bk5: 148a 9130i bk6: 128a 9139i bk7: 128a 9089i bk8: 128a 8644i bk9: 128a 9045i bk10: 128a 8451i bk11: 128a 8536i bk12: 128a 9236i bk13: 128a 8783i bk14: 128a 10353i bk15: 128a 9980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.0623
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11136 n_nop=8134 n_act=207 n_pre=191 n_req=1302 n_rd=2084 n_write=520 bw_util=0.4677
n_activity=9026 dram_eff=0.577
bk0: 128a 10076i bk1: 128a 9958i bk2: 128a 9874i bk3: 128a 9648i bk4: 146a 9346i bk5: 148a 9367i bk6: 128a 9148i bk7: 128a 9129i bk8: 128a 8444i bk9: 128a 8943i bk10: 128a 8444i bk11: 128a 8444i bk12: 128a 9057i bk13: 126a 8882i bk14: 128a 10282i bk15: 128a 9796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.82247
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11136 n_nop=8110 n_act=219 n_pre=203 n_req=1302 n_rd=2084 n_write=520 bw_util=0.4677
n_activity=9111 dram_eff=0.5716
bk0: 128a 9861i bk1: 128a 9856i bk2: 128a 9867i bk3: 128a 9818i bk4: 144a 9423i bk5: 148a 9171i bk6: 128a 9053i bk7: 128a 9064i bk8: 128a 8653i bk9: 128a 8515i bk10: 128a 8403i bk11: 128a 8444i bk12: 128a 9064i bk13: 128a 8956i bk14: 128a 10207i bk15: 128a 10069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.8979
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11136 n_nop=8064 n_act=243 n_pre=227 n_req=1301 n_rd=2082 n_write=520 bw_util=0.4673
n_activity=9096 dram_eff=0.5721
bk0: 128a 9984i bk1: 128a 9867i bk2: 128a 9565i bk3: 128a 9611i bk4: 144a 9269i bk5: 146a 9107i bk6: 128a 9078i bk7: 128a 9036i bk8: 128a 8614i bk9: 128a 8672i bk10: 128a 8337i bk11: 128a 8344i bk12: 128a 8973i bk13: 128a 9199i bk14: 128a 10246i bk15: 128a 10034i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.20833

========= L2 cache stats =========
L2_cache_bank[0]: Access = 567, Miss = 525, Miss_rate = 0.926, Pending_hits = 9, Reservation_fails = 2194
L2_cache_bank[1]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 689
L2_cache_bank[2]: Access = 551, Miss = 523, Miss_rate = 0.949, Pending_hits = 6, Reservation_fails = 933
L2_cache_bank[3]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 386
L2_cache_bank[4]: Access = 522, Miss = 522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 603
L2_cache_bank[5]: Access = 522, Miss = 522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 702
L2_cache_bank[6]: Access = 521, Miss = 521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 381
L2_cache_bank[7]: Access = 521, Miss = 521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 506
L2_cache_bank[8]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1007
L2_cache_bank[9]: Access = 522, Miss = 522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 250
L2_cache_bank[10]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 586
L2_cache_bank[11]: Access = 521, Miss = 521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 175
L2_total_cache_accesses = 6327
L2_total_cache_misses = 6257
L2_total_cache_miss_rate = 0.9889
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 8412
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7131
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 761
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 411
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.247

icnt_total_pkts_mem_to_simt=25353
icnt_total_pkts_simt_to_mem=12577
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.8766
	minimum = 6
	maximum = 523
Network latency average = 22.7643
	minimum = 6
	maximum = 498
Slowest packet = 5740
Flit latency average = 17.6593
	minimum = 6
	maximum = 489
Slowest flit = 17472
Fragmentation average = 0.3003
	minimum = 0
	maximum = 372
Injected packet rate average = 0.055549
	minimum = 0.0461064 (at node 0)
	maximum = 0.067204 (at node 15)
Accepted packet rate average = 0.055549
	minimum = 0.0461064 (at node 0)
	maximum = 0.067204 (at node 15)
Injected flit rate average = 0.166506
	minimum = 0.0916202 (at node 0)
	maximum = 0.269883 (at node 15)
Accepted flit rate average= 0.166506
	minimum = 0.123267 (at node 16)
	maximum = 0.215124 (at node 1)
Injected packet length average = 2.99747
Accepted packet length average = 2.99747
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.8766 (1 samples)
	minimum = 6 (1 samples)
	maximum = 523 (1 samples)
Network latency average = 22.7643 (1 samples)
	minimum = 6 (1 samples)
	maximum = 498 (1 samples)
Flit latency average = 17.6593 (1 samples)
	minimum = 6 (1 samples)
	maximum = 489 (1 samples)
Fragmentation average = 0.3003 (1 samples)
	minimum = 0 (1 samples)
	maximum = 372 (1 samples)
Injected packet rate average = 0.055549 (1 samples)
	minimum = 0.0461064 (1 samples)
	maximum = 0.067204 (1 samples)
Accepted packet rate average = 0.055549 (1 samples)
	minimum = 0.0461064 (1 samples)
	maximum = 0.067204 (1 samples)
Injected flit rate average = 0.166506 (1 samples)
	minimum = 0.0916202 (1 samples)
	maximum = 0.269883 (1 samples)
Accepted flit rate average = 0.166506 (1 samples)
	minimum = 0.123267 (1 samples)
	maximum = 0.215124 (1 samples)
Injected packet size average = 2.99747 (1 samples)
Accepted packet size average = 2.99747 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 171974 (inst/sec)
gpgpu_simulation_rate = 527 (cycle/sec)
Test PASSED
Done
