{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1677750359807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1677750359807 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rooth EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"rooth\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1677750359877 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677750359918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677750359918 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_pll:clk_pll_inst\|altpll:altpll_component\|clk_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clk_pll:clk_pll_inst\|altpll:altpll_component\|clk_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_pll:clk_pll_inst\|altpll:altpll_component\|clk_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_pll:clk_pll_inst\|altpll:altpll_component\|clk_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_pll_altpll.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/db/clk_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 5624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1677750359956 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_pll:clk_pll_inst\|altpll:altpll_component\|clk_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_pll:clk_pll_inst\|altpll:altpll_component\|clk_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_pll_altpll.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/db/clk_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 5625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1677750359956 ""}  } { { "db/clk_pll_altpll.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/db/clk_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 5624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1677750359956 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1677750360096 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677750360548 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677750360548 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677750360548 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1677750360548 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 17234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677750360563 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 17236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677750360563 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 17238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677750360563 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 17240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677750360563 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 17242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677750360563 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1677750360563 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1677750360567 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1677750360687 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "129 " "The Timing Analyzer is analyzing 129 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1677750361905 ""}
{ "Info" "ISTA_SDC_FOUND" "rooth.sdc " "Reading SDC File: 'rooth.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1677750361911 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "jtag_TCK " "Node: jtag_TCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register jtag_top:u_jtag_top\|jtag_driver:u_jtag_driver\|full_handshake_tx:tx\|req jtag_TCK " "Register jtag_top:u_jtag_top\|jtag_driver:u_jtag_driver\|full_handshake_tx:tx\|req is being clocked by jtag_TCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1677750361970 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1677750361970 "|rooth_soc|jtag_TCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "refer_rst_n " "Node: refer_rst_n was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[28\] refer_rst_n " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[28\] is being clocked by refer_rst_n" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1677750361971 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1677750361971 "|rooth_soc|refer_rst_n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Node: rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[50\] rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[50\] is being clocked by rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1677750361971 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1677750361971 "|rooth_soc|rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rooth:u_rooth_0\|if_as:u_if_as_0\|alu_res_op_o\[0\] " "Node: rooth:u_rooth_0\|if_as:u_if_as_0\|alu_res_op_o\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch rooth:u_rooth_0\|alu_res_ctrl:u_alu_res_ctrl_0\|csr_wr_data_o\[23\] rooth:u_rooth_0\|if_as:u_if_as_0\|alu_res_op_o\[0\] " "Latch rooth:u_rooth_0\|alu_res_ctrl:u_alu_res_ctrl_0\|csr_wr_data_o\[23\] is being clocked by rooth:u_rooth_0\|if_as:u_if_as_0\|alu_res_op_o\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1677750361971 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1677750361971 "|rooth_soc|rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1677750362020 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1677750362020 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1677750362020 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1677750362020 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "refer_clk (Rise) refer_clk (Rise) setup and hold " "From refer_clk (Rise) to refer_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1677750362021 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) refer_clk (Rise) setup and hold " "From clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to refer_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1677750362021 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "refer_clk (Rise) clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From refer_clk (Rise) to clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1677750362021 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1677750362021 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1677750362021 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1677750362021 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1677750362021 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   2.000 clk_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1677750362021 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    refer_clk " "  20.000    refer_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1677750362021 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1677750362021 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_pll:clk_pll_inst\|altpll:altpll_component\|clk_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clk_pll:clk_pll_inst\|altpll:altpll_component\|clk_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677750362687 ""}  } { { "db/clk_pll_altpll.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/db/clk_pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 5624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677750362687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_pll:clk_pll_inst\|altpll:altpll_component\|clk_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node clk_pll:clk_pll_inst\|altpll:altpll_component\|clk_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677750362687 ""}  } { { "db/clk_pll_altpll.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/db/clk_pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 5624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677750362687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|WideOr3~3  " "Automatically promoted node rooth:u_rooth_0\|alu_core:u_alu_core_0\|WideOr3~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677750362687 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 13133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677750362687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[31\]~5  " "Automatically promoted node rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[31\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677750362687 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 11939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677750362687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi:u_spi_O\|bit_index~2  " "Automatically promoted node spi:u_spi_O\|bit_index~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677750362687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart_0\|tx_reg " "Destination node uart:uart_0\|tx_reg" {  } { { "rtl/perips/uart.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/uart.v" 162 -1 0 } } { "temporary_test_loc" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 1301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677750362687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi:u_spi_O\|spi_mosi " "Destination node spi:u_spi_O\|spi_mosi" {  } { { "rtl/perips/spi.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/spi.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677750362687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi:u_spi_O\|spi_clk " "Destination node spi:u_spi_O\|spi_clk" {  } { { "rtl/perips/spi.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/spi.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677750362687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart_0\|state.S_SEND_BYTE " "Destination node uart:uart_0\|state.S_SEND_BYTE" {  } { { "rtl/perips/uart.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/uart.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 1314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677750362687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart_0\|tx_data_valid " "Destination node uart:uart_0\|tx_data_valid" {  } { { "rtl/perips/uart.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/uart.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 1294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677750362687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi:u_spi_O\|en " "Destination node spi:u_spi_O\|en" {  } { { "rtl/perips/spi.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/spi.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677750362687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi:u_spi_O\|spi_clk_edge_level " "Destination node spi:u_spi_O\|spi_clk_edge_level" {  } { { "rtl/perips/spi.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/spi.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677750362687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi:u_spi_O\|spi_data\[7\] " "Destination node spi:u_spi_O\|spi_data\[7\]" {  } { { "rtl/perips/spi.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/spi.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677750362687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi:u_spi_O\|spi_data\[6\] " "Destination node spi:u_spi_O\|spi_data\[6\]" {  } { { "rtl/perips/spi.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/spi.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677750362687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi:u_spi_O\|spi_data\[2\] " "Destination node spi:u_spi_O\|spi_data\[2\]" {  } { { "rtl/perips/spi.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/spi.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677750362687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1677750362687 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1677750362687 ""}  } { { "rtl/perips/spi.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/spi.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 0 { 0 ""} 0 6279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677750362687 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1677750363539 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677750363549 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677750363550 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677750363563 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677750363580 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1677750363597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1677750364012 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1677750364021 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1677750364021 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677750364218 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1677750364230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1677750365348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677750367361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1677750367426 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1677750387113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677750387113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1677750388606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "38 " "Router estimated average interconnect usage is 38% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "53 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/rooth/fpga/altera/EP4CE10F17C8/" { { 1 { 0 "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1677750396890 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1677750396890 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1677750435456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1677750485092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:36 " "Fitter routing operations ending: elapsed time is 00:01:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677750485096 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.73 " "Total time spent on timing analysis during the Fitter is 8.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1677750485347 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677750485393 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677750486298 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677750486301 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677750487515 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677750488860 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/rooth/fpga/altera/EP4CE10F17C8/output_files/rooth.fit.smsg " "Generated suppressed messages file D:/rooth/fpga/altera/EP4CE10F17C8/output_files/rooth.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1677750489645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5923 " "Peak virtual memory: 5923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677750491059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 02 17:48:11 2023 " "Processing ended: Thu Mar 02 17:48:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677750491059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:13 " "Elapsed time: 00:02:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677750491059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:03 " "Total CPU time (on all processors): 00:02:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677750491059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1677750491059 ""}
