!!python/object:castro.Castro
design_name: top
ips: []
mm_slaves:
- !!python/object:castro.mm_slave {base_address: 2684354592, high_address: 2684354596,
  mode: 3, name: raw_from_processor, span: 4}
- !!python/object:castro.mm_slave {base_address: 2684354596, high_address: 2684354600,
  mode: 1, name: software_register, span: 4}
- !!python/object:castro.mm_slave {base_address: 2684354560, high_address: 2684354592,
  mode: 1, name: sys_block, span: 32}
src_files: [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/top.v,
  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/raw_axi/raw_axi4lite_slave.vhd,
  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc,
  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v,
  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd,
  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/sys_block,
  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/reg_test/reg_test/sysgen/hdl_netlist/reg_test.srcs/sources_1/imports/sysgen]
synthesis: !!python/object:castro.Synthesis
  clk_constraints:
  - !!python/object:castro.ClkConstraint {clkname: clk_100_p, freq_mhz: 128.0, period_ns: 7.8125,
    port_en: true, portname: clk_100_p, virtual_en: false, waveform_max_ns: 3.90625,
    waveform_min_ns: 0.0}
  clk_grp_constraints:
  - !!python/object:castro.ClkGrpConstraint {clkdomaintype: asynchronous, clknamegrp1: '-of_objects
      [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]', clknamegrp2: '-of_objects
      [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]'}
  - !!python/object:castro.ClkGrpConstraint {clkdomaintype: asynchronous, clknamegrp1: '-of_objects
      [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]', clknamegrp2: '-of_objects
      [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]'}
  false_path_constraints: []
  fpga_manufacturer: Xilinx
  fpga_model: xczu28dr-ffvg1517-2-e
  gen_clk_constraints: []
  input_delay_constraints: []
  max_delay_constraints: []
  min_delay_constraints: []
  multi_cycle_constraints: []
  output_delay_constraints: []
  pin_constraints:
  - !!python/object:castro.PinConstraint
    drive_strength: 0
    io_standard: [LVDS]
    location: [AL16]
    portname: clk_100_p
    portname_indices: []
    slew_rate: 0
    symbolic_indices: [0]
    symbolic_name: clk_100_p
    termination: ''
  pin_map:
    clk_100_n:
    - !!python/object:casper_platform.Pin {iostd: LVDS, loc: AN15}
    clk_100_p:
    - !!python/object:casper_platform.Pin {iostd: LVDS, loc: AL16}
    eth_clk_n:
    - !!python/object:casper_platform.Pin {iostd: null, loc: Y32}
    eth_clk_p:
    - !!python/object:casper_platform.Pin {iostd: null, loc: Y31}
    led:
    - !!python/object:casper_platform.Pin {iostd: LVCMOS18, loc: AR13}
    - !!python/object:casper_platform.Pin {iostd: LVCMOS18, loc: AP13}
    - !!python/object:casper_platform.Pin {iostd: LVCMOS18, loc: AR16}
    - !!python/object:casper_platform.Pin {iostd: LVCMOS18, loc: AP16}
    - !!python/object:casper_platform.Pin {iostd: LVCMOS18, loc: AP15}
    - !!python/object:casper_platform.Pin {iostd: LVCMOS18, loc: AN16}
    - !!python/object:casper_platform.Pin {iostd: LVCMOS18, loc: AN17}
    - !!python/object:casper_platform.Pin {iostd: LVCMOS18, loc: AV15}
    mgt_rx_n:
    - !!python/object:casper_platform.Pin {iostd: null, loc: AA39}
    - !!python/object:casper_platform.Pin {iostd: null, loc: W39}
    - !!python/object:casper_platform.Pin {iostd: null, loc: U39}
    - !!python/object:casper_platform.Pin {iostd: null, loc: R39}
    mgt_rx_p:
    - !!python/object:casper_platform.Pin {iostd: null, loc: AA38}
    - !!python/object:casper_platform.Pin {iostd: null, loc: W38}
    - !!python/object:casper_platform.Pin {iostd: null, loc: U38}
    - !!python/object:casper_platform.Pin {iostd: null, loc: R38}
    mgt_tx_n:
    - !!python/object:casper_platform.Pin {iostd: null, loc: Y36}
    - !!python/object:casper_platform.Pin {iostd: null, loc: V36}
    - !!python/object:casper_platform.Pin {iostd: null, loc: T36}
    - !!python/object:casper_platform.Pin {iostd: null, loc: R34}
    mgt_tx_p:
    - !!python/object:casper_platform.Pin {iostd: null, loc: Y35}
    - !!python/object:casper_platform.Pin {iostd: null, loc: V35}
    - !!python/object:casper_platform.Pin {iostd: null, loc: T35}
    - !!python/object:casper_platform.Pin {iostd: null, loc: R33}
    pl_sysref_n:
    - !!python/object:casper_platform.Pin {iostd: LVDS, loc: AK16}
    pl_sysref_p:
    - !!python/object:casper_platform.Pin {iostd: LVDS, loc: AK17}
    sfp_disable:
    - !!python/object:casper_platform.Pin {iostd: LVCMOS12, loc: G12}
    - !!python/object:casper_platform.Pin {iostd: LVCMOS12, loc: G10}
    - !!python/object:casper_platform.Pin {iostd: LVCMOS12, loc: K12}
    - !!python/object:casper_platform.Pin {iostd: LVCMOS12, loc: J7}
  platform_name: zcu111
  raw_constraints: []
  synth_tool: ''
  temp_fpga_model: ''
  temp_quartus_qsf_files: []
  vendor_constraints_files: ''
version: 0.0.0
