library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mux2x1_6bits is
    Port (
        a   : in  STD_LOGIC_VECTOR(5 downto 0);
        b   : in  STD_LOGIC_VECTOR(5 downto 0);
        sel : in  STD_LOGIC;
        y   : out STD_LOGIC_VECTOR(5 downto 0)
    );
end mux2x1_6bits;

architecture Behavioral of mux2x1_6bits is
begin

    y <= a when sel = '0'
         else b;

end Behavioral;