{
  "design": {
    "design_info": {
      "boundary_crc": "0xCC6CFA5306BD3ECB",
      "design_src": "SDSoC",
      "device": "xc7z020clg484-1",
      "name": "zed",
      "pfm_name": "xilinx.com:zed:zed:1.0",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "ps7": "",
      "xlconcat_0": "",
      "clk_wiz_0": "",
      "proc_sys_reset_0": "",
      "proc_sys_reset_1": "",
      "proc_sys_reset_2": "",
      "proc_sys_reset_3": "",
      "proc_sys_reset_4": "",
      "proc_sys_reset_5": "",
      "dm_0": "",
      "dm_1": "",
      "dm_2": "",
      "myFuncAccel_1": "",
      "myFuncAccel_1_if": "",
      "axi_ic_ps7_M_AXI_GP0": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "s00_data_fifo": "",
          "auto_pc": ""
        },
        "m00_couplers": {
          "m00_regslice": ""
        },
        "m01_couplers": {
          "m01_regslice": ""
        },
        "m02_couplers": {
          "m02_regslice": ""
        },
        "m03_couplers": {
          "m03_regslice": ""
        }
      },
      "axi_ic_ps7_S_AXI_ACP": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "s00_data_fifo": ""
        },
        "s01_couplers": {
          "s01_regslice": "",
          "s01_data_fifo": ""
        },
        "s02_couplers": {
          "s02_regslice": "",
          "s02_data_fifo": ""
        },
        "m00_couplers": {
          "m00_data_fifo": "",
          "m00_regslice": "",
          "auto_pc": ""
        }
      },
      "axis_dwc_dm_0_tx_0": "",
      "axis_dwc_dm_1_tx_0": "",
      "axis_dwc_dm_2_rx_0": "",
      "sds_irq_const": "",
      "axcache_0xE": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "ps7": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "zed_ps7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666667"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "1"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_TTC0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "150.000000"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#wp#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_WP_IO": {
            "value": "MIO 46"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_TTC0_TTC0_IO": {
            "value": "EMIO"
          },
          "PCW_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.41"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.411"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.341"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.358"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.025"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.028"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333313"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J128M16 HA-15E"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "1"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_DEFAULT_ACP_USER_VAL": {
            "value": "1"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "1"
          },
          "preset": {
            "value": "ZedBoard"
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "  M_AXI_GP0 {memport \"M_AXI_GP\" sptag \"GP\"}  M_AXI_GP1 {memport \"M_AXI_GP\" sptag \"GP\"}  S_AXI_ACP {memport \"S_AXI_ACP\" sptag \"ACP\" memory \"ps7 ACP_DDR_LOWOCM\"}  S_AXI_HP0 {memport \"S_AXI_HP\" sptag \"HP\" memory \"ps7 HP0_DDR_LOWOCM\"}  S_AXI_HP1 {memport \"S_AXI_HP\" sptag \"HP\" memory \"ps7 HP1_DDR_LOWOCM\"}  S_AXI_HP2 {memport \"S_AXI_HP\" sptag \"HP\" memory \"ps7 HP2_DDR_LOWOCM\"}  S_AXI_HP3 {memport \"S_AXI_HP\" sptag \"HP\" memory \"ps7 HP3_DDR_LOWOCM\"}  "
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "zed_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "16"
          }
        },
        "pfm_attributes": {
          "IRQ": "In0 {} In1 {} In2 {} In3 {} In4 {} In5 {} In6 {} In7 {} In8 {} In9 {} In10 {} In11 {} In12 {} In13 {} In14 {} In15 {}"
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "zed_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "142"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "166"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "CLKOUT5_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT5_USED": {
            "value": "true"
          },
          "CLKOUT6_REQUESTED_OUT_FREQ": {
            "value": "41.66"
          },
          "CLKOUT6_USED": {
            "value": "true"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        },
        "pfm_attributes": {
          "CLOCK": "  clk_out1 {id \"2\" is_default \"true\" proc_sys_reset \"proc_sys_reset_0\" }  clk_out2 {id \"1\" is_default \"false\" proc_sys_reset \"proc_sys_reset_1\" }  clk_out3 {id \"0\" is_default \"false\" proc_sys_reset \"proc_sys_reset_2\" }  clk_out4 {id \"3\" is_default \"false\" proc_sys_reset \"proc_sys_reset_3\" }  clk_out5 {id \"4\" is_default \"false\" proc_sys_reset \"proc_sys_reset_4\" }  clk_out6 {id \"5\" is_default \"false\" proc_sys_reset \"proc_sys_reset_5\" }  "
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "zed_proc_sys_reset_0_0"
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "zed_proc_sys_reset_1_0"
      },
      "proc_sys_reset_2": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "zed_proc_sys_reset_2_0"
      },
      "proc_sys_reset_3": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "zed_proc_sys_reset_3_0"
      },
      "proc_sys_reset_4": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "zed_proc_sys_reset_4_0"
      },
      "proc_sys_reset_5": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "zed_proc_sys_reset_5_0"
      },
      "dm_0": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "zed_dm_0_0",
        "parameters": {
          "c_dlytmr_resolution": {
            "value": "1250"
          },
          "c_include_mm2s": {
            "value": "1"
          },
          "c_include_mm2s_dre": {
            "value": "1"
          },
          "c_include_mm2s_sf": {
            "value": "1"
          },
          "c_include_s2mm": {
            "value": "0"
          },
          "c_include_sg": {
            "value": "0"
          },
          "c_m_axi_mm2s_data_width": {
            "value": "64"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "64"
          },
          "c_mm2s_burst_size": {
            "value": "64"
          },
          "c_sg_length_width": {
            "value": "26"
          }
        }
      },
      "dm_1": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "zed_dm_1_0",
        "parameters": {
          "c_dlytmr_resolution": {
            "value": "1250"
          },
          "c_include_mm2s": {
            "value": "1"
          },
          "c_include_mm2s_dre": {
            "value": "1"
          },
          "c_include_mm2s_sf": {
            "value": "1"
          },
          "c_include_s2mm": {
            "value": "0"
          },
          "c_include_sg": {
            "value": "0"
          },
          "c_m_axi_mm2s_data_width": {
            "value": "64"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "64"
          },
          "c_mm2s_burst_size": {
            "value": "64"
          },
          "c_sg_length_width": {
            "value": "26"
          }
        }
      },
      "dm_2": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "zed_dm_2_0",
        "parameters": {
          "c_dlytmr_resolution": {
            "value": "1250"
          },
          "c_include_mm2s": {
            "value": "0"
          },
          "c_include_s2mm": {
            "value": "1"
          },
          "c_include_s2mm_dre": {
            "value": "1"
          },
          "c_include_s2mm_sf": {
            "value": "1"
          },
          "c_include_sg": {
            "value": "0"
          },
          "c_m_axi_s2mm_data_width": {
            "value": "64"
          },
          "c_s2mm_burst_size": {
            "value": "64"
          },
          "c_sg_length_width": {
            "value": "26"
          }
        }
      },
      "myFuncAccel_1": {
        "vlnv": "xilinx.com:hls:myFuncAccel:1.0",
        "xci_name": "zed_myFuncAccel_1_0"
      },
      "myFuncAccel_1_if": {
        "vlnv": "xilinx.com:ip:adapter_v3_0:1.0",
        "xci_name": "zed_myFuncAccel_1_if_0",
        "parameters": {
          "C_INPUT_SCALAR_0_WIDTH": {
            "value": "32"
          },
          "C_INPUT_SCALAR_1_WIDTH": {
            "value": "32"
          },
          "C_INPUT_SCALAR_2_WIDTH": {
            "value": "32"
          },
          "C_NUM_INPUT_FIFOs": {
            "value": "2"
          },
          "C_NUM_OUTPUT_FIFOs": {
            "value": "1"
          },
          "C_N_INPUT_SCALARS": {
            "value": "3"
          },
          "M_AXIS_FIFO_0_BYTE_WIDTH": {
            "value": "32"
          },
          "M_AXIS_FIFO_0_DEPTH": {
            "value": "1024"
          },
          "M_AXIS_FIFO_0_DMWIDTH": {
            "value": "32"
          },
          "M_AXIS_FIFO_0_WIDTH": {
            "value": "32"
          },
          "S_AXIS_FIFO_0_BYTE_WIDTH": {
            "value": "32"
          },
          "S_AXIS_FIFO_0_DEPTH": {
            "value": "1024"
          },
          "S_AXIS_FIFO_0_DMWIDTH": {
            "value": "32"
          },
          "S_AXIS_FIFO_0_WIDTH": {
            "value": "32"
          },
          "S_AXIS_FIFO_1_BYTE_WIDTH": {
            "value": "32"
          },
          "S_AXIS_FIFO_1_DEPTH": {
            "value": "1024"
          },
          "S_AXIS_FIFO_1_DMWIDTH": {
            "value": "32"
          },
          "S_AXIS_FIFO_1_WIDTH": {
            "value": "32"
          }
        }
      },
      "axi_ic_ps7_M_AXI_GP0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "zed_axi_ic_ps7_M_AXI_GP0_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "1"
          },
          "M01_HAS_REGSLICE": {
            "value": "1"
          },
          "M02_HAS_REGSLICE": {
            "value": "1"
          },
          "M03_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "1"
          },
          "STRATEGY": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "zed_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "2"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zed_s00_regslice_0"
              },
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "zed_s00_data_fifo_0"
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "zed_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_data_fifo": {
                "interface_ports": [
                  "s00_data_fifo/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_auto_pc": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zed_m00_regslice_0"
              }
            },
            "interface_nets": {
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              },
              "m00_couplers_to_m00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m00_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zed_m01_regslice_0"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m01_regslice/S_AXI"
                ]
              },
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m01_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m01_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m01_regslice/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zed_m02_regslice_0"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m02_regslice/S_AXI"
                ]
              },
              "m02_regslice_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m02_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m02_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m02_regslice/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zed_m03_regslice_0"
              }
            },
            "interface_nets": {
              "m03_regslice_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m03_regslice/M_AXI"
                ]
              },
              "m03_couplers_to_m03_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m03_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m03_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m03_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_ic_ps7_M_AXI_GP0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_ic_ps7_M_AXI_GP0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_ic_ps7_M_AXI_GP0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_ic_ps7_M_AXI_GP0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_ic_ps7_M_AXI_GP0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_ic_ps7_M_AXI_GP0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "axi_ic_ps7_M_AXI_GP0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_ic_ps7_S_AXI_ACP": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "zed_axi_ic_ps7_S_AXI_ACP_0",
        "parameters": {
          "M00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "M00_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "3"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S00_HAS_REGSLICE": {
            "value": "1"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_REGSLICE": {
            "value": "1"
          },
          "S02_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S02_HAS_REGSLICE": {
            "value": "1"
          },
          "STRATEGY": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "zed_xbar_1",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              },
              "STRATEGY": {
                "value": "2"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zed_s00_regslice_1"
              },
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "zed_s00_data_fifo_1"
              }
            },
            "interface_nets": {
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_data_fifo/M_AXI"
                ]
              },
              "s00_regslice_to_s00_data_fifo": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "s00_data_fifo/S_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zed_s01_regslice_0"
              },
              "s01_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "zed_s01_data_fifo_0"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s01_regslice/S_AXI"
                ]
              },
              "s01_regslice_to_s01_data_fifo": {
                "interface_ports": [
                  "s01_regslice/M_AXI",
                  "s01_data_fifo/S_AXI"
                ]
              },
              "s01_data_fifo_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s01_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s01_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s01_regslice/aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s01_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s01_data_fifo/aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zed_s02_regslice_0"
              },
              "s02_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "zed_s02_data_fifo_0"
              }
            },
            "interface_nets": {
              "s02_data_fifo_to_s02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s02_data_fifo/M_AXI"
                ]
              },
              "s02_regslice_to_s02_data_fifo": {
                "interface_ports": [
                  "s02_regslice/M_AXI",
                  "s02_data_fifo/S_AXI"
                ]
              },
              "s02_couplers_to_s02_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s02_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s02_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s02_regslice/aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s02_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s02_data_fifo/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "zed_m00_data_fifo_0"
              },
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "zed_m00_regslice_1"
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "zed_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              },
              "m00_couplers_to_m00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "m00_data_fifo/S_AXI"
                ]
              },
              "m00_data_fifo_to_auto_pc": {
                "interface_ports": [
                  "m00_data_fifo/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m00_regslice": {
                "interface_ports": [
                  "m00_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "m00_data_fifo/aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "m00_data_fifo/aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "axi_ic_ps7_S_AXI_ACP_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "axi_ic_ps7_S_AXI_ACP_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_ic_ps7_S_AXI_ACP": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "axi_ic_ps7_S_AXI_ACP_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          }
        },
        "nets": {
          "axi_ic_ps7_S_AXI_ACP_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s02_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_ic_ps7_S_AXI_ACP_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s02_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axis_dwc_dm_0_tx_0": {
        "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
        "xci_name": "zed_axis_dwc_dm_0_tx_0_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "4"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "8"
          }
        }
      },
      "axis_dwc_dm_1_tx_0": {
        "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
        "xci_name": "zed_axis_dwc_dm_1_tx_0_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "4"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "8"
          }
        }
      },
      "axis_dwc_dm_2_rx_0": {
        "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
        "xci_name": "zed_axis_dwc_dm_2_rx_0_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "8"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "4"
          }
        }
      },
      "sds_irq_const": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "zed_sds_irq_const_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "axcache_0xE": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "zed_axcache_0xE_0",
        "parameters": {
          "CONST_VAL": {
            "value": "14"
          },
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      }
    },
    "interface_nets": {
      "dm_0_M_AXI_MM2S": {
        "interface_ports": [
          "dm_0/M_AXI_MM2S",
          "axi_ic_ps7_S_AXI_ACP/S00_AXI"
        ]
      },
      "ps7_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "ps7/FIXED_IO"
        ]
      },
      "ps7_DDR": {
        "interface_ports": [
          "DDR",
          "ps7/DDR"
        ]
      },
      "dm_2_M_AXI_S2MM": {
        "interface_ports": [
          "dm_2/M_AXI_S2MM",
          "axi_ic_ps7_S_AXI_ACP/S02_AXI"
        ]
      },
      "myFuncAccel_1_data2": {
        "interface_ports": [
          "myFuncAccel_1/data2",
          "myFuncAccel_1_if/AP_FIFO_OARG_0"
        ]
      },
      "myFuncAccel_1_data0": {
        "interface_ports": [
          "myFuncAccel_1/data0",
          "myFuncAccel_1_if/AP_FIFO_IARG_0"
        ]
      },
      "ps7_M_AXI_GP0": {
        "interface_ports": [
          "ps7/M_AXI_GP0",
          "axi_ic_ps7_M_AXI_GP0/S00_AXI"
        ]
      },
      "myFuncAccel_1_data1": {
        "interface_ports": [
          "myFuncAccel_1/data1",
          "myFuncAccel_1_if/AP_FIFO_IARG_1"
        ]
      },
      "myFuncAccel_1_if_ap_ctrl": {
        "interface_ports": [
          "myFuncAccel_1_if/ap_ctrl",
          "myFuncAccel_1/ap_ctrl"
        ]
      },
      "axi_ic_ps7_S_AXI_ACP_M00_AXI": {
        "interface_ports": [
          "axi_ic_ps7_S_AXI_ACP/M00_AXI",
          "ps7/S_AXI_ACP"
        ]
      },
      "axi_ic_ps7_M_AXI_GP0_M00_AXI": {
        "interface_ports": [
          "axi_ic_ps7_M_AXI_GP0/M00_AXI",
          "myFuncAccel_1_if/S_AXI"
        ]
      },
      "axi_ic_ps7_M_AXI_GP0_M03_AXI": {
        "interface_ports": [
          "axi_ic_ps7_M_AXI_GP0/M03_AXI",
          "dm_2/S_AXI_LITE"
        ]
      },
      "axi_ic_ps7_M_AXI_GP0_M01_AXI": {
        "interface_ports": [
          "axi_ic_ps7_M_AXI_GP0/M01_AXI",
          "dm_0/S_AXI_LITE"
        ]
      },
      "dm_0_M_AXIS_MM2S": {
        "interface_ports": [
          "dm_0/M_AXIS_MM2S",
          "axis_dwc_dm_0_tx_0/S_AXIS"
        ]
      },
      "axis_dwc_dm_0_tx_0_M_AXIS": {
        "interface_ports": [
          "axis_dwc_dm_0_tx_0/M_AXIS",
          "myFuncAccel_1_if/S_AXIS_FIFO_0"
        ]
      },
      "dm_1_M_AXI_MM2S": {
        "interface_ports": [
          "dm_1/M_AXI_MM2S",
          "axi_ic_ps7_S_AXI_ACP/S01_AXI"
        ]
      },
      "axi_ic_ps7_M_AXI_GP0_M02_AXI": {
        "interface_ports": [
          "axi_ic_ps7_M_AXI_GP0/M02_AXI",
          "dm_1/S_AXI_LITE"
        ]
      },
      "dm_1_M_AXIS_MM2S": {
        "interface_ports": [
          "dm_1/M_AXIS_MM2S",
          "axis_dwc_dm_1_tx_0/S_AXIS"
        ]
      },
      "axis_dwc_dm_1_tx_0_M_AXIS": {
        "interface_ports": [
          "axis_dwc_dm_1_tx_0/M_AXIS",
          "myFuncAccel_1_if/S_AXIS_FIFO_1"
        ]
      },
      "myFuncAccel_1_if_M_AXIS_FIFO_0": {
        "interface_ports": [
          "myFuncAccel_1_if/M_AXIS_FIFO_0",
          "axis_dwc_dm_2_rx_0/S_AXIS"
        ]
      },
      "axis_dwc_dm_2_rx_0_M_AXIS": {
        "interface_ports": [
          "axis_dwc_dm_2_rx_0/M_AXIS",
          "dm_2/S_AXIS_S2MM"
        ]
      }
    },
    "nets": {
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "ps7/IRQ_F2P"
        ]
      },
      "ps7_FCLK_RESET0_N": {
        "ports": [
          "ps7/FCLK_RESET0_N",
          "clk_wiz_0/resetn",
          "proc_sys_reset_0/ext_reset_in",
          "proc_sys_reset_1/ext_reset_in",
          "proc_sys_reset_2/ext_reset_in",
          "proc_sys_reset_3/ext_reset_in",
          "proc_sys_reset_4/ext_reset_in",
          "proc_sys_reset_5/ext_reset_in"
        ]
      },
      "ps7_FCLK_CLK0": {
        "ports": [
          "ps7/FCLK_CLK0",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked",
          "proc_sys_reset_1/dcm_locked",
          "proc_sys_reset_2/dcm_locked",
          "proc_sys_reset_3/dcm_locked",
          "proc_sys_reset_4/dcm_locked",
          "proc_sys_reset_5/dcm_locked"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "proc_sys_reset_0/slowest_sync_clk",
          "ps7/M_AXI_GP0_ACLK",
          "ps7/S_AXI_ACP_ACLK",
          "dm_0/s_axi_lite_aclk",
          "dm_0/m_axi_mm2s_aclk",
          "dm_1/s_axi_lite_aclk",
          "dm_1/m_axi_mm2s_aclk",
          "dm_2/s_axi_lite_aclk",
          "dm_2/m_axi_s2mm_aclk",
          "myFuncAccel_1_if/s_axi_aclk",
          "myFuncAccel_1_if/s_axis_fifo_0_aclk",
          "myFuncAccel_1_if/s_axis_fifo_1_aclk",
          "myFuncAccel_1_if/m_axis_fifo_0_aclk",
          "myFuncAccel_1_if/acc_aclk",
          "axi_ic_ps7_M_AXI_GP0/S00_ACLK",
          "axi_ic_ps7_M_AXI_GP0/M00_ACLK",
          "axi_ic_ps7_M_AXI_GP0/M01_ACLK",
          "axi_ic_ps7_M_AXI_GP0/M02_ACLK",
          "axi_ic_ps7_M_AXI_GP0/M03_ACLK",
          "axi_ic_ps7_M_AXI_GP0/ACLK",
          "axi_ic_ps7_S_AXI_ACP/S00_ACLK",
          "axi_ic_ps7_S_AXI_ACP/S01_ACLK",
          "axi_ic_ps7_S_AXI_ACP/S02_ACLK",
          "axis_dwc_dm_0_tx_0/aclk",
          "axis_dwc_dm_1_tx_0/aclk",
          "axis_dwc_dm_2_rx_0/aclk",
          "axi_ic_ps7_S_AXI_ACP/ACLK",
          "axi_ic_ps7_S_AXI_ACP/M00_ACLK"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "proc_sys_reset_1/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_clk_out3": {
        "ports": [
          "clk_wiz_0/clk_out3",
          "proc_sys_reset_2/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_clk_out4": {
        "ports": [
          "clk_wiz_0/clk_out4",
          "proc_sys_reset_3/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_clk_out5": {
        "ports": [
          "clk_wiz_0/clk_out5",
          "proc_sys_reset_4/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_clk_out6": {
        "ports": [
          "clk_wiz_0/clk_out6",
          "proc_sys_reset_5/slowest_sync_clk"
        ]
      },
      "myFuncAccel_1_if_ap_iscalar_0_dout": {
        "ports": [
          "myFuncAccel_1_if/ap_iscalar_0_dout",
          "myFuncAccel_1/size"
        ]
      },
      "myFuncAccel_1_if_ap_iscalar_1_dout": {
        "ports": [
          "myFuncAccel_1_if/ap_iscalar_1_dout",
          "myFuncAccel_1/dim"
        ]
      },
      "myFuncAccel_1_if_ap_iscalar_2_dout": {
        "ports": [
          "myFuncAccel_1_if/ap_iscalar_2_dout",
          "myFuncAccel_1/threshold"
        ]
      },
      "myFuncAccel_1_if_ap_clk": {
        "ports": [
          "myFuncAccel_1_if/ap_clk",
          "myFuncAccel_1/ap_clk"
        ]
      },
      "myFuncAccel_1_if_ap_resetn": {
        "ports": [
          "myFuncAccel_1_if/ap_resetn",
          "myFuncAccel_1/ap_rst_n"
        ]
      },
      "proc_sys_reset_0_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "axi_ic_ps7_M_AXI_GP0/S00_ARESETN",
          "axi_ic_ps7_M_AXI_GP0/M00_ARESETN",
          "axi_ic_ps7_M_AXI_GP0/M01_ARESETN",
          "axi_ic_ps7_M_AXI_GP0/M02_ARESETN",
          "axi_ic_ps7_M_AXI_GP0/M03_ARESETN",
          "axi_ic_ps7_M_AXI_GP0/ARESETN",
          "axi_ic_ps7_S_AXI_ACP/M00_ARESETN",
          "axi_ic_ps7_S_AXI_ACP/S00_ARESETN",
          "axi_ic_ps7_S_AXI_ACP/S01_ARESETN",
          "axi_ic_ps7_S_AXI_ACP/S02_ARESETN",
          "axi_ic_ps7_S_AXI_ACP/ARESETN"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "dm_0/axi_resetn",
          "dm_1/axi_resetn",
          "dm_2/axi_resetn",
          "myFuncAccel_1_if/s_axi_aresetn",
          "myFuncAccel_1_if/s_axis_fifo_0_aresetn",
          "myFuncAccel_1_if/s_axis_fifo_1_aresetn",
          "myFuncAccel_1_if/m_axis_fifo_0_aresetn",
          "myFuncAccel_1_if/acc_aresetn",
          "axis_dwc_dm_0_tx_0/aresetn",
          "axis_dwc_dm_1_tx_0/aresetn",
          "axis_dwc_dm_2_rx_0/aresetn"
        ]
      },
      "sds_irq_const_dout": {
        "ports": [
          "sds_irq_const/dout",
          "xlconcat_0/In0",
          "xlconcat_0/In1",
          "xlconcat_0/In2",
          "xlconcat_0/In3",
          "xlconcat_0/In4",
          "xlconcat_0/In5",
          "xlconcat_0/In6",
          "xlconcat_0/In7",
          "xlconcat_0/In8",
          "xlconcat_0/In9",
          "xlconcat_0/In10",
          "xlconcat_0/In11",
          "xlconcat_0/In12",
          "xlconcat_0/In13",
          "xlconcat_0/In14",
          "xlconcat_0/In15"
        ]
      },
      "axcache_0xE_dout": {
        "ports": [
          "axcache_0xE/dout",
          "axi_ic_ps7_S_AXI_ACP/S00_AXI_arcache",
          "axi_ic_ps7_S_AXI_ACP/S01_AXI_arcache",
          "axi_ic_ps7_S_AXI_ACP/S02_AXI_awcache"
        ]
      }
    },
    "addressing": {
      "/ps7": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_dm_0_Reg": {
                "address_block": "/dm_0/S_AXI_LITE/Reg",
                "offset": "0x40400000",
                "range": "64K"
              },
              "SEG_dm_1_Reg": {
                "address_block": "/dm_1/S_AXI_LITE/Reg",
                "offset": "0x40410000",
                "range": "64K"
              },
              "SEG_dm_2_Reg": {
                "address_block": "/dm_2/S_AXI_LITE/Reg",
                "offset": "0x40420000",
                "range": "64K"
              },
              "SEG_myFuncAccel_1_if_reg0": {
                "address_block": "/myFuncAccel_1_if/S_AXI/reg0",
                "offset": "0x43C00000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/dm_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ps7_ACP_DDR_LOWOCM": {
                "address_block": "/ps7/S_AXI_ACP/ACP_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              },
              "SEG_ps7_ACP_QSPI_LINEAR": {
                "address_block": "/ps7/S_AXI_ACP/ACP_QSPI_LINEAR",
                "offset": "0xFC000000",
                "range": "16M"
              },
              "SEG_ps7_ACP_IOP": {
                "address_block": "/ps7/S_AXI_ACP/ACP_IOP",
                "offset": "0xE0000000",
                "range": "4M",
                "is_excluded": "TRUE"
              },
              "SEG_ps7_ACP_M_AXI_GP0": {
                "address_block": "/ps7/S_AXI_ACP/ACP_M_AXI_GP0",
                "offset": "0x40000000",
                "range": "1G",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/dm_1": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ps7_ACP_DDR_LOWOCM": {
                "address_block": "/ps7/S_AXI_ACP/ACP_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              },
              "SEG_ps7_ACP_QSPI_LINEAR": {
                "address_block": "/ps7/S_AXI_ACP/ACP_QSPI_LINEAR",
                "offset": "0xFC000000",
                "range": "16M"
              },
              "SEG_ps7_ACP_IOP": {
                "address_block": "/ps7/S_AXI_ACP/ACP_IOP",
                "offset": "0xE0000000",
                "range": "4M",
                "is_excluded": "TRUE"
              },
              "SEG_ps7_ACP_M_AXI_GP0": {
                "address_block": "/ps7/S_AXI_ACP/ACP_M_AXI_GP0",
                "offset": "0x40000000",
                "range": "1G",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/dm_2": {
        "address_spaces": {
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ps7_ACP_DDR_LOWOCM": {
                "address_block": "/ps7/S_AXI_ACP/ACP_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              },
              "SEG_ps7_ACP_QSPI_LINEAR": {
                "address_block": "/ps7/S_AXI_ACP/ACP_QSPI_LINEAR",
                "offset": "0xFC000000",
                "range": "16M"
              },
              "SEG_ps7_ACP_IOP": {
                "address_block": "/ps7/S_AXI_ACP/ACP_IOP",
                "offset": "0xE0000000",
                "range": "4M",
                "is_excluded": "TRUE"
              },
              "SEG_ps7_ACP_M_AXI_GP0": {
                "address_block": "/ps7/S_AXI_ACP/ACP_M_AXI_GP0",
                "offset": "0x40000000",
                "range": "1G",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}