$date
  Fri Oct 29 11:16:26 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module andgate_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$scope module and_g $end
$var reg 1 $ input1 $end
$var reg 1 % input2 $end
$var reg 1 & and_result $end
$var reg 1 ' and_gate $end
$var reg 1 ( dinput1 $end
$var reg 1 ) dinput2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
U#
0$
0%
U&
U'
U(
U)
#10000000
1"
1%
0'
0(
0)
#15000000
U&
#20000000
1!
0"
1$
0%
1)
#25000000
0#
0&
#30000000
1"
1%
1(
0)
#40000000
X!
W"
X$
W%
1'
1)
#50000000
X'
X(
W)
#55000000
1#
1&
#65000000
X#
X&
