#ifndef __SOC_INTERRUPTS_MDM_H
#define __SOC_INTERRUPTS_MDM_H 
#ifdef __cplusplus
extern "C" {
#endif
#include "soc_interrupts_comm.h"
#define INT_LVL_IPCM2MDM0 32
#define INT_LVL_IPCM2MDM1 33
#define INT_LVL_MDM_COMMRX 34
#define INT_LVL_MDM_COMMTX 35
#define INT_LVL_WDT_MDM 36
#define INT_LVL_IPCM2DSP 38
#define INT_LVL_EDMA_MDM1 40
#define INT_LVL_CIPHER 41
#define INT_LVL_CICOM0_UL 42
#define INT_LVL_CICOM0_DL 43
#define INT_LVL_CICOM1_UL 44
#define INT_LVL_CICOM1_DL 45
#define INT_LVL_UPACC_DSP 46
#define INT_LVL_UPACC_BBP_I1_E 47
#define INT_LVL_UPACC_BBP_I2 48
#define INT_LVL_UPACC_ARM 49
#define INT_LVL_UART_MDM 50
#define INT_LVL_AMON 51
#define INT_LVL_MDM_PMU 72
#define INT_LVL_MDMA9_L2CC 73
#define INT_LVL_MDM_SRST_REQ 74
#define INT_LVL_TDS_STU_ARM_INT 82
#define INT_LVL_BBPTIMER 83
#define INT_LVL_BBPDLTB 84
#define INT_LVL_CBBP_INTR04 85
#define INT_LVL_W_ARM_01 86
#define INT_LVL_W_ARM_04 87
#define INT_LVL_W_ARM_05 88
#define INT_LVL_W_ARM_06 89
#define INT_LVL_W_ARM_07 90
#define INT_LVL_W_ARM_08 91
#define INT_LVL_W_ARM_09 92
#define INT_LVL_W_ARM_10 93
#define INT_LVL_W_ARM_11 94
#define INT_LVL_W_ARM_15 95
#define INT_LVL_OTDOA 96
#define INT_LVL_CTU_W 97
#define INT_LVL_CTU_G1 98
#define INT_LVL_CTU_G2 99
#define INT_LVL_TL_DBG 100
#define INT_LVL_GUC_BBPMST1 101
#define INT_LVL_GUC_BBPMST2 102
#define INT_LVL_LTE_BBP_CLK_SWITCH 122
#define INT_LVL_LTE_BBP_WAKEUP 123
#define INT_LVL_LTE_BBP_PUB 124
#define INT_LVL_TDS_DRX_WAKEUP 125
#define INT_LVL_TDS_DRX_ARM_CLKSWITCH_INT 126
#define INT_LVL_G1_BBP_TO_CPU 127
#define INT_LVL_G1_BBP_TO_DSP 128
#define INT_LVL_G1_BBP_TO_CPU_32K 129
#define INT_LVL_G1_BBP_TO_DSP_32K 130
#define INT_LVL_G2_BBP_TO_CPU 131
#define INT_LVL_G2_BBP_TO_DSP 132
#define INT_LVL_G2_BBP_TO_CPU_32K 133
#define INT_LVL_G2_BBP_TO_DSP_32K 134
#define INT_LVL_W_ARM_02 135
#define INT_LVL_W_ARM_03 136
#define INT_LVL_COMM_32K 137
#define INT_LVL_CBBP_INTR01 138
#define INT_LVL_CBBP_INTR02 139
#define INT_LVL_HSUART 162
#define INT_LVL_UART0 163
#define INT_LVL_UART1 164
#define INT_LVL_UART2 165
#define INT_LVL_SOCP1 166
#define INT_LVL_SCI0 167
#define INT_LVL_SCI1 168
#define INT_LVL_IPF0 169
#define INT_LVL_IPF1 170
#define INT_LVL_PSAM0 171
#define INT_LVL_PSAM1 172
#define INT_LVL_RSR 173
#define INT_LVL_EDMAC_SOC_1 174
#define INT_LVL_GPIO_AO_M1_0 186
#define INT_LVL_GPIO_AO_M1_1 187
#define INT_LVL_GPIO_PD_M1_2 188
#define INT_LVL_GPIO_PD_M1_3 189
#define INT_LVL_GPIO_PD_M1_4 190
#define INT_LVL_GPIO_PD_M1_5 191
#define INT_LVL_GPIO_PD_M1_6 192
#define INT_LVL_GPIO_PD_M1_7 193
#define INT_LVL_GPIO_PD_M1_8 194
#define INT_LVL_GPIO_PD_M1_9 195
#define INT_LVL_GPIO_PD_M1_10 196
#define INT_LVL_GPIO_PD_M1_11 197
#define INT_LVL_GPIO_PD_M1_12 198
#define INT_LVL_RTC 200
#define INT_LVL_ACPU_PMUIRQ 201
#define INT_LVL_APP_EVENT0 202
#define INT_LVL_CM3_EVENT0 203
#define INT_LVL_SYSCONCTRL2 204
#define INT_LVL_SYSCONCTRL3 205
#define INT_LVL_HKADC_FINISH 206
#define INT_LVL_PAD_IN 207
#define INT_LVL_CCPU_DBG_WAKE 221
#define INT_LVL_AXI_DLOCK 222
#define INT_LVL_BUS_DEC_ERR 223
#define INT_LVL_GBBP_DSP INT_LVL_G1_BBP_TO_DSP
#define INT_LVL_GBBP_GSML_NODRX_INTR INT_LVL_G1_BBP_TO_DSP
#define INT_LVL_GBBP_AWAKE_DSP INT_LVL_G1_BBP_TO_DSP_32K
#define INT_LVL_GBBP_GSML_RESERVED_INTR INT_LVL_G1_BBP_TO_DSP_32K
#define INT_LVL_GBBP INT_LVL_G1_BBP_TO_CPU
#define INT_LVL_GBBP_AWAKE INT_LVL_G1_BBP_TO_CPU_32K
#define INT_LVL_GBBP1_DSP INT_LVL_G2_BBP_TO_DSP
#define INT_LVL_GBBP1_AWAKE_DSP INT_LVL_G2_BBP_TO_DSP_32K
#define INT_LVL_GBBP1 INT_LVL_G2_BBP_TO_CPU
#define INT_LVL_GBBP1_AWAKE INT_LVL_G2_BBP_TO_CPU_32K
#define INT_LVL_WBBP_0MS INT_LVL_W_ARM_01
#define INT_LVL_WBBP_AWAKE INT_LVL_W_ARM_02
#define INT_LVL_WBBP_SWITCH INT_LVL_W_ARM_03
#define INT_LVL_WBBP1_0MS INT_LVL_W_ARM_04
#define INT_LVL_WBBP_CARD2_0MS_INTR INT_LVL_W_ARM_04
#define INT_LVL_WBBP_SEARCH INT_LVL_W_ARM_05
#define INT_LVL_WBBP_SEARCH_INTR INT_LVL_W_ARM_05
#define INT_LVL_WBBP_RAKE INT_LVL_W_ARM_06
#define INT_LVL_WBBP_RAKE_INTR INT_LVL_W_ARM_06
#define INT_LVL_WBBP_DECODE INT_LVL_W_ARM_07
#define INT_LVL_WBBP_DECODE_INTR INT_LVL_W_ARM_07
#define INT_LVL_WBBP_TIME INT_LVL_W_ARM_08
#define INT_LVL_WBBP_CARD1_TIME_INTR INT_LVL_W_ARM_08
#define INT_LVL_WBBP1_TIME INT_LVL_W_ARM_09
#define INT_LVL_WBBP_CARD2_TIME_INTR INT_LVL_W_ARM_09
#define INT_LVL_WBBP_MULTI_SEARCH INT_LVL_W_ARM_10
#define INT_LVL_WBBP_MULTI_SEARCH_INTR INT_LVL_W_ARM_10
#define INT_LVL_WBBP_BBPMST INT_LVL_W_ARM_11
#define INT_LVL_BBPMASTER INT_LVL_W_ARM_11
#define INT_LVL_CTU_INT_G INT_LVL_CTU_G1
#define INT_LVL_CTU_INT_W INT_LVL_CTU_W
#define INT_LVL_INT12_G2 1000000
#define INT_LVL_GU_UPACC_DSP INT_LVL_UPACC_DSP
#define INT_LVL_UPACC_INTR INT_LVL_UPACC_ARM
#define INT_LVL_GU_HDLC_FRM 1000000
#define INT_LVL_GU_HDLC_DEF 1000000
#define INT_LVL_CICOM_DL INT_LVL_CICOM0_DL
#define INT_LVL_CICOM_UL INT_LVL_CICOM0_UL
#define INT_LVL_GU_CICOM1_DL INT_LVL_CICOM1_DL
#define INT_LVL_GU_CICOM1_UL INT_LVL_CICOM1_UL
#define INT_LVL_TDS_DRX_ARM_WAKEUP_INT INT_LVL_TDS_DRX_WAKEUP
#define INT_LVL_LTE_ARM_WAKEUP_INT INT_LVL_LTE_BBP_WAKEUP
#define INT_LVL_TIMER0 176
#define INT_LVL_TIMER1 177
#define INT_LVL_TIMER2 178
#define INT_LVL_TIMER3 179
#define INT_LVL_TIMER4 180
#define INT_LVL_TIMER5 181
#define INT_LVL_TIMER6 182
#define INT_LVL_TIMER7 183
#define INT_LVL_TIMER8 184
#define INT_LVL_TIMER9 185
#define INT_LVL_TIMER10 52
#define INT_LVL_TIMER11 53
#define INT_LVL_TIMER12 54
#define INT_LVL_TIMER13 55
#define INT_LVL_TIMER14 56
#define INT_LVL_TIMER15 57
#define INT_LVL_TIMER16 58
#define INT_LVL_TIMER17 59
#define INT_LVL_TIMER18 60
#define INT_LVL_TIMER19 61
#define INT_LVL_TIMER20 62
#define INT_LVL_TIMER21 63
#define INT_LVL_TIMER22 64
#define INT_LVL_TIMER23 65
#define INT_LVL_TIMER24 66
#define INT_LVL_TIMER25 67
#define INT_LVL_TIMER26 68
#define INT_LVL_TIMER27 69
#define INT_LVL_TIMER28 70
#define INT_LVL_TIMER29 71
#define INT_LVL_GUC_BBPMST_INT0 INT_LVL_GUC_BBPMST1
#ifdef __cplusplus
}
#endif
#endif
