
*** Running vivado
    with args -log rapid_soc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rapid_soc.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Mar  6 11:09:41 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source rapid_soc.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/utils_1/imports/synth_1/rapid_x_cpu.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/utils_1/imports/synth_1/rapid_x_cpu.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top rapid_soc -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [Vivado_Tcl 4-1809] The reference checkpoint is from an old version of Vivado; A full resynthesis flow will be run
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 36168
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1010.953 ; gain = 466.191
---------------------------------------------------------------------------------
WARNING: [Synth 8-11067] parameter 'XLEN' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:5]
WARNING: [Synth 8-11067] parameter 'RESET_VECTOR' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:10]
WARNING: [Synth 8-11067] parameter 'RESET_STACK_POINTER' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:11]
WARNING: [Synth 8-11067] parameter 'WORD_WIDTH' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:12]
WARNING: [Synth 8-11067] parameter 'NOP_INSTRUCTION' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:13]
WARNING: [Synth 8-11067] parameter 'NOOP_INSTRUCTION' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:14]
WARNING: [Synth 8-11067] parameter 'ADD_or_SUB' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:16]
WARNING: [Synth 8-11067] parameter 'SLT' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:17]
WARNING: [Synth 8-11067] parameter 'SLTU' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:18]
WARNING: [Synth 8-11067] parameter 'XOR_' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:19]
WARNING: [Synth 8-11067] parameter 'OR_' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:20]
WARNING: [Synth 8-11067] parameter 'AND_' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:21]
WARNING: [Synth 8-11067] parameter 'SLL' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:22]
WARNING: [Synth 8-11067] parameter 'SRL_or_SRA' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:23]
WARNING: [Synth 8-11067] parameter 'LB_or_SB' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:24]
WARNING: [Synth 8-11067] parameter 'LH_or_SH' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:25]
WARNING: [Synth 8-11067] parameter 'LW_or_SW' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:26]
WARNING: [Synth 8-11067] parameter 'LBU' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:27]
WARNING: [Synth 8-11067] parameter 'LHU' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:28]
WARNING: [Synth 8-11067] parameter 'BLTU' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:29]
WARNING: [Synth 8-11067] parameter 'BGEU' declared inside package 'rapid_pkg' shall be treated as localparam [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:30]
INFO: [Synth 8-6157] synthesizing module 'rapid_soc' [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rapid_if' [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_if.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'rapid_if' (0#1) [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_if.sv:3]
INFO: [Synth 8-6157] synthesizing module 'blk_cpu_mem' [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.runs/synth_1/.Xil/Vivado-33308-DESKTOP-T92VI6B/realtime/blk_cpu_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_cpu_mem' (0#1) [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.runs/synth_1/.Xil/Vivado-33308-DESKTOP-T92VI6B/realtime/blk_cpu_mem_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (11) of module 'blk_cpu_mem' [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv:34]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (11) of module 'blk_cpu_mem' [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv:41]
INFO: [Synth 8-6157] synthesizing module 'rapid_x_cpu' [U:/Senior Design/RAPID-X Core/rapid_x_cpu.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cpu_ifetch_unit' [U:/Senior Design/RAPID-X Core/cpu_ifetch_unit.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'cpu_ifetch_unit' (0#1) [U:/Senior Design/RAPID-X Core/cpu_ifetch_unit.sv:20]
INFO: [Synth 8-6157] synthesizing module 'register_file' [U:/Senior Design/RAPID-X Core/register_file.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [U:/Senior Design/RAPID-X Core/register_file.sv:24]
WARNING: [Synth 8-689] width (32) of port connection 'i_rd' does not match port width (5) of module 'register_file' [U:/Senior Design/RAPID-X Core/rapid_x_cpu.sv:107]
INFO: [Synth 8-6157] synthesizing module 'decoder_state' [U:/Senior Design/RAPID-X Core/decoder_state.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'decoder_state' (0#1) [U:/Senior Design/RAPID-X Core/decoder_state.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_logic' [U:/Senior Design/RAPID-X Core/decoder_logic.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'decoder_logic' (0#1) [U:/Senior Design/RAPID-X Core/decoder_logic.sv:59]
INFO: [Synth 8-6157] synthesizing module 'execute_state' [U:/Senior Design/RAPID-X Core/execute_state.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'execute_state' (0#1) [U:/Senior Design/RAPID-X Core/execute_state.sv:3]
INFO: [Synth 8-6157] synthesizing module 'execute_logic' [U:/Senior Design/RAPID-X Core/execute_logic.sv:30]
INFO: [Synth 8-155] case statement is not full and has no default [U:/Senior Design/RAPID-X Core/execute_logic.sv:113]
INFO: [Synth 8-6155] done synthesizing module 'execute_logic' (0#1) [U:/Senior Design/RAPID-X Core/execute_logic.sv:30]
INFO: [Synth 8-6157] synthesizing module 'forward_unit' [U:/Senior Design/RAPID-X Core/forwarding_unit.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'forward_unit' (0#1) [U:/Senior Design/RAPID-X Core/forwarding_unit.sv:24]
WARNING: [Synth 8-689] width (32) of port connection 'i_mem_rd' does not match port width (5) of module 'forward_unit' [U:/Senior Design/RAPID-X Core/rapid_x_cpu.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'rapid_x_cpu' (0#1) [U:/Senior Design/RAPID-X Core/rapid_x_cpu.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'rapid_soc' (0#1) [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv:23]
WARNING: [Synth 8-87] always_comb on 'o_imm_reg' did not result in combinational logic [U:/Senior Design/RAPID-X Core/decoder_logic.sv:76]
WARNING: [Synth 8-87] always_comb on 'o_pc_load_reg' did not result in combinational logic [U:/Senior Design/RAPID-X Core/execute_logic.sv:99]
WARNING: [Synth 8-3848] Net bus\.port2_write_data in module/entity rapid_x_cpu does not have driver. [U:/Senior Design/RAPID-X Core/rapid_x_cpu.sv:10]
WARNING: [Synth 8-3848] Net bus\.port2_we in module/entity rapid_x_cpu does not have driver. [U:/Senior Design/RAPID-X Core/rapid_x_cpu.sv:10]
WARNING: [Synth 8-3848] Net mem_ready in module/entity rapid_x_cpu does not have driver. [U:/Senior Design/RAPID-X Core/rapid_x_cpu.sv:32]
WARNING: [Synth 8-3848] Net mem_rd in module/entity rapid_x_cpu does not have driver. [U:/Senior Design/RAPID-X Core/rapid_x_cpu.sv:54]
WARNING: [Synth 8-3848] Net mem_rd_output in module/entity rapid_x_cpu does not have driver. [U:/Senior Design/RAPID-X Core/rapid_x_cpu.sv:53]
WARNING: [Synth 8-3848] Net bus\.port2_address in module/entity rapid_soc does not have driver. [U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_if.sv:7]
WARNING: [Synth 8-7129] Port i_control_signal[rs1_out] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2_out] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][4] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][3] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][2] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][1] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][0] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][4] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][3] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][2] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][1] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][0] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[mem] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[iop] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[fcs_opcode][2] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[fcs_opcode][1] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[fcs_opcode][0] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][4] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][3] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][2] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][1] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][0] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][31] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][30] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][29] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][28] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][27] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][26] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][25] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][24] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][23] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][22] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][21] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][20] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][19] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][18] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][17] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][16] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][15] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][14] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][13] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][12] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][11] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][10] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][9] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][8] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][7] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][6] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][5] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][4] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][3] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][2] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][1] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][0] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pipeline_ready in module cpu_ifetch_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[31] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[30] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[29] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[28] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[27] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[26] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[25] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[24] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[23] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[22] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[21] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[20] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[19] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[18] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[17] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[16] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[15] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[14] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[13] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[12] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[11] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[10] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[9] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[8] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[7] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[6] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[5] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[4] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[3] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[2] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[1] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_write_data[0] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_we in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_read_data[31] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_read_data[30] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_read_data[29] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_read_data[28] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_read_data[27] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_read_data[26] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_read_data[25] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_read_data[24] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_read_data[23] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_read_data[22] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_read_data[21] in module rapid_x_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus\.port2_read_data[20] in module rapid_x_cpu is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.297 ; gain = 580.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.297 ; gain = 580.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.297 ; gain = 580.535
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1125.297 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [u:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.gen/sources_1/ip/blk_cpu_mem/blk_cpu_mem/blk_cpu_mem_in_context.xdc] for cell 'cpu_ram'
Finished Parsing XDC File [u:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.gen/sources_1/ip/blk_cpu_mem/blk_cpu_mem/blk_cpu_mem_in_context.xdc] for cell 'cpu_ram'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1214.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1214.473 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1214.473 ; gain = 669.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1214.473 ; gain = 669.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for cpu_ram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1214.473 ; gain = 669.711
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'o_imm_reg' [U:/Senior Design/RAPID-X Core/decoder_logic.sv:76]
WARNING: [Synth 8-327] inferring latch for variable 'o_pc_load_reg' [U:/Senior Design/RAPID-X Core/execute_logic.sv:99]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1214.473 ; gain = 669.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 41    
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 24    
	   3 Input   32 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 32    
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[31]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[30]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[29]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[28]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[27]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[26]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[25]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[24]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[23]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[22]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[21]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[20]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[19]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[18]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[17]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[16]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[15]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[14]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[13]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[12]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[11]) is unused and will be removed from module rapid_soc.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1214.473 ; gain = 669.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1317.227 ; gain = 772.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1317.375 ; gain = 772.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[10]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[9]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[8]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[7]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[6]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[5]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[4]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[3]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[2]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[1]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/de_logic/o_imm_reg[0]) is unused and will be removed from module rapid_soc.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_logic/o_pc_load_reg) is unused and will be removed from module rapid_soc.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1328.492 ; gain = 783.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1541.148 ; gain = 996.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1541.148 ; gain = 996.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1541.148 ; gain = 996.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1541.148 ; gain = 996.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1541.148 ; gain = 996.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1541.148 ; gain = 996.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_cpu_mem   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_cpu_mem |     1|
|2     |CARRY4      |     3|
|3     |LUT1        |     1|
|4     |LUT2        |     1|
|5     |FDCE        |     2|
|6     |FDPE        |     9|
|7     |IBUF        |     2|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1541.148 ; gain = 996.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 90 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1541.148 ; gain = 907.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1541.148 ; gain = 996.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1550.305 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1553.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f69da5e0
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 170 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1553.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.runs/synth_1/rapid_soc.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file rapid_soc_utilization_synth.rpt -pb rapid_soc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  6 11:10:23 2025...
