<stg><name>decode.1_Pipeline_VITIS_LOOP_805_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:1 %store_ln796 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln796"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc:0 %i_7 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:1 %icmp_ln805 = icmp_eq  i2 %i_7, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln805"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:2 %add_ln805 = add i2 %i_7, i2 1

]]></Node>
<StgValue><ssdm name="add_ln805"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln805 = br i1 %icmp_ln805, void %for.inc.split, void %for.inc10.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln805"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln796 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17

]]></Node>
<StgValue><ssdm name="specpipeline_ln796"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln796 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln796"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln805 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln805"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
for.inc.split:3 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %i_7, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:4 %zext_ln806 = zext i8 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln806"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %HuffBuff_addr = getelementptr i32 %HuffBuff, i64 0, i64 %zext_ln806

]]></Node>
<StgValue><ssdm name="HuffBuff_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.split:6 %store_ln806 = store i32 0, i8 %HuffBuff_addr

]]></Node>
<StgValue><ssdm name="store_ln806"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:7 %store_ln796 = store i2 %add_ln805, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln796"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:8 %br_ln805 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln805"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0">
<![CDATA[
for.inc10.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="27" name="HuffBuff" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="HuffBuff"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="29" from="StgValue_28" to="i" fromId="28" toId="4">
</dataflow>
<dataflow id="31" from="StgValue_30" to="store_ln796" fromId="30" toId="5">
</dataflow>
<dataflow id="32" from="i" to="store_ln796" fromId="4" toId="5">
</dataflow>
<dataflow id="33" from="i" to="i_7" fromId="4" toId="7">
</dataflow>
<dataflow id="34" from="i_7" to="icmp_ln805" fromId="7" toId="8">
</dataflow>
<dataflow id="36" from="StgValue_35" to="icmp_ln805" fromId="35" toId="8">
</dataflow>
<dataflow id="37" from="i_7" to="add_ln805" fromId="7" toId="9">
</dataflow>
<dataflow id="39" from="StgValue_38" to="add_ln805" fromId="38" toId="9">
</dataflow>
<dataflow id="40" from="icmp_ln805" to="br_ln805" fromId="8" toId="10">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecPipeline" to="specpipeline_ln796" fromId="41" toId="11">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specpipeline_ln796" fromId="43" toId="11">
</dataflow>
<dataflow id="46" from="StgValue_45" to="specpipeline_ln796" fromId="45" toId="11">
</dataflow>
<dataflow id="47" from="StgValue_45" to="specpipeline_ln796" fromId="45" toId="11">
</dataflow>
<dataflow id="48" from="StgValue_45" to="specpipeline_ln796" fromId="45" toId="11">
</dataflow>
<dataflow id="50" from="empty_17" to="specpipeline_ln796" fromId="49" toId="11">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln796" fromId="51" toId="12">
</dataflow>
<dataflow id="54" from="StgValue_53" to="speclooptripcount_ln796" fromId="53" toId="12">
</dataflow>
<dataflow id="55" from="StgValue_53" to="speclooptripcount_ln796" fromId="53" toId="12">
</dataflow>
<dataflow id="56" from="StgValue_53" to="speclooptripcount_ln796" fromId="53" toId="12">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecLoopName" to="specloopname_ln805" fromId="57" toId="13">
</dataflow>
<dataflow id="60" from="empty_5" to="specloopname_ln805" fromId="59" toId="13">
</dataflow>
<dataflow id="62" from="_ssdm_op_BitConcatenate.i8.i2.i6" to="shl_ln" fromId="61" toId="14">
</dataflow>
<dataflow id="63" from="i_7" to="shl_ln" fromId="7" toId="14">
</dataflow>
<dataflow id="65" from="StgValue_64" to="shl_ln" fromId="64" toId="14">
</dataflow>
<dataflow id="66" from="shl_ln" to="zext_ln806" fromId="14" toId="15">
</dataflow>
<dataflow id="67" from="HuffBuff" to="HuffBuff_addr" fromId="27" toId="16">
</dataflow>
<dataflow id="69" from="StgValue_68" to="HuffBuff_addr" fromId="68" toId="16">
</dataflow>
<dataflow id="70" from="zext_ln806" to="HuffBuff_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="71" from="StgValue_45" to="store_ln806" fromId="45" toId="17">
</dataflow>
<dataflow id="72" from="HuffBuff_addr" to="store_ln806" fromId="16" toId="17">
</dataflow>
<dataflow id="73" from="add_ln805" to="store_ln796" fromId="9" toId="18">
</dataflow>
<dataflow id="74" from="i" to="store_ln796" fromId="4" toId="18">
</dataflow>
<dataflow id="75" from="icmp_ln805" to="StgValue_2" fromId="8" toId="2">
</dataflow>
</dataflows>


</stg>
