--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12932 paths analyzed, 1679 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.618ns.
--------------------------------------------------------------------------------
Slack:                  12.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.554ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.793 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to game/M_gamefsm_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y61.A5       net (fanout=82)       5.071   M_reset_cond_out
    SLICE_X3Y61.A        Tilo                  0.259   M_clogic_alufn[2]
                                                       game/aluout[15]_GND_13_o_equal_5_o_01_SW4
    SLICE_X0Y60.A2       net (fanout=1)        0.747   game/N79
    SLICE_X0Y60.A        Tilo                  0.254   M_clogic_wescr
                                                       game/M_gamefsm_q_FSM_FFd4_rstpot
    SLICE_X2Y60.DX       net (fanout=1)        0.584   game/M_gamefsm_q_FSM_FFd4_rstpot
    SLICE_X2Y60.CLK      Tdick                 0.114   M_gamefsm_q_FSM_FFd4_1
                                                       game/M_gamefsm_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.554ns (1.152ns logic, 6.402ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  12.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.042ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.793 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to game/M_gamefsm_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X1Y60.A4       net (fanout=82)       5.163   M_reset_cond_out
    SLICE_X1Y60.A        Tilo                  0.259   M_clogic_wesnkhd
                                                       game/M_gamefsm_q_FSM_FFd4_rstpot_SW0
    SLICE_X0Y60.A6       net (fanout=1)        0.143   game/N105
    SLICE_X0Y60.A        Tilo                  0.254   M_clogic_wescr
                                                       game/M_gamefsm_q_FSM_FFd4_rstpot
    SLICE_X2Y60.DX       net (fanout=1)        0.584   game/M_gamefsm_q_FSM_FFd4_rstpot
    SLICE_X2Y60.CLK      Tdick                 0.114   M_gamefsm_q_FSM_FFd4_1
                                                       game/M_gamefsm_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.042ns (1.152ns logic, 5.890ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  12.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.996ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.795 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to game/M_gamefsm_q_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X1Y61.D5       net (fanout=82)       5.296   M_reset_cond_out
    SLICE_X1Y61.D        Tilo                  0.259   game/M_gamefsm_q_FSM_FFd8
                                                       game/aluout[15]_GND_13_o_equal_5_o_01_SW2
    SLICE_X1Y61.B2       net (fanout=1)        0.543   game/N76
    SLICE_X1Y61.CLK      Tas                   0.373   game/M_gamefsm_q_FSM_FFd8
                                                       game/M_gamefsm_q_FSM_FFd8_rstpot
                                                       game/M_gamefsm_q_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      6.996ns (1.157ns logic, 5.839ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  12.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.941ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.793 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to game/M_gamefsm_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y61.A5       net (fanout=82)       5.071   M_reset_cond_out
    SLICE_X3Y61.A        Tilo                  0.259   M_clogic_alufn[2]
                                                       game/aluout[15]_GND_13_o_equal_5_o_01_SW4
    SLICE_X0Y60.A2       net (fanout=1)        0.747   game/N79
    SLICE_X0Y60.CLK      Tas                   0.339   M_clogic_wescr
                                                       game/M_gamefsm_q_FSM_FFd4_rstpot
                                                       game/M_gamefsm_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.941ns (1.123ns logic, 5.818ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  13.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer/M_clk_counter_q_11 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.805ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.336 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer/M_clk_counter_q_11 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y57.DQ       Tcko                  0.525   M_timer_clk_count[0]
                                                       timer/M_clk_counter_q_11
    SLICE_X2Y57.A1       net (fanout=2)        1.109   M_timer_clk_count[0]
    SLICE_X2Y57.A        Tilo                  0.235   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<0>
    SLICE_X2Y58.A4       net (fanout=1)        0.471   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]
    SLICE_X2Y58.COUT     Topcya                0.472   M_clogic_wesnkpos
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]_rt
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X2Y59.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X2Y59.COUT     Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X2Y60.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X2Y60.COUT     Tbyp                  0.091   M_gamefsm_q_FSM_FFd4_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X2Y61.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X2Y61.DMUX     Tcind                 0.289   M_gamefsm_q_FSM_FFd7_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X5Y61.C4       net (fanout=6)        0.781   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X5Y61.C        Tilo                  0.259   game/N86
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>33_SW3
    SLICE_X3Y61.B3       net (fanout=1)        1.120   game/N86
    SLICE_X3Y61.B        Tilo                  0.259   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X1Y59.BX       net (fanout=2)        0.980   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X1Y59.CLK      Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.805ns (2.335ns logic, 4.470ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  13.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.772ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.795 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to game/M_gamefsm_q_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X1Y61.C5       net (fanout=82)       5.263   M_reset_cond_out
    SLICE_X1Y61.C        Tilo                  0.259   game/M_gamefsm_q_FSM_FFd8
                                                       game/M_gamefsm_q_FSM_FFd8_rstpot_SW0
    SLICE_X1Y61.B4       net (fanout=1)        0.352   game/N107
    SLICE_X1Y61.CLK      Tas                   0.373   game/M_gamefsm_q_FSM_FFd8
                                                       game/M_gamefsm_q_FSM_FFd8_rstpot
                                                       game/M_gamefsm_q_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      6.772ns (1.157ns logic, 5.615ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  13.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_snk_hd_state_q_74 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.593ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.740 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_snk_hd_state_q_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y55.SR      net (fanout=82)       5.524   M_reset_cond_out
    SLICE_X16Y55.CLK     Tsrck                 0.544   render/M_snk_hd_state_q[11]
                                                       render/M_snk_hd_state_q_74
    -------------------------------------------------  ---------------------------
    Total                                      6.593ns (1.069ns logic, 5.524ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  13.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               score/M_score_q_0 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.639ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.191 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: score/M_score_q_0 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.BQ       Tcko                  0.525   M_score_out
                                                       score/M_score_q_0
    SLICE_X2Y57.A4       net (fanout=2)        0.943   M_score_out
    SLICE_X2Y57.A        Tilo                  0.235   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<0>
    SLICE_X2Y58.A4       net (fanout=1)        0.471   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]
    SLICE_X2Y58.COUT     Topcya                0.472   M_clogic_wesnkpos
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]_rt
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X2Y59.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X2Y59.COUT     Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X2Y60.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X2Y60.COUT     Tbyp                  0.091   M_gamefsm_q_FSM_FFd4_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X2Y61.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X2Y61.DMUX     Tcind                 0.289   M_gamefsm_q_FSM_FFd7_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X5Y61.C4       net (fanout=6)        0.781   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X5Y61.C        Tilo                  0.259   game/N86
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>33_SW3
    SLICE_X3Y61.B3       net (fanout=1)        1.120   game/N86
    SLICE_X3Y61.B        Tilo                  0.259   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X1Y59.BX       net (fanout=2)        0.980   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X1Y59.CLK      Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.639ns (2.335ns logic, 4.304ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  13.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_led_state_q_59 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.526ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (0.742 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_led_state_q_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y54.SR      net (fanout=82)       5.533   M_reset_cond_out
    SLICE_X19Y54.CLK     Tsrck                 0.468   render/M_led_state_q[59]
                                                       render/M_led_state_q_59
    -------------------------------------------------  ---------------------------
    Total                                      6.526ns (0.993ns logic, 5.533ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  13.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_snk_hd_state_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.519ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.740 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_snk_hd_state_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y55.SR      net (fanout=82)       5.524   M_reset_cond_out
    SLICE_X16Y55.CLK     Tsrck                 0.470   render/M_snk_hd_state_q[11]
                                                       render/M_snk_hd_state_q_11
    -------------------------------------------------  ---------------------------
    Total                                      6.519ns (0.995ns logic, 5.524ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  13.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_snk_hd_state_q_75 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.517ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.740 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_snk_hd_state_q_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y55.SR      net (fanout=82)       5.524   M_reset_cond_out
    SLICE_X16Y55.CLK     Tsrck                 0.468   render/M_snk_hd_state_q[11]
                                                       render/M_snk_hd_state_q_75
    -------------------------------------------------  ---------------------------
    Total                                      6.517ns (0.993ns logic, 5.524ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  13.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_led_state_q_75 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.517ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.740 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_led_state_q_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y55.SR      net (fanout=82)       5.524   M_reset_cond_out
    SLICE_X17Y55.CLK     Tsrck                 0.468   render/M_led_state_q[75]
                                                       render/M_led_state_q_75
    -------------------------------------------------  ---------------------------
    Total                                      6.517ns (0.993ns logic, 5.524ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  13.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_snk_hd_state_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.510ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.740 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_snk_hd_state_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y55.SR      net (fanout=82)       5.524   M_reset_cond_out
    SLICE_X16Y55.CLK     Tsrck                 0.461   render/M_snk_hd_state_q[11]
                                                       render/M_snk_hd_state_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.510ns (0.986ns logic, 5.524ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  13.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.588ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd9_2 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y59.BQ       Tcko                  0.430   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    SLICE_X2Y57.A2       net (fanout=11)       0.987   M_gamefsm_q_FSM_FFd9_2
    SLICE_X2Y57.A        Tilo                  0.235   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<0>
    SLICE_X2Y58.A4       net (fanout=1)        0.471   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]
    SLICE_X2Y58.COUT     Topcya                0.472   M_clogic_wesnkpos
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]_rt
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X2Y59.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X2Y59.COUT     Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X2Y60.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X2Y60.COUT     Tbyp                  0.091   M_gamefsm_q_FSM_FFd4_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X2Y61.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X2Y61.DMUX     Tcind                 0.289   M_gamefsm_q_FSM_FFd7_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X5Y61.C4       net (fanout=6)        0.781   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X5Y61.C        Tilo                  0.259   game/N86
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>33_SW3
    SLICE_X3Y61.B3       net (fanout=1)        1.120   game/N86
    SLICE_X3Y61.B        Tilo                  0.259   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X1Y59.BX       net (fanout=2)        0.980   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X1Y59.CLK      Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.588ns (2.240ns logic, 4.348ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  13.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_led_state_q_58 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.496ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (0.742 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_led_state_q_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y54.SR      net (fanout=82)       5.533   M_reset_cond_out
    SLICE_X19Y54.CLK     Tsrck                 0.438   render/M_led_state_q[59]
                                                       render/M_led_state_q_58
    -------------------------------------------------  ---------------------------
    Total                                      6.496ns (0.963ns logic, 5.533ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  13.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_led_state_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.492ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.740 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_led_state_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y55.SR      net (fanout=82)       5.524   M_reset_cond_out
    SLICE_X17Y55.CLK     Tsrck                 0.443   render/M_led_state_q[75]
                                                       render/M_led_state_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.492ns (0.968ns logic, 5.524ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  13.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_led_state_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.489ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.740 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_led_state_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y55.SR      net (fanout=82)       5.524   M_reset_cond_out
    SLICE_X17Y55.CLK     Tsrck                 0.440   render/M_led_state_q[75]
                                                       render/M_led_state_q_11
    -------------------------------------------------  ---------------------------
    Total                                      6.489ns (0.965ns logic, 5.524ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  13.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_snk_hd_state_q_60 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.491ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (0.742 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_snk_hd_state_q_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y54.SR      net (fanout=82)       5.533   M_reset_cond_out
    SLICE_X18Y54.CLK     Tsrck                 0.433   render/M_snk_hd_state_q[124]
                                                       render/M_snk_hd_state_q_60
    -------------------------------------------------  ---------------------------
    Total                                      6.491ns (0.958ns logic, 5.533ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  13.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_led_state_q_74 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.487ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.740 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_led_state_q_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y55.SR      net (fanout=82)       5.524   M_reset_cond_out
    SLICE_X17Y55.CLK     Tsrck                 0.438   render/M_led_state_q[75]
                                                       render/M_led_state_q_74
    -------------------------------------------------  ---------------------------
    Total                                      6.487ns (0.963ns logic, 5.524ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  13.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_snk_hd_state_q_124 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.487ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (0.742 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_snk_hd_state_q_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y54.SR      net (fanout=82)       5.533   M_reset_cond_out
    SLICE_X18Y54.CLK     Tsrck                 0.429   render/M_snk_hd_state_q[124]
                                                       render/M_snk_hd_state_q_124
    -------------------------------------------------  ---------------------------
    Total                                      6.487ns (0.954ns logic, 5.533ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  13.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_snk_hd_state_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.477ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.740 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_snk_hd_state_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y55.SR      net (fanout=82)       5.524   M_reset_cond_out
    SLICE_X16Y55.CLK     Tsrck                 0.428   render/M_snk_hd_state_q[11]
                                                       render/M_snk_hd_state_q_8
    -------------------------------------------------  ---------------------------
    Total                                      6.477ns (0.953ns logic, 5.524ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  13.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_snk_hd_state_q_123 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.476ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (0.742 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_snk_hd_state_q_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y54.SR      net (fanout=82)       5.533   M_reset_cond_out
    SLICE_X18Y54.CLK     Tsrck                 0.418   render/M_snk_hd_state_q[124]
                                                       render/M_snk_hd_state_q_123
    -------------------------------------------------  ---------------------------
    Total                                      6.476ns (0.943ns logic, 5.533ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  13.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_led_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.472ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.740 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_led_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y55.SR      net (fanout=82)       5.524   M_reset_cond_out
    SLICE_X17Y55.CLK     Tsrck                 0.423   render/M_led_state_q[75]
                                                       render/M_led_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.472ns (0.948ns logic, 5.524ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  13.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_led_state_q_57 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.471ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (0.742 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_led_state_q_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y54.SR      net (fanout=82)       5.533   M_reset_cond_out
    SLICE_X19Y54.CLK     Tsrck                 0.413   render/M_led_state_q[59]
                                                       render/M_led_state_q_57
    -------------------------------------------------  ---------------------------
    Total                                      6.471ns (0.938ns logic, 5.533ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  13.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_led_state_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.466ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.740 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_led_state_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y55.SR      net (fanout=82)       5.524   M_reset_cond_out
    SLICE_X17Y55.CLK     Tsrck                 0.417   render/M_led_state_q[75]
                                                       render/M_led_state_q_8
    -------------------------------------------------  ---------------------------
    Total                                      6.466ns (0.942ns logic, 5.524ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  13.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_led_state_q_56 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.468ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (0.742 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_led_state_q_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y54.SR      net (fanout=82)       5.533   M_reset_cond_out
    SLICE_X19Y54.CLK     Tsrck                 0.410   render/M_led_state_q[59]
                                                       render/M_led_state_q_56
    -------------------------------------------------  ---------------------------
    Total                                      6.468ns (0.935ns logic, 5.533ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  13.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_led_state_q_73 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.462ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.740 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_led_state_q_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y55.SR      net (fanout=82)       5.524   M_reset_cond_out
    SLICE_X17Y55.CLK     Tsrck                 0.413   render/M_led_state_q[75]
                                                       render/M_led_state_q_73
    -------------------------------------------------  ---------------------------
    Total                                      6.462ns (0.938ns logic, 5.524ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  13.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_led_state_q_72 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.459ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.740 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_led_state_q_72
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y55.SR      net (fanout=82)       5.524   M_reset_cond_out
    SLICE_X17Y55.CLK     Tsrck                 0.410   render/M_led_state_q[75]
                                                       render/M_led_state_q_72
    -------------------------------------------------  ---------------------------
    Total                                      6.459ns (0.935ns logic, 5.524ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  13.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer/M_clk_counter_q_11 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.529ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.336 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer/M_clk_counter_q_11 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y57.DQ       Tcko                  0.525   M_timer_clk_count[0]
                                                       timer/M_clk_counter_q_11
    SLICE_X2Y57.A1       net (fanout=2)        1.109   M_timer_clk_count[0]
    SLICE_X2Y57.A        Tilo                  0.235   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<0>
    SLICE_X2Y58.A4       net (fanout=1)        0.471   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]
    SLICE_X2Y58.COUT     Topcya                0.472   M_clogic_wesnkpos
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]_rt
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X2Y59.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X2Y59.COUT     Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X2Y60.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X2Y60.COUT     Tbyp                  0.091   M_gamefsm_q_FSM_FFd4_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X2Y61.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X2Y61.DMUX     Tcind                 0.289   M_gamefsm_q_FSM_FFd7_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X5Y61.C4       net (fanout=6)        0.781   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X5Y61.C        Tilo                  0.259   game/N86
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>33_SW3
    SLICE_X3Y61.B3       net (fanout=1)        1.120   game/N86
    SLICE_X3Y61.B        Tilo                  0.259   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X1Y59.AX       net (fanout=2)        0.704   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X1Y59.CLK      Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.529ns (2.335ns logic, 4.194ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  13.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_snk_hd_state_q_59 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.441ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (0.742 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_snk_hd_state_q_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y54.SR      net (fanout=82)       5.533   M_reset_cond_out
    SLICE_X18Y54.CLK     Tsrck                 0.383   render/M_snk_hd_state_q[124]
                                                       render/M_snk_hd_state_q_59
    -------------------------------------------------  ---------------------------
    Total                                      6.441ns (0.908ns logic, 5.533ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[3]/CLK
  Logical resource: render/muxclk/M_ctr_q_0/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[3]/CLK
  Logical resource: render/muxclk/M_ctr_q_1/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[3]/CLK
  Logical resource: render/muxclk/M_ctr_q_2/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[3]/CLK
  Logical resource: render/muxclk/M_ctr_q_3/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[7]/CLK
  Logical resource: render/muxclk/M_ctr_q_4/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[7]/CLK
  Logical resource: render/muxclk/M_ctr_q_5/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[7]/CLK
  Logical resource: render/muxclk/M_ctr_q_6/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[7]/CLK
  Logical resource: render/muxclk/M_ctr_q_7/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[11]/CLK
  Logical resource: render/muxclk/M_ctr_q_8/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[11]/CLK
  Logical resource: render/muxclk/M_ctr_q_9/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[11]/CLK
  Logical resource: render/muxclk/M_ctr_q_10/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[11]/CLK
  Logical resource: render/muxclk/M_ctr_q_11/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[15]/CLK
  Logical resource: render/muxclk/M_ctr_q_12/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[15]/CLK
  Logical resource: render/muxclk/M_ctr_q_13/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[15]/CLK
  Logical resource: render/muxclk/M_ctr_q_14/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[15]/CLK
  Logical resource: render/muxclk/M_ctr_q_15/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[16]/CLK
  Logical resource: render/muxclk/M_ctr_q_16/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_0/CK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_1/CK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_2/CK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_3/CK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_4/CK
  Location pin: SLICE_X4Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_5/CK
  Location pin: SLICE_X4Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_6/CK
  Location pin: SLICE_X4Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_7/CK
  Location pin: SLICE_X4Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_8/CK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_9/CK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_10/CK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_11/CK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.618|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12932 paths, 0 nets, and 1187 connections

Design statistics:
   Minimum period:   7.618ns{1}   (Maximum frequency: 131.268MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 26 19:42:44 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



