Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Jan 31 14:26:06 2026
| Host         : LAPTOP-JIVQAT26 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.704        0.000                      0                  192        0.132        0.000                      0                  192        4.500        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.704        0.000                      0                  192        0.132        0.000                      0                  192        4.500        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.828ns (21.749%)  route 2.979ns (78.251%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.723     5.326    Inst_RgbLed/Pres/CLK
    SLICE_X1Y90          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  Inst_RgbLed/Pres/clkCnt_reg[15]/Q
                         net (fo=2, routed)           0.649     6.431    Inst_RgbLed/Pres/clkCnt_reg[15]
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.555 r  Inst_RgbLed/Pres/clkCnt[0]_i_6/O
                         net (fo=1, routed)           0.890     7.445    Inst_RgbLed/Pres/clkCnt[0]_i_6_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.569 r  Inst_RgbLed/Pres/clkCnt[0]_i_3/O
                         net (fo=8, routed)           0.591     8.160    Inst_RgbLed/Pres/slowclk_out
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.284 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.849     9.133    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.603    15.026    Inst_RgbLed/Pres/CLK
    SLICE_X1Y89          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[10]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    Inst_RgbLed/Pres/clkCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.828ns (21.749%)  route 2.979ns (78.251%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.723     5.326    Inst_RgbLed/Pres/CLK
    SLICE_X1Y90          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  Inst_RgbLed/Pres/clkCnt_reg[15]/Q
                         net (fo=2, routed)           0.649     6.431    Inst_RgbLed/Pres/clkCnt_reg[15]
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.555 r  Inst_RgbLed/Pres/clkCnt[0]_i_6/O
                         net (fo=1, routed)           0.890     7.445    Inst_RgbLed/Pres/clkCnt[0]_i_6_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.569 r  Inst_RgbLed/Pres/clkCnt[0]_i_3/O
                         net (fo=8, routed)           0.591     8.160    Inst_RgbLed/Pres/slowclk_out
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.284 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.849     9.133    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.603    15.026    Inst_RgbLed/Pres/CLK
    SLICE_X1Y89          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[11]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    Inst_RgbLed/Pres/clkCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.828ns (21.749%)  route 2.979ns (78.251%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.723     5.326    Inst_RgbLed/Pres/CLK
    SLICE_X1Y90          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  Inst_RgbLed/Pres/clkCnt_reg[15]/Q
                         net (fo=2, routed)           0.649     6.431    Inst_RgbLed/Pres/clkCnt_reg[15]
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.555 r  Inst_RgbLed/Pres/clkCnt[0]_i_6/O
                         net (fo=1, routed)           0.890     7.445    Inst_RgbLed/Pres/clkCnt[0]_i_6_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.569 r  Inst_RgbLed/Pres/clkCnt[0]_i_3/O
                         net (fo=8, routed)           0.591     8.160    Inst_RgbLed/Pres/slowclk_out
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.284 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.849     9.133    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.603    15.026    Inst_RgbLed/Pres/CLK
    SLICE_X1Y89          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[8]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    Inst_RgbLed/Pres/clkCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.828ns (21.749%)  route 2.979ns (78.251%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.723     5.326    Inst_RgbLed/Pres/CLK
    SLICE_X1Y90          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  Inst_RgbLed/Pres/clkCnt_reg[15]/Q
                         net (fo=2, routed)           0.649     6.431    Inst_RgbLed/Pres/clkCnt_reg[15]
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.555 r  Inst_RgbLed/Pres/clkCnt[0]_i_6/O
                         net (fo=1, routed)           0.890     7.445    Inst_RgbLed/Pres/clkCnt[0]_i_6_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.569 r  Inst_RgbLed/Pres/clkCnt[0]_i_3/O
                         net (fo=8, routed)           0.591     8.160    Inst_RgbLed/Pres/slowclk_out
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.284 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.849     9.133    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.603    15.026    Inst_RgbLed/Pres/CLK
    SLICE_X1Y89          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[9]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    Inst_RgbLed/Pres/clkCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.828ns (22.585%)  route 2.838ns (77.415%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.723     5.326    Inst_RgbLed/Pres/CLK
    SLICE_X1Y90          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  Inst_RgbLed/Pres/clkCnt_reg[15]/Q
                         net (fo=2, routed)           0.649     6.431    Inst_RgbLed/Pres/clkCnt_reg[15]
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.555 r  Inst_RgbLed/Pres/clkCnt[0]_i_6/O
                         net (fo=1, routed)           0.890     7.445    Inst_RgbLed/Pres/clkCnt[0]_i_6_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.569 r  Inst_RgbLed/Pres/clkCnt[0]_i_3/O
                         net (fo=8, routed)           0.591     8.160    Inst_RgbLed/Pres/slowclk_out
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.284 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.708     8.992    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.604    15.027    Inst_RgbLed/Pres/CLK
    SLICE_X1Y92          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[20]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y92          FDRE (Setup_fdre_C_R)       -0.429    14.837    Inst_RgbLed/Pres/clkCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.828ns (22.585%)  route 2.838ns (77.415%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.723     5.326    Inst_RgbLed/Pres/CLK
    SLICE_X1Y90          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  Inst_RgbLed/Pres/clkCnt_reg[15]/Q
                         net (fo=2, routed)           0.649     6.431    Inst_RgbLed/Pres/clkCnt_reg[15]
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.555 r  Inst_RgbLed/Pres/clkCnt[0]_i_6/O
                         net (fo=1, routed)           0.890     7.445    Inst_RgbLed/Pres/clkCnt[0]_i_6_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.569 r  Inst_RgbLed/Pres/clkCnt[0]_i_3/O
                         net (fo=8, routed)           0.591     8.160    Inst_RgbLed/Pres/slowclk_out
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.284 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.708     8.992    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.604    15.027    Inst_RgbLed/Pres/CLK
    SLICE_X1Y92          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[21]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y92          FDRE (Setup_fdre_C_R)       -0.429    14.837    Inst_RgbLed/Pres/clkCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.828ns (22.585%)  route 2.838ns (77.415%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.723     5.326    Inst_RgbLed/Pres/CLK
    SLICE_X1Y90          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  Inst_RgbLed/Pres/clkCnt_reg[15]/Q
                         net (fo=2, routed)           0.649     6.431    Inst_RgbLed/Pres/clkCnt_reg[15]
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.555 r  Inst_RgbLed/Pres/clkCnt[0]_i_6/O
                         net (fo=1, routed)           0.890     7.445    Inst_RgbLed/Pres/clkCnt[0]_i_6_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.569 r  Inst_RgbLed/Pres/clkCnt[0]_i_3/O
                         net (fo=8, routed)           0.591     8.160    Inst_RgbLed/Pres/slowclk_out
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.284 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.708     8.992    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.604    15.027    Inst_RgbLed/Pres/CLK
    SLICE_X1Y92          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[22]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y92          FDRE (Setup_fdre_C_R)       -0.429    14.837    Inst_RgbLed/Pres/clkCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.828ns (22.585%)  route 2.838ns (77.415%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.723     5.326    Inst_RgbLed/Pres/CLK
    SLICE_X1Y90          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  Inst_RgbLed/Pres/clkCnt_reg[15]/Q
                         net (fo=2, routed)           0.649     6.431    Inst_RgbLed/Pres/clkCnt_reg[15]
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.555 r  Inst_RgbLed/Pres/clkCnt[0]_i_6/O
                         net (fo=1, routed)           0.890     7.445    Inst_RgbLed/Pres/clkCnt[0]_i_6_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.569 r  Inst_RgbLed/Pres/clkCnt[0]_i_3/O
                         net (fo=8, routed)           0.591     8.160    Inst_RgbLed/Pres/slowclk_out
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.284 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.708     8.992    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.604    15.027    Inst_RgbLed/Pres/CLK
    SLICE_X1Y92          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[23]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y92          FDRE (Setup_fdre_C_R)       -0.429    14.837    Inst_RgbLed/Pres/clkCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.828ns (22.793%)  route 2.805ns (77.207%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.723     5.326    Inst_RgbLed/Pres/CLK
    SLICE_X1Y90          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  Inst_RgbLed/Pres/clkCnt_reg[15]/Q
                         net (fo=2, routed)           0.649     6.431    Inst_RgbLed/Pres/clkCnt_reg[15]
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.555 r  Inst_RgbLed/Pres/clkCnt[0]_i_6/O
                         net (fo=1, routed)           0.890     7.445    Inst_RgbLed/Pres/clkCnt[0]_i_6_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.569 r  Inst_RgbLed/Pres/clkCnt[0]_i_3/O
                         net (fo=8, routed)           0.591     8.160    Inst_RgbLed/Pres/slowclk_out
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.284 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.674     8.958    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.601    15.024    Inst_RgbLed/Pres/CLK
    SLICE_X1Y87          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[0]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    Inst_RgbLed/Pres/clkCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 Inst_RgbLed/Pres/clkCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.828ns (22.793%)  route 2.805ns (77.207%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.723     5.326    Inst_RgbLed/Pres/CLK
    SLICE_X1Y90          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  Inst_RgbLed/Pres/clkCnt_reg[15]/Q
                         net (fo=2, routed)           0.649     6.431    Inst_RgbLed/Pres/clkCnt_reg[15]
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.555 r  Inst_RgbLed/Pres/clkCnt[0]_i_6/O
                         net (fo=1, routed)           0.890     7.445    Inst_RgbLed/Pres/clkCnt[0]_i_6_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.569 r  Inst_RgbLed/Pres/clkCnt[0]_i_3/O
                         net (fo=8, routed)           0.591     8.160    Inst_RgbLed/Pres/slowclk_out
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.284 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.674     8.958    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.601    15.024    Inst_RgbLed/Pres/CLK
    SLICE_X1Y87          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[1]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    Inst_RgbLed/Pres/clkCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  5.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Inst_RgbLed/greenstay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/green_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.601     1.520    Inst_RgbLed/CLK
    SLICE_X4Y88          FDRE                                         r  Inst_RgbLed/greenstay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Inst_RgbLed/greenstay_reg[7]/Q
                         net (fo=1, routed)           0.051     1.712    Inst_RgbLed/Cnt/Q[7]
    SLICE_X5Y88          LUT5 (Prop_lut5_I0_O)        0.045     1.757 r  Inst_RgbLed/Cnt/green_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.757    Inst_RgbLed/green_reg[7]
    SLICE_X5Y88          FDRE                                         r  Inst_RgbLed/green_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.872     2.037    Inst_RgbLed/CLK
    SLICE_X5Y88          FDRE                                         r  Inst_RgbLed/green_reg_reg[7]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.092     1.625    Inst_RgbLed/green_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Inst_RgbLed/bluestay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/blue_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.601     1.520    Inst_RgbLed/CLK
    SLICE_X7Y88          FDRE                                         r  Inst_RgbLed/bluestay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Inst_RgbLed/bluestay_reg[6]/Q
                         net (fo=1, routed)           0.091     1.752    Inst_RgbLed/Cnt/blue_reg_reg[7][6]
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.045     1.797 r  Inst_RgbLed/Cnt/blue_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.797    Inst_RgbLed/blue_reg[6]
    SLICE_X6Y88          FDRE                                         r  Inst_RgbLed/blue_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.872     2.037    Inst_RgbLed/CLK
    SLICE_X6Y88          FDRE                                         r  Inst_RgbLed/blue_reg_reg[6]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.121     1.654    Inst_RgbLed/blue_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Inst_SYNCHRNZR5/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SYNCHRNZR5/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.088%)  route 0.120ns (45.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.602     1.521    Inst_SYNCHRNZR5/CLK
    SLICE_X3Y89          FDRE                                         r  Inst_SYNCHRNZR5/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Inst_SYNCHRNZR5/sreg_reg[0]/Q
                         net (fo=1, routed)           0.120     1.782    Inst_SYNCHRNZR5/sreg_reg_n_0_[0]
    SLICE_X4Y89          FDRE                                         r  Inst_SYNCHRNZR5/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.872     2.037    Inst_SYNCHRNZR5/CLK
    SLICE_X4Y89          FDRE                                         r  Inst_SYNCHRNZR5/sreg_reg[1]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.072     1.629    Inst_SYNCHRNZR5/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Inst_RgbLed/redstay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.599     1.518    Inst_RgbLed/CLK
    SLICE_X5Y86          FDRE                                         r  Inst_RgbLed/redstay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Inst_RgbLed/redstay_reg[1]/Q
                         net (fo=1, routed)           0.102     1.762    Inst_RgbLed/Cnt/red_reg_reg[7][1]
    SLICE_X6Y86          LUT5 (Prop_lut5_I0_O)        0.045     1.807 r  Inst_RgbLed/Cnt/red_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.807    Inst_RgbLed/red_reg[1]
    SLICE_X6Y86          FDRE                                         r  Inst_RgbLed/red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.869     2.034    Inst_RgbLed/CLK
    SLICE_X6Y86          FDRE                                         r  Inst_RgbLed/red_reg_reg[1]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.120     1.653    Inst_RgbLed/red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Inst_RgbLed/blue_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/bluestay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.353%)  route 0.109ns (43.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.600     1.519    Inst_RgbLed/CLK
    SLICE_X5Y87          FDRE                                         r  Inst_RgbLed/blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Inst_RgbLed/blue_reg_reg[3]/Q
                         net (fo=3, routed)           0.109     1.770    Inst_RgbLed/blue_reg_reg_n_0_[3]
    SLICE_X6Y87          FDRE                                         r  Inst_RgbLed/bluestay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.870     2.035    Inst_RgbLed/CLK
    SLICE_X6Y87          FDRE                                         r  Inst_RgbLed/bluestay_reg[3]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.076     1.610    Inst_RgbLed/bluestay_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Inst_RgbLed/blue_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/bluestay_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.166%)  route 0.110ns (43.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.600     1.519    Inst_RgbLed/CLK
    SLICE_X5Y87          FDRE                                         r  Inst_RgbLed/blue_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Inst_RgbLed/blue_reg_reg[5]/Q
                         net (fo=3, routed)           0.110     1.770    Inst_RgbLed/blue_reg_reg_n_0_[5]
    SLICE_X6Y87          FDRE                                         r  Inst_RgbLed/bluestay_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.870     2.035    Inst_RgbLed/CLK
    SLICE_X6Y87          FDRE                                         r  Inst_RgbLed/bluestay_reg[5]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.053     1.587    Inst_RgbLed/bluestay_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Inst_RgbLed/blue_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/bluestay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.599     1.518    Inst_RgbLed/CLK
    SLICE_X7Y86          FDRE                                         r  Inst_RgbLed/blue_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Inst_RgbLed/blue_reg_reg[1]/Q
                         net (fo=3, routed)           0.121     1.780    Inst_RgbLed/blue_reg_reg_n_0_[1]
    SLICE_X6Y87          FDRE                                         r  Inst_RgbLed/bluestay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.870     2.035    Inst_RgbLed/CLK
    SLICE_X6Y87          FDRE                                         r  Inst_RgbLed/bluestay_reg[1]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.059     1.593    Inst_RgbLed/bluestay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Inst_RgbLed/red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/redstay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.011%)  route 0.130ns (47.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.599     1.518    Inst_RgbLed/CLK
    SLICE_X4Y86          FDRE                                         r  Inst_RgbLed/red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Inst_RgbLed/red_reg_reg[3]/Q
                         net (fo=3, routed)           0.130     1.789    Inst_RgbLed/red_reg_reg_n_0_[3]
    SLICE_X5Y86          FDRE                                         r  Inst_RgbLed/redstay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.869     2.034    Inst_RgbLed/CLK
    SLICE_X5Y86          FDRE                                         r  Inst_RgbLed/redstay_reg[3]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.070     1.601    Inst_RgbLed/redstay_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Inst_RgbLed/Edge_L/sig_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/Edge_L/edge_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.779%)  route 0.130ns (41.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.603     1.522    Inst_RgbLed/Edge_L/CLK
    SLICE_X3Y90          FDRE                                         r  Inst_RgbLed/Edge_L/sig_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  Inst_RgbLed/Edge_L/sig_prev_reg/Q
                         net (fo=2, routed)           0.130     1.794    Inst_RgbLed/Edge_L/sig_prev
    SLICE_X4Y90          LUT4 (Prop_lut4_I2_O)        0.045     1.839 r  Inst_RgbLed/Edge_L/edge_o_i_1/O
                         net (fo=1, routed)           0.000     1.839    Inst_RgbLed/Edge_L/edge_o_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  Inst_RgbLed/Edge_L/edge_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.873     2.038    Inst_RgbLed/Edge_L/CLK
    SLICE_X4Y90          FDRE                                         r  Inst_RgbLed/Edge_L/edge_o_reg/C
                         clock pessimism             -0.479     1.558    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.092     1.650    Inst_RgbLed/Edge_L/edge_o_reg
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Inst_RgbLed/red_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/redstay_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.390%)  route 0.112ns (40.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.600     1.519    Inst_RgbLed/CLK
    SLICE_X2Y86          FDRE                                         r  Inst_RgbLed/red_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Inst_RgbLed/red_reg_reg[7]/Q
                         net (fo=3, routed)           0.112     1.795    Inst_RgbLed/red_reg_reg_n_0_[7]
    SLICE_X1Y86          FDRE                                         r  Inst_RgbLed/redstay_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.872     2.037    Inst_RgbLed/CLK
    SLICE_X1Y86          FDRE                                         r  Inst_RgbLed/redstay_reg[7]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.070     1.604    Inst_RgbLed/redstay_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     Inst_RgbLed/FSM_sequential_currentState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     Inst_RgbLed/FSM_sequential_currentState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     Inst_RgbLed/FSM_sequential_currentState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     Inst_RgbLed/blue_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86     Inst_RgbLed/blue_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y88     Inst_RgbLed/blue_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y87     Inst_RgbLed/blue_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y87     Inst_RgbLed/blue_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y87     Inst_RgbLed/blue_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     Inst_RgbLed/FSM_sequential_currentState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     Inst_RgbLed/FSM_sequential_currentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     Inst_RgbLed/FSM_sequential_currentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     Inst_RgbLed/FSM_sequential_currentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     Inst_RgbLed/FSM_sequential_currentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     Inst_RgbLed/FSM_sequential_currentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     Inst_RgbLed/blue_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     Inst_RgbLed/blue_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     Inst_RgbLed/blue_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     Inst_RgbLed/blue_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     Inst_RgbLed/FSM_sequential_currentState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     Inst_RgbLed/FSM_sequential_currentState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     Inst_RgbLed/FSM_sequential_currentState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     Inst_RgbLed/FSM_sequential_currentState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     Inst_RgbLed/FSM_sequential_currentState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     Inst_RgbLed/FSM_sequential_currentState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     Inst_RgbLed/blue_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     Inst_RgbLed/blue_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     Inst_RgbLed/blue_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     Inst_RgbLed/blue_reg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2_blue_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.280ns  (logic 4.801ns (51.739%)  route 4.479ns (48.261%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.722     5.325    Inst_RgbLed/PwmRed/CLK
    SLICE_X5Y89          FDRE                                         r  Inst_RgbLed/PwmRed/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  Inst_RgbLed/PwmRed/cnt_reg[3]/Q
                         net (fo=11, routed)          1.158     6.902    Inst_RgbLed/PwmRed/PwmBlue/cnt_reg[3]
    SLICE_X7Y87          LUT4 (Prop_lut4_I2_O)        0.299     7.201 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.201    Inst_RgbLed/PwmBlue/S[1]
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.751 r  Inst_RgbLed/PwmBlue/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           3.320    11.071    rgb2_blue_o_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.533    14.605 r  rgb2_blue_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.605    rgb2_blue_o
    G14                                                               r  rgb2_blue_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2_green_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.340ns  (logic 4.808ns (57.649%)  route 3.532ns (42.351%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.722     5.325    Inst_RgbLed/PwmRed/CLK
    SLICE_X5Y89          FDRE                                         r  Inst_RgbLed/PwmRed/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  Inst_RgbLed/PwmRed/cnt_reg[3]/Q
                         net (fo=11, routed)          1.133     6.877    Inst_RgbLed/PwmRed/PwmBlue/cnt_reg[3]
    SLICE_X4Y88          LUT4 (Prop_lut4_I2_O)        0.299     7.176 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_7__0/O
                         net (fo=1, routed)           0.000     7.176    Inst_RgbLed/PwmGreen/S[1]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.726 r  Inst_RgbLed/PwmGreen/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           2.399    10.125    rgb2_green_o_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.540    13.665 r  rgb2_green_o_OBUF_inst/O
                         net (fo=0)                   0.000    13.665    rgb2_green_o
    R11                                                               r  rgb2_green_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2_red_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.287ns  (logic 4.791ns (57.814%)  route 3.496ns (42.186%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.722     5.325    Inst_RgbLed/PwmRed/CLK
    SLICE_X5Y89          FDRE                                         r  Inst_RgbLed/PwmRed/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  Inst_RgbLed/PwmRed/cnt_reg[3]/Q
                         net (fo=11, routed)          1.142     6.886    Inst_RgbLed/PwmRed/PwmBlue/cnt_reg[3]
    SLICE_X5Y86          LUT4 (Prop_lut4_I2_O)        0.299     7.185 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     7.185    Inst_RgbLed/PwmRed/pwm_o0_carry_i_7__1_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.735 r  Inst_RgbLed/PwmRed/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           2.354    10.088    rgb2_red_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.523    13.611 r  rgb2_red_o_OBUF_inst/O
                         net (fo=0)                   0.000    13.611    rgb2_red_o
    N16                                                               r  rgb2_red_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb1_blue_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.186ns  (logic 4.834ns (59.061%)  route 3.351ns (40.939%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.722     5.325    Inst_RgbLed/PwmRed/CLK
    SLICE_X5Y89          FDRE                                         r  Inst_RgbLed/PwmRed/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  Inst_RgbLed/PwmRed/cnt_reg[3]/Q
                         net (fo=11, routed)          1.158     6.902    Inst_RgbLed/PwmRed/PwmBlue/cnt_reg[3]
    SLICE_X7Y87          LUT4 (Prop_lut4_I2_O)        0.299     7.201 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.201    Inst_RgbLed/PwmBlue/S[1]
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.751 r  Inst_RgbLed/PwmBlue/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           2.193     9.944    rgb2_blue_o_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.566    13.510 r  rgb1_blue_o_OBUF_inst/O
                         net (fo=0)                   0.000    13.510    rgb1_blue_o
    R12                                                               r  rgb1_blue_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb1_green_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.146ns  (logic 4.788ns (58.779%)  route 3.358ns (41.221%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.722     5.325    Inst_RgbLed/PwmRed/CLK
    SLICE_X5Y89          FDRE                                         r  Inst_RgbLed/PwmRed/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  Inst_RgbLed/PwmRed/cnt_reg[3]/Q
                         net (fo=11, routed)          1.133     6.877    Inst_RgbLed/PwmRed/PwmBlue/cnt_reg[3]
    SLICE_X4Y88          LUT4 (Prop_lut4_I2_O)        0.299     7.176 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_7__0/O
                         net (fo=1, routed)           0.000     7.176    Inst_RgbLed/PwmGreen/S[1]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.726 r  Inst_RgbLed/PwmGreen/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           2.225     9.950    rgb2_green_o_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.520    13.470 r  rgb1_green_o_OBUF_inst/O
                         net (fo=0)                   0.000    13.470    rgb1_green_o
    M16                                                               r  rgb1_green_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb1_red_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.140ns  (logic 4.784ns (58.776%)  route 3.356ns (41.224%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.722     5.325    Inst_RgbLed/PwmRed/CLK
    SLICE_X5Y89          FDRE                                         r  Inst_RgbLed/PwmRed/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  Inst_RgbLed/PwmRed/cnt_reg[3]/Q
                         net (fo=11, routed)          1.142     6.886    Inst_RgbLed/PwmRed/PwmBlue/cnt_reg[3]
    SLICE_X5Y86          LUT4 (Prop_lut4_I2_O)        0.299     7.185 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     7.185    Inst_RgbLed/PwmRed/pwm_o0_carry_i_7__1_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.735 r  Inst_RgbLed/PwmRed/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           2.214     9.948    rgb2_red_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.516    13.465 r  rgb1_red_o_OBUF_inst/O
                         net (fo=0)                   0.000    13.465    rgb1_red_o
    N15                                                               r  rgb1_red_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.312ns  (logic 4.009ns (63.510%)  route 2.303ns (36.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.725     5.328    Inst_RgbLed/CLK
    SLICE_X0Y93          FDRE                                         r  Inst_RgbLed/stateLEDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Inst_RgbLed/stateLEDS_reg[2]/Q
                         net (fo=1, routed)           2.303     8.087    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    11.640 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.640    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.279ns  (logic 3.976ns (63.331%)  route 2.302ns (36.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.725     5.328    Inst_RgbLed/CLK
    SLICE_X0Y94          FDRE                                         r  Inst_RgbLed/stateLEDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Inst_RgbLed/stateLEDS_reg[0]/Q
                         net (fo=1, routed)           2.302     8.086    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.606 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.606    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.862ns  (logic 3.991ns (68.090%)  route 1.870ns (31.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.725     5.328    Inst_RgbLed/CLK
    SLICE_X0Y94          FDRE                                         r  Inst_RgbLed/stateLEDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Inst_RgbLed/stateLEDS_reg[1]/Q
                         net (fo=1, routed)           1.870     7.654    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.189 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.189    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.731ns  (logic 4.070ns (71.006%)  route 1.662ns (28.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.720     5.323    Inst_RgbLed/CLK
    SLICE_X2Y86          FDRE                                         r  Inst_RgbLed/stateLEDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  Inst_RgbLed/stateLEDS_reg[4]/Q
                         net (fo=1, routed)           1.662     7.502    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.054 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.054    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.732ns  (logic 1.392ns (80.373%)  route 0.340ns (19.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.600     1.519    Inst_RgbLed/CLK
    SLICE_X0Y85          FDRE                                         r  Inst_RgbLed/stateLEDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Inst_RgbLed/stateLEDS_reg[3]/Q
                         net (fo=1, routed)           0.340     2.000    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.252 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.252    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.416ns (81.255%)  route 0.327ns (18.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.600     1.519    Inst_RgbLed/CLK
    SLICE_X2Y86          FDRE                                         r  Inst_RgbLed/stateLEDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Inst_RgbLed/stateLEDS_reg[4]/Q
                         net (fo=1, routed)           0.327     2.010    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.262 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.262    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.377ns (76.270%)  route 0.428ns (23.730%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.604     1.523    Inst_RgbLed/CLK
    SLICE_X0Y94          FDRE                                         r  Inst_RgbLed/stateLEDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Inst_RgbLed/stateLEDS_reg[1]/Q
                         net (fo=1, routed)           0.428     2.093    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.329 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.329    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.362ns (69.237%)  route 0.605ns (30.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.604     1.523    Inst_RgbLed/CLK
    SLICE_X0Y94          FDRE                                         r  Inst_RgbLed/stateLEDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Inst_RgbLed/stateLEDS_reg[0]/Q
                         net (fo=1, routed)           0.605     2.270    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.491 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.491    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.394ns (69.697%)  route 0.606ns (30.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.604     1.523    Inst_RgbLed/CLK
    SLICE_X0Y93          FDRE                                         r  Inst_RgbLed/stateLEDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Inst_RgbLed/stateLEDS_reg[2]/Q
                         net (fo=1, routed)           0.606     2.271    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.524 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.524    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/red_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb1_red_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.526ns (69.092%)  route 0.683ns (30.908%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.599     1.518    Inst_RgbLed/CLK
    SLICE_X6Y86          FDRE                                         r  Inst_RgbLed/red_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  Inst_RgbLed/red_reg_reg[5]/Q
                         net (fo=3, routed)           0.136     1.818    Inst_RgbLed/PwmRed/pwm_o0_carry_1[5]
    SLICE_X5Y86          LUT4 (Prop_lut4_I2_O)        0.051     1.869 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.869    Inst_RgbLed/PwmRed/pwm_o0_carry_i_2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.963 r  Inst_RgbLed/PwmRed/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           0.547     2.510    rgb2_red_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.217     3.728 r  rgb1_red_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.728    rgb1_red_o
    N15                                                               r  rgb1_red_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/green_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb1_green_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.542ns (69.812%)  route 0.667ns (30.188%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.601     1.520    Inst_RgbLed/CLK
    SLICE_X5Y88          FDRE                                         r  Inst_RgbLed/green_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Inst_RgbLed/green_reg_reg[0]/Q
                         net (fo=3, routed)           0.109     1.770    Inst_RgbLed/PwmRed/pwm_o0_carry_0[0]
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.048     1.818 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     1.818    Inst_RgbLed/PwmGreen/DI[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.950 r  Inst_RgbLed/PwmGreen/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           0.558     2.508    rgb2_green_o_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.221     3.729 r  rgb1_green_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.729    rgb1_green_o
    M16                                                               r  rgb1_green_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/blue_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb1_blue_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.572ns (69.729%)  route 0.682ns (30.271%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.601     1.520    Inst_RgbLed/CLK
    SLICE_X6Y88          FDRE                                         r  Inst_RgbLed/blue_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  Inst_RgbLed/blue_reg_reg[6]/Q
                         net (fo=3, routed)           0.154     1.838    Inst_RgbLed/PwmRed/Q[6]
    SLICE_X7Y87          LUT4 (Prop_lut4_I2_O)        0.049     1.887 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_1__1/O
                         net (fo=1, routed)           0.000     1.887    Inst_RgbLed/PwmBlue/DI[3]
    SLICE_X7Y87          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.979 r  Inst_RgbLed/PwmBlue/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           0.529     2.508    rgb2_blue_o_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.267     3.775 r  rgb1_blue_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.775    rgb1_blue_o
    R12                                                               r  rgb1_blue_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/red_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2_red_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.533ns (67.562%)  route 0.736ns (32.438%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.599     1.518    Inst_RgbLed/CLK
    SLICE_X6Y86          FDRE                                         r  Inst_RgbLed/red_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  Inst_RgbLed/red_reg_reg[5]/Q
                         net (fo=3, routed)           0.136     1.818    Inst_RgbLed/PwmRed/pwm_o0_carry_1[5]
    SLICE_X5Y86          LUT4 (Prop_lut4_I2_O)        0.051     1.869 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.869    Inst_RgbLed/PwmRed/pwm_o0_carry_i_2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.963 r  Inst_RgbLed/PwmRed/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           0.600     2.563    rgb2_red_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.224     3.787 r  rgb2_red_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.787    rgb2_red_o
    N16                                                               r  rgb2_red_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/green_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2_green_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.562ns (68.110%)  route 0.731ns (31.890%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.601     1.520    Inst_RgbLed/CLK
    SLICE_X5Y88          FDRE                                         r  Inst_RgbLed/green_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Inst_RgbLed/green_reg_reg[0]/Q
                         net (fo=3, routed)           0.109     1.770    Inst_RgbLed/PwmRed/pwm_o0_carry_0[0]
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.048     1.818 r  Inst_RgbLed/PwmRed/pwm_o0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     1.818    Inst_RgbLed/PwmGreen/DI[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.950 r  Inst_RgbLed/PwmGreen/pwm_o0_carry/CO[3]
                         net (fo=2, routed)           0.622     2.573    rgb2_green_o_OBUF
    R11                  OBUF (Prop_obuf_I_O)         1.241     3.814 r  rgb2_green_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.814    rgb2_green_o
    R11                                                               r  rgb2_green_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Edge_C/sig_prev_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.987ns  (logic 1.657ns (27.679%)  route 4.330ns (72.321%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=5, routed)           3.034     4.541    Inst_RgbLed/Cnt/reset_IBUF
    SLICE_X2Y90          LUT1 (Prop_lut1_I0_O)        0.150     4.691 r  Inst_RgbLed/Cnt/FSM_sequential_currentState[2]_i_1/O
                         net (fo=37, routed)          1.295     5.987    Inst_RgbLed/Edge_C/SR[0]
    SLICE_X5Y90          FDRE                                         r  Inst_RgbLed/Edge_C/sig_prev_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.601     5.024    Inst_RgbLed/Edge_C/CLK
    SLICE_X5Y90          FDRE                                         r  Inst_RgbLed/Edge_C/sig_prev_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Edge_R/sig_prev_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.987ns  (logic 1.657ns (27.679%)  route 4.330ns (72.321%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=5, routed)           3.034     4.541    Inst_RgbLed/Cnt/reset_IBUF
    SLICE_X2Y90          LUT1 (Prop_lut1_I0_O)        0.150     4.691 r  Inst_RgbLed/Cnt/FSM_sequential_currentState[2]_i_1/O
                         net (fo=37, routed)          1.295     5.987    Inst_RgbLed/Edge_R/SR[0]
    SLICE_X5Y90          FDRE                                         r  Inst_RgbLed/Edge_R/sig_prev_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.601     5.024    Inst_RgbLed/Edge_R/CLK
    SLICE_X5Y90          FDRE                                         r  Inst_RgbLed/Edge_R/sig_prev_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR2/SYNC_OUT_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.987ns  (logic 1.657ns (27.679%)  route 4.330ns (72.321%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=5, routed)           3.034     4.541    Inst_RgbLed/Cnt/reset_IBUF
    SLICE_X2Y90          LUT1 (Prop_lut1_I0_O)        0.150     4.691 r  Inst_RgbLed/Cnt/FSM_sequential_currentState[2]_i_1/O
                         net (fo=37, routed)          1.295     5.987    Inst_SYNCHRNZR2/sreg_reg[0]_0
    SLICE_X5Y90          FDRE                                         r  Inst_SYNCHRNZR2/SYNC_OUT_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.601     5.024    Inst_SYNCHRNZR2/CLK
    SLICE_X5Y90          FDRE                                         r  Inst_SYNCHRNZR2/SYNC_OUT_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR2/sreg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.987ns  (logic 1.657ns (27.679%)  route 4.330ns (72.321%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=5, routed)           3.034     4.541    Inst_RgbLed/Cnt/reset_IBUF
    SLICE_X2Y90          LUT1 (Prop_lut1_I0_O)        0.150     4.691 r  Inst_RgbLed/Cnt/FSM_sequential_currentState[2]_i_1/O
                         net (fo=37, routed)          1.295     5.987    Inst_SYNCHRNZR2/sreg_reg[0]_0
    SLICE_X5Y90          FDRE                                         r  Inst_SYNCHRNZR2/sreg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.601     5.024    Inst_SYNCHRNZR2/CLK
    SLICE_X5Y90          FDRE                                         r  Inst_SYNCHRNZR2/sreg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/FSM_sequential_currentState_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.700ns  (logic 1.657ns (29.068%)  route 4.043ns (70.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=5, routed)           3.034     4.541    Inst_RgbLed/Cnt/reset_IBUF
    SLICE_X2Y90          LUT1 (Prop_lut1_I0_O)        0.150     4.691 r  Inst_RgbLed/Cnt/FSM_sequential_currentState[2]_i_1/O
                         net (fo=37, routed)          1.009     5.700    Inst_RgbLed/reset
    SLICE_X4Y89          FDRE                                         r  Inst_RgbLed/FSM_sequential_currentState_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.601     5.024    Inst_RgbLed/CLK
    SLICE_X4Y89          FDRE                                         r  Inst_RgbLed/FSM_sequential_currentState_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/FSM_sequential_currentState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.700ns  (logic 1.657ns (29.068%)  route 4.043ns (70.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=5, routed)           3.034     4.541    Inst_RgbLed/Cnt/reset_IBUF
    SLICE_X2Y90          LUT1 (Prop_lut1_I0_O)        0.150     4.691 r  Inst_RgbLed/Cnt/FSM_sequential_currentState[2]_i_1/O
                         net (fo=37, routed)          1.009     5.700    Inst_RgbLed/reset
    SLICE_X4Y89          FDRE                                         r  Inst_RgbLed/FSM_sequential_currentState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.601     5.024    Inst_RgbLed/CLK
    SLICE_X4Y89          FDRE                                         r  Inst_RgbLed/FSM_sequential_currentState_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/FSM_sequential_currentState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.700ns  (logic 1.657ns (29.068%)  route 4.043ns (70.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=5, routed)           3.034     4.541    Inst_RgbLed/Cnt/reset_IBUF
    SLICE_X2Y90          LUT1 (Prop_lut1_I0_O)        0.150     4.691 r  Inst_RgbLed/Cnt/FSM_sequential_currentState[2]_i_1/O
                         net (fo=37, routed)          1.009     5.700    Inst_RgbLed/reset
    SLICE_X4Y89          FDRE                                         r  Inst_RgbLed/FSM_sequential_currentState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.601     5.024    Inst_RgbLed/CLK
    SLICE_X4Y89          FDRE                                         r  Inst_RgbLed/FSM_sequential_currentState_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR3/SYNC_OUT_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.700ns  (logic 1.657ns (29.068%)  route 4.043ns (70.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=5, routed)           3.034     4.541    Inst_RgbLed/Cnt/reset_IBUF
    SLICE_X2Y90          LUT1 (Prop_lut1_I0_O)        0.150     4.691 r  Inst_RgbLed/Cnt/FSM_sequential_currentState[2]_i_1/O
                         net (fo=37, routed)          1.009     5.700    Inst_SYNCHRNZR3/SYNC_OUT_reg_0
    SLICE_X4Y89          FDRE                                         r  Inst_SYNCHRNZR3/SYNC_OUT_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.601     5.024    Inst_SYNCHRNZR3/CLK
    SLICE_X4Y89          FDRE                                         r  Inst_SYNCHRNZR3/SYNC_OUT_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR3/sreg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.700ns  (logic 1.657ns (29.068%)  route 4.043ns (70.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=5, routed)           3.034     4.541    Inst_RgbLed/Cnt/reset_IBUF
    SLICE_X2Y90          LUT1 (Prop_lut1_I0_O)        0.150     4.691 r  Inst_RgbLed/Cnt/FSM_sequential_currentState[2]_i_1/O
                         net (fo=37, routed)          1.009     5.700    Inst_SYNCHRNZR3/SYNC_OUT_reg_0
    SLICE_X4Y89          FDRE                                         r  Inst_SYNCHRNZR3/sreg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.601     5.024    Inst_SYNCHRNZR3/CLK
    SLICE_X4Y89          FDRE                                         r  Inst_SYNCHRNZR3/sreg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR5/SYNC_OUT_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.700ns  (logic 1.657ns (29.068%)  route 4.043ns (70.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=5, routed)           3.034     4.541    Inst_RgbLed/Cnt/reset_IBUF
    SLICE_X2Y90          LUT1 (Prop_lut1_I0_O)        0.150     4.691 r  Inst_RgbLed/Cnt/FSM_sequential_currentState[2]_i_1/O
                         net (fo=37, routed)          1.009     5.700    Inst_SYNCHRNZR5/sreg_reg[0]_0
    SLICE_X4Y89          FDRE                                         r  Inst_SYNCHRNZR5/SYNC_OUT_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.601     5.024    Inst_SYNCHRNZR5/CLK
    SLICE_X4Y89          FDRE                                         r  Inst_SYNCHRNZR5/SYNC_OUT_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnu_i
                            (input port)
  Destination:            Inst_SYNCHRNZR5/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.254ns (39.807%)  route 0.383ns (60.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnu_i (IN)
                         net (fo=0)                   0.000     0.000    btnu_i
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnu_i_IBUF_inst/O
                         net (fo=1, routed)           0.383     0.637    Inst_SYNCHRNZR5/D[0]
    SLICE_X3Y89          FDRE                                         r  Inst_SYNCHRNZR5/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.875     2.040    Inst_SYNCHRNZR5/CLK
    SLICE_X3Y89          FDRE                                         r  Inst_SYNCHRNZR5/sreg_reg[0]/C

Slack:                    inf
  Source:                 btnr_i
                            (input port)
  Destination:            Inst_SYNCHRNZR3/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.235ns (32.977%)  route 0.478ns (67.023%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr_i (IN)
                         net (fo=0)                   0.000     0.000    btnr_i
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_i_IBUF_inst/O
                         net (fo=1, routed)           0.478     0.714    Inst_SYNCHRNZR3/D[0]
    SLICE_X3Y86          FDRE                                         r  Inst_SYNCHRNZR3/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.872     2.037    Inst_SYNCHRNZR3/CLK
    SLICE_X3Y86          FDRE                                         r  Inst_SYNCHRNZR3/sreg_reg[0]/C

Slack:                    inf
  Source:                 btnl_i
                            (input port)
  Destination:            Inst_SYNCHRNZR1/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.256ns (35.646%)  route 0.462ns (64.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl_i (IN)
                         net (fo=0)                   0.000     0.000    btnl_i
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnl_i_IBUF_inst/O
                         net (fo=1, routed)           0.462     0.717    Inst_SYNCHRNZR1/D[0]
    SLICE_X3Y86          FDRE                                         r  Inst_SYNCHRNZR1/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.872     2.037    Inst_SYNCHRNZR1/CLK
    SLICE_X3Y86          FDRE                                         r  Inst_SYNCHRNZR1/sreg_reg[0]/C

Slack:                    inf
  Source:                 btnd_i
                            (input port)
  Destination:            Inst_SYNCHRNZR4/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.248ns (34.548%)  route 0.470ns (65.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btnd_i (IN)
                         net (fo=0)                   0.000     0.000    btnd_i
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  btnd_i_IBUF_inst/O
                         net (fo=1, routed)           0.470     0.717    Inst_SYNCHRNZR4/D[0]
    SLICE_X3Y86          FDRE                                         r  Inst_SYNCHRNZR4/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.872     2.037    Inst_SYNCHRNZR4/CLK
    SLICE_X3Y86          FDRE                                         r  Inst_SYNCHRNZR4/sreg_reg[0]/C

Slack:                    inf
  Source:                 btnc_i
                            (input port)
  Destination:            Inst_SYNCHRNZR2/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.244ns (32.412%)  route 0.510ns (67.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc_i (IN)
                         net (fo=0)                   0.000     0.000    btnc_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnc_i_IBUF_inst/O
                         net (fo=1, routed)           0.510     0.754    Inst_SYNCHRNZR2/D[0]
    SLICE_X3Y89          FDRE                                         r  Inst_SYNCHRNZR2/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.875     2.040    Inst_SYNCHRNZR2/CLK
    SLICE_X3Y89          FDRE                                         r  Inst_SYNCHRNZR2/sreg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Edge_L/edge_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.320ns (19.368%)  route 1.331ns (80.632%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=5, routed)           1.331     1.605    Inst_RgbLed/Edge_L/reset_IBUF
    SLICE_X4Y90          LUT4 (Prop_lut4_I1_O)        0.045     1.650 r  Inst_RgbLed/Edge_L/edge_o_i_1/O
                         net (fo=1, routed)           0.000     1.650    Inst_RgbLed/Edge_L/edge_o_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  Inst_RgbLed/Edge_L/edge_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.873     2.038    Inst_RgbLed/Edge_L/CLK
    SLICE_X4Y90          FDRE                                         r  Inst_RgbLed/Edge_L/edge_o_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Edge_C/edge_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.661ns  (logic 0.320ns (19.240%)  route 1.341ns (80.760%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=5, routed)           1.341     1.616    Inst_RgbLed/Edge_C/reset_IBUF
    SLICE_X4Y90          LUT4 (Prop_lut4_I1_O)        0.045     1.661 r  Inst_RgbLed/Edge_C/edge_o_i_1__0/O
                         net (fo=1, routed)           0.000     1.661    Inst_RgbLed/Edge_C/edge_o_i_1__0_n_0
    SLICE_X4Y90          FDRE                                         r  Inst_RgbLed/Edge_C/edge_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.873     2.038    Inst_RgbLed/Edge_C/CLK
    SLICE_X4Y90          FDRE                                         r  Inst_RgbLed/Edge_C/edge_o_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Edge_R/edge_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.320ns (18.604%)  route 1.398ns (81.396%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=5, routed)           1.398     1.673    Inst_RgbLed/Edge_R/reset_IBUF
    SLICE_X4Y90          LUT4 (Prop_lut4_I1_O)        0.045     1.718 r  Inst_RgbLed/Edge_R/edge_o_i_1__1/O
                         net (fo=1, routed)           0.000     1.718    Inst_RgbLed/Edge_R/edge_o_i_1__1_n_0
    SLICE_X4Y90          FDRE                                         r  Inst_RgbLed/Edge_R/edge_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.873     2.038    Inst_RgbLed/Edge_R/CLK
    SLICE_X4Y90          FDRE                                         r  Inst_RgbLed/Edge_R/edge_o_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Edge_L/sig_prev_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.756ns  (logic 0.321ns (18.253%)  route 1.436ns (81.747%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.237     1.512    Inst_RgbLed/Cnt/reset_IBUF
    SLICE_X2Y90          LUT1 (Prop_lut1_I0_O)        0.046     1.558 r  Inst_RgbLed/Cnt/FSM_sequential_currentState[2]_i_1/O
                         net (fo=37, routed)          0.198     1.756    Inst_RgbLed/Edge_L/SR[0]
    SLICE_X3Y90          FDRE                                         r  Inst_RgbLed/Edge_L/sig_prev_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.876     2.041    Inst_RgbLed/Edge_L/CLK
    SLICE_X3Y90          FDRE                                         r  Inst_RgbLed/Edge_L/sig_prev_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/Pres/clkCnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.767ns  (logic 0.320ns (18.091%)  route 1.447ns (81.909%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.237     1.512    Inst_RgbLed/Pres/reset_IBUF
    SLICE_X2Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.557 r  Inst_RgbLed/Pres/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.210     1.767    Inst_RgbLed/Pres/clkCnt[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.876     2.041    Inst_RgbLed/Pres/CLK
    SLICE_X1Y90          FDRE                                         r  Inst_RgbLed/Pres/clkCnt_reg[12]/C





