# Reading pref.tcl
# do Test_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:24 on Apr 26,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture arc_fa of full_adder
# End time: 23:06:24 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:24 on Apr 26,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture arc_adder of adder
# End time: 23:06:24 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:38 on Apr 26,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_tb
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(7): near "is": (vcom-1576) expecting OF.
# End time: 23:06:38 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:02 on Apr 26,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_tb
# -- Compiling architecture arc of adder_tb
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(37): Illegal target for signal assignment.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(37): (vcom-1136) Unknown identifier "CLK_tb".
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(39): Illegal target for signal assignment.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(39): (vcom-1136) Unknown identifier "CLK_tb".
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(46): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(47): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(51): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(52): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(56): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(57): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(61): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(62): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(67): VHDL Compiler exiting
# End time: 23:07:02 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:17 on Apr 26,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_tb
# -- Compiling architecture arc of adder_tb
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(37): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(39): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(46): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(47): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(51): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(52): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(56): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(57): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(61): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(62): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(67): VHDL Compiler exiting
# End time: 23:07:17 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:12:18 on Apr 26,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_tb
# -- Compiling architecture arc of adder_tb
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(37): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(39): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error (suppressible): D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(46): (vcom-1272) Length of expected is 4; length of actual is 3.
# ** Error (suppressible): D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(47): (vcom-1272) Length of expected is 4; length of actual is 3.
# ** Error (suppressible): D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(51): (vcom-1272) Length of expected is 4; length of actual is 3.
# ** Error (suppressible): D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(52): (vcom-1272) Length of expected is 4; length of actual is 3.
# ** Error (suppressible): D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(56): (vcom-1272) Length of expected is 4; length of actual is 3.
# ** Error (suppressible): D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(57): (vcom-1272) Length of expected is 4; length of actual is 3.
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(62): VHDL Compiler exiting
# End time: 23:12:18 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:12:48 on Apr 26,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_tb
# -- Compiling architecture arc of adder_tb
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(37): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(39): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd(62): VHDL Compiler exiting
# End time: 23:12:48 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:13:21 on Apr 26,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Files/adder/adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_tb
# -- Compiling architecture arc of adder_tb
# End time: 23:13:21 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.adder_tb
# vsim work.adder_tb 
# Start time: 23:13:29 on Apr 26,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.adder_tb(arc)
# Loading work.adder(arc_adder)
# Loading work.full_adder(arc_fa)
add wave -position end  sim:/adder_tb/A_tb
add wave -position end  sim:/adder_tb/B_tb
add wave -position end  sim:/adder_tb/S_tb
add wave -position end  sim:/adder_tb/Ci_tb
add wave -position end  sim:/adder_tb/Co_tb
add wave -position end  sim:/adder_tb/CLK_tb
run
# End time: 23:14:33 on Apr 26,2023, Elapsed time: 0:01:04
# Errors: 0, Warnings: 0
