# Pipelined-MIPS-Processor



The goal of this project is to implement the full architecture of the Pipelined MIPS Processor as well as solving the different Hazard problems using Verilog Language.
