<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>
defines: 
time_elapsed: 1.280s
ram usage: 38560 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp4e_w_ss5/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-29" target="file-frame">third_party/tests/utd-sv/spu_mald.v:29</a>: No timescale set for &#34;spu_mald&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-29" target="file-frame">third_party/tests/utd-sv/spu_mald.v:29</a>: Compile module &#34;work@spu_mald&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-32" target="file-frame">third_party/tests/utd-sv/spu_mald.v:32</a>: Implicit port type (wire) for &#34;spu_mald_rstln&#34;,
there are 7 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-29" target="file-frame">third_party/tests/utd-sv/spu_mald.v:29</a>: Top level module &#34;work@spu_mald&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>: Cannot find a module definition for &#34;work@spu_mald::dffre_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>: Cannot find a module definition for &#34;work@spu_mald::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>: Cannot find a module definition for &#34;work@spu_mald::dffr_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>: Cannot find a module definition for &#34;work@spu_mald::dffr_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>: Cannot find a module definition for &#34;work@spu_mald::dffr_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>: Cannot find a module definition for &#34;work@spu_mald::dffr_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>: Cannot find a module definition for &#34;work@spu_mald::dffr_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 8.

[NTE:EL0511] Nb leaf instances: 7.

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 7.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 10
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp4e_w_ss5/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_spu_mald
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp4e_w_ss5/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp4e_w_ss5/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@spu_mald)
 |vpiName:work@spu_mald
 |uhdmallPackages:
 \_package: builtin, parent:work@spu_mald
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@spu_mald, file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:29, parent:work@spu_mald
   |vpiDefName:work@spu_mald
   |vpiFullName:work@spu_mald
   |vpiPort:
   \_port: (spu_mald_rstln), line:32
     |vpiName:spu_mald_rstln
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_rstln), line:32
         |vpiName:spu_mald_rstln
         |vpiFullName:work@spu_mald.spu_mald_rstln
   |vpiPort:
   \_port: (spu_mald_maaddr_addrinc), line:33
     |vpiName:spu_mald_maaddr_addrinc
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_maaddr_addrinc), line:33
         |vpiName:spu_mald_maaddr_addrinc
         |vpiFullName:work@spu_mald.spu_mald_maaddr_addrinc
   |vpiPort:
   \_port: (spu_mald_memwen), line:34
     |vpiName:spu_mald_memwen
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_memwen), line:34
         |vpiName:spu_mald_memwen
         |vpiFullName:work@spu_mald.spu_mald_memwen
   |vpiPort:
   \_port: (spu_mald_mpa_addrinc), line:35
     |vpiName:spu_mald_mpa_addrinc
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_mpa_addrinc), line:35
         |vpiName:spu_mald_mpa_addrinc
         |vpiFullName:work@spu_mald.spu_mald_mpa_addrinc
   |vpiPort:
   \_port: (spu_mald_ldreq), line:36
     |vpiName:spu_mald_ldreq
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_ldreq), line:36
         |vpiName:spu_mald_ldreq
         |vpiFullName:work@spu_mald.spu_mald_ldreq
   |vpiPort:
   \_port: (spu_mald_done), line:37
     |vpiName:spu_mald_done
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_done), line:37
         |vpiName:spu_mald_done
         |vpiFullName:work@spu_mald.spu_mald_done
   |vpiPort:
   \_port: (spu_mald_force_mpa_add16), line:38
     |vpiName:spu_mald_force_mpa_add16
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_force_mpa_add16), line:38
         |vpiName:spu_mald_force_mpa_add16
         |vpiFullName:work@spu_mald.spu_mald_force_mpa_add16
   |vpiPort:
   \_port: (spu_mald_done_set), line:40
     |vpiName:spu_mald_done_set
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_done_set), line:40
         |vpiName:spu_mald_done_set
         |vpiFullName:work@spu_mald.spu_mald_done_set
   |vpiPort:
   \_port: (ld_inprog), line:43
     |vpiName:ld_inprog
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ld_inprog), line:43
         |vpiName:ld_inprog
         |vpiFullName:work@spu_mald.ld_inprog
   |vpiPort:
   \_port: (ldreq_ack), line:44
     |vpiName:ldreq_ack
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ldreq_ack), line:44
         |vpiName:ldreq_ack
         |vpiFullName:work@spu_mald.ldreq_ack
   |vpiPort:
   \_port: (ln_received), line:45
     |vpiName:ln_received
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ln_received), line:45
         |vpiName:ln_received
         |vpiFullName:work@spu_mald.ln_received
   |vpiPort:
   \_port: (len_neqz), line:46
     |vpiName:len_neqz
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (len_neqz), line:46
         |vpiName:len_neqz
         |vpiFullName:work@spu_mald.len_neqz
   |vpiPort:
   \_port: (mactl_ldop), line:47
     |vpiName:mactl_ldop
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (mactl_ldop), line:47
         |vpiName:mactl_ldop
         |vpiFullName:work@spu_mald.mactl_ldop
   |vpiPort:
   \_port: (spu_maaddr_mpa1maddr0), line:48
     |vpiName:spu_maaddr_mpa1maddr0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maaddr_mpa1maddr0), line:48
         |vpiName:spu_maaddr_mpa1maddr0
         |vpiFullName:work@spu_mald.spu_maaddr_mpa1maddr0
   |vpiPort:
   \_port: (spu_mactl_iss_pulse_dly), line:49
     |vpiName:spu_mactl_iss_pulse_dly
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_iss_pulse_dly), line:49
         |vpiName:spu_mactl_iss_pulse_dly
         |vpiFullName:work@spu_mald.spu_mactl_iss_pulse_dly
   |vpiPort:
   \_port: (spu_wen_ma_unc_err_pulse), line:51
     |vpiName:spu_wen_ma_unc_err_pulse
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_wen_ma_unc_err_pulse), line:51
         |vpiName:spu_wen_ma_unc_err_pulse
         |vpiFullName:work@spu_mald.spu_wen_ma_unc_err_pulse
   |vpiPort:
   \_port: (spu_mactl_stxa_force_abort), line:53
     |vpiName:spu_mactl_stxa_force_abort
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_stxa_force_abort), line:53
         |vpiName:spu_mactl_stxa_force_abort
         |vpiFullName:work@spu_mald.spu_mactl_stxa_force_abort
   |vpiPort:
   \_port: (se), line:55
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:55
         |vpiName:se
         |vpiFullName:work@spu_mald.se
   |vpiPort:
   \_port: (reset), line:56
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:56
         |vpiName:reset
         |vpiFullName:work@spu_mald.reset
   |vpiPort:
   \_port: (rclk), line:57
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:57
         |vpiName:rclk
         |vpiFullName:work@spu_mald.rclk
   |vpiContAssign:
   \_cont_assign: , line:108
     |vpiRhs:
     \_operation: , line:108
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:108
         |vpiOpType:29
         |vpiOperand:
         \_operation: , line:108
           |vpiOpType:29
           |vpiOperand:
           \_ref_obj: (spu_mald_done), line:108
             |vpiName:spu_mald_done
             |vpiFullName:work@spu_mald.spu_mald_done
           |vpiOperand:
           \_ref_obj: (spu_wen_ma_unc_err_pulse), line:108
             |vpiName:spu_wen_ma_unc_err_pulse
             |vpiFullName:work@spu_mald.spu_wen_ma_unc_err_pulse
         |vpiOperand:
         \_ref_obj: (local_stxa_abort), line:108
           |vpiName:local_stxa_abort
           |vpiFullName:work@spu_mald.local_stxa_abort
       |vpiOperand:
       \_ref_obj: (mactl_ldop), line:109
         |vpiName:mactl_ldop
         |vpiFullName:work@spu_mald.mactl_ldop
     |vpiLhs:
     \_ref_obj: (spu_mald_done_wen), line:108
       |vpiName:spu_mald_done_wen
       |vpiFullName:work@spu_mald.spu_mald_done_wen
   |vpiContAssign:
   \_cont_assign: , line:110
     |vpiRhs:
     \_operation: , line:110
       |vpiOpType:29
       |vpiOperand:
       \_ref_obj: (reset), line:110
         |vpiName:reset
         |vpiFullName:work@spu_mald.reset
       |vpiOperand:
       \_ref_obj: (spu_mactl_iss_pulse_dly), line:110
         |vpiName:spu_mactl_iss_pulse_dly
         |vpiFullName:work@spu_mald.spu_mactl_iss_pulse_dly
     |vpiLhs:
     \_ref_obj: (spu_mald_done_rst), line:110
       |vpiName:spu_mald_done_rst
       |vpiFullName:work@spu_mald.spu_mald_done_rst
   |vpiContAssign:
   \_cont_assign: , line:124
     |vpiRhs:
     \_operation: , line:124
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:124
         |vpiOpType:29
         |vpiOperand:
         \_operation: , line:124
           |vpiOpType:29
           |vpiOperand:
           \_ref_obj: (reset), line:124
             |vpiName:reset
             |vpiFullName:work@spu_mald.reset
           |vpiOperand:
           \_ref_obj: (spu_mald_done), line:124
             |vpiName:spu_mald_done
             |vpiFullName:work@spu_mald.spu_mald_done
         |vpiOperand:
         \_ref_obj: (spu_wen_ma_unc_err_pulse), line:124
           |vpiName:spu_wen_ma_unc_err_pulse
           |vpiFullName:work@spu_mald.spu_wen_ma_unc_err_pulse
       |vpiOperand:
       \_ref_obj: (local_stxa_abort), line:125
         |vpiName:local_stxa_abort
         |vpiFullName:work@spu_mald.local_stxa_abort
     |vpiLhs:
     \_ref_obj: (state_reset), line:124
       |vpiName:state_reset
       |vpiFullName:work@spu_mald.state_reset
   |vpiContAssign:
   \_cont_assign: , line:156
     |vpiRhs:
     \_operation: , line:156
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (spu_mactl_iss_pulse_dly), line:156
         |vpiName:spu_mactl_iss_pulse_dly
         |vpiFullName:work@spu_mald.spu_mactl_iss_pulse_dly
       |vpiOperand:
       \_ref_obj: (mactl_ldop), line:156
         |vpiName:mactl_ldop
         |vpiFullName:work@spu_mald.mactl_ldop
     |vpiLhs:
     \_ref_obj: (start_ldop), line:156
       |vpiName:start_ldop
       |vpiFullName:work@spu_mald.start_ldop
   |vpiContAssign:
   \_cont_assign: , line:161
     |vpiRhs:
     \_operation: , line:161
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (cur_chk4mpa1maddr0_state), line:161
         |vpiName:cur_chk4mpa1maddr0_state
         |vpiFullName:work@spu_mald.cur_chk4mpa1maddr0_state
       |vpiOperand:
       \_operation: , line:161
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (len_neqz), line:161
           |vpiName:len_neqz
           |vpiFullName:work@spu_mald.len_neqz
     |vpiLhs:
     \_ref_obj: (spu_mald_done), line:161
       |vpiName:spu_mald_done
       |vpiFullName:work@spu_mald.spu_mald_done
   |vpiContAssign:
   \_cont_assign: , line:163
     |vpiRhs:
     \_operation: , line:163
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:164
         |vpiOpType:29
         |vpiOperand:
         \_ref_obj: (state_reset), line:164
           |vpiName:state_reset
           |vpiFullName:work@spu_mald.state_reset
         |vpiOperand:
         \_ref_obj: (spu_mald_done), line:165
           |vpiName:spu_mald_done
           |vpiFullName:work@spu_mald.spu_mald_done
       |vpiOperand:
       \_operation: , line:166
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (cur_idle_state), line:166
           |vpiName:cur_idle_state
           |vpiFullName:work@spu_mald.cur_idle_state
         |vpiOperand:
         \_operation: , line:166
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (start_ldop), line:166
             |vpiName:start_ldop
             |vpiFullName:work@spu_mald.start_ldop
     |vpiLhs:
     \_ref_obj: (nxt_idle_state), line:163
       |vpiName:nxt_idle_state
       |vpiFullName:work@spu_mald.nxt_idle_state
   |vpiContAssign:
   \_cont_assign: , line:172
     |vpiRhs:
     \_operation: , line:172
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:173
         |vpiOpType:29
         |vpiOperand:
         \_operation: , line:173
           |vpiOpType:28
           |vpiOperand:
           \_operation: , line:173
             |vpiOpType:28
             |vpiOperand:
             \_ref_obj: (cur_chk4mpa1maddr0_state), line:173
               |vpiName:cur_chk4mpa1maddr0_state
               |vpiFullName:work@spu_mald.cur_chk4mpa1maddr0_state
             |vpiOperand:
             \_operation: , line:173
               |vpiOpType:4
               |vpiOperand:
               \_ref_obj: (spu_maaddr_mpa1maddr0), line:173
                 |vpiName:spu_maaddr_mpa1maddr0
                 |vpiFullName:work@spu_mald.spu_maaddr_mpa1maddr0
           |vpiOperand:
           \_ref_obj: (len_neqz), line:173
             |vpiName:len_neqz
             |vpiFullName:work@spu_mald.len_neqz
         |vpiOperand:
         \_operation: , line:174
           |vpiOpType:28
           |vpiOperand:
           \_ref_obj: (cur_idle_state), line:174
             |vpiName:cur_idle_state
             |vpiFullName:work@spu_mald.cur_idle_state
           |vpiOperand:
           \_ref_obj: (start_ldop), line:174
             |vpiName:start_ldop
             |vpiFullName:work@spu_mald.start_ldop
       |vpiOperand:
       \_operation: , line:175
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (cur_ldreq_state), line:175
           |vpiName:cur_ldreq_state
           |vpiFullName:work@spu_mald.cur_ldreq_state
         |vpiOperand:
         \_operation: , line:175
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (ldreq_ack), line:175
             |vpiName:ldreq_ack
             |vpiFullName:work@spu_mald.ldreq_ack
     |vpiLhs:
     \_ref_obj: (nxt_ldreq_state), line:172
       |vpiName:nxt_ldreq_state
       |vpiFullName:work@spu_mald.nxt_ldreq_state
   |vpiContAssign:
   \_cont_assign: , line:177
     |vpiRhs:
     \_operation: , line:177
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:177
         |vpiOpType:29
         |vpiOperand:
         \_operation: , line:177
           |vpiOpType:28
           |vpiOperand:
           \_operation: , line:177
             |vpiOpType:28
             |vpiOperand:
             \_ref_obj: (cur_mamemwr_state), line:177
               |vpiName:cur_mamemwr_state
               |vpiFullName:work@spu_mald.cur_mamemwr_state
             |vpiOperand:
             \_ref_obj: (ld_inprog), line:177
               |vpiName:ld_inprog
               |vpiFullName:work@spu_mald.ld_inprog
           |vpiOperand:
           \_ref_obj: (len_neqz), line:177
             |vpiName:len_neqz
             |vpiFullName:work@spu_mald.len_neqz
         |vpiOperand:
         \_ref_obj: (local_stxa_abort), line:177
           |vpiName:local_stxa_abort
           |vpiFullName:work@spu_mald.local_stxa_abort
       |vpiOperand:
       \_ref_obj: (spu_wen_ma_unc_err_pulse), line:178
         |vpiName:spu_wen_ma_unc_err_pulse
         |vpiFullName:work@spu_mald.spu_wen_ma_unc_err_pulse
     |vpiLhs:
     \_ref_obj: (spu_mald_rstln), line:177
       |vpiName:spu_mald_rstln
       |vpiFullName:work@spu_mald.spu_mald_rstln
   |vpiContAssign:
   \_cont_assign: , line:184
     |vpiRhs:
     \_operation: , line:184
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (cur_ldreq_state), line:184
         |vpiName:cur_ldreq_state
         |vpiFullName:work@spu_mald.cur_ldreq_state
       |vpiOperand:
       \_ref_obj: (ldreq_ack), line:184
         |vpiName:ldreq_ack
         |vpiFullName:work@spu_mald.ldreq_ack
     |vpiLhs:
     \_ref_obj: (tr2wait4ln_frm_ldreq), line:184
       |vpiName:tr2wait4ln_frm_ldreq
       |vpiFullName:work@spu_mald.tr2wait4ln_frm_ldreq
   |vpiContAssign:
   \_cont_assign: , line:186
     |vpiRhs:
     \_operation: , line:186
       |vpiOpType:29
       |vpiOperand:
       \_ref_obj: (tr2wait4ln_frm_ldreq), line:187
         |vpiName:tr2wait4ln_frm_ldreq
         |vpiFullName:work@spu_mald.tr2wait4ln_frm_ldreq
       |vpiOperand:
       \_operation: , line:188
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (cur_wait4ln_state), line:188
           |vpiName:cur_wait4ln_state
           |vpiFullName:work@spu_mald.cur_wait4ln_state
         |vpiOperand:
         \_operation: , line:188
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (ln_received), line:188
             |vpiName:ln_received
             |vpiFullName:work@spu_mald.ln_received
     |vpiLhs:
     \_ref_obj: (nxt_wait4ln_state), line:186
       |vpiName:nxt_wait4ln_state
       |vpiFullName:work@spu_mald.nxt_wait4ln_state
   |vpiContAssign:
   \_cont_assign: , line:193
     |vpiRhs:
     \_operation: , line:193
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (cur_wait4ln_state), line:193
         |vpiName:cur_wait4ln_state
         |vpiFullName:work@spu_mald.cur_wait4ln_state
       |vpiOperand:
       \_ref_obj: (ln_received), line:193
         |vpiName:ln_received
         |vpiFullName:work@spu_mald.ln_received
     |vpiLhs:
     \_ref_obj: (tr2mamemwr_frm_wait4ln), line:193
       |vpiName:tr2mamemwr_frm_wait4ln
       |vpiFullName:work@spu_mald.tr2mamemwr_frm_wait4ln
   |vpiContAssign:
   \_cont_assign: , line:194
     |vpiRhs:
     \_operation: , line:194
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:194
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (cur_chk4mpa1maddr0_state), line:194
           |vpiName:cur_chk4mpa1maddr0_state
           |vpiFullName:work@spu_mald.cur_chk4mpa1maddr0_state
         |vpiOperand:
         \_ref_obj: (spu_maaddr_mpa1maddr0), line:194
           |vpiName:spu_maaddr_mpa1maddr0
           |vpiFullName:work@spu_mald.spu_maaddr_mpa1maddr0
       |vpiOperand:
       \_ref_obj: (len_neqz), line:194
         |vpiName:len_neqz
         |vpiFullName:work@spu_mald.len_neqz
     |vpiLhs:
     \_ref_obj: (tr2mamemwr_frm_chk4mpa1maddr0), line:194
       |vpiName:tr2mamemwr_frm_chk4mpa1maddr0
       |vpiFullName:work@spu_mald.tr2mamemwr_frm_chk4mpa1maddr0
   |vpiContAssign:
   \_cont_assign: , line:196
     |vpiRhs:
     \_operation: , line:196
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:196
         |vpiOpType:29
         |vpiOperand:
         \_ref_obj: (tr2mamemwr_frm_wait4ln), line:196
           |vpiName:tr2mamemwr_frm_wait4ln
           |vpiFullName:work@spu_mald.tr2mamemwr_frm_wait4ln
         |vpiOperand:
         \_ref_obj: (tr2mamemwr_frm_chk4mpa1maddr0), line:197
           |vpiName:tr2mamemwr_frm_chk4mpa1maddr0
           |vpiFullName:work@spu_mald.tr2mamemwr_frm_chk4mpa1maddr0
       |vpiOperand:
       \_ref_obj: (len_neqz), line:197
         |vpiName:len_neqz
         |vpiFullName:work@spu_mald.len_neqz
     |vpiLhs:
     \_ref_obj: (mald_memwen), line:196
       |vpiName:mald_memwen
       |vpiFullName:work@spu_mald.mald_memwen
   |vpiContAssign:
   \_cont_assign: , line:207
     |vpiRhs:
     \_ref_obj: (mald_memwen_dly), line:207
       |vpiName:mald_memwen_dly
       |vpiFullName:work@spu_mald.mald_memwen_dly
     |vpiLhs:
     \_ref_obj: (nxt_mamemwr_state), line:207
       |vpiName:nxt_mamemwr_state
       |vpiFullName:work@spu_mald.nxt_mamemwr_state
   |vpiContAssign:
   \_cont_assign: , line:209
     |vpiRhs:
     \_operation: , line:209
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (mald_memwen_dly), line:209
         |vpiName:mald_memwen_dly
         |vpiFullName:work@spu_mald.mald_memwen_dly
       |vpiOperand:
       \_ref_obj: (spu_mactl_stxa_force_abort), line:209
         |vpiName:spu_mactl_stxa_force_abort
         |vpiFullName:work@spu_mald.spu_mactl_stxa_force_abort
     |vpiLhs:
     \_ref_obj: (local_stxa_abort), line:209
       |vpiName:local_stxa_abort
       |vpiFullName:work@spu_mald.local_stxa_abort
   |vpiContAssign:
   \_cont_assign: , line:214
     |vpiRhs:
     \_ref_obj: (cur_mamemwr_state), line:214
       |vpiName:cur_mamemwr_state
       |vpiFullName:work@spu_mald.cur_mamemwr_state
     |vpiLhs:
     \_ref_obj: (nxt_chk4mpa1maddr0_state), line:214
       |vpiName:nxt_chk4mpa1maddr0_state
       |vpiFullName:work@spu_mald.nxt_chk4mpa1maddr0_state
   |vpiContAssign:
   \_cont_assign: , line:221
     |vpiRhs:
     \_ref_obj: (nxt_mamemwr_state), line:221
       |vpiName:nxt_mamemwr_state
       |vpiFullName:work@spu_mald.nxt_mamemwr_state
     |vpiLhs:
     \_ref_obj: (spu_mald_memwen), line:221
       |vpiName:spu_mald_memwen
       |vpiFullName:work@spu_mald.spu_mald_memwen
   |vpiContAssign:
   \_cont_assign: , line:223
     |vpiRhs:
     \_ref_obj: (cur_mamemwr_state), line:223
       |vpiName:cur_mamemwr_state
       |vpiFullName:work@spu_mald.cur_mamemwr_state
     |vpiLhs:
     \_ref_obj: (spu_mald_maaddr_addrinc), line:223
       |vpiName:spu_mald_maaddr_addrinc
       |vpiFullName:work@spu_mald.spu_mald_maaddr_addrinc
   |vpiContAssign:
   \_cont_assign: , line:225
     |vpiRhs:
     \_ref_obj: (cur_mamemwr_state), line:225
       |vpiName:cur_mamemwr_state
       |vpiFullName:work@spu_mald.cur_mamemwr_state
     |vpiLhs:
     \_ref_obj: (spu_mald_mpa_addrinc), line:225
       |vpiName:spu_mald_mpa_addrinc
       |vpiFullName:work@spu_mald.spu_mald_mpa_addrinc
   |vpiContAssign:
   \_cont_assign: , line:227
     |vpiRhs:
     \_constant: , line:227
       |vpiConstType:3
       |vpiDecompile:&#39;b0
       |vpiSize:1
       |BIN:0
     |vpiLhs:
     \_ref_obj: (spu_mald_force_mpa_add16), line:227
       |vpiName:spu_mald_force_mpa_add16
       |vpiFullName:work@spu_mald.spu_mald_force_mpa_add16
   |vpiContAssign:
   \_cont_assign: , line:229
     |vpiRhs:
     \_ref_obj: (cur_ldreq_state), line:229
       |vpiName:cur_ldreq_state
       |vpiFullName:work@spu_mald.cur_ldreq_state
     |vpiLhs:
     \_ref_obj: (spu_mald_ldreq), line:229
       |vpiName:spu_mald_ldreq
       |vpiFullName:work@spu_mald.spu_mald_ldreq
   |vpiNet:
   \_logic_net: (tr2wait4ln_frm_ldreq), line:89
     |vpiName:tr2wait4ln_frm_ldreq
     |vpiFullName:work@spu_mald.tr2wait4ln_frm_ldreq
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (local_stxa_abort), line:104
     |vpiName:local_stxa_abort
     |vpiFullName:work@spu_mald.local_stxa_abort
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (spu_mald_done_wen), line:108
     |vpiName:spu_mald_done_wen
     |vpiFullName:work@spu_mald.spu_mald_done_wen
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (spu_mald_done_rst), line:110
     |vpiName:spu_mald_done_rst
     |vpiFullName:work@spu_mald.spu_mald_done_rst
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (state_reset), line:124
     |vpiName:state_reset
     |vpiFullName:work@spu_mald.state_reset
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (start_ldop), line:156
     |vpiName:start_ldop
     |vpiFullName:work@spu_mald.start_ldop
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2mamemwr_frm_wait4ln), line:193
     |vpiName:tr2mamemwr_frm_wait4ln
     |vpiFullName:work@spu_mald.tr2mamemwr_frm_wait4ln
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2mamemwr_frm_chk4mpa1maddr0), line:194
     |vpiName:tr2mamemwr_frm_chk4mpa1maddr0
     |vpiFullName:work@spu_mald.tr2mamemwr_frm_chk4mpa1maddr0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (mald_memwen), line:196
     |vpiName:mald_memwen
     |vpiFullName:work@spu_mald.mald_memwen
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (mald_memwen_dly), line:200
     |vpiName:mald_memwen_dly
     |vpiFullName:work@spu_mald.mald_memwen_dly
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (spu_mald_rstln), line:32
   |vpiNet:
   \_logic_net: (spu_mald_maaddr_addrinc), line:33
   |vpiNet:
   \_logic_net: (spu_mald_memwen), line:34
   |vpiNet:
   \_logic_net: (spu_mald_mpa_addrinc), line:35
   |vpiNet:
   \_logic_net: (spu_mald_ldreq), line:36
   |vpiNet:
   \_logic_net: (spu_mald_done), line:37
   |vpiNet:
   \_logic_net: (spu_mald_force_mpa_add16), line:38
   |vpiNet:
   \_logic_net: (spu_mald_done_set), line:40
   |vpiNet:
   \_logic_net: (ld_inprog), line:43
   |vpiNet:
   \_logic_net: (ldreq_ack), line:44
   |vpiNet:
   \_logic_net: (ln_received), line:45
   |vpiNet:
   \_logic_net: (len_neqz), line:46
   |vpiNet:
   \_logic_net: (mactl_ldop), line:47
   |vpiNet:
   \_logic_net: (spu_maaddr_mpa1maddr0), line:48
   |vpiNet:
   \_logic_net: (spu_mactl_iss_pulse_dly), line:49
   |vpiNet:
   \_logic_net: (spu_wen_ma_unc_err_pulse), line:51
   |vpiNet:
   \_logic_net: (spu_mactl_stxa_force_abort), line:53
   |vpiNet:
   \_logic_net: (se), line:55
   |vpiNet:
   \_logic_net: (reset), line:56
   |vpiNet:
   \_logic_net: (rclk), line:57
 |uhdmtopModules:
 \_module: work@spu_mald (work@spu_mald), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:29
   |vpiDefName:work@spu_mald
   |vpiName:work@spu_mald
   |vpiPort:
   \_port: (spu_mald_rstln), line:32, parent:work@spu_mald
     |vpiName:spu_mald_rstln
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_rstln), line:32, parent:work@spu_mald
         |vpiName:spu_mald_rstln
         |vpiFullName:work@spu_mald.spu_mald_rstln
   |vpiPort:
   \_port: (spu_mald_maaddr_addrinc), line:33, parent:work@spu_mald
     |vpiName:spu_mald_maaddr_addrinc
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_maaddr_addrinc), line:33, parent:work@spu_mald
         |vpiName:spu_mald_maaddr_addrinc
         |vpiFullName:work@spu_mald.spu_mald_maaddr_addrinc
   |vpiPort:
   \_port: (spu_mald_memwen), line:34, parent:work@spu_mald
     |vpiName:spu_mald_memwen
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_memwen), line:34, parent:work@spu_mald
         |vpiName:spu_mald_memwen
         |vpiFullName:work@spu_mald.spu_mald_memwen
   |vpiPort:
   \_port: (spu_mald_mpa_addrinc), line:35, parent:work@spu_mald
     |vpiName:spu_mald_mpa_addrinc
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_mpa_addrinc), line:35, parent:work@spu_mald
         |vpiName:spu_mald_mpa_addrinc
         |vpiFullName:work@spu_mald.spu_mald_mpa_addrinc
   |vpiPort:
   \_port: (spu_mald_ldreq), line:36, parent:work@spu_mald
     |vpiName:spu_mald_ldreq
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_ldreq), line:36, parent:work@spu_mald
         |vpiName:spu_mald_ldreq
         |vpiFullName:work@spu_mald.spu_mald_ldreq
   |vpiPort:
   \_port: (spu_mald_done), line:37, parent:work@spu_mald
     |vpiName:spu_mald_done
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_done), line:37, parent:work@spu_mald
         |vpiName:spu_mald_done
         |vpiFullName:work@spu_mald.spu_mald_done
   |vpiPort:
   \_port: (spu_mald_force_mpa_add16), line:38, parent:work@spu_mald
     |vpiName:spu_mald_force_mpa_add16
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_force_mpa_add16), line:38, parent:work@spu_mald
         |vpiName:spu_mald_force_mpa_add16
         |vpiFullName:work@spu_mald.spu_mald_force_mpa_add16
   |vpiPort:
   \_port: (spu_mald_done_set), line:40, parent:work@spu_mald
     |vpiName:spu_mald_done_set
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mald_done_set), line:40, parent:work@spu_mald
         |vpiName:spu_mald_done_set
         |vpiFullName:work@spu_mald.spu_mald_done_set
   |vpiPort:
   \_port: (ld_inprog), line:43, parent:work@spu_mald
     |vpiName:ld_inprog
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ld_inprog), line:43, parent:work@spu_mald
         |vpiName:ld_inprog
         |vpiFullName:work@spu_mald.ld_inprog
   |vpiPort:
   \_port: (ldreq_ack), line:44, parent:work@spu_mald
     |vpiName:ldreq_ack
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ldreq_ack), line:44, parent:work@spu_mald
         |vpiName:ldreq_ack
         |vpiFullName:work@spu_mald.ldreq_ack
   |vpiPort:
   \_port: (ln_received), line:45, parent:work@spu_mald
     |vpiName:ln_received
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ln_received), line:45, parent:work@spu_mald
         |vpiName:ln_received
         |vpiFullName:work@spu_mald.ln_received
   |vpiPort:
   \_port: (len_neqz), line:46, parent:work@spu_mald
     |vpiName:len_neqz
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (len_neqz), line:46, parent:work@spu_mald
         |vpiName:len_neqz
         |vpiFullName:work@spu_mald.len_neqz
   |vpiPort:
   \_port: (mactl_ldop), line:47, parent:work@spu_mald
     |vpiName:mactl_ldop
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (mactl_ldop), line:47, parent:work@spu_mald
         |vpiName:mactl_ldop
         |vpiFullName:work@spu_mald.mactl_ldop
   |vpiPort:
   \_port: (spu_maaddr_mpa1maddr0), line:48, parent:work@spu_mald
     |vpiName:spu_maaddr_mpa1maddr0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maaddr_mpa1maddr0), line:48, parent:work@spu_mald
         |vpiName:spu_maaddr_mpa1maddr0
         |vpiFullName:work@spu_mald.spu_maaddr_mpa1maddr0
   |vpiPort:
   \_port: (spu_mactl_iss_pulse_dly), line:49, parent:work@spu_mald
     |vpiName:spu_mactl_iss_pulse_dly
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_iss_pulse_dly), line:49, parent:work@spu_mald
         |vpiName:spu_mactl_iss_pulse_dly
         |vpiFullName:work@spu_mald.spu_mactl_iss_pulse_dly
   |vpiPort:
   \_port: (spu_wen_ma_unc_err_pulse), line:51, parent:work@spu_mald
     |vpiName:spu_wen_ma_unc_err_pulse
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_wen_ma_unc_err_pulse), line:51, parent:work@spu_mald
         |vpiName:spu_wen_ma_unc_err_pulse
         |vpiFullName:work@spu_mald.spu_wen_ma_unc_err_pulse
   |vpiPort:
   \_port: (spu_mactl_stxa_force_abort), line:53, parent:work@spu_mald
     |vpiName:spu_mactl_stxa_force_abort
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_stxa_force_abort), line:53, parent:work@spu_mald
         |vpiName:spu_mactl_stxa_force_abort
         |vpiFullName:work@spu_mald.spu_mactl_stxa_force_abort
   |vpiPort:
   \_port: (se), line:55, parent:work@spu_mald
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:55, parent:work@spu_mald
         |vpiName:se
         |vpiFullName:work@spu_mald.se
   |vpiPort:
   \_port: (reset), line:56, parent:work@spu_mald
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:56, parent:work@spu_mald
         |vpiName:reset
         |vpiFullName:work@spu_mald.reset
   |vpiPort:
   \_port: (rclk), line:57, parent:work@spu_mald
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:57, parent:work@spu_mald
         |vpiName:rclk
         |vpiFullName:work@spu_mald.rclk
   |vpiModule:
   \_module: work@spu_mald::dffre_s (spu_mald_done_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:112, parent:work@spu_mald
     |vpiDefName:work@spu_mald::dffre_s
     |vpiName:spu_mald_done_ff
     |vpiFullName:work@spu_mald.spu_mald_done_ff
     |vpiPort:
     \_port: (din), parent:spu_mald_done_ff
       |vpiName:din
       |vpiHighConn:
       \_constant: , line:113
         |vpiConstType:3
         |vpiDecompile:&#39;b1
         |vpiSize:1
         |BIN:1
     |vpiPort:
     \_port: (q), parent:spu_mald_done_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (spu_mald_done_set), line:114
         |vpiName:spu_mald_done_set
         |vpiActual:
         \_logic_net: (spu_mald_done_set), line:40, parent:work@spu_mald
     |vpiPort:
     \_port: (en), parent:spu_mald_done_ff
       |vpiName:en
       |vpiHighConn:
       \_ref_obj: (spu_mald_done_wen), line:115
         |vpiName:spu_mald_done_wen
         |vpiActual:
         \_logic_net: (spu_mald_done_wen), line:108, parent:work@spu_mald
           |vpiName:spu_mald_done_wen
           |vpiFullName:work@spu_mald.spu_mald_done_wen
           |vpiNetType:1
     |vpiPort:
     \_port: (rst), parent:spu_mald_done_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (spu_mald_done_rst), line:116
         |vpiName:spu_mald_done_rst
         |vpiActual:
         \_logic_net: (spu_mald_done_rst), line:110, parent:work@spu_mald
           |vpiName:spu_mald_done_rst
           |vpiFullName:work@spu_mald.spu_mald_done_rst
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:spu_mald_done_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:116
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:57, parent:work@spu_mald
     |vpiPort:
     \_port: (se), parent:spu_mald_done_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:116
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:55, parent:work@spu_mald
     |vpiPort:
     \_port: (si), parent:spu_mald_done_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:116
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:spu_mald_done_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:116
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mald (work@spu_mald), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:29
   |vpiModule:
   \_module: work@spu_mald::dff_s (idle_state_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:128, parent:work@spu_mald
     |vpiDefName:work@spu_mald::dff_s
     |vpiName:idle_state_ff
     |vpiFullName:work@spu_mald.idle_state_ff
     |vpiPort:
     \_port: (din), parent:idle_state_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (nxt_idle_state), line:129
         |vpiName:nxt_idle_state
     |vpiPort:
     \_port: (q), parent:idle_state_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cur_idle_state), line:130
         |vpiName:cur_idle_state
     |vpiPort:
     \_port: (clk), parent:idle_state_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:131
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:57, parent:work@spu_mald
     |vpiPort:
     \_port: (se), parent:idle_state_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:131
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:55, parent:work@spu_mald
     |vpiPort:
     \_port: (si), parent:idle_state_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:131
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:idle_state_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:131
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mald (work@spu_mald), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:29
   |vpiModule:
   \_module: work@spu_mald::dffr_s (ldreq_state_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:133, parent:work@spu_mald
     |vpiDefName:work@spu_mald::dffr_s
     |vpiName:ldreq_state_ff
     |vpiFullName:work@spu_mald.ldreq_state_ff
     |vpiPort:
     \_port: (din), parent:ldreq_state_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (nxt_ldreq_state), line:134
         |vpiName:nxt_ldreq_state
     |vpiPort:
     \_port: (q), parent:ldreq_state_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cur_ldreq_state), line:135
         |vpiName:cur_ldreq_state
     |vpiPort:
     \_port: (rst), parent:ldreq_state_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (state_reset), line:136
         |vpiName:state_reset
         |vpiActual:
         \_logic_net: (state_reset), line:124, parent:work@spu_mald
           |vpiName:state_reset
           |vpiFullName:work@spu_mald.state_reset
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:ldreq_state_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:136
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:57, parent:work@spu_mald
     |vpiPort:
     \_port: (se), parent:ldreq_state_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:136
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:55, parent:work@spu_mald
     |vpiPort:
     \_port: (si), parent:ldreq_state_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:136
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:ldreq_state_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:136
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mald (work@spu_mald), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:29
   |vpiModule:
   \_module: work@spu_mald::dffr_s (wait4ln_state_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:138, parent:work@spu_mald
     |vpiDefName:work@spu_mald::dffr_s
     |vpiName:wait4ln_state_ff
     |vpiFullName:work@spu_mald.wait4ln_state_ff
     |vpiPort:
     \_port: (din), parent:wait4ln_state_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (nxt_wait4ln_state), line:139
         |vpiName:nxt_wait4ln_state
     |vpiPort:
     \_port: (q), parent:wait4ln_state_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cur_wait4ln_state), line:140
         |vpiName:cur_wait4ln_state
     |vpiPort:
     \_port: (rst), parent:wait4ln_state_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (state_reset), line:141
         |vpiName:state_reset
         |vpiActual:
         \_logic_net: (state_reset), line:124, parent:work@spu_mald
     |vpiPort:
     \_port: (clk), parent:wait4ln_state_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:141
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:57, parent:work@spu_mald
     |vpiPort:
     \_port: (se), parent:wait4ln_state_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:141
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:55, parent:work@spu_mald
     |vpiPort:
     \_port: (si), parent:wait4ln_state_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:141
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:wait4ln_state_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:141
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mald (work@spu_mald), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:29
   |vpiModule:
   \_module: work@spu_mald::dffr_s (mamemwr_state_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:143, parent:work@spu_mald
     |vpiDefName:work@spu_mald::dffr_s
     |vpiName:mamemwr_state_ff
     |vpiFullName:work@spu_mald.mamemwr_state_ff
     |vpiPort:
     \_port: (din), parent:mamemwr_state_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (nxt_mamemwr_state), line:144
         |vpiName:nxt_mamemwr_state
     |vpiPort:
     \_port: (q), parent:mamemwr_state_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cur_mamemwr_state), line:145
         |vpiName:cur_mamemwr_state
     |vpiPort:
     \_port: (rst), parent:mamemwr_state_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (state_reset), line:146
         |vpiName:state_reset
         |vpiActual:
         \_logic_net: (state_reset), line:124, parent:work@spu_mald
     |vpiPort:
     \_port: (clk), parent:mamemwr_state_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:146
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:57, parent:work@spu_mald
     |vpiPort:
     \_port: (se), parent:mamemwr_state_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:146
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:55, parent:work@spu_mald
     |vpiPort:
     \_port: (si), parent:mamemwr_state_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:146
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:mamemwr_state_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:146
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mald (work@spu_mald), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:29
   |vpiModule:
   \_module: work@spu_mald::dffr_s (chk4mpa1maddr0_state_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:148, parent:work@spu_mald
     |vpiDefName:work@spu_mald::dffr_s
     |vpiName:chk4mpa1maddr0_state_ff
     |vpiFullName:work@spu_mald.chk4mpa1maddr0_state_ff
     |vpiPort:
     \_port: (din), parent:chk4mpa1maddr0_state_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (nxt_chk4mpa1maddr0_state), line:149
         |vpiName:nxt_chk4mpa1maddr0_state
     |vpiPort:
     \_port: (q), parent:chk4mpa1maddr0_state_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cur_chk4mpa1maddr0_state), line:150
         |vpiName:cur_chk4mpa1maddr0_state
     |vpiPort:
     \_port: (rst), parent:chk4mpa1maddr0_state_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (state_reset), line:151
         |vpiName:state_reset
         |vpiActual:
         \_logic_net: (state_reset), line:124, parent:work@spu_mald
     |vpiPort:
     \_port: (clk), parent:chk4mpa1maddr0_state_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:151
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:57, parent:work@spu_mald
     |vpiPort:
     \_port: (se), parent:chk4mpa1maddr0_state_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:151
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:55, parent:work@spu_mald
     |vpiPort:
     \_port: (si), parent:chk4mpa1maddr0_state_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:151
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:chk4mpa1maddr0_state_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:151
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mald (work@spu_mald), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:29
   |vpiModule:
   \_module: work@spu_mald::dffr_s (wen_dly_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:201, parent:work@spu_mald
     |vpiDefName:work@spu_mald::dffr_s
     |vpiName:wen_dly_ff
     |vpiFullName:work@spu_mald.wen_dly_ff
     |vpiPort:
     \_port: (din), parent:wen_dly_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (mald_memwen), line:202
         |vpiName:mald_memwen
         |vpiActual:
         \_logic_net: (mald_memwen), line:196, parent:work@spu_mald
           |vpiName:mald_memwen
           |vpiFullName:work@spu_mald.mald_memwen
           |vpiNetType:1
     |vpiPort:
     \_port: (q), parent:wen_dly_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (mald_memwen_dly), line:203
         |vpiName:mald_memwen_dly
         |vpiActual:
         \_logic_net: (mald_memwen_dly), line:200, parent:work@spu_mald
           |vpiName:mald_memwen_dly
           |vpiFullName:work@spu_mald.mald_memwen_dly
           |vpiNetType:1
     |vpiPort:
     \_port: (rst), parent:wen_dly_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (state_reset), line:204
         |vpiName:state_reset
         |vpiActual:
         \_logic_net: (state_reset), line:124, parent:work@spu_mald
     |vpiPort:
     \_port: (clk), parent:wen_dly_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:204
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:57, parent:work@spu_mald
     |vpiPort:
     \_port: (se), parent:wen_dly_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:204
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:55, parent:work@spu_mald
     |vpiPort:
     \_port: (si), parent:wen_dly_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:204
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:wen_dly_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:204
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_mald (work@spu_mald), file:<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html" target="file-frame">third_party/tests/utd-sv/spu_mald.v</a>, line:29
   |vpiNet:
   \_logic_net: (tr2wait4ln_frm_ldreq), line:89, parent:work@spu_mald
     |vpiName:tr2wait4ln_frm_ldreq
     |vpiFullName:work@spu_mald.tr2wait4ln_frm_ldreq
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (local_stxa_abort), line:104, parent:work@spu_mald
     |vpiName:local_stxa_abort
     |vpiFullName:work@spu_mald.local_stxa_abort
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (spu_mald_done_wen), line:108, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mald_done_rst), line:110, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (state_reset), line:124, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (start_ldop), line:156, parent:work@spu_mald
     |vpiName:start_ldop
     |vpiFullName:work@spu_mald.start_ldop
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2mamemwr_frm_wait4ln), line:193, parent:work@spu_mald
     |vpiName:tr2mamemwr_frm_wait4ln
     |vpiFullName:work@spu_mald.tr2mamemwr_frm_wait4ln
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2mamemwr_frm_chk4mpa1maddr0), line:194, parent:work@spu_mald
     |vpiName:tr2mamemwr_frm_chk4mpa1maddr0
     |vpiFullName:work@spu_mald.tr2mamemwr_frm_chk4mpa1maddr0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (mald_memwen), line:196, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (mald_memwen_dly), line:200, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mald_rstln), line:32, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mald_maaddr_addrinc), line:33, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mald_memwen), line:34, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mald_mpa_addrinc), line:35, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mald_ldreq), line:36, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mald_done), line:37, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mald_force_mpa_add16), line:38, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mald_done_set), line:40, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (ld_inprog), line:43, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (ldreq_ack), line:44, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (ln_received), line:45, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (len_neqz), line:46, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (mactl_ldop), line:47, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_maaddr_mpa1maddr0), line:48, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mactl_iss_pulse_dly), line:49, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_wen_ma_unc_err_pulse), line:51, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (spu_mactl_stxa_force_abort), line:53, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (se), line:55, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (reset), line:56, parent:work@spu_mald
   |vpiNet:
   \_logic_net: (rclk), line:57, parent:work@spu_mald
Object: \work_spu_mald of type 3000
Object: \work_spu_mald of type 32
Object: \spu_mald_rstln of type 44
Object: \spu_mald_maaddr_addrinc of type 44
Object: \spu_mald_memwen of type 44
Object: \spu_mald_mpa_addrinc of type 44
Object: \spu_mald_ldreq of type 44
Object: \spu_mald_done of type 44
Object: \spu_mald_force_mpa_add16 of type 44
Object: \spu_mald_done_set of type 44
Object: \ld_inprog of type 44
Object: \ldreq_ack of type 44
Object: \ln_received of type 44
Object: \len_neqz of type 44
Object: \mactl_ldop of type 44
Object: \spu_maaddr_mpa1maddr0 of type 44
Object: \spu_mactl_iss_pulse_dly of type 44
Object: \spu_wen_ma_unc_err_pulse of type 44
Object: \spu_mactl_stxa_force_abort of type 44
Object: \se of type 44
Object: \reset of type 44
Object: \rclk of type 44
Object: \spu_mald_done_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \en of type 44
Object: \rst of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \idle_state_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ldreq_state_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \rst of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \wait4ln_state_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \rst of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \mamemwr_state_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \rst of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \chk4mpa1maddr0_state_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \rst of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \wen_dly_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \rst of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \tr2wait4ln_frm_ldreq of type 36
Object: \local_stxa_abort of type 36
Object: \spu_mald_done_wen of type 36
Object: \spu_mald_done_rst of type 36
Object: \state_reset of type 36
Object: \start_ldop of type 36
Object: \tr2mamemwr_frm_wait4ln of type 36
Object: \tr2mamemwr_frm_chk4mpa1maddr0 of type 36
Object: \mald_memwen of type 36
Object: \mald_memwen_dly of type 36
Object: \spu_mald_rstln of type 36
Object: \spu_mald_maaddr_addrinc of type 36
Object: \spu_mald_memwen of type 36
Object: \spu_mald_mpa_addrinc of type 36
Object: \spu_mald_ldreq of type 36
Object: \spu_mald_done of type 36
Object: \spu_mald_force_mpa_add16 of type 36
Object: \spu_mald_done_set of type 36
Object: \ld_inprog of type 36
Object: \ldreq_ack of type 36
Object: \ln_received of type 36
Object: \len_neqz of type 36
Object: \mactl_ldop of type 36
Object: \spu_maaddr_mpa1maddr0 of type 36
Object: \spu_mactl_iss_pulse_dly of type 36
Object: \spu_wen_ma_unc_err_pulse of type 36
Object: \spu_mactl_stxa_force_abort of type 36
Object: \se of type 36
Object: \reset of type 36
Object: \rclk of type 36
Object: \work_spu_mald of type 32
Object: \spu_mald_rstln of type 44
Object: \spu_mald_maaddr_addrinc of type 44
Object: \spu_mald_memwen of type 44
Object: \spu_mald_mpa_addrinc of type 44
Object: \spu_mald_ldreq of type 44
Object: \spu_mald_done of type 44
Object: \spu_mald_force_mpa_add16 of type 44
Object: \spu_mald_done_set of type 44
Object: \ld_inprog of type 44
Object: \ldreq_ack of type 44
Object: \ln_received of type 44
Object: \len_neqz of type 44
Object: \mactl_ldop of type 44
Object: \spu_maaddr_mpa1maddr0 of type 44
Object: \spu_mactl_iss_pulse_dly of type 44
Object: \spu_wen_ma_unc_err_pulse of type 44
Object: \spu_mactl_stxa_force_abort of type 44
Object: \se of type 44
Object: \reset of type 44
Object: \rclk of type 44
Object:  of type 8
Object: \spu_mald_done_wen of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \spu_mald_done of type 608
Object: \spu_wen_ma_unc_err_pulse of type 608
Object: \local_stxa_abort of type 608
Object: \mactl_ldop of type 608
Object:  of type 8
Object: \spu_mald_done_rst of type 608
Object:  of type 39
Object: \reset of type 608
Object: \spu_mactl_iss_pulse_dly of type 608
Object:  of type 8
Object: \state_reset of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \reset of type 608
Object: \spu_mald_done of type 608
Object: \spu_wen_ma_unc_err_pulse of type 608
Object: \local_stxa_abort of type 608
Object:  of type 8
Object: \start_ldop of type 608
Object:  of type 39
Object: \spu_mactl_iss_pulse_dly of type 608
Object: \mactl_ldop of type 608
Object:  of type 8
Object: \spu_mald_done of type 608
Object:  of type 39
Object: \cur_chk4mpa1maddr0_state of type 608
Object:  of type 39
Object: \len_neqz of type 608
Object:  of type 8
Object: \nxt_idle_state of type 608
Object:  of type 39
Object:  of type 39
Object: \state_reset of type 608
Object: \spu_mald_done of type 608
Object:  of type 39
Object: \cur_idle_state of type 608
Object:  of type 39
Object: \start_ldop of type 608
Object:  of type 8
Object: \nxt_ldreq_state of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \cur_chk4mpa1maddr0_state of type 608
Object:  of type 39
Object: \spu_maaddr_mpa1maddr0 of type 608
Object: \len_neqz of type 608
Object:  of type 39
Object: \cur_idle_state of type 608
Object: \start_ldop of type 608
Object:  of type 39
Object: \cur_ldreq_state of type 608
Object:  of type 39
Object: \ldreq_ack of type 608
Object:  of type 8
Object: \spu_mald_rstln of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \cur_mamemwr_state of type 608
Object: \ld_inprog of type 608
Object: \len_neqz of type 608
Object: \local_stxa_abort of type 608
Object: \spu_wen_ma_unc_err_pulse of type 608
Object:  of type 8
Object: \tr2wait4ln_frm_ldreq of type 608
Object:  of type 39
Object: \cur_ldreq_state of type 608
Object: \ldreq_ack of type 608
Object:  of type 8
Object: \nxt_wait4ln_state of type 608
Object:  of type 39
Object: \tr2wait4ln_frm_ldreq of type 608
Object:  of type 39
Object: \cur_wait4ln_state of type 608
Object:  of type 39
Object: \ln_received of type 608
Object:  of type 8
Object: \tr2mamemwr_frm_wait4ln of type 608
Object:  of type 39
Object: \cur_wait4ln_state of type 608
Object: \ln_received of type 608
Object:  of type 8
Object: \tr2mamemwr_frm_chk4mpa1maddr0 of type 608
Object:  of type 39
Object:  of type 39
Object: \cur_chk4mpa1maddr0_state of type 608
Object: \spu_maaddr_mpa1maddr0 of type 608
Object: \len_neqz of type 608
Object:  of type 8
Object: \mald_memwen of type 608
Object:  of type 39
Object:  of type 39
Object: \tr2mamemwr_frm_wait4ln of type 608
Object: \tr2mamemwr_frm_chk4mpa1maddr0 of type 608
Object: \len_neqz of type 608
Object:  of type 8
Object: \nxt_mamemwr_state of type 608
Object: \mald_memwen_dly of type 608
Object:  of type 8
Object: \local_stxa_abort of type 608
Object:  of type 39
Object: \mald_memwen_dly of type 608
Object: \spu_mactl_stxa_force_abort of type 608
Object:  of type 8
Object: \nxt_chk4mpa1maddr0_state of type 608
Object: \cur_mamemwr_state of type 608
Object:  of type 8
Object: \spu_mald_memwen of type 608
Object: \nxt_mamemwr_state of type 608
Object:  of type 8
Object: \spu_mald_maaddr_addrinc of type 608
Object: \cur_mamemwr_state of type 608
Object:  of type 8
Object: \spu_mald_mpa_addrinc of type 608
Object: \cur_mamemwr_state of type 608
Object:  of type 8
Object: \spu_mald_force_mpa_add16 of type 608
Object:  of type 7
Object:  of type 8
Object: \spu_mald_ldreq of type 608
Object: \cur_ldreq_state of type 608
Object: \tr2wait4ln_frm_ldreq of type 36
Object: \local_stxa_abort of type 36
Object: \spu_mald_done_wen of type 36
Object: \spu_mald_done_rst of type 36
Object: \state_reset of type 36
Object: \start_ldop of type 36
Object: \tr2mamemwr_frm_wait4ln of type 36
Object: \tr2mamemwr_frm_chk4mpa1maddr0 of type 36
Object: \mald_memwen of type 36
Object: \mald_memwen_dly of type 36
Object: \spu_mald_rstln of type 36
Object: \spu_mald_maaddr_addrinc of type 36
Object: \spu_mald_memwen of type 36
Object: \spu_mald_mpa_addrinc of type 36
Object: \spu_mald_ldreq of type 36
Object: \spu_mald_done of type 36
Object: \spu_mald_force_mpa_add16 of type 36
Object: \spu_mald_done_set of type 36
Object: \ld_inprog of type 36
Object: \ldreq_ack of type 36
Object: \ln_received of type 36
Object: \len_neqz of type 36
Object: \mactl_ldop of type 36
Object: \spu_maaddr_mpa1maddr0 of type 36
Object: \spu_mactl_iss_pulse_dly of type 36
Object: \spu_wen_ma_unc_err_pulse of type 36
Object: \spu_mactl_stxa_force_abort of type 36
Object: \se of type 36
Object: \reset of type 36
Object: \rclk of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_spu_mald&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31cd030] str=&#39;\work_spu_mald&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-32" target="file-frame">third_party/tests/utd-sv/spu_mald.v:32</a>.0-32.0&gt; [0x31cd270] str=&#39;\spu_mald_rstln&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-33" target="file-frame">third_party/tests/utd-sv/spu_mald.v:33</a>.0-33.0&gt; [0x31cd590] str=&#39;\spu_mald_maaddr_addrinc&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-34" target="file-frame">third_party/tests/utd-sv/spu_mald.v:34</a>.0-34.0&gt; [0x31cd760] str=&#39;\spu_mald_memwen&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-35" target="file-frame">third_party/tests/utd-sv/spu_mald.v:35</a>.0-35.0&gt; [0x31cd910] str=&#39;\spu_mald_mpa_addrinc&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-36" target="file-frame">third_party/tests/utd-sv/spu_mald.v:36</a>.0-36.0&gt; [0x31cdaa0] str=&#39;\spu_mald_ldreq&#39; output reg port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-37" target="file-frame">third_party/tests/utd-sv/spu_mald.v:37</a>.0-37.0&gt; [0x31cdc50] str=&#39;\spu_mald_done&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-38" target="file-frame">third_party/tests/utd-sv/spu_mald.v:38</a>.0-38.0&gt; [0x31cde50] str=&#39;\spu_mald_force_mpa_add16&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-40" target="file-frame">third_party/tests/utd-sv/spu_mald.v:40</a>.0-40.0&gt; [0x31ce000] str=&#39;\spu_mald_done_set&#39; output reg port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-43" target="file-frame">third_party/tests/utd-sv/spu_mald.v:43</a>.0-43.0&gt; [0x31ce1b0] str=&#39;\ld_inprog&#39; input port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-44" target="file-frame">third_party/tests/utd-sv/spu_mald.v:44</a>.0-44.0&gt; [0x31ce3f0] str=&#39;\ldreq_ack&#39; input port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-45" target="file-frame">third_party/tests/utd-sv/spu_mald.v:45</a>.0-45.0&gt; [0x31ce550] str=&#39;\ln_received&#39; input port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-46" target="file-frame">third_party/tests/utd-sv/spu_mald.v:46</a>.0-46.0&gt; [0x31ce700] str=&#39;\len_neqz&#39; input port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-47" target="file-frame">third_party/tests/utd-sv/spu_mald.v:47</a>.0-47.0&gt; [0x31ce8b0] str=&#39;\mactl_ldop&#39; input port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-48" target="file-frame">third_party/tests/utd-sv/spu_mald.v:48</a>.0-48.0&gt; [0x31cea60] str=&#39;\spu_maaddr_mpa1maddr0&#39; input port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-49" target="file-frame">third_party/tests/utd-sv/spu_mald.v:49</a>.0-49.0&gt; [0x31cec10] str=&#39;\spu_mactl_iss_pulse_dly&#39; input port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-51" target="file-frame">third_party/tests/utd-sv/spu_mald.v:51</a>.0-51.0&gt; [0x31cedc0] str=&#39;\spu_wen_ma_unc_err_pulse&#39; input port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-53" target="file-frame">third_party/tests/utd-sv/spu_mald.v:53</a>.0-53.0&gt; [0x31cef70] str=&#39;\spu_mactl_stxa_force_abort&#39; input port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-55" target="file-frame">third_party/tests/utd-sv/spu_mald.v:55</a>.0-55.0&gt; [0x31cf230] str=&#39;\se&#39; input port=18
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-56" target="file-frame">third_party/tests/utd-sv/spu_mald.v:56</a>.0-56.0&gt; [0x31cf3e0] str=&#39;\reset&#39; input port=19
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-57" target="file-frame">third_party/tests/utd-sv/spu_mald.v:57</a>.0-57.0&gt; [0x31cf590] str=&#39;\rclk&#39; input port=20
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31cf740] str=&#39;\spu_mald_done_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d03c0] str=&#39;\work_spu_mald::dffre_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d0520] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d0640]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d0840] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d0960] str=&#39;\spu_mald_done_set&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d0b40] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d0c60] str=&#39;\spu_mald_done_wen&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d0e60] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d0f80] str=&#39;\spu_mald_done_rst&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d11d0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d12f0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d14f0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d1610] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d1810] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d1930] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d1b30] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d1c50] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d1de0] str=&#39;\idle_state_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d2800] str=&#39;\work_spu_mald::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d2940] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d2a60] str=&#39;\nxt_idle_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d2c60] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d2d80] str=&#39;\cur_idle_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d2f60] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d3080] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d3280] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d33a0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d35f0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d3710] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d3910] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d3a30] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d3c10] str=&#39;\ldreq_state_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d4750] str=&#39;\work_spu_mald::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d4870] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d4990] str=&#39;\nxt_ldreq_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d4b90] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d4cb0] str=&#39;\cur_ldreq_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d4e90] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d4fb0] str=&#39;\state_reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d51b0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d52d0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d5520] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d5640] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d5840] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d5960] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d5b60] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d5c80] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d5e60] str=&#39;\wait4ln_state_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d5fd0] str=&#39;\work_spu_mald::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d6130] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d6250] str=&#39;\nxt_wait4ln_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d6450] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d6570] str=&#39;\cur_wait4ln_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d6750] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d6870] str=&#39;\state_reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d6a70] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d6b90] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d6de0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d6f00] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d7100] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d7220] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d7420] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d7540] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d7720] str=&#39;\mamemwr_state_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d7890] str=&#39;\work_spu_mald::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d79f0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d7b10] str=&#39;\nxt_mamemwr_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d7d10] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d7e30] str=&#39;\cur_mamemwr_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d8010] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d8130] str=&#39;\state_reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d8330] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d8450] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d86a0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d87c0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d89c0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d8ae0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d8ce0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d8e00] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31d8fe0] str=&#39;\chk4mpa1maddr0_state_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d9150] str=&#39;\work_spu_mald::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31d92b0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31d93d0] str=&#39;\nxt_chk4mpa1maddr0_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31d95d0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31d96f0] str=&#39;\cur_chk4mpa1maddr0_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31d98d0] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31d99f0] str=&#39;\state_reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31d9bf0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31d9d10] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31d9f60] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31da080] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31da280] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31ef990] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31efb00] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31efc20] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31efe00] str=&#39;\wen_dly_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31eff70] str=&#39;\work_spu_mald::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f00d0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f01f0] str=&#39;\mald_memwen&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f03f0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f0510] str=&#39;\mald_memwen_dly&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f06f0] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f0810] str=&#39;\state_reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f0a10] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f0b30] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f0d80] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f0ea0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f10a0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f11c0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f13c0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f14e0] str=&#39;\so&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-89" target="file-frame">third_party/tests/utd-sv/spu_mald.v:89</a>.0-89.0&gt; [0x31f16c0] str=&#39;\tr2wait4ln_frm_ldreq&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-104" target="file-frame">third_party/tests/utd-sv/spu_mald.v:104</a>.0-104.0&gt; [0x31f1830] str=&#39;\local_stxa_abort&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mald.v:108</a>.0-108.0&gt; [0x31f19a0] str=&#39;\spu_mald_done_wen&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-110" target="file-frame">third_party/tests/utd-sv/spu_mald.v:110</a>.0-110.0&gt; [0x31f1b10] str=&#39;\spu_mald_done_rst&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_mald.v:124</a>.0-124.0&gt; [0x31f1c80] str=&#39;\state_reset&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-156" target="file-frame">third_party/tests/utd-sv/spu_mald.v:156</a>.0-156.0&gt; [0x31f1df0] str=&#39;\start_ldop&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mald.v:193</a>.0-193.0&gt; [0x31f2170] str=&#39;\tr2mamemwr_frm_wait4ln&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_mald.v:194</a>.0-194.0&gt; [0x31f2290] str=&#39;\tr2mamemwr_frm_chk4mpa1maddr0&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_mald.v:196</a>.0-196.0&gt; [0x31f23b0] str=&#39;\mald_memwen&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-200" target="file-frame">third_party/tests/utd-sv/spu_mald.v:200</a>.0-200.0&gt; [0x31f24d0] str=&#39;\mald_memwen_dly&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mald.v:108</a>.0-108.0&gt; [0x31f27b0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mald.v:108</a>.0-108.0&gt; [0x31f2e00] str=&#39;\spu_mald_done_wen&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mald.v:108</a>.0-108.0&gt; [0x31f2f90]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mald.v:108</a>.0-108.0&gt; [0x31f3110]
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mald.v:108</a>.0-108.0&gt; [0x31f32e0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mald.v:108</a>.0-108.0&gt; [0x31f34b0] str=&#39;\spu_mald_done&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mald.v:108</a>.0-108.0&gt; [0x31f3690] str=&#39;\spu_wen_ma_unc_err_pulse&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mald.v:108</a>.0-108.0&gt; [0x31f3820] str=&#39;\local_stxa_abort&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-109" target="file-frame">third_party/tests/utd-sv/spu_mald.v:109</a>.0-109.0&gt; [0x31f3990] str=&#39;\mactl_ldop&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-110" target="file-frame">third_party/tests/utd-sv/spu_mald.v:110</a>.0-110.0&gt; [0x31f3b00]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-110" target="file-frame">third_party/tests/utd-sv/spu_mald.v:110</a>.0-110.0&gt; [0x31f3c20] str=&#39;\spu_mald_done_rst&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-110" target="file-frame">third_party/tests/utd-sv/spu_mald.v:110</a>.0-110.0&gt; [0x31f3de0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-110" target="file-frame">third_party/tests/utd-sv/spu_mald.v:110</a>.0-110.0&gt; [0x31f3f00] str=&#39;\reset&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-110" target="file-frame">third_party/tests/utd-sv/spu_mald.v:110</a>.0-110.0&gt; [0x31f40c0] str=&#39;\spu_mactl_iss_pulse_dly&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_mald.v:124</a>.0-124.0&gt; [0x31f4230]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_mald.v:124</a>.0-124.0&gt; [0x31f4350] str=&#39;\state_reset&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_mald.v:124</a>.0-124.0&gt; [0x31f4510]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_mald.v:124</a>.0-124.0&gt; [0x31f4630]
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_mald.v:124</a>.0-124.0&gt; [0x31f47c0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_mald.v:124</a>.0-124.0&gt; [0x31f4990] str=&#39;\reset&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_mald.v:124</a>.0-124.0&gt; [0x31f4b70] str=&#39;\spu_mald_done&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_mald.v:124</a>.0-124.0&gt; [0x31f4d00] str=&#39;\spu_wen_ma_unc_err_pulse&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-125" target="file-frame">third_party/tests/utd-sv/spu_mald.v:125</a>.0-125.0&gt; [0x31f4e70] str=&#39;\local_stxa_abort&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-156" target="file-frame">third_party/tests/utd-sv/spu_mald.v:156</a>.0-156.0&gt; [0x31f4fe0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-156" target="file-frame">third_party/tests/utd-sv/spu_mald.v:156</a>.0-156.0&gt; [0x31f5100] str=&#39;\start_ldop&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-156" target="file-frame">third_party/tests/utd-sv/spu_mald.v:156</a>.0-156.0&gt; [0x31f52c0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-156" target="file-frame">third_party/tests/utd-sv/spu_mald.v:156</a>.0-156.0&gt; [0x31f53e0] str=&#39;\spu_mactl_iss_pulse_dly&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-156" target="file-frame">third_party/tests/utd-sv/spu_mald.v:156</a>.0-156.0&gt; [0x31f55a0] str=&#39;\mactl_ldop&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x31f5710]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x31f5830] str=&#39;\spu_mald_done&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x31f59f0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x31f5b10] str=&#39;\cur_chk4mpa1maddr0_state&#39;
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x31f5cd0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x31f5e30] str=&#39;\len_neqz&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-163" target="file-frame">third_party/tests/utd-sv/spu_mald.v:163</a>.0-163.0&gt; [0x31f6010]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-163" target="file-frame">third_party/tests/utd-sv/spu_mald.v:163</a>.0-163.0&gt; [0x31f6130] str=&#39;\nxt_idle_state&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-163" target="file-frame">third_party/tests/utd-sv/spu_mald.v:163</a>.0-163.0&gt; [0x31f62f0]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mald.v:164</a>.0-164.0&gt; [0x31f6410]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mald.v:164</a>.0-164.0&gt; [0x31f65a0] str=&#39;\state_reset&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-165" target="file-frame">third_party/tests/utd-sv/spu_mald.v:165</a>.0-165.0&gt; [0x31f6780] str=&#39;\spu_mald_done&#39;
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_mald.v:166</a>.0-166.0&gt; [0x31f6910]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_mald.v:166</a>.0-166.0&gt; [0x31f6a30] str=&#39;\cur_idle_state&#39;
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_mald.v:166</a>.0-166.0&gt; [0x31f6c10]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_mald.v:166</a>.0-166.0&gt; [0x31f6d90] str=&#39;\start_ldop&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-172" target="file-frame">third_party/tests/utd-sv/spu_mald.v:172</a>.0-172.0&gt; [0x31f6f70]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-172" target="file-frame">third_party/tests/utd-sv/spu_mald.v:172</a>.0-172.0&gt; [0x31f7090] str=&#39;\nxt_ldreq_state&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-172" target="file-frame">third_party/tests/utd-sv/spu_mald.v:172</a>.0-172.0&gt; [0x31f7250]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x31f7370]
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x31f74e0]
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x31f7670]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x31f7840] str=&#39;\cur_chk4mpa1maddr0_state&#39;
                AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x31f7a20]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x31f7ba0] str=&#39;\spu_maaddr_mpa1maddr0&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x31f7d80] str=&#39;\len_neqz&#39;
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_mald.v:174</a>.0-174.0&gt; [0x31f7ef0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_mald.v:174</a>.0-174.0&gt; [0x31f8010] str=&#39;\cur_idle_state&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_mald.v:174</a>.0-174.0&gt; [0x31f81d0] str=&#39;\start_ldop&#39;
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-175" target="file-frame">third_party/tests/utd-sv/spu_mald.v:175</a>.0-175.0&gt; [0x31f8340]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-175" target="file-frame">third_party/tests/utd-sv/spu_mald.v:175</a>.0-175.0&gt; [0x31f8460] str=&#39;\cur_ldreq_state&#39;
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-175" target="file-frame">third_party/tests/utd-sv/spu_mald.v:175</a>.0-175.0&gt; [0x31f8620]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-175" target="file-frame">third_party/tests/utd-sv/spu_mald.v:175</a>.0-175.0&gt; [0x31f8740] str=&#39;\ldreq_ack&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x31f8900]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x31f8a20] str=&#39;\spu_mald_rstln&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x31f8be0]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x31f8d00]
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x31f8e70]
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x31f9000]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x31f91d0] str=&#39;\cur_mamemwr_state&#39;
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x31f93b0] str=&#39;\ld_inprog&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x31f9540] str=&#39;\len_neqz&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x31f96b0] str=&#39;\local_stxa_abort&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-178" target="file-frame">third_party/tests/utd-sv/spu_mald.v:178</a>.0-178.0&gt; [0x31f9820] str=&#39;\spu_wen_ma_unc_err_pulse&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mald.v:184</a>.0-184.0&gt; [0x31f9990]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mald.v:184</a>.0-184.0&gt; [0x31f9ab0] str=&#39;\tr2wait4ln_frm_ldreq&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mald.v:184</a>.0-184.0&gt; [0x31f9c70]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mald.v:184</a>.0-184.0&gt; [0x31f9d90] str=&#39;\cur_ldreq_state&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mald.v:184</a>.0-184.0&gt; [0x31f9f50] str=&#39;\ldreq_ack&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-186" target="file-frame">third_party/tests/utd-sv/spu_mald.v:186</a>.0-186.0&gt; [0x31fa0c0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-186" target="file-frame">third_party/tests/utd-sv/spu_mald.v:186</a>.0-186.0&gt; [0x31fa1e0] str=&#39;\nxt_wait4ln_state&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-186" target="file-frame">third_party/tests/utd-sv/spu_mald.v:186</a>.0-186.0&gt; [0x31fa3a0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_mald.v:187</a>.0-187.0&gt; [0x31fa4c0] str=&#39;\tr2wait4ln_frm_ldreq&#39;
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mald.v:188</a>.0-188.0&gt; [0x31fa680]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mald.v:188</a>.0-188.0&gt; [0x31fa7a0] str=&#39;\cur_wait4ln_state&#39;
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mald.v:188</a>.0-188.0&gt; [0x31fa980]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mald.v:188</a>.0-188.0&gt; [0x31fab00] str=&#39;\ln_received&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mald.v:193</a>.0-193.0&gt; [0x31face0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mald.v:193</a>.0-193.0&gt; [0x31fae00] str=&#39;\tr2mamemwr_frm_wait4ln&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mald.v:193</a>.0-193.0&gt; [0x31faf70]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mald.v:193</a>.0-193.0&gt; [0x31fb090] str=&#39;\cur_wait4ln_state&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mald.v:193</a>.0-193.0&gt; [0x31fb1b0] str=&#39;\ln_received&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_mald.v:194</a>.0-194.0&gt; [0x31fb2d0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_mald.v:194</a>.0-194.0&gt; [0x31fb3f0] str=&#39;\tr2mamemwr_frm_chk4mpa1maddr0&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_mald.v:194</a>.0-194.0&gt; [0x31fb510]
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_mald.v:194</a>.0-194.0&gt; [0x31fb630]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_mald.v:194</a>.0-194.0&gt; [0x31fb750] str=&#39;\cur_chk4mpa1maddr0_state&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_mald.v:194</a>.0-194.0&gt; [0x31fb870] str=&#39;\spu_maaddr_mpa1maddr0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_mald.v:194</a>.0-194.0&gt; [0x31fb990] str=&#39;\len_neqz&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_mald.v:196</a>.0-196.0&gt; [0x31fbab0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_mald.v:196</a>.0-196.0&gt; [0x31fbbd0] str=&#39;\mald_memwen&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_mald.v:196</a>.0-196.0&gt; [0x31fbcf0]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_mald.v:196</a>.0-196.0&gt; [0x31fbe10]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_mald.v:196</a>.0-196.0&gt; [0x31fbf30] str=&#39;\tr2mamemwr_frm_wait4ln&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-197" target="file-frame">third_party/tests/utd-sv/spu_mald.v:197</a>.0-197.0&gt; [0x31fc050] str=&#39;\tr2mamemwr_frm_chk4mpa1maddr0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-197" target="file-frame">third_party/tests/utd-sv/spu_mald.v:197</a>.0-197.0&gt; [0x31fc170] str=&#39;\len_neqz&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mald.v:207</a>.0-207.0&gt; [0x31fc290]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mald.v:207</a>.0-207.0&gt; [0x31fc3b0] str=&#39;\nxt_mamemwr_state&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mald.v:207</a>.0-207.0&gt; [0x31fc4d0] str=&#39;\mald_memwen_dly&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mald.v:209</a>.0-209.0&gt; [0x31fc5f0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mald.v:209</a>.0-209.0&gt; [0x31fc710] str=&#39;\local_stxa_abort&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mald.v:209</a>.0-209.0&gt; [0x31fc830]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mald.v:209</a>.0-209.0&gt; [0x31fc950] str=&#39;\mald_memwen_dly&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mald.v:209</a>.0-209.0&gt; [0x31fca70] str=&#39;\spu_mactl_stxa_force_abort&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_mald.v:214</a>.0-214.0&gt; [0x31fcb90]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_mald.v:214</a>.0-214.0&gt; [0x31fccb0] str=&#39;\nxt_chk4mpa1maddr0_state&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_mald.v:214</a>.0-214.0&gt; [0x31fcdd0] str=&#39;\cur_mamemwr_state&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-221" target="file-frame">third_party/tests/utd-sv/spu_mald.v:221</a>.0-221.0&gt; [0x31fcef0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-221" target="file-frame">third_party/tests/utd-sv/spu_mald.v:221</a>.0-221.0&gt; [0x31fd010] str=&#39;\spu_mald_memwen&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-221" target="file-frame">third_party/tests/utd-sv/spu_mald.v:221</a>.0-221.0&gt; [0x31fd130] str=&#39;\nxt_mamemwr_state&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_mald.v:223</a>.0-223.0&gt; [0x31fd250]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_mald.v:223</a>.0-223.0&gt; [0x31fd370] str=&#39;\spu_mald_maaddr_addrinc&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_mald.v:223</a>.0-223.0&gt; [0x31fd530] str=&#39;\cur_mamemwr_state&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-225" target="file-frame">third_party/tests/utd-sv/spu_mald.v:225</a>.0-225.0&gt; [0x31fd6a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-225" target="file-frame">third_party/tests/utd-sv/spu_mald.v:225</a>.0-225.0&gt; [0x31fd7c0] str=&#39;\spu_mald_mpa_addrinc&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-225" target="file-frame">third_party/tests/utd-sv/spu_mald.v:225</a>.0-225.0&gt; [0x31fd980] str=&#39;\cur_mamemwr_state&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_mald.v:227</a>.0-227.0&gt; [0x31fdaf0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_mald.v:227</a>.0-227.0&gt; [0x31fdc10] str=&#39;\spu_mald_force_mpa_add16&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_mald.v:227</a>.0-227.0&gt; [0x31fdef0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-229" target="file-frame">third_party/tests/utd-sv/spu_mald.v:229</a>.0-229.0&gt; [0x31fddd0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-229" target="file-frame">third_party/tests/utd-sv/spu_mald.v:229</a>.0-229.0&gt; [0x31fe060] str=&#39;\spu_mald_ldreq&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-229" target="file-frame">third_party/tests/utd-sv/spu_mald.v:229</a>.0-229.0&gt; [0x31fe220] str=&#39;\cur_ldreq_state&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\spu_mald_done&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0.
Warning: reg &#39;\spu_mald_rstln&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0.
Warning: reg &#39;\spu_mald_memwen&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-221" target="file-frame">third_party/tests/utd-sv/spu_mald.v:221</a>.0-221.0.
Warning: reg &#39;\spu_mald_maaddr_addrinc&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_mald.v:223</a>.0-223.0.
Warning: reg &#39;\spu_mald_mpa_addrinc&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-225" target="file-frame">third_party/tests/utd-sv/spu_mald.v:225</a>.0-225.0.
Warning: reg &#39;\spu_mald_force_mpa_add16&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_mald.v:227</a>.0-227.0.
Warning: reg &#39;\spu_mald_ldreq&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-229" target="file-frame">third_party/tests/utd-sv/spu_mald.v:229</a>.0-229.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31cd030] str=&#39;\work_spu_mald&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-32" target="file-frame">third_party/tests/utd-sv/spu_mald.v:32</a>.0-32.0&gt; [0x31cd270] str=&#39;\spu_mald_rstln&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-33" target="file-frame">third_party/tests/utd-sv/spu_mald.v:33</a>.0-33.0&gt; [0x31cd590] str=&#39;\spu_mald_maaddr_addrinc&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-34" target="file-frame">third_party/tests/utd-sv/spu_mald.v:34</a>.0-34.0&gt; [0x31cd760] str=&#39;\spu_mald_memwen&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-35" target="file-frame">third_party/tests/utd-sv/spu_mald.v:35</a>.0-35.0&gt; [0x31cd910] str=&#39;\spu_mald_mpa_addrinc&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-36" target="file-frame">third_party/tests/utd-sv/spu_mald.v:36</a>.0-36.0&gt; [0x31cdaa0] str=&#39;\spu_mald_ldreq&#39; output reg basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-37" target="file-frame">third_party/tests/utd-sv/spu_mald.v:37</a>.0-37.0&gt; [0x31cdc50] str=&#39;\spu_mald_done&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-38" target="file-frame">third_party/tests/utd-sv/spu_mald.v:38</a>.0-38.0&gt; [0x31cde50] str=&#39;\spu_mald_force_mpa_add16&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-40" target="file-frame">third_party/tests/utd-sv/spu_mald.v:40</a>.0-40.0&gt; [0x31ce000] str=&#39;\spu_mald_done_set&#39; output reg basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-43" target="file-frame">third_party/tests/utd-sv/spu_mald.v:43</a>.0-43.0&gt; [0x31ce1b0] str=&#39;\ld_inprog&#39; input basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-44" target="file-frame">third_party/tests/utd-sv/spu_mald.v:44</a>.0-44.0&gt; [0x31ce3f0] str=&#39;\ldreq_ack&#39; input basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-45" target="file-frame">third_party/tests/utd-sv/spu_mald.v:45</a>.0-45.0&gt; [0x31ce550] str=&#39;\ln_received&#39; input basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-46" target="file-frame">third_party/tests/utd-sv/spu_mald.v:46</a>.0-46.0&gt; [0x31ce700] str=&#39;\len_neqz&#39; input basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-47" target="file-frame">third_party/tests/utd-sv/spu_mald.v:47</a>.0-47.0&gt; [0x31ce8b0] str=&#39;\mactl_ldop&#39; input basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-48" target="file-frame">third_party/tests/utd-sv/spu_mald.v:48</a>.0-48.0&gt; [0x31cea60] str=&#39;\spu_maaddr_mpa1maddr0&#39; input basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-49" target="file-frame">third_party/tests/utd-sv/spu_mald.v:49</a>.0-49.0&gt; [0x31cec10] str=&#39;\spu_mactl_iss_pulse_dly&#39; input basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-51" target="file-frame">third_party/tests/utd-sv/spu_mald.v:51</a>.0-51.0&gt; [0x31cedc0] str=&#39;\spu_wen_ma_unc_err_pulse&#39; input basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-53" target="file-frame">third_party/tests/utd-sv/spu_mald.v:53</a>.0-53.0&gt; [0x31cef70] str=&#39;\spu_mactl_stxa_force_abort&#39; input basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-55" target="file-frame">third_party/tests/utd-sv/spu_mald.v:55</a>.0-55.0&gt; [0x31cf230] str=&#39;\se&#39; input basic_prep port=18 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-56" target="file-frame">third_party/tests/utd-sv/spu_mald.v:56</a>.0-56.0&gt; [0x31cf3e0] str=&#39;\reset&#39; input basic_prep port=19 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-57" target="file-frame">third_party/tests/utd-sv/spu_mald.v:57</a>.0-57.0&gt; [0x31cf590] str=&#39;\rclk&#39; input basic_prep port=20 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31cf740] str=&#39;\spu_mald_done_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d03c0] str=&#39;\work_spu_mald::dffre_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d0520] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d0640 -&gt; 0x3227e70] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d0840] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d0960 -&gt; 0x31ce000] str=&#39;\spu_mald_done_set&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d0b40] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d0c60 -&gt; 0x31f19a0] str=&#39;\spu_mald_done_wen&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d0e60] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d0f80 -&gt; 0x31f1b10] str=&#39;\spu_mald_done_rst&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d11d0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d12f0 -&gt; 0x31cf590] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d14f0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d1610 -&gt; 0x31cf230] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d1810] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d1930 -&gt; 0x3227f90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d1b30] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>.0-112.0&gt; [0x31d1c50 -&gt; 0x32280b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d1de0] str=&#39;\idle_state_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d2800] str=&#39;\work_spu_mald::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d2940] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d2a60 -&gt; 0x32281d0] str=&#39;\nxt_idle_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d2c60] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d2d80 -&gt; 0x32282f0] str=&#39;\cur_idle_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d2f60] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d3080 -&gt; 0x31cf590] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d3280] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d33a0 -&gt; 0x31cf230] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d35f0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d3710 -&gt; 0x3227f90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d3910] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>.0-128.0&gt; [0x31d3a30 -&gt; 0x32280b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d3c10] str=&#39;\ldreq_state_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d4750] str=&#39;\work_spu_mald::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d4870] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d4990 -&gt; 0x3228410] str=&#39;\nxt_ldreq_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d4b90] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d4cb0 -&gt; 0x3228530] str=&#39;\cur_ldreq_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d4e90] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d4fb0 -&gt; 0x31f1c80] str=&#39;\state_reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d51b0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d52d0 -&gt; 0x31cf590] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d5520] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d5640 -&gt; 0x31cf230] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d5840] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d5960 -&gt; 0x3227f90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d5b60] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>.0-133.0&gt; [0x31d5c80 -&gt; 0x32280b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d5e60] str=&#39;\wait4ln_state_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d5fd0] str=&#39;\work_spu_mald::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d6130] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d6250 -&gt; 0x324ecc0] str=&#39;\nxt_wait4ln_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d6450] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d6570 -&gt; 0x324e0e0] str=&#39;\cur_wait4ln_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d6750] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d6870 -&gt; 0x31f1c80] str=&#39;\state_reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d6a70] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d6b90 -&gt; 0x31cf590] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d6de0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d6f00 -&gt; 0x31cf230] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d7100] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d7220 -&gt; 0x3227f90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d7420] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>.0-138.0&gt; [0x31d7540 -&gt; 0x32280b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d7720] str=&#39;\mamemwr_state_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d7890] str=&#39;\work_spu_mald::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d79f0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d7b10 -&gt; 0x324cd80] str=&#39;\nxt_mamemwr_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d7d10] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d7e30 -&gt; 0x324dae0] str=&#39;\cur_mamemwr_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d8010] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d8130 -&gt; 0x31f1c80] str=&#39;\state_reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d8330] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d8450 -&gt; 0x31cf590] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d86a0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d87c0 -&gt; 0x31cf230] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d89c0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d8ae0 -&gt; 0x3227f90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d8ce0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>.0-143.0&gt; [0x31d8e00 -&gt; 0x32280b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31d8fe0] str=&#39;\chk4mpa1maddr0_state_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d9150] str=&#39;\work_spu_mald::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31d92b0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31d93d0 -&gt; 0x324a720] str=&#39;\nxt_chk4mpa1maddr0_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31d95d0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31d96f0 -&gt; 0x324dde0] str=&#39;\cur_chk4mpa1maddr0_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31d98d0] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31d99f0 -&gt; 0x31f1c80] str=&#39;\state_reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31d9bf0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31d9d10 -&gt; 0x31cf590] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31d9f60] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31da080 -&gt; 0x31cf230] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31da280] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31ef990 -&gt; 0x3227f90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31efb00] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>.0-148.0&gt; [0x31efc20 -&gt; 0x32280b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31efe00] str=&#39;\wen_dly_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31eff70] str=&#39;\work_spu_mald::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f00d0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f01f0 -&gt; 0x31f23b0] str=&#39;\mald_memwen&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f03f0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f0510 -&gt; 0x31f24d0] str=&#39;\mald_memwen_dly&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f06f0] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f0810 -&gt; 0x31f1c80] str=&#39;\state_reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f0a10] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f0b30 -&gt; 0x31cf590] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f0d80] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f0ea0 -&gt; 0x31cf230] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f10a0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f11c0 -&gt; 0x3227f90] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f13c0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-201" target="file-frame">third_party/tests/utd-sv/spu_mald.v:201</a>.0-201.0&gt; [0x31f14e0 -&gt; 0x32280b0] str=&#39;\so&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-89" target="file-frame">third_party/tests/utd-sv/spu_mald.v:89</a>.0-89.0&gt; [0x31f16c0] str=&#39;\tr2wait4ln_frm_ldreq&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-104" target="file-frame">third_party/tests/utd-sv/spu_mald.v:104</a>.0-104.0&gt; [0x31f1830] str=&#39;\local_stxa_abort&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mald.v:108</a>.0-108.0&gt; [0x31f19a0] str=&#39;\spu_mald_done_wen&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-110" target="file-frame">third_party/tests/utd-sv/spu_mald.v:110</a>.0-110.0&gt; [0x31f1b10] str=&#39;\spu_mald_done_rst&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_mald.v:124</a>.0-124.0&gt; [0x31f1c80] str=&#39;\state_reset&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-156" target="file-frame">third_party/tests/utd-sv/spu_mald.v:156</a>.0-156.0&gt; [0x31f1df0] str=&#39;\start_ldop&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mald.v:193</a>.0-193.0&gt; [0x31f2170] str=&#39;\tr2mamemwr_frm_wait4ln&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_mald.v:194</a>.0-194.0&gt; [0x31f2290] str=&#39;\tr2mamemwr_frm_chk4mpa1maddr0&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_mald.v:196</a>.0-196.0&gt; [0x31f23b0] str=&#39;\mald_memwen&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-200" target="file-frame">third_party/tests/utd-sv/spu_mald.v:200</a>.0-200.0&gt; [0x31f24d0] str=&#39;\mald_memwen_dly&#39; basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mald.v:108</a>.0-108.0&gt; [0x31f27b0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mald.v:108</a>.0-108.0&gt; [0x31f2e00 -&gt; 0x31f19a0] str=&#39;\spu_mald_done_wen&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mald.v:108</a>.0-108.0&gt; [0x31f2f90] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mald.v:108</a>.0-108.0&gt; [0x31f3110] basic_prep
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mald.v:108</a>.0-108.0&gt; [0x31f32e0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mald.v:108</a>.0-108.0&gt; [0x31f34b0 -&gt; 0x31cdc50] str=&#39;\spu_mald_done&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mald.v:108</a>.0-108.0&gt; [0x31f3690 -&gt; 0x31cedc0] str=&#39;\spu_wen_ma_unc_err_pulse&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-108" target="file-frame">third_party/tests/utd-sv/spu_mald.v:108</a>.0-108.0&gt; [0x31f3820 -&gt; 0x31f1830] str=&#39;\local_stxa_abort&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-109" target="file-frame">third_party/tests/utd-sv/spu_mald.v:109</a>.0-109.0&gt; [0x31f3990 -&gt; 0x31ce8b0] str=&#39;\mactl_ldop&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-110" target="file-frame">third_party/tests/utd-sv/spu_mald.v:110</a>.0-110.0&gt; [0x31f3b00] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-110" target="file-frame">third_party/tests/utd-sv/spu_mald.v:110</a>.0-110.0&gt; [0x31f3c20 -&gt; 0x31f1b10] str=&#39;\spu_mald_done_rst&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-110" target="file-frame">third_party/tests/utd-sv/spu_mald.v:110</a>.0-110.0&gt; [0x31f3de0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-110" target="file-frame">third_party/tests/utd-sv/spu_mald.v:110</a>.0-110.0&gt; [0x31f3f00 -&gt; 0x31cf3e0] str=&#39;\reset&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-110" target="file-frame">third_party/tests/utd-sv/spu_mald.v:110</a>.0-110.0&gt; [0x31f40c0 -&gt; 0x31cec10] str=&#39;\spu_mactl_iss_pulse_dly&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_mald.v:124</a>.0-124.0&gt; [0x31f4230] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_mald.v:124</a>.0-124.0&gt; [0x31f4350 -&gt; 0x31f1c80] str=&#39;\state_reset&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_mald.v:124</a>.0-124.0&gt; [0x31f4510] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_mald.v:124</a>.0-124.0&gt; [0x31f4630] basic_prep
            AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_mald.v:124</a>.0-124.0&gt; [0x31f47c0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_mald.v:124</a>.0-124.0&gt; [0x31f4990 -&gt; 0x31cf3e0] str=&#39;\reset&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_mald.v:124</a>.0-124.0&gt; [0x31f4b70 -&gt; 0x31cdc50] str=&#39;\spu_mald_done&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_mald.v:124</a>.0-124.0&gt; [0x31f4d00 -&gt; 0x31cedc0] str=&#39;\spu_wen_ma_unc_err_pulse&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-125" target="file-frame">third_party/tests/utd-sv/spu_mald.v:125</a>.0-125.0&gt; [0x31f4e70 -&gt; 0x31f1830] str=&#39;\local_stxa_abort&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-156" target="file-frame">third_party/tests/utd-sv/spu_mald.v:156</a>.0-156.0&gt; [0x31f4fe0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-156" target="file-frame">third_party/tests/utd-sv/spu_mald.v:156</a>.0-156.0&gt; [0x31f5100 -&gt; 0x31f1df0] str=&#39;\start_ldop&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-156" target="file-frame">third_party/tests/utd-sv/spu_mald.v:156</a>.0-156.0&gt; [0x31f52c0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-156" target="file-frame">third_party/tests/utd-sv/spu_mald.v:156</a>.0-156.0&gt; [0x31f53e0 -&gt; 0x31cec10] str=&#39;\spu_mactl_iss_pulse_dly&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-156" target="file-frame">third_party/tests/utd-sv/spu_mald.v:156</a>.0-156.0&gt; [0x31f55a0 -&gt; 0x31ce8b0] str=&#39;\mactl_ldop&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x31f5710] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x31f5830 -&gt; 0x31cdc50] str=&#39;\spu_mald_done&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x31f59f0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x31f5b10 -&gt; 0x324dde0] str=&#39;\cur_chk4mpa1maddr0_state&#39; basic_prep
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x31f5cd0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mald.v:161</a>.0-161.0&gt; [0x31f5e30 -&gt; 0x31ce700] str=&#39;\len_neqz&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-163" target="file-frame">third_party/tests/utd-sv/spu_mald.v:163</a>.0-163.0&gt; [0x31f6010] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-163" target="file-frame">third_party/tests/utd-sv/spu_mald.v:163</a>.0-163.0&gt; [0x31f6130 -&gt; 0x32281d0] str=&#39;\nxt_idle_state&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-163" target="file-frame">third_party/tests/utd-sv/spu_mald.v:163</a>.0-163.0&gt; [0x31f62f0] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mald.v:164</a>.0-164.0&gt; [0x31f6410] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-164" target="file-frame">third_party/tests/utd-sv/spu_mald.v:164</a>.0-164.0&gt; [0x31f65a0 -&gt; 0x31f1c80] str=&#39;\state_reset&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-165" target="file-frame">third_party/tests/utd-sv/spu_mald.v:165</a>.0-165.0&gt; [0x31f6780 -&gt; 0x31cdc50] str=&#39;\spu_mald_done&#39; basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_mald.v:166</a>.0-166.0&gt; [0x31f6910] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_mald.v:166</a>.0-166.0&gt; [0x31f6a30 -&gt; 0x32282f0] str=&#39;\cur_idle_state&#39; basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_mald.v:166</a>.0-166.0&gt; [0x31f6c10] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_mald.v:166</a>.0-166.0&gt; [0x31f6d90 -&gt; 0x31f1df0] str=&#39;\start_ldop&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-172" target="file-frame">third_party/tests/utd-sv/spu_mald.v:172</a>.0-172.0&gt; [0x31f6f70] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-172" target="file-frame">third_party/tests/utd-sv/spu_mald.v:172</a>.0-172.0&gt; [0x31f7090 -&gt; 0x3228410] str=&#39;\nxt_ldreq_state&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-172" target="file-frame">third_party/tests/utd-sv/spu_mald.v:172</a>.0-172.0&gt; [0x31f7250] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x31f7370] basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x31f74e0] basic_prep
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x31f7670] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x31f7840 -&gt; 0x324dde0] str=&#39;\cur_chk4mpa1maddr0_state&#39; basic_prep
                AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x31f7a20] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x31f7ba0 -&gt; 0x31cea60] str=&#39;\spu_maaddr_mpa1maddr0&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_mald.v:173</a>.0-173.0&gt; [0x31f7d80 -&gt; 0x31ce700] str=&#39;\len_neqz&#39; basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_mald.v:174</a>.0-174.0&gt; [0x31f7ef0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_mald.v:174</a>.0-174.0&gt; [0x31f8010 -&gt; 0x32282f0] str=&#39;\cur_idle_state&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_mald.v:174</a>.0-174.0&gt; [0x31f81d0 -&gt; 0x31f1df0] str=&#39;\start_ldop&#39; basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-175" target="file-frame">third_party/tests/utd-sv/spu_mald.v:175</a>.0-175.0&gt; [0x31f8340] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-175" target="file-frame">third_party/tests/utd-sv/spu_mald.v:175</a>.0-175.0&gt; [0x31f8460 -&gt; 0x3228530] str=&#39;\cur_ldreq_state&#39; basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-175" target="file-frame">third_party/tests/utd-sv/spu_mald.v:175</a>.0-175.0&gt; [0x31f8620] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-175" target="file-frame">third_party/tests/utd-sv/spu_mald.v:175</a>.0-175.0&gt; [0x31f8740 -&gt; 0x31ce3f0] str=&#39;\ldreq_ack&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x31f8900] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x31f8a20 -&gt; 0x31cd270] str=&#39;\spu_mald_rstln&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x31f8be0] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x31f8d00] basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x31f8e70] basic_prep
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x31f9000] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x31f91d0 -&gt; 0x324dae0] str=&#39;\cur_mamemwr_state&#39; basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x31f93b0 -&gt; 0x31ce1b0] str=&#39;\ld_inprog&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x31f9540 -&gt; 0x31ce700] str=&#39;\len_neqz&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-177" target="file-frame">third_party/tests/utd-sv/spu_mald.v:177</a>.0-177.0&gt; [0x31f96b0 -&gt; 0x31f1830] str=&#39;\local_stxa_abort&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-178" target="file-frame">third_party/tests/utd-sv/spu_mald.v:178</a>.0-178.0&gt; [0x31f9820 -&gt; 0x31cedc0] str=&#39;\spu_wen_ma_unc_err_pulse&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mald.v:184</a>.0-184.0&gt; [0x31f9990] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mald.v:184</a>.0-184.0&gt; [0x31f9ab0 -&gt; 0x31f16c0] str=&#39;\tr2wait4ln_frm_ldreq&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mald.v:184</a>.0-184.0&gt; [0x31f9c70] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mald.v:184</a>.0-184.0&gt; [0x31f9d90 -&gt; 0x3228530] str=&#39;\cur_ldreq_state&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-184" target="file-frame">third_party/tests/utd-sv/spu_mald.v:184</a>.0-184.0&gt; [0x31f9f50 -&gt; 0x31ce3f0] str=&#39;\ldreq_ack&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-186" target="file-frame">third_party/tests/utd-sv/spu_mald.v:186</a>.0-186.0&gt; [0x31fa0c0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-186" target="file-frame">third_party/tests/utd-sv/spu_mald.v:186</a>.0-186.0&gt; [0x31fa1e0 -&gt; 0x324ecc0] str=&#39;\nxt_wait4ln_state&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-186" target="file-frame">third_party/tests/utd-sv/spu_mald.v:186</a>.0-186.0&gt; [0x31fa3a0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_mald.v:187</a>.0-187.0&gt; [0x31fa4c0 -&gt; 0x31f16c0] str=&#39;\tr2wait4ln_frm_ldreq&#39; basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mald.v:188</a>.0-188.0&gt; [0x31fa680] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mald.v:188</a>.0-188.0&gt; [0x31fa7a0 -&gt; 0x324e0e0] str=&#39;\cur_wait4ln_state&#39; basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mald.v:188</a>.0-188.0&gt; [0x31fa980] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-188" target="file-frame">third_party/tests/utd-sv/spu_mald.v:188</a>.0-188.0&gt; [0x31fab00 -&gt; 0x31ce550] str=&#39;\ln_received&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mald.v:193</a>.0-193.0&gt; [0x31face0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mald.v:193</a>.0-193.0&gt; [0x31fae00 -&gt; 0x31f2170] str=&#39;\tr2mamemwr_frm_wait4ln&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mald.v:193</a>.0-193.0&gt; [0x31faf70] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mald.v:193</a>.0-193.0&gt; [0x31fb090 -&gt; 0x324e0e0] str=&#39;\cur_wait4ln_state&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-193" target="file-frame">third_party/tests/utd-sv/spu_mald.v:193</a>.0-193.0&gt; [0x31fb1b0 -&gt; 0x31ce550] str=&#39;\ln_received&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_mald.v:194</a>.0-194.0&gt; [0x31fb2d0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_mald.v:194</a>.0-194.0&gt; [0x31fb3f0 -&gt; 0x31f2290] str=&#39;\tr2mamemwr_frm_chk4mpa1maddr0&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_mald.v:194</a>.0-194.0&gt; [0x31fb510] basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_mald.v:194</a>.0-194.0&gt; [0x31fb630] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_mald.v:194</a>.0-194.0&gt; [0x31fb750 -&gt; 0x324dde0] str=&#39;\cur_chk4mpa1maddr0_state&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_mald.v:194</a>.0-194.0&gt; [0x31fb870 -&gt; 0x31cea60] str=&#39;\spu_maaddr_mpa1maddr0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_mald.v:194</a>.0-194.0&gt; [0x31fb990 -&gt; 0x31ce700] str=&#39;\len_neqz&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_mald.v:196</a>.0-196.0&gt; [0x31fbab0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_mald.v:196</a>.0-196.0&gt; [0x31fbbd0 -&gt; 0x31f23b0] str=&#39;\mald_memwen&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_mald.v:196</a>.0-196.0&gt; [0x31fbcf0] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_mald.v:196</a>.0-196.0&gt; [0x31fbe10] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_mald.v:196</a>.0-196.0&gt; [0x31fbf30 -&gt; 0x31f2170] str=&#39;\tr2mamemwr_frm_wait4ln&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-197" target="file-frame">third_party/tests/utd-sv/spu_mald.v:197</a>.0-197.0&gt; [0x31fc050 -&gt; 0x31f2290] str=&#39;\tr2mamemwr_frm_chk4mpa1maddr0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-197" target="file-frame">third_party/tests/utd-sv/spu_mald.v:197</a>.0-197.0&gt; [0x31fc170 -&gt; 0x31ce700] str=&#39;\len_neqz&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mald.v:207</a>.0-207.0&gt; [0x31fc290] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mald.v:207</a>.0-207.0&gt; [0x31fc3b0 -&gt; 0x324cd80] str=&#39;\nxt_mamemwr_state&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_mald.v:207</a>.0-207.0&gt; [0x31fc4d0 -&gt; 0x31f24d0] str=&#39;\mald_memwen_dly&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mald.v:209</a>.0-209.0&gt; [0x31fc5f0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mald.v:209</a>.0-209.0&gt; [0x31fc710 -&gt; 0x31f1830] str=&#39;\local_stxa_abort&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mald.v:209</a>.0-209.0&gt; [0x31fc830] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mald.v:209</a>.0-209.0&gt; [0x31fc950 -&gt; 0x31f24d0] str=&#39;\mald_memwen_dly&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_mald.v:209</a>.0-209.0&gt; [0x31fca70 -&gt; 0x31cef70] str=&#39;\spu_mactl_stxa_force_abort&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_mald.v:214</a>.0-214.0&gt; [0x31fcb90] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_mald.v:214</a>.0-214.0&gt; [0x31fccb0 -&gt; 0x324a720] str=&#39;\nxt_chk4mpa1maddr0_state&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_mald.v:214</a>.0-214.0&gt; [0x31fcdd0 -&gt; 0x324dae0] str=&#39;\cur_mamemwr_state&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-221" target="file-frame">third_party/tests/utd-sv/spu_mald.v:221</a>.0-221.0&gt; [0x31fcef0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-221" target="file-frame">third_party/tests/utd-sv/spu_mald.v:221</a>.0-221.0&gt; [0x31fd010 -&gt; 0x31cd760] str=&#39;\spu_mald_memwen&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-221" target="file-frame">third_party/tests/utd-sv/spu_mald.v:221</a>.0-221.0&gt; [0x31fd130 -&gt; 0x324cd80] str=&#39;\nxt_mamemwr_state&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_mald.v:223</a>.0-223.0&gt; [0x31fd250] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_mald.v:223</a>.0-223.0&gt; [0x31fd370 -&gt; 0x31cd590] str=&#39;\spu_mald_maaddr_addrinc&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_mald.v:223</a>.0-223.0&gt; [0x31fd530 -&gt; 0x324dae0] str=&#39;\cur_mamemwr_state&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-225" target="file-frame">third_party/tests/utd-sv/spu_mald.v:225</a>.0-225.0&gt; [0x31fd6a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-225" target="file-frame">third_party/tests/utd-sv/spu_mald.v:225</a>.0-225.0&gt; [0x31fd7c0 -&gt; 0x31cd910] str=&#39;\spu_mald_mpa_addrinc&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-225" target="file-frame">third_party/tests/utd-sv/spu_mald.v:225</a>.0-225.0&gt; [0x31fd980 -&gt; 0x324dae0] str=&#39;\cur_mamemwr_state&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_mald.v:227</a>.0-227.0&gt; [0x31fdaf0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_mald.v:227</a>.0-227.0&gt; [0x31fdc10 -&gt; 0x31cde50] str=&#39;\spu_mald_force_mpa_add16&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_mald.v:227</a>.0-227.0&gt; [0x31fdef0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-229" target="file-frame">third_party/tests/utd-sv/spu_mald.v:229</a>.0-229.0&gt; [0x31fddd0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-229" target="file-frame">third_party/tests/utd-sv/spu_mald.v:229</a>.0-229.0&gt; [0x31fe060 -&gt; 0x31cdaa0] str=&#39;\spu_mald_ldreq&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-229" target="file-frame">third_party/tests/utd-sv/spu_mald.v:229</a>.0-229.0&gt; [0x31fe220 -&gt; 0x3228530] str=&#39;\cur_ldreq_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x3227e70] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x3227f90] str=&#39;\si&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x32280b0] str=&#39;\so&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x32281d0] str=&#39;\nxt_idle_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x32282f0] str=&#39;\cur_idle_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x3228410] str=&#39;\nxt_ldreq_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x3228530] str=&#39;\cur_ldreq_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x324ecc0] str=&#39;\nxt_wait4ln_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x324e0e0] str=&#39;\cur_wait4ln_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x324cd80] str=&#39;\nxt_mamemwr_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x324dae0] str=&#39;\cur_mamemwr_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x324a720] str=&#39;\nxt_chk4mpa1maddr0_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_mald.v:0</a>.0-0.0&gt; [0x324dde0] str=&#39;\cur_chk4mpa1maddr0_state&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>: Warning: Identifier `&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>: Warning: Identifier `\si&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-112" target="file-frame">third_party/tests/utd-sv/spu_mald.v:112</a>: Warning: Identifier `\so&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>: Warning: Identifier `\nxt_idle_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-128" target="file-frame">third_party/tests/utd-sv/spu_mald.v:128</a>: Warning: Identifier `\cur_idle_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>: Warning: Identifier `\nxt_ldreq_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-133" target="file-frame">third_party/tests/utd-sv/spu_mald.v:133</a>: Warning: Identifier `\cur_ldreq_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>: Warning: Identifier `\nxt_wait4ln_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-138" target="file-frame">third_party/tests/utd-sv/spu_mald.v:138</a>: Warning: Identifier `\cur_wait4ln_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>: Warning: Identifier `\nxt_mamemwr_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-143" target="file-frame">third_party/tests/utd-sv/spu_mald.v:143</a>: Warning: Identifier `\cur_mamemwr_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>: Warning: Identifier `\nxt_chk4mpa1maddr0_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_mald.v.html#l-148" target="file-frame">third_party/tests/utd-sv/spu_mald.v:148</a>: Warning: Identifier `\cur_chk4mpa1maddr0_state&#39; is implicitly declared.
Generating RTLIL representation for module `\work_spu_mald::dffr_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d3d30] str=&#39;\work_spu_mald::dffr_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d3e50] str=&#39;\din&#39; port=35
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d3f90] str=&#39;\q&#39; port=36
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d40d0] str=&#39;\rst&#39; port=37
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d41f0] str=&#39;\clk&#39; port=38
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d4310] str=&#39;\se&#39; port=39
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d4480] str=&#39;\si&#39; port=40
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d45a0] str=&#39;\so&#39; port=41
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d3d30] str=&#39;\work_spu_mald::dffr_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d3e50] str=&#39;\din&#39; basic_prep port=35 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d3f90] str=&#39;\q&#39; basic_prep port=36 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d40d0] str=&#39;\rst&#39; basic_prep port=37 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d41f0] str=&#39;\clk&#39; basic_prep port=38 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d4310] str=&#39;\se&#39; basic_prep port=39 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d4480] str=&#39;\si&#39; basic_prep port=40 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d45a0] str=&#39;\so&#39; basic_prep port=41 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_spu_mald::dffre_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31cf860] str=&#39;\work_spu_mald::dffre_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31cf9a0] str=&#39;\din&#39; port=21
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31cfae0] str=&#39;\q&#39; port=22
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31cfc20] str=&#39;\en&#39; port=23
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31cfd40] str=&#39;\rst&#39; port=24
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31cfe60] str=&#39;\clk&#39; port=25
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31cffd0] str=&#39;\se&#39; port=26
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d00f0] str=&#39;\si&#39; port=27
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d0210] str=&#39;\so&#39; port=28
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31cf860] str=&#39;\work_spu_mald::dffre_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31cf9a0] str=&#39;\din&#39; basic_prep port=21 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31cfae0] str=&#39;\q&#39; basic_prep port=22 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31cfc20] str=&#39;\en&#39; basic_prep port=23 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31cfd40] str=&#39;\rst&#39; basic_prep port=24 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31cfe60] str=&#39;\clk&#39; basic_prep port=25 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31cffd0] str=&#39;\se&#39; basic_prep port=26 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d00f0] str=&#39;\si&#39; basic_prep port=27 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d0210] str=&#39;\so&#39; basic_prep port=28 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_spu_mald::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d1f00] str=&#39;\work_spu_mald::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d2020] str=&#39;\din&#39; port=29
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d2160] str=&#39;\q&#39; port=30
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d22a0] str=&#39;\clk&#39; port=31
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d23c0] str=&#39;\se&#39; port=32
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d24e0] str=&#39;\si&#39; port=33
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d2650] str=&#39;\so&#39; port=34
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d1f00] str=&#39;\work_spu_mald::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d2020] str=&#39;\din&#39; basic_prep port=29 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d2160] str=&#39;\q&#39; basic_prep port=30 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d22a0] str=&#39;\clk&#39; basic_prep port=31 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d23c0] str=&#39;\se&#39; basic_prep port=32 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d24e0] str=&#39;\si&#39; basic_prep port=33 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31d2650] str=&#39;\so&#39; basic_prep port=34 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_spu_mald::dffr_s&#39; referenced in module `work_spu_mald&#39; in cell `wen_dly_ff&#39; does not have a port named &#39;so&#39;.

</pre>
</body>