

Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            my_version
Device target:       xc7k160tfbg484-1
Report date:         Tue Aug 07 14:24:30 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          589
LUT:           1743
FF:            1072
DSP:              7
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    13.951
CP achieved post-implementation:    12.710
Timing not met
