Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Fri Mar 31 05:40:52 2017
| Host         : Work-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file egg_timer_control_sets_placed.rpt
| Design       : egg_timer
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              66 |           18 |
| Yes          | No                    | No                     |              16 |            7 |
| Yes          | No                    | Yes                    |              38 |           11 |
| Yes          | Yes                   | No                     |              16 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+---------------------------------------------------+-----------------------------------------+------------------+----------------+
|               Clock Signal               |                   Enable Signal                   |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------------------------------+---------------------------------------------------+-----------------------------------------+------------------+----------------+
|  clk_sec_BUFG                            |                                                   |                                         |                1 |              1 |
|  counter/seconds_left_reg[8]_LDC_i_1_n_0 |                                                   | counter/seconds_left_reg[8]_LDC_i_2_n_0 |                1 |              1 |
|  counter/seconds_left_reg[8]_LDC_i_2_n_0 |                                                   | counter/seconds_left_reg[8]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                           |                                                   |                                         |                2 |              2 |
|  clock_divider/CLK                       |                                                   |                                         |                1 |              2 |
|  clock_divider/CLK                       | display_ctrl/seg_sel[2]_i_1_n_0                   |                                         |                1 |              3 |
|  clock_divider/CLK                       | display_ctrl/digit[3]_i_1_n_0                     |                                         |                3 |              4 |
|  clk_sec_BUFG                            | counter/seconds_left0_inferred__2/i__carry__2_n_0 | counter/seconds_left_reg[8]_LDC_i_1_n_0 |                2 |              6 |
|  clk_sec_BUFG                            | counter/seconds_left0_inferred__2/i__carry__2_n_0 | counter/seconds_left_reg[8]_LDC_i_2_n_0 |                2 |              6 |
|  clk_sec_BUFG                            | counter/seconds0                                  |                                         |                3 |              9 |
|  clk_sec_BUFG                            | counter/led_reg[15]                               | counter/led0                            |                6 |             16 |
|  clk_sec_BUFG                            | counter/seconds_left0_inferred__2/i__carry__2_n_0 | counter/seconds_left[31]_i_1_n_0        |                7 |             26 |
|  clk_IBUF_BUFG                           |                                                   | clock_divider/count_7_seg1_carry__3_n_7 |                8 |             32 |
|  clk_IBUF_BUFG                           |                                                   | clock_divider/clear                     |                8 |             32 |
+------------------------------------------+---------------------------------------------------+-----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     2 |
| 3      |                     1 |
| 4      |                     1 |
| 6      |                     2 |
| 9      |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


