
AVRASM ver. 2.1.9  watch.asm Tue Nov 11 13:27:08 2014

watch.asm(989): Including file 'watch.vec'
watch.asm(990): Including file 'watch.inc'
watch.inc(2): warning: Register r5 already defined by the .DEF directive
watch.asm(990): 'watch.inc' included form here
watch.inc(3): warning: Register r4 already defined by the .DEF directive
watch.asm(990): 'watch.inc' included form here
watch.inc(4): warning: Register r7 already defined by the .DEF directive
watch.asm(990): 'watch.inc' included form here
watch.inc(5): warning: Register r6 already defined by the .DEF directive
watch.asm(990): 'watch.inc' included form here
watch.inc(6): warning: Register r9 already defined by the .DEF directive
watch.asm(990): 'watch.inc' included form here
watch.inc(7): warning: Register r8 already defined by the .DEF directive
watch.asm(990): 'watch.inc' included form here
watch.inc(8): warning: Register r11 already defined by the .DEF directive
watch.asm(990): 'watch.inc' included form here
watch.inc(9): warning: Register r10 already defined by the .DEF directive
watch.asm(990): 'watch.inc' included form here
                 
                 
                 ;CodeVisionAVR C Compiler V1.25.5 Standard
                 ;(C) Copyright 1998-2007 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type              : ATmega8
                 ;Program type           : Application
                 ;Clock frequency        : 20,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External SRAM size     : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote char to int    : Yes
                 ;char is unsigned       : Yes
                 ;8 bit enums            : Yes
                 ;Word align FLASH struct: Yes
                 ;Enhanced core instructions    : On
                 ;Smart register allocation : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	LDI  R30,0
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+@1)
                 	LDI  R31,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	LDI  R22,BYTE3(2*@0+@1)
                 	LDI  R23,BYTE4(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+@2)
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+@3)
                 	LDI  R@1,HIGH(@2+@3)
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+@3)
                 	LDI  R@1,HIGH(@2*2+@3)
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	LDS  R22,@0+@1+2
                 	LDS  R23,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+@2
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+@3
                 	LDS  R@1,@2+@3+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	LDS  R24,@0+@1+2
                 	LDS  R25,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	STS  @0+@1+2,R22
                 	STS  @0+@1+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+@1,R0
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+@1,R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+@1,R@2
                 	STS  @0+@1+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 	.CSEG
                 	.ORG 0
                 
                 	.INCLUDE "watch.vec"
                 
                 ;INTERRUPT VECTORS
000000 c013      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 c03c      	RJMP _timer1_compa_isr
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 	.INCLUDE "watch.inc"
                 
                 	.DEF _m=R5
                 	.DEF _h=R4
                 	.DEF _s=R7
                 	.DEF _seg0=R6
                 	.DEF _seg1=R9
                 	.DEF _seg2=R8
                 	.DEF _seg3=R11
                 	.DEF _i=R10
                 
                 __GLOBAL_INI_TBL:
000013 0000      	.DW  0
                 _0x47:
                 
                 __RESET:
000014 94f8      	CLI
000015 27ee      	CLR  R30
000016 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000017 e0f1      	LDI  R31,1
000018 bffb      	OUT  GICR,R31
000019 bfeb      	OUT  GICR,R30
00001a bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
00001b e1f8      	LDI  R31,0x18
00001c bdf1      	OUT  WDTCR,R31
00001d bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00001e e08d      	LDI  R24,13
00001f e0a2      	LDI  R26,2
000020 27bb      	CLR  R27
                 __CLEAR_REG:
000021 93ed      	ST   X+,R30
000022 958a      	DEC  R24
000023 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000024 e080      	LDI  R24,LOW(0x400)
000025 e094      	LDI  R25,HIGH(0x400)
000026 e6a0      	LDI  R26,0x60
                 __CLEAR_SRAM:
000027 93ed      	ST   X+,R30
000028 9701      	SBIW R24,1
000029 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00002a e2e6      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00002b e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00002c 9185      	LPM  R24,Z+
00002d 9195      	LPM  R25,Z+
00002e 9700      	SBIW R24,0
00002f f061      	BREQ __GLOBAL_INI_END
000030 91a5      	LPM  R26,Z+
000031 91b5      	LPM  R27,Z+
000032 9005      	LPM  R0,Z+
000033 9015      	LPM  R1,Z+
000034 01bf      	MOVW R22,R30
000035 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000036 9005      	LPM  R0,Z+
000037 920d      	ST   X+,R0
000038 9701      	SBIW R24,1
000039 f7e1      	BRNE __GLOBAL_INI_LOOP
00003a 01fb      	MOVW R30,R22
00003b cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;STACK POINTER INITIALIZATION
00003c e5ef      	LDI  R30,LOW(0x45F)
00003d bfed      	OUT  SPL,R30
00003e e0e4      	LDI  R30,HIGH(0x45F)
00003f bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000040 e6c0      	LDI  R28,LOW(0x160)
000041 e0d1      	LDI  R29,HIGH(0x160)
                 
000042 c01b      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 ;       1 /*****************************************************
                 ;       2 This program was produced by the
                 ;       3 CodeWizardAVR V2.04.4a Advanced
                 ;       4 Automatic Program Generator
                 ;       5 © Copyright 1998-2009 Pavel Haiduc, HP InfoTech s.r.l.
                 ;       6 http://www.hpinfotech.com
                 ;       7 
                 ;       8 Project :
                 ;       9 Version :
                 ;      10 Date    : 22.05.2014
                 ;      11 Author  : NeVaDa
                 ;      12 Company : Home
                 ;      13 Comments:
                 ;      14 
                 ;      15 
                 ;      16 Chip type               : ATmega8
                 ;      17 Program type            : Application
                 ;      18 AVR Core Clock frequency: 20,000000 MHz
                 ;      19 Memory model            : Small
                 ;      20 External RAM size       : 0
                 ;      21 Data Stack size         : 256
                 ;      22 *****************************************************/
                 ;      23 
                 ;      24 #include <mega8.h>
                 ;      25 	#ifndef __SLEEP_DEFINED__
                 	#ifndef __SLEEP_DEFINED__
                 ;      26 	#define __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 ;      27 	.EQU __se_bit=0x80
                 	.EQU __se_bit=0x80
                 ;      28 	.EQU __sm_mask=0x70
                 	.EQU __sm_mask=0x70
                 ;      29 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powerdown=0x20
                 ;      30 	.EQU __sm_powersave=0x30
                 	.EQU __sm_powersave=0x30
                 ;      31 	.EQU __sm_standby=0x60
                 	.EQU __sm_standby=0x60
                 ;      32 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_ext_standby=0x70
                 ;      33 	.EQU __sm_adc_noise_red=0x10
                 	.EQU __sm_adc_noise_red=0x10
                 ;      34 	.SET power_ctrl_reg=mcucr
                 	.SET power_ctrl_reg=mcucr
                 ;      35 	#endif
                 	#endif
                 ;      36 #include <delay.h>
                 ;      37 
                 ;      38 #define _0 PORTB.0
                 ;      39 #define _1 PORTB.1
                 ;      40 #define _2 PORTB.2
                 ;      41 #define _3 PORTB.3
                 ;      42 
                 ;      43 #define _A PORTD.0
                 ;      44 #define _B PORTD.1
                 ;      45 #define _C PORTD.2
                 ;      46 #define _D PORTD.3
                 ;      47 #define _E PORTD.4
                 ;      48 #define _F PORTD.5
                 ;      49 #define _G PORTD.6
                 ;      50 #define _P PORTD.7
                 ;      51 
                 ;      52 
                 ;      53 // SPI functions
                 ;      54 #include <spi.h>
                 ;      55 #define ADC_VREF_TYPE 0xE0
                 ;      56 
                 ;      57 // Read the 8 most significant bits
                 ;      58 // of the AD conversion result
                 ;      59 unsigned char read_adc(unsigned char adc_input)
                 ;      60 {
                 
                 	.CSEG
                 ;      61 ADMUX=adc_input | (ADC_VREF_TYPE & 0xff);
                 ;	adc_input -> Y+0
                 ;      62 // Delay needed for the stabilization of the ADC input voltage
                 ;      63 delay_us(10);
                 ;      64 // Start the AD conversion
                 ;      65 ADCSRA|=0x40;
                 ;      66 // Wait for the AD conversion to complete
                 ;      67 while ((ADCSRA & 0x10)==0);
                 ;      68 ADCSRA|=0x10;
                 ;      69 return ADCH;
                 ;      70 }
                 ;      71 
                 ;      72 
                 ;      73 // Declare your global variables here
                 ;      74 unsigned char m,h,s; //часы, минуты, секунды
                 ;      75 unsigned char seg0, seg1, seg2, seg3, i;
                 ;      76 
                 ;      77 
                 ;      78 void codegen (char x, char y)
                 ;      79 {
                 ;      80      if (y==0)  _A=1,_B=1,_C=1,_D=1,_E=1,_F=1,_G=0;
                 ;	x -> Y+1
                 ;	y -> Y+0
                 ;      81 else if (y==1)  _A=0,_B=1,_C=1,_D=0,_E=0,_F=0,_G=0;
                 ;      82 else if (y==2)  _A=1,_B=1,_C=0,_D=1,_E=1,_F=0,_G=1;
                 ;      83 else if (y==3)  _A=1,_B=1,_C=1,_D=1,_E=0,_F=0,_G=1;
                 ;      84 else if (y==4)  _A=0,_B=1,_C=1,_D=0,_E=0,_F=1,_G=1;
                 ;      85 else if (y==5)  _A=1,_B=0,_C=1,_D=1,_E=0,_F=1,_G=1;
                 ;      86 else if (y==6)  _A=1,_B=0,_C=1,_D=1,_E=1,_F=1,_G=1;
                 ;      87 else if (y==7)  _A=1,_B=1,_C=1,_D=0,_E=0,_F=0,_G=0;
                 ;      88 else if (y==8)  _A=1,_B=1,_C=1,_D=1,_E=1,_F=1,_G=1;
                 ;      89 else if (y==9)  _A=1,_B=1,_C=1,_D=1,_E=0,_F=1,_G=1;
                 ;      90 else            _A=0,_B=0,_C=0,_D=0,_E=0,_F=0,_G=0;
                 ;      91 
                 ;      92      if  (i== 1) _A=0,_B=0,_C=0,_D=0,_E=0,_F=1,_G=0;
                 ;      93 else if  (i== 2) _A=1,_B=0,_C=0,_D=0,_E=0,_F=0,_G=0;
                 ;      94 else if  (i== 3) _A=0,_B=1,_C=0,_D=0,_E=0,_F=0,_G=0;
                 ;      95 else if  (i== 4) _A=0,_B=0,_C=1,_D=0,_E=0,_F=0,_G=0;
                 ;      96 else if  (i== 5) _A=0,_B=0,_C=0,_D=1,_E=0,_F=0,_G=0;
                 ;      97 else if  (i== 6) _A=0,_B=0,_C=0,_D=0,_E=1,_F=0,_G=0;
                 ;      98 else if  (i== 7) _A=0,_B=0,_C=0,_D=0,_E=0,_F=1,_G=0;
                 ;      99 else if  (i== 8) _A=1,_B=0,_C=0,_D=0,_E=0,_G=0;
                 ;     100 else if  (i== 9) _B=1,_C=0,_D=0,_E=0,_G=0;
                 ;     101 else if  (i==10) _C=1,_D=0,_E=0,_G=0;
                 ;     102 else if  (i==11) _D=1,_E=0,_G=0;
                 ;     103 else if  (i==12) _E=1,_G=0;
                 ;     104 else if  (i==13) _G=1;
                 ;     105 
                 ;     106 if (x==0) _0=0, _1=1, _2=1, _3=1, _P=0;
                 ;     107 if (x==1) _0=1, _1=0, _2=1, _3=1, _P=1;
                 ;     108 if (x==2) _0=1, _1=1, _2=0, _3=1, _P=0;
                 ;     109 if (x==3) _0=1, _1=1, _2=1, _3=0, _P=0;
                 ;     110 delay_ms(1);
                 ;     111 _0=1, _1=1, _2=1, _3=1, _P=0;
                 ;     112 }
                 ;     113 
                 ;     114 void preobr()
                 ;     115 {
                 ;     116 seg0=m/10;
                 ;     117 seg1=m%10;
                 ;     118 seg2=s/10;
                 ;     119 seg3=s%10;
                 ;     120 }
                 ;     121 
                 ;     122 void indik ()
                 ;     123 {
                 ;     124 unsigned char j;
                 ;     125 
                 ;     126 for (i=1; i<=13; i++)
                 ;	j -> R17
                 ;     127     {
                 ;     128     for (j=0; j<=10; j++)
                 ;     129         {
                 ;     130         codegen (0, seg0);
                 ;     131         codegen (1, seg1);
                 ;     132         codegen (2, seg2);
                 ;     133         codegen (3, seg3);
                 ;     134         }
                 ;     135     }
                 ;     136 i=0;
                 ;     137 }
                 ;     138 
                 ;     139 
                 ;     140 // Timer 1 output compare A interrupt service routine
                 ;     141 interrupt [TIM1_COMPA] void timer1_compa_isr(void)
                 ;     142 {
                 _timer1_compa_isr:
000043 93ea      	ST   -Y,R30
000044 93fa      	ST   -Y,R31
000045 b7ef      	IN   R30,SREG
000046 93ea      	ST   -Y,R30
                 ;     143  s++;
000047 9473      	INC  R7
                 ;     144  if (s>59)
000048 e3eb      	LDI  R30,LOW(59)
000049 15e7      	CP   R30,R7
00004a f450      	BRSH _0x3D
                 ;     145         {
                 ;     146         s=0;
00004b 2477      	CLR  R7
                 ;     147         m++;
00004c 9453      	INC  R5
                 ;     148         if (m>59)
00004d 15e5      	CP   R30,R5
00004e f430      	BRSH _0x3E
                 ;     149                 {
                 ;     150                 m=0;
00004f 2455      	CLR  R5
                 ;     151                 h++;
000050 9443      	INC  R4
                 ;     152                 if (h>23) h=0;
000051 e1e7      	LDI  R30,LOW(23)
000052 15e4      	CP   R30,R4
000053 f408      	BRSH _0x3F
000054 2444      	CLR  R4
                 ;     153                 }
                 _0x3F:
                 ;     154         }
                 _0x3E:
                 ;     155  TCNT1=0;
                 _0x3D:
000055 e0e0      	LDI  R30,LOW(0)
000056 e0f0      	LDI  R31,HIGH(0)
000057 bdfd      	OUT  0x2C+1,R31
000058 bdec      	OUT  0x2C,R30
                 ;     156 }
000059 91e9      	LD   R30,Y+
00005a bfef      	OUT  SREG,R30
00005b 91f9      	LD   R31,Y+
00005c 91e9      	LD   R30,Y+
00005d 9518      	RETI
                 ;     157 
                 ;     158 void main(void)
                 ;     159 {
                 _main:
                 ;     160 // Declare your local variables here
                 ;     161 
                 ;     162 // Input/Output Ports initialization
                 ;     163 // Port B initialization
                 ;     164 // Func7=In Func6=In Func5=In Func4=In Func3=Out Func2=Out Func1=Out Func0=Out
                 ;     165 // State7=T State6=T State5=P State4=T State3=0 State2=0 State1=0 State0=0
                 ;     166 PORTB=0x20;
00005e e2e0      	LDI  R30,LOW(32)
00005f bbe8      	OUT  0x18,R30
                 ;     167 DDRB=0x0F;
000060 e0ef      	LDI  R30,LOW(15)
000061 bbe7      	OUT  0x17,R30
                 ;     168 
                 ;     169 // Port C hitialization
                 ;     170 // Func6=h Func5=h Func4=h Func3=h Func2=h Func1=h Func0=h
                 ;     171 // State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ;     172 PORTC=0x00;
000062 e0e0      	LDI  R30,LOW(0)
000063 bbe5      	OUT  0x15,R30
                 ;     173 DDRC=0x00;
000064 bbe4      	OUT  0x14,R30
                 ;     174 
                 ;     175 // Port D hitialization
                 ;     176 // Func7=h Func6=h Func5=h Func4=h Func3=h Func2=h Func1=h Func0=h
                 ;     177 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ;     178 PORTD=0x00;
000065 bbe2      	OUT  0x12,R30
                 ;     179 DDRD=0xFF;
000066 efef      	LDI  R30,LOW(255)
000067 bbe1      	OUT  0x11,R30
                 ;     180 
                 ;     181 // Timer/Counter 0 hitialization
                 ;     182 // Clock source: System Clock
                 ;     183 // Clock value: Timer 0 Stopped
                 ;     184 TCCR0=0x00;
000068 e0e0      	LDI  R30,LOW(0)
000069 bfe3      	OUT  0x33,R30
                 ;     185 TCNT0=0x00;
00006a bfe2      	OUT  0x32,R30
                 ;     186 
                 ;     187 // Timer/Counter 1 initialization
                 ;     188 // Clock source: System Clock
                 ;     189 // Clock value: 4,096 kHz
                 ;     190 // Mode: Normal top=FFFFh
                 ;     191 // OC1A output: Discon.
                 ;     192 // OC1B output: Discon.
                 ;     193 // Noise Canceler: Off
                 ;     194 // Input Capture on Falling Edge
                 ;     195 // Timer 1 Overflow Interrupt: Off
                 ;     196 // Input Capture Interrupt: Off
                 ;     197 // Compare A Match Interrupt: On
                 ;     198 // Compare B Match Interrupt: Off
                 ;     199 TCCR1A=0x00;
00006b bdef      	OUT  0x2F,R30
                 ;     200 TCCR1B=0x03;
00006c e0e3      	LDI  R30,LOW(3)
00006d bdee      	OUT  0x2E,R30
                 ;     201 TCNT1H=0x00;
00006e e0e0      	LDI  R30,LOW(0)
00006f bded      	OUT  0x2D,R30
                 ;     202 TCNT1L=0x00;
000070 bdec      	OUT  0x2C,R30
                 ;     203 ICR1H=0x00;
000071 bde7      	OUT  0x27,R30
                 ;     204 ICR1L=0x00;
000072 bde6      	OUT  0x26,R30
                 ;     205 OCR1AH=0x00;
000073 bdeb      	OUT  0x2B,R30
                 ;     206 OCR1AL=0x00;
000074 bdea      	OUT  0x2A,R30
                 ;     207 OCR1BH=0x00;
000075 bde9      	OUT  0x29,R30
                 ;     208 OCR1BL=0x00;
000076 bde8      	OUT  0x28,R30
                 ;     209 
                 ;     210 // Timer/Counter 2 hitialization
                 ;     211 // Clock source: System Clock
                 ;     212 // Clock value: Timer2 Stopped
                 ;     213 // Mode: Normal top=FFh
                 ;     214 // OC2 output: Disconnected
                 ;     215 ASSR=0x00;
000077 bde2      	OUT  0x22,R30
                 ;     216 TCCR2=0x00;
000078 d021      	RCALL SUBOPT_0x0
                 ;     217 TCNT2=0x00;
                 ;     218 OCR2=0x00;
                 ;     219 
                 ;     220 // External hterrupt(s) hitialization
                 ;     221 // hT0: Off
                 ;     222 // hT1: Off
                 ;     223 MCUCR=0x00;
000079 e0e0      	LDI  R30,LOW(0)
00007a bfe5      	OUT  0x35,R30
                 ;     224 
                 ;     225 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ;     226 TIMSK=0x10;
00007b e1e0      	LDI  R30,LOW(16)
00007c bfe9      	OUT  0x39,R30
                 ;     227 
                 ;     228 // Analog Comparator initialization
                 ;     229 // Analog Comparator: Off
                 ;     230 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ;     231 ACSR=0x80;
00007d e8e0      	LDI  R30,LOW(128)
00007e b9e8      	OUT  0x8,R30
                 ;     232 SFIOR=0x00;
00007f e0e0      	LDI  R30,LOW(0)
000080 bfe0      	OUT  0x30,R30
                 ;     233 TCCR2=0x00;
000081 d018      	RCALL SUBOPT_0x0
                 ;     234 TCNT2=0x00;
                 ;     235 OCR2=0x00;
                 ;     236 
                 ;     237 // SPI initialization
                 ;     238 // SPI Type: Slave
                 ;     239 // SPI Clock Rate: 5000,000 kHz
                 ;     240 // SPI Clock Phase: Cycle Half
                 ;     241 // SPI Clock Polarity: Low
                 ;     242 // SPI Data Order: MSB First
                 ;     243 SPCR=0x40;
000082 e4e0      	LDI  R30,LOW(64)
000083 b9ed      	OUT  0xD,R30
                 ;     244 SPSR=0x00;
000084 e0e0      	LDI  R30,LOW(0)
000085 b9ee      	OUT  0xE,R30
                 ;     245 
                 ;     246 // Global enable interrupts
                 ;     247 #asm("sei")
000086 9478      	sei
                 ;     248 
                 ;     249 // ADC initialization
                 ;     250 // ADC Clock frequency: 312,500 kHz
                 ;     251 // ADC Voltage Reference: Int., cap. on AREF
                 ;     252 // Only the 8 most significant bits of
                 ;     253 // the AD conversion result are used
                 ;     254 ADMUX=ADC_VREF_TYPE & 0xff;
000087 eee0      	LDI  R30,LOW(224)
000088 b9e7      	OUT  0x7,R30
                 ;     255 ADCSRA=0x86;
000089 e8e6      	LDI  R30,LOW(134)
00008a b9e6      	OUT  0x6,R30
                 ;     256 
                 ;     257 h=0, m=0, s=0;
00008b 2444      	CLR  R4
00008c 2455      	CLR  R5
00008d 2477      	CLR  R7
                 ;     258 
                 ;     259 while (1)
                 _0x40:
                 ;     260       {
                 ;     261 /*      // Place your code here
                 ;     262       if (read_adc(4)>0xB3 && read_adc(5)==0x98)
                 ;     263       {
                 ;     264       preobr();
                 ;     265       indik();
                 ;     266       }
                 ;     267 
                 ;     268       preobr();
                 ;     269 
                 ;     270       codegen(0,seg0);
                 ;     271       codegen(1,seg1);
                 ;     272       codegen(2,seg2);
                 ;     273       codegen(3,seg3);
                 ;     274  */
                 ;     275  spi (0xaa);
00008e eaea      	LDI  R30,LOW(170)
00008f 93ea      	ST   -Y,R30
000090 d002      	RCALL _spi
                 ;     276       }
000091 cffc      	RJMP _0x40
                 ;     277  }
                 _0x43:
000092 cfff      	RJMP _0x43
                 
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 _spi:
000093 81e8      	LD   R30,Y
000094 b9ef      	OUT  0xF,R30
                 _0x44:
000095 9b77      	SBIS 0xE,7
000096 cffe      	RJMP _0x44
000097 b1ef      	IN   R30,0xF
000098 9621      	ADIW R28,1
000099 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x0:
00009a e0e0      	LDI  R30,LOW(0)
00009b bde5      	OUT  0x25,R30
00009c bde4      	OUT  0x24,R30
00009d bde3      	OUT  0x23,R30
00009e 9508      	RET
                 
                 _delay_ms:
00009f 91e9      	ld   r30,y+
0000a0 91f9      	ld   r31,y+
0000a1 9630      	adiw r30,0
0000a2 f039      	breq __delay_ms1
                 __delay_ms0:
0000a3 e888
0000a4 e193
0000a5 9701
0000a6 f7f1      	__DELAY_USW 0x1388
0000a7 95a8      	wdr
0000a8 9731      	sbiw r30,1
0000a9 f7c9      	brne __delay_ms0
                 __delay_ms1:
0000aa 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :   4 r1 :   1 r2 :   0 r3 :   0 r4 :   4 r5 :   4 r6 :   0 r7 :   4 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:   9 r25:   3 r26:   3 r27:   2 r28:   2 r29:   1 r30:  82 r31:  10 
x  :   3 y  :  10 z  :   7 
Registers used: 17 out of 35 (48.6%)

ATmega8 instruction use summary:
adc   :   0 add   :   0 adiw  :   2 and   :   0 andi  :   0 asr   :   0 
bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 
break :   0 breq  :   2 brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 
brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 brne  :   5 brpl  :   0 
brsh  :   3 brtc  :   0 brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 
bst   :   0 cbi   :   0 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 
cln   :   0 clr   :   8 cls   :   0 clt   :   0 clv   :   0 clz   :   0 
com   :   0 cp    :   3 cpc   :   0 cpi   :   0 cpse  :   0 dec   :   1 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   2 inc   :   3 ld    :   6 ldd   :   0 ldi   :  36 lds   :   0 
lpm   :   7 lsl   :   0 lsr   :   0 mov   :   0 movw  :   3 mul   :   0 
muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   0 ori   :   0 
out   :  42 pop   :   0 push  :   0 rcall :   3 ret   :   3 reti  :   1 
rjmp  :  24 rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 sbi   :   0 
sbic  :   0 sbis  :   1 sbiw  :   5 sbr   :   0 sbrc  :   0 sbrs  :   0 
sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 ses   :   0 
set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :   7 
std   :   0 sts   :   0 sub   :   0 subi  :   0 swap  :   0 tst   :   0 
wdr   :   1 
Instructions used: 24 out of 109 (22.0%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000156    340      2    342    8192   4.2%
[.dseg] 0x000060 0x000160      0      0      0    1024   0.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 8 warnings
