/*
 * SEMIDRIVE Copyright Statement
 * Copyright (c) SEMIDRIVE. All rights reserved
 *
 * This software and all rights therein are owned by SEMIDRIVE, and are
 * protected by copyright law and other relevant laws, regulations and
 * protection. Without SEMIDRIVE's prior written consent and/or related rights,
 * please do not use this software or any potion thereof in any form or by any
 * means. You may not reproduce, modify or distribute this software except in
 * compliance with the License. Unless required by applicable law or agreed to
 * in writing, software distributed under the License is distributed on
 * an "AS IS" basis, WITHOUT WARRANTIES OF ANY KIND, either express or implied.
 *
 * You should have received a copy of the License along with this program.
 * If not, see <http://www.semidrive.com/licenses/>.
 */

/**
 * @file  ioc_reg_e3.h
 * @brief Semidrive. AUTOSAR 4.3.1 MCAL Lin
 */

/* Generated by tool. Do not modify manually. */

#ifndef IOC_REG_E3_H
#define IOC_REG_E3_H

#define SEM_OUTPUT_CPU              2
#define SEM_IOC_COR_ERR_INT_NUM     84
#define SEM_IOC_UNC_ERR_INT_NUM     85

#define IOC_PAD_IN_IOMUX_IN(gpio_id)      (2 + 16 + gpio_id)
#define IOC_PAD_OUT_IOMUX_IN(gpio_id)       (2 + 16 + 136 + 136 + 136 + gpio_id)

/* sem reg */
#define SEM_COMMON_SET_OFF	0x0U

#define BM_SEM_COMMON_SET_EI_GLOBAL_EN	(0x01U << 16U)

#define INT_ENABLE_OVRD_OFF	0x8U

#define FM_INT_ENABLE_OVRD_INT_ENABLE_OVRD_VAL	(0xffU << 8U)
#define FV_INT_ENABLE_OVRD_INT_ENABLE_OVRD_VAL(v) \
	(((v) << 8U) & FM_INT_ENABLE_OVRD_INT_ENABLE_OVRD_VAL)

#define FM_INT_ENABLE_OVRD_INT_ENABLE_OVRD_EN	(0xffU << 0U)
#define FV_INT_ENABLE_OVRD_INT_ENABLE_OVRD_EN(v) \
	(((v) << 0U) & FM_INT_ENABLE_OVRD_INT_ENABLE_OVRD_EN)

#define INT_STATUS_OFF(n)	(0x80U + 4U*(n))

#define FM_INT_STATUS_INT_STATUS	(0xffffffffU << 0U)
#define FV_INT_STATUS_INT_STATUS(v) \
	(((v) << 0U) & FM_INT_STATUS_INT_STATUS)
#define GFV_INT_STATUS_INT_STATUS(v) \
	(((v) & FM_INT_STATUS_INT_STATUS) >> 0U)

#define CORERR_INT_STAT_OFF(n)	(0x780U + 4U*(n))

#define FM_CORERR_INT_STAT_CORERR_INT_STAT	(0xffffffffU << 0U)
#define FV_CORERR_INT_STAT_CORERR_INT_STAT(v) \
	(((v) << 0U) & FM_CORERR_INT_STAT_CORERR_INT_STAT)
#define GFV_CORERR_INT_STAT_CORERR_INT_STAT(v) \
	(((v) & FM_CORERR_INT_STAT_CORERR_INT_STAT) >> 0U)

#define SEM_CORR_INT_STATUS(input) \
                               (CORERR_INT_STAT_OFF((input) / 32))

#define SEM_CORR_INT_ENABLE(output, input) \
                               (0x600 + ((output) * 0x80) + ((input) / 32 * 4))

#define SEM_UNCORR_INT_STATUS(input) \
                               (INT_STATUS_OFF((input) / 32))

#define SEM_UNCORR_INT_ENABLE(output, input) \
                               (0x100 + ((output) * 0x80) + ((input) / 32 * 4))

/* ioc reg */

#define IOC_FUSA_COR_ERR_INT_STA	0x0U

#define FUSA_COR_ERR_INT_STA_IOPM_EDT_ERR(chan)	BIT(16 + chan)

#define FUSA_COR_ERR_INT_STA_IOEM_EDT_ERR(chan)	BIT(8 + chan)

#define IOC_FUSA_COR_ERR_INT_STA_EN	0x4U

#define FUSA_COR_ERR_INT_STA_EN_IOPM_EDT_ERR(chan)	BIT(16 + chan)

#define FUSA_COR_ERR_INT_STA_EN_IOEM_EDT_ERR(chan)	BIT(8 + chan)

#define IOC_FUSA_COR_ERR_INT_SIG_EN	0x8U

#define FUSA_COR_ERR_INT_SIG_EN_IOPM_EDT_ERR(chan)	BIT(16 + chan)

#define FUSA_COR_ERR_INT_SIG_EN_IOEM_EDT_ERR(chan)	BIT(8 + chan)

#define IOC_FUSA_UNC_ERR_INT_STA	0xcU

#define FUSA_UNC_ERR_INT_STA_IOPM_EDT_ERR(chan)	BIT(16 + chan)

#define FUSA_UNC_ERR_INT_STA_IOEM_EDT_ERR(chan)	BIT(8 + chan)

#define IOC_FUSA_UNC_ERR_INT_STA_EN	0x10U

#define FUSA_UNC_ERR_INT_STA_EN_IOPM_EDT_ERR(chan)	BIT(16 + chan)

#define FUSA_UNC_ERR_INT_STA_EN_IOEM_EDT_ERR(chan)	BIT(8 + chan)

#define IOC_FUSA_UNC_ERR_INT_SIG_EN	0x14U

#define FUSA_UNC_ERR_INT_SIG_EN_IOPM_EDT_ERR(chan)	BIT(16 + chan)

#define FUSA_UNC_ERR_INT_SIG_EN_IOEM_EDT_ERR(chan)	BIT(8 + chan)

#define IOC_FIFO_ERR_INT_STA	0x18U

#define FIFO_ERR_INT_STA_IOPM7_FIFO1_ERR	BIT(15)

#define FIFO_ERR_INT_STA_IOPM7_FIFO0_ERR	BIT(14)

#define FIFO_ERR_INT_STA_IOPM6_FIFO1_ERR	BIT(13)

#define FIFO_ERR_INT_STA_IOPM6_FIFO0_ERR	BIT(12)

#define FIFO_ERR_INT_STA_IOPM5_FIFO1_ERR	BIT(11)

#define FIFO_ERR_INT_STA_IOPM5_FIFO0_ERR	BIT(10)

#define FIFO_ERR_INT_STA_IOPM4_FIFO1_ERR	BIT(9)

#define FIFO_ERR_INT_STA_IOPM4_FIFO0_ERR	BIT(8)

#define FIFO_ERR_INT_STA_IOPM3_FIFO1_ERR	BIT(7)

#define FIFO_ERR_INT_STA_IOPM3_FIFO0_ERR	BIT(6)

#define FIFO_ERR_INT_STA_IOPM2_FIFO1_ERR	BIT(5)

#define FIFO_ERR_INT_STA_IOPM2_FIFO0_ERR	BIT(4)

#define FIFO_ERR_INT_STA_IOPM1_FIFO1_ERR	BIT(3)

#define FIFO_ERR_INT_STA_IOPM1_FIFO0_ERR	BIT(2)

#define FIFO_ERR_INT_STA_IOPM0_FIFO1_ERR	BIT(1)

#define FIFO_ERR_INT_STA_IOPM0_FIFO0_ERR	BIT(0)

#define IOC_FIFO_ERR_INT_STA_EN	0x1cU

#define FIFO_ERR_INT_STA_EN_IOPM7_FIFO1_ERR	BIT(15)

#define FIFO_ERR_INT_STA_EN_IOPM7_FIFO0_ERR	BIT(14)

#define FIFO_ERR_INT_STA_EN_IOPM6_FIFO1_ERR	BIT(13)

#define FIFO_ERR_INT_STA_EN_IOPM6_FIFO0_ERR	BIT(12)

#define FIFO_ERR_INT_STA_EN_IOPM5_FIFO1_ERR	BIT(11)

#define FIFO_ERR_INT_STA_EN_IOPM5_FIFO0_ERR	BIT(10)

#define FIFO_ERR_INT_STA_EN_IOPM4_FIFO1_ERR	BIT(9)

#define FIFO_ERR_INT_STA_EN_IOPM4_FIFO0_ERR	BIT(8)

#define FIFO_ERR_INT_STA_EN_IOPM3_FIFO1_ERR	BIT(7)

#define FIFO_ERR_INT_STA_EN_IOPM3_FIFO0_ERR	BIT(6)

#define FIFO_ERR_INT_STA_EN_IOPM2_FIFO1_ERR	BIT(5)

#define FIFO_ERR_INT_STA_EN_IOPM2_FIFO0_ERR	BIT(4)

#define FIFO_ERR_INT_STA_EN_IOPM1_FIFO1_ERR	BIT(3)

#define FIFO_ERR_INT_STA_EN_IOPM1_FIFO0_ERR	BIT(2)

#define FIFO_ERR_INT_STA_EN_IOPM0_FIFO1_ERR	BIT(1)

#define FIFO_ERR_INT_STA_EN_IOPM0_FIFO0_ERR	BIT(0)

#define IOC_FIFO_COR_ERR_INT_SIG_EN	0x20U

#define FIFO_COR_ERR_INT_SIG_EN_IOPM7_FIFO1_ERR	BIT(15)

#define FIFO_COR_ERR_INT_SIG_EN_IOPM7_FIFO0_ERR	BIT(14)

#define FIFO_COR_ERR_INT_SIG_EN_IOPM6_FIFO1_ERR	BIT(13)

#define FIFO_COR_ERR_INT_SIG_EN_IOPM6_FIFO0_ERR	BIT(12)

#define FIFO_COR_ERR_INT_SIG_EN_IOPM5_FIFO1_ERR	BIT(11)

#define FIFO_COR_ERR_INT_SIG_EN_IOPM5_FIFO0_ERR	BIT(10)

#define FIFO_COR_ERR_INT_SIG_EN_IOPM4_FIFO1_ERR	BIT(9)

#define FIFO_COR_ERR_INT_SIG_EN_IOPM4_FIFO0_ERR	BIT(8)

#define FIFO_COR_ERR_INT_SIG_EN_IOPM3_FIFO1_ERR	BIT(7)

#define FIFO_COR_ERR_INT_SIG_EN_IOPM3_FIFO0_ERR	BIT(6)

#define FIFO_COR_ERR_INT_SIG_EN_IOPM2_FIFO1_ERR	BIT(5)

#define FIFO_COR_ERR_INT_SIG_EN_IOPM2_FIFO0_ERR	BIT(4)

#define FIFO_COR_ERR_INT_SIG_EN_IOPM1_FIFO1_ERR	BIT(3)

#define FIFO_COR_ERR_INT_SIG_EN_IOPM1_FIFO0_ERR	BIT(2)

#define FIFO_COR_ERR_INT_SIG_EN_IOPM0_FIFO1_ERR	BIT(1)

#define FIFO_COR_ERR_INT_SIG_EN_IOPM0_FIFO0_ERR	BIT(0)

#define IOC_FIFO_UNC_ERR_INT_SIG_EN	0x24U

#define FIFO_UNC_ERR_INT_SIG_EN_IOPM7_FIFO1_ERR	BIT(15)

#define FIFO_UNC_ERR_INT_SIG_EN_IOPM7_FIFO0_ERR	BIT(14)

#define FIFO_UNC_ERR_INT_SIG_EN_IOPM6_FIFO1_ERR	BIT(13)

#define FIFO_UNC_ERR_INT_SIG_EN_IOPM6_FIFO0_ERR	BIT(12)

#define FIFO_UNC_ERR_INT_SIG_EN_IOPM5_FIFO1_ERR	BIT(11)

#define FIFO_UNC_ERR_INT_SIG_EN_IOPM5_FIFO0_ERR	BIT(10)

#define FIFO_UNC_ERR_INT_SIG_EN_IOPM4_FIFO1_ERR	BIT(9)

#define FIFO_UNC_ERR_INT_SIG_EN_IOPM4_FIFO0_ERR	BIT(8)

#define FIFO_UNC_ERR_INT_SIG_EN_IOPM3_FIFO1_ERR	BIT(7)

#define FIFO_UNC_ERR_INT_SIG_EN_IOPM3_FIFO0_ERR	BIT(6)

#define FIFO_UNC_ERR_INT_SIG_EN_IOPM2_FIFO1_ERR	BIT(5)

#define FIFO_UNC_ERR_INT_SIG_EN_IOPM2_FIFO0_ERR	BIT(4)

#define FIFO_UNC_ERR_INT_SIG_EN_IOPM1_FIFO1_ERR	BIT(3)

#define FIFO_UNC_ERR_INT_SIG_EN_IOPM1_FIFO0_ERR	BIT(2)

#define FIFO_UNC_ERR_INT_SIG_EN_IOPM0_FIFO1_ERR	BIT(1)

#define FIFO_UNC_ERR_INT_SIG_EN_IOPM0_FIFO0_ERR	BIT(0)

#define IOC_REG_PARITY_ERR_INT_STAT	0x28U

#define REG_PARITY_ERR_INT_STAT_REG_PARITY_ERR	BIT(0)

#define IOC_REG_PARITY_ERR_INT_STAT_EN	0x2cU

#define REG_PARITY_ERR_INT_STAT_EN_REG_PARITY_ERR	BIT(0)

#define IOC_REG_PARITY_ERR_INT_SIG_EN	0x30U

#define REG_PARITY_ERR_INT_SIG_EN_REG_PARITY_ERR	BIT(0)

#define IOC_PRDATAINJ	0x40U

#define PRDATAINJ_ERR_INJ	BIT(0)

#define IOC_PWDATA_INJ	0x44U

#define IOC_PWECC_INJ	0x48U

#define PWECC_INJ_ECC_INJ	BIT(0)

#define PWECC_INJ_ECC_INJ_BW	(7)

#define IOC_INT_ERR_INJ	0x4cU

#define INT_ERR_INJ_GPIO_ASYNC	BIT(3)

#define INT_ERR_INJ_GPIO_SYNC	BIT(2)

#define INT_ERR_INJ_UNC_ERR	BIT(1)

#define INT_ERR_INJ_COR_ERR	BIT(0)

#define IOC_SELFTEST_MODE	0x50U

#define SELFTEST_MODE_EN	BIT(0)

#define IOC_PG0_PATTERN0	0x80U

#define IOC_PG0_PATTERN1	0x84U

#define IOC_PG0_PATTERN2	0x88U

#define IOC_PG0_PATTERN3	0x8cU

#define IOC_PG1_PATTERN0	0x90U

#define IOC_PG1_PATTERN1	0x94U

#define IOC_PG1_PATTERN2	0x98U

#define IOC_PG1_PATTERN3	0x9cU

#define IOC_PG_CFG	0xa0U

#define PG_CFG_PERIOD1	BIT(8)

#define PG_CFG_PERIOD1_BW	(4)

#define PG_CFG_PERIOD0	BIT(4)

#define PG_CFG_PERIOD0_BW	(4)

#define PG_CFG_EN1	BIT(1)

#define PG_CFG_EN0	BIT(0)

#define IOC_DBF_MUX_SEL	0x100U

#define DBF_MUX_SEL_SEL	BIT(0)

#define DBF_MUX_SEL_SEL_BW	(9)

#define IOC_DBF_MUX_SEL_CFG(n)	(0x100U + 12U*(n))
#define IOC_DBF_MUX_SEL_MAX	(16U)

#define IOC_DBF_OVF	0x104U

#define DBF_OVF_NEG	BIT(16)

#define DBF_OVF_NEG_BW	(16)

#define DBF_OVF_POS	BIT(0)

#define DBF_OVF_POS_BW	(16)

#define IOC_DBF_OVF_CFG(n)	(0x104U + 12U*(n))
#define IOC_DBF_OVF_MAX	(16U)

#define IOC_DBF_CFG	0x108U

#define DBF_CFG_NEG_EXP_MODE	BIT(6)

#define DBF_CFG_POS_EXP_MODE	BIT(5)

#define DBF_CFG_NEG_MODE	BIT(3)

#define DBF_CFG_NEG_MODE_BW	(2)

#define DBF_CFG_POS_MODE	BIT(1)

#define DBF_CFG_POS_MODE_BW	(2)

#define DBF_CFG_EN	BIT(0)

#define IOC_DBF_CFG_CFG(n)	(0x108U + 12U*(n))
#define IOC_DBF_CFG_MAX	(16U)

#define IOC_IOEM_MUX_SEL	0x200U

#define IOEM_MUX_SEL_IN1	BIT(16)

#define IOEM_MUX_SEL_IN1_BW	(10)

#define IOEM_MUX_SEL_IN0	BIT(0)

#define IOEM_MUX_SEL_IN0_BW	(10)

#define IOC_IOEM_MUX_SEL_CFG(n)	(0x200U + 16U*(n))
#define IOC_IOEM_MUX_SEL_MAX	(8U)

#define IOC_IOEM_EDGE_DET	0x204U

#define IOEM_EDGE_DET_DET_LEVEL1	BIT(7)

#define IOEM_EDGE_DET_DET_EDGE_SEL1	BIT(5)

#define IOEM_EDGE_DET_DET_EDGE_SEL1_BW	(2)

#define IOEM_EDGE_DET_DET_EDGE_MODE1	BIT(4)

#define IOEM_EDGE_DET_DET_LEVEL0	BIT(3)

#define IOEM_EDGE_DET_DET_EDGE_SEL0	BIT(1)

#define IOEM_EDGE_DET_DET_EDGE_SEL0_BW	(2)

#define IOEM_EDGE_DET_DET_EDGE_MODE0	BIT(0)

#define IOC_IOEM_EDGE_DET_CFG(n)	(0x204U + 16U*(n))
#define IOC_IOEM_EDGE_DET_MAX	(8U)

#define IOC_IOEM_CFG	0x208U

#define IOEM_CFG_WIN_CNT_SMP_OVF	BIT(22)

#define IOEM_CFG_WIN_CNT_SMP_OVF_BW	(4)

#define IOEM_CFG_SYNC_DIS1	BIT(21)

#define IOEM_CFG_SYNC_DIS0	BIT(20)

#define IOEM_CFG_DIFF_CNT_THR	BIT(16)

#define IOEM_CFG_DIFF_CNT_THR_BW	(4)

#define IOEM_CFG_WIN_CNT_OVF	BIT(12)

#define IOEM_CFG_WIN_CNT_OVF_BW	(4)

#define IOEM_CFG_SEG_INC	BIT(1)

#define IOEM_CFG_SEG_INC_BW	(10)

#define IOEM_CFG_IOEM_EN	BIT(0)

#define IOC_IOEM_CFG_CFG(n)	(0x208U + 16U*(n))
#define IOC_IOEM_CFG_MAX	(8U)

#define IOC_IOEM_DIFF_CNT	0x20cU

#define IOEM_DIFF_CNT_DIFF_CUR	BIT(24)

#define IOEM_DIFF_CNT_DIFF_CUR_BW	(5)

#define IOEM_DIFF_CNT_DIFF_MAX	BIT(16)

#define IOEM_DIFF_CNT_DIFF_MAX_BW	(5)

#define IOEM_DIFF_CNT_DIFF_MIN	BIT(8)

#define IOEM_DIFF_CNT_DIFF_MIN_BW	(5)

#define IOEM_DIFF_CNT_DIFF_INIT	BIT(0)

#define IOEM_DIFF_CNT_DIFF_INIT_BW	(5)

#define IOC_IOEM_DIFF_CNT_CFG(n)	(0x20cU + 16U*(n))
#define IOC_IOEM_DIFF_CNT_MAX	(8U)

#define IOC_IOPM_MUX_SEL	0x300U

#define IOPM_MUX_SEL_IN1	BIT(16)

#define IOPM_MUX_SEL_IN1_BW	(10)

#define IOPM_MUX_SEL_IN0	BIT(0)

#define IOPM_MUX_SEL_IN0_BW	(10)

#define IOC_IOPM_MUX_SEL_CFG(n)	(0x300U + 24U*(n))
#define IOC_IOPM_MUX_SEL_MAX	(8U)

#define IOC_IOPM_EDGE_DET	0x304U

#define IOPM_EDGE_DET_DET_LEVEL1	BIT(7)

#define IOPM_EDGE_DET_DET_EDGE_SEL1	BIT(5)

#define IOPM_EDGE_DET_DET_EDGE_SEL1_BW	(2)

#define IOPM_EDGE_DET_DET_EDGE_MODE1	BIT(4)

#define IOPM_EDGE_DET_DET_LEVEL0	BIT(3)

#define IOPM_EDGE_DET_DET_EDGE_SEL0	BIT(1)

#define IOPM_EDGE_DET_DET_EDGE_SEL0_BW	(2)

#define IOPM_EDGE_DET_DET_EDGE_MODE0	BIT(0)

#define IOC_IOPM_EDGE_DET_CFG(n)	(0x304U + 24U*(n))
#define IOC_IOPM_EDGE_DET_MAX	(8U)

#define IOC_IOPM_CFG	0x308U

#define IOPM_CFG_WIN_CNT_SMP_OVF	BIT(24)

#define IOPM_CFG_WIN_CNT_SMP_OVF_BW	(4)

#define IOPM_CFG_PDT_LEVEL1	BIT(23)

#define IOPM_CFG_PDT_LEVEL0	BIT(22)

#define IOPM_CFG_SYNC_DIS1	BIT(21)

#define IOPM_CFG_SYNC_DIS0	BIT(20)

#define IOPM_CFG_DIFF_CNT_THR	BIT(16)

#define IOPM_CFG_DIFF_CNT_THR_BW	(4)

#define IOPM_CFG_WIN_CNT_OVF	BIT(12)

#define IOPM_CFG_WIN_CNT_OVF_BW	(4)

#define IOPM_CFG_SEG_INC	BIT(1)

#define IOPM_CFG_SEG_INC_BW	(10)

#define IOPM_CFG_IOPM_EN	BIT(0)

#define IOC_IOPM_CFG_CFG(n)	(0x308U + 24U*(n))
#define IOC_IOPM_CFG_MAX	(8U)

#define IOC_IOPM_PDT_THR	0x30cU

#define IOC_IOPM_PDT_THR_CFG(n)	(0x30cU + 24U*(n))
#define IOC_IOPM_PDT_THR_MAX	(8U)

#define IOC_IOPM_DIFF_CNT	0x310U

#define IOPM_DIFF_CNT_DIFF_CUR	BIT(24)

#define IOPM_DIFF_CNT_DIFF_CUR_BW	(5)

#define IOPM_DIFF_CNT_DIFF_MAX	BIT(16)

#define IOPM_DIFF_CNT_DIFF_MAX_BW	(5)

#define IOPM_DIFF_CNT_DIFF_MIN	BIT(8)

#define IOPM_DIFF_CNT_DIFF_MIN_BW	(5)

#define IOPM_DIFF_CNT_DIFF_INIT	BIT(0)

#define IOPM_DIFF_CNT_DIFF_INIT_BW	(5)

#define IOC_IOPM_DIFF_CNT_CFG(n)	(0x310U + 24U*(n))
#define IOC_IOPM_DIFF_CNT_MAX	(8U)

#define IOC_IOPM_FIFO_STATUS	0x314U

#define IOPM_FIFO_STATUS_FIFO1_ENTRIES	BIT(8)

#define IOPM_FIFO_STATUS_FIFO1_ENTRIES_BW	(4)

#define IOPM_FIFO_STATUS_FIFO1_FULL	BIT(7)

#define IOPM_FIFO_STATUS_FIFO1_EMPTY	BIT(6)

#define IOPM_FIFO_STATUS_FIFO0_ENTRIES	BIT(2)

#define IOPM_FIFO_STATUS_FIFO0_ENTRIES_BW	(4)

#define IOPM_FIFO_STATUS_FIFO0_FULL	BIT(1)

#define IOPM_FIFO_STATUS_FIFO0_EMPTY	BIT(0)

#define IOC_IOPM_FIFO_STATUS_CFG(n)	(0x314U + 24U*(n))
#define IOC_IOPM_FIFO_STATUS_MAX	(8U)

#define IOC_SF_IOS	0x400U

#define SF_IOS_MIRROR_OE	BIT(5)

#define SF_IOS_MIRROR_DO	BIT(4)

#define SF_IOS_MIRROR_DI	BIT(3)

#define SF_IOS_PAD_OE	BIT(2)

#define SF_IOS_PAD_DO	BIT(1)

#define SF_IOS_PAD_DI	BIT(0)

#define IOC_SF_IOS_CFG(n)	(0x400U + 4U*(n))
#define IOC_SF_IOS_MAX	(136U)

#define IOC_IOS	0x640U

#define IOS_PAD_OE	BIT(2)

#define IOS_PAD_DO	BIT(1)

#define IOS_PAD_DI	BIT(0)

#define IOC_IOS_CFG(n)	(0x640U + 4U*(n))
#define IOC_IOS_MAX	(89U)

#define IOC_IOS_STA_CFG(n)	(0x800U + 4U*(n))
#define IOC_IOS_DI_VCFG(n)	(0x820U + 4U*(n))
#define IOC_IOS_DO_VCFG(n)	(0x840U + 4U*(n))
#define IOC_IOS_OE_VCFG(n)	(0x860U + 4U*(n))

#define IOC_IO_STA_CHECK_EN_0	0x800U

#define IOC_IO_STA_CHECK_EN_1	0x804U

#define IOC_IO_STA_CHECK_EN_2	0x808U

#define IOC_IO_STA_CHECK_EN_3	0x80cU

#define IOC_IO_STA_CHECK_EN_4	0x810U

#define IOC_IO_STA_CHECK_EN_5	0x814U

#define IOC_IO_STA_CHECK_EN_6	0x818U

#define IOC_IO_STA_CHECK_EN_7	0x81cU

#define IO_STA_CHECK_EN_7_EN	BIT(0)

#define IOC_IO_STA_DI_CHECK_VAL_0	0x820U

#define IOC_IO_STA_DI_CHECK_VAL_1	0x824U

#define IOC_IO_STA_DI_CHECK_VAL_2	0x828U

#define IOC_IO_STA_DI_CHECK_VAL_3	0x82cU

#define IOC_IO_STA_DI_CHECK_VAL_4	0x830U

#define IOC_IO_STA_DI_CHECK_VAL_5	0x834U

#define IOC_IO_STA_DI_CHECK_VAL_6	0x838U

#define IOC_IO_STA_DI_CHECK_VAL_7	0x83cU

#define IO_STA_DI_CHECK_VAL_7_VAL	BIT(0)

#define IOC_IO_STA_DO_CHECK_VAL_0	0x840U

#define IOC_IO_STA_DO_CHECK_VAL_1	0x844U

#define IOC_IO_STA_DO_CHECK_VAL_2	0x848U

#define IOC_IO_STA_DO_CHECK_VAL_3	0x84cU

#define IOC_IO_STA_DO_CHECK_VAL_4	0x850U

#define IOC_IO_STA_DO_CHECK_VAL_5	0x854U

#define IOC_IO_STA_DO_CHECK_VAL_6	0x858U

#define IOC_IO_STA_DO_CHECK_VAL_7	0x85cU

#define IO_STA_DO_CHECK_VAL_7_VAL	BIT(0)

#define IOC_IO_STA_OE_CHECK_VAL_0	0x860U

#define IOC_IO_STA_OE_CHECK_VAL_1	0x864U

#define IOC_IO_STA_OE_CHECK_VAL_2	0x868U

#define IOC_IO_STA_OE_CHECK_VAL_3	0x86cU

#define IOC_IO_STA_OE_CHECK_VAL_4	0x870U

#define IOC_IO_STA_OE_CHECK_VAL_5	0x874U

#define IOC_IO_STA_OE_CHECK_VAL_6	0x878U

#define IOC_IO_STA_OE_CHECK_VAL_7	0x87cU

#define IO_STA_OE_CHECK_VAL_7_VAL	BIT(0)

#define IOC_IO_STA_GLB_CHECK_EN	0x880U

#define IO_STA_GLB_CHECK_EN_DELAY	BIT(16)

#define IO_STA_GLB_CHECK_EN_DELAY_BW	(16)

#define IO_STA_GLB_CHECK_EN_EN	BIT(0)

#define IOC_GPIO_SINT_EN	0x900U

#define IOC_GPIO_SINT_MASK	0x904U

#define IOC_GPIO_SINT_TYPE	0x908U

#define IOC_GPIO_SINT_POL	0x90cU

#define IOC_GPIO_SINT_BOE	0x910U

#define IOC_GPIO_SINT_STATUS	0x914U

#define IOC_GPIO_SINT_STATUS_UNMASK	0x918U

#define IOC_GPIO_SINT_EDGE_CLR	0x91cU

#define GPIO_SINT_EDGE_CLR_INT_CLR31	BIT(31)

#define GPIO_SINT_EDGE_CLR_INT_CLR30	BIT(30)

#define GPIO_SINT_EDGE_CLR_INT_CLR29	BIT(29)

#define GPIO_SINT_EDGE_CLR_INT_CLR28	BIT(28)

#define GPIO_SINT_EDGE_CLR_INT_CLR27	BIT(27)

#define GPIO_SINT_EDGE_CLR_INT_CLR26	BIT(26)

#define GPIO_SINT_EDGE_CLR_INT_CLR25	BIT(25)

#define GPIO_SINT_EDGE_CLR_INT_CLR24	BIT(24)

#define GPIO_SINT_EDGE_CLR_INT_CLR23	BIT(23)

#define GPIO_SINT_EDGE_CLR_INT_CLR22	BIT(22)

#define GPIO_SINT_EDGE_CLR_INT_CLR21	BIT(21)

#define GPIO_SINT_EDGE_CLR_INT_CLR20	BIT(20)

#define GPIO_SINT_EDGE_CLR_INT_CLR19	BIT(19)

#define GPIO_SINT_EDGE_CLR_INT_CLR18	BIT(18)

#define GPIO_SINT_EDGE_CLR_INT_CLR17	BIT(17)

#define GPIO_SINT_EDGE_CLR_INT_CLR16	BIT(16)

#define GPIO_SINT_EDGE_CLR_INT_CLR15	BIT(15)

#define GPIO_SINT_EDGE_CLR_INT_CLR14	BIT(14)

#define GPIO_SINT_EDGE_CLR_INT_CLR13	BIT(13)

#define GPIO_SINT_EDGE_CLR_INT_CLR12	BIT(12)

#define GPIO_SINT_EDGE_CLR_INT_CLR11	BIT(11)

#define GPIO_SINT_EDGE_CLR_INT_CLR10	BIT(10)

#define GPIO_SINT_EDGE_CLR_INT_CLR9	BIT(9)

#define GPIO_SINT_EDGE_CLR_INT_CLR8	BIT(8)

#define GPIO_SINT_EDGE_CLR_INT_CLR7	BIT(7)

#define GPIO_SINT_EDGE_CLR_INT_CLR6	BIT(6)

#define GPIO_SINT_EDGE_CLR_INT_CLR5	BIT(5)

#define GPIO_SINT_EDGE_CLR_INT_CLR4	BIT(4)

#define GPIO_SINT_EDGE_CLR_INT_CLR3	BIT(3)

#define GPIO_SINT_EDGE_CLR_INT_CLR2	BIT(2)

#define GPIO_SINT_EDGE_CLR_INT_CLR1	BIT(1)

#define GPIO_SINT_EDGE_CLR_INT_CLR0	BIT(0)

#define IOC_GPIO_AINT_EN	0x920U

#define IOC_GPIO_AINT_MASK	0x924U

#define IOC_GPIO_AINT_TYPE	0x928U

#define IOC_GPIO_AINT_POL	0x92cU

#define IOC_GPIO_AINT_BOE	0x930U

#define IOC_GPIO_AINT_STATUS	0x934U

#define IOC_GPIO_AINT_STATUS_UNMASK	0x938U

#define IOC_GPIO_AINT_EDGE_CLR	0x93cU

#define GPIO_AINT_EDGE_CLR_INT_CLR31	BIT(31)

#define GPIO_AINT_EDGE_CLR_INT_CLR30	BIT(30)

#define GPIO_AINT_EDGE_CLR_INT_CLR29	BIT(29)

#define GPIO_AINT_EDGE_CLR_INT_CLR28	BIT(28)

#define GPIO_AINT_EDGE_CLR_INT_CLR27	BIT(27)

#define GPIO_AINT_EDGE_CLR_INT_CLR26	BIT(26)

#define GPIO_AINT_EDGE_CLR_INT_CLR25	BIT(25)

#define GPIO_AINT_EDGE_CLR_INT_CLR24	BIT(24)

#define GPIO_AINT_EDGE_CLR_INT_CLR23	BIT(23)

#define GPIO_AINT_EDGE_CLR_INT_CLR22	BIT(22)

#define GPIO_AINT_EDGE_CLR_INT_CLR21	BIT(21)

#define GPIO_AINT_EDGE_CLR_INT_CLR20	BIT(20)

#define GPIO_AINT_EDGE_CLR_INT_CLR19	BIT(19)

#define GPIO_AINT_EDGE_CLR_INT_CLR18	BIT(18)

#define GPIO_AINT_EDGE_CLR_INT_CLR17	BIT(17)

#define GPIO_AINT_EDGE_CLR_INT_CLR16	BIT(16)

#define GPIO_AINT_EDGE_CLR_INT_CLR15	BIT(15)

#define GPIO_AINT_EDGE_CLR_INT_CLR14	BIT(14)

#define GPIO_AINT_EDGE_CLR_INT_CLR13	BIT(13)

#define GPIO_AINT_EDGE_CLR_INT_CLR12	BIT(12)

#define GPIO_AINT_EDGE_CLR_INT_CLR11	BIT(11)

#define GPIO_AINT_EDGE_CLR_INT_CLR10	BIT(10)

#define GPIO_AINT_EDGE_CLR_INT_CLR9	BIT(9)

#define GPIO_AINT_EDGE_CLR_INT_CLR8	BIT(8)

#define GPIO_AINT_EDGE_CLR_INT_CLR7	BIT(7)

#define GPIO_AINT_EDGE_CLR_INT_CLR6	BIT(6)

#define GPIO_AINT_EDGE_CLR_INT_CLR5	BIT(5)

#define GPIO_AINT_EDGE_CLR_INT_CLR4	BIT(4)

#define GPIO_AINT_EDGE_CLR_INT_CLR3	BIT(3)

#define GPIO_AINT_EDGE_CLR_INT_CLR2	BIT(2)

#define GPIO_AINT_EDGE_CLR_INT_CLR1	BIT(1)

#define GPIO_AINT_EDGE_CLR_INT_CLR0	BIT(0)

#endif /* IOC_REG_E3_H */
