library ieee;
use ieee.std_logic_1164.all;

entity dff is
	port(D, clk, set, rst: in std_logic;
		Q: out std_logic);
end dff;

architecture sequential of dff is
begin
	process(clk, set, rst)
	begin
		if rising_edge(clk) then
			if rst = '1' then
				Q <= '0';
			elsif set = '1' then
				Q <= '1';
			else
				Q <= D;
			end if;
		end if;
	end process;
end sequential;
