#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jun 10 18:05:12 2023
# Process ID: 45560
# Current directory: E:/NanoProcessorUpgraded
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent45124 E:\NanoProcessorUpgraded\Nano Processor.xpr
# Log file: E:/NanoProcessorUpgraded/vivado.log
# Journal file: E:/NanoProcessorUpgraded\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/NanoProcessorUpgraded/Nano Processor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.918 ; gain = 227.953
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2336290a19254460a9c4c30458859528 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_processor_behav xil_defaultlib.TB_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_processor_behav -key {Behavioral:sim_1:Functional:TB_processor} -tclbatch {TB_processor.tcl} -view {E:/NanoProcessorUpgraded/TB_processor_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/NanoProcessorUpgraded/TB_processor_behav.wcfg
source TB_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/NanoProcessorUpgraded/Nano Processor.runs/synth_1

launch_runs synth_1 -jobs 8
[Sat Jun 10 18:07:26 2023] Launched synth_1...
Run output will be captured here: E:/NanoProcessorUpgraded/Nano Processor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Jun 10 18:07:58 2023] Launched impl_1...
Run output will be captured here: E:/NanoProcessorUpgraded/Nano Processor.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jun 10 18:08:53 2023] Launched impl_1...
Run output will be captured here: E:/NanoProcessorUpgraded/Nano Processor.runs/impl_1/runme.log
close [ open {E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/AND_bitwise.vhd} w ]
add_files {{E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/AND_bitwise.vhd}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {E:/NanoProcessorUpgraded/Nano Processor.srcs/sim_1/new/TB_AND_bitwise.vhd} w ]
add_files -fileset sim_1 {{E:/NanoProcessorUpgraded/Nano Processor.srcs/sim_1/new/TB_AND_bitwise.vhd}}
update_compile_order -fileset sim_1
set_property top TB_AND_bitwise [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_AND_bitwise' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_AND_bitwise_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/AND_bitwise.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AND_bitwise
INFO: [VRFC 10-163] Analyzing VHDL file "E:/NanoProcessorUpgraded/Nano Processor.srcs/sim_1/new/TB_AND_bitwise.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_AND_bitwise
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2336290a19254460a9c4c30458859528 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_AND_bitwise_behav xil_defaultlib.TB_AND_bitwise -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.AND_bitwise [and_bitwise_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_and_bitwise
Built simulation snapshot TB_AND_bitwise_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/NanoProcessorUpgraded/Nano -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "E:/NanoProcessorUpgraded/Nano" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sat Jun 10 18:20:29 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_AND_bitwise_behav -key {Behavioral:sim_1:Functional:TB_AND_bitwise} -tclbatch {TB_AND_bitwise.tcl} -view {E:/NanoProcessorUpgraded/TB_processor_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/NanoProcessorUpgraded/TB_processor_behav.wcfg
WARNING: Simulation object /TB_processor/Clk was not found in the design.
WARNING: Simulation object /TB_processor/Reset was not found in the design.
WARNING: Simulation object /TB_processor/Zero was not found in the design.
WARNING: Simulation object /TB_processor/overflow was not found in the design.
WARNING: Simulation object /TB_processor/segment_out was not found in the design.
WARNING: Simulation object /TB_processor/reg_out was not found in the design.
WARNING: Simulation object /TB_processor/UUT/Programcounter/Q was not found in the design.
WARNING: Simulation object /TB_processor/UUT/Registerbank/reg_2/Q was not found in the design.
WARNING: Simulation object /TB_processor/UUT/Instruction_Deco/Instr was not found in the design.
source TB_AND_bitwise.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_AND_bitwise_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {TB_processor_behav.wcfg}
TB_processor_behav.wcfg
add_wave {{/TB_AND_bitwise/A}} {{/TB_AND_bitwise/B}} {{/TB_AND_bitwise/o}} 
save_wave_config {E:/NanoProcessorUpgraded/TB_processor_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_AND_bitwise' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_AND_bitwise_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2336290a19254460a9c4c30458859528 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_AND_bitwise_behav xil_defaultlib.TB_AND_bitwise -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_AND_bitwise_behav -key {Behavioral:sim_1:Functional:TB_AND_bitwise} -tclbatch {TB_AND_bitwise.tcl} -view {E:/NanoProcessorUpgraded/TB_processor_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/NanoProcessorUpgraded/TB_processor_behav.wcfg
source TB_AND_bitwise.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_AND_bitwise_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
set_property top TB_processor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2336290a19254460a9c4c30458859528 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_processor_behav xil_defaultlib.TB_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1_bit_4 [mux_8_to_1_bit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4_by_4 [multiplier_4_by_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Left_Bit_shift [left_bit_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Right_Bit_shift [right_bit_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.AND_bitwise [and_bitwise_default]
Compiling architecture behavioral of entity xil_defaultlib.Sub_Add_4_bit [sub_add_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_bit_3 [adder_bit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1_bit_3 [mux_2_to_1_bit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7_segment [lut_16_7_segment_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_processor
Built simulation snapshot TB_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_processor_behav -key {Behavioral:sim_1:Functional:TB_processor} -tclbatch {TB_processor.tcl} -view {E:/NanoProcessorUpgraded/TB_processor_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/NanoProcessorUpgraded/TB_processor_behav.wcfg
WARNING: Simulation object /TB_AND_bitwise/A was not found in the design.
WARNING: Simulation object /TB_AND_bitwise/B was not found in the design.
WARNING: Simulation object /TB_AND_bitwise/o was not found in the design.
source TB_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {TB_processor_behav.wcfg}
TB_processor_behav.wcfg
add_wave {{/TB_processor/Clk}} {{/TB_processor/Reset}} {{/TB_processor/Zero}} {{/TB_processor/overflow}} {{/TB_processor/segment_out}} {{/TB_processor/reg_out}} 
save_wave_config {E:/NanoProcessorUpgraded/TB_processor_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2336290a19254460a9c4c30458859528 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_processor_behav xil_defaultlib.TB_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_processor_behav -key {Behavioral:sim_1:Functional:TB_processor} -tclbatch {TB_processor.tcl} -view {E:/NanoProcessorUpgraded/TB_processor_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/NanoProcessorUpgraded/TB_processor_behav.wcfg
source TB_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2336290a19254460a9c4c30458859528 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_processor_behav xil_defaultlib.TB_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1_bit_4 [mux_8_to_1_bit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4_by_4 [multiplier_4_by_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Left_Bit_shift [left_bit_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Right_Bit_shift [right_bit_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.AND_bitwise [and_bitwise_default]
Compiling architecture behavioral of entity xil_defaultlib.Sub_Add_4_bit [sub_add_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_bit_3 [adder_bit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1_bit_3 [mux_2_to_1_bit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7_segment [lut_16_7_segment_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_processor
Built simulation snapshot TB_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_processor_behav -key {Behavioral:sim_1:Functional:TB_processor} -tclbatch {TB_processor.tcl} -view {E:/NanoProcessorUpgraded/TB_processor_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/NanoProcessorUpgraded/TB_processor_behav.wcfg
source TB_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2336290a19254460a9c4c30458859528 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_processor_behav xil_defaultlib.TB_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1_bit_4 [mux_8_to_1_bit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4_by_4 [multiplier_4_by_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Left_Bit_shift [left_bit_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Right_Bit_shift [right_bit_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.AND_bitwise [and_bitwise_default]
Compiling architecture behavioral of entity xil_defaultlib.Sub_Add_4_bit [sub_add_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_bit_3 [adder_bit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1_bit_3 [mux_2_to_1_bit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7_segment [lut_16_7_segment_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_processor
Built simulation snapshot TB_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_processor_behav -key {Behavioral:sim_1:Functional:TB_processor} -tclbatch {TB_processor.tcl} -view {E:/NanoProcessorUpgraded/TB_processor_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/NanoProcessorUpgraded/TB_processor_behav.wcfg
source TB_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {TB_processor_behav.wcfg}
TB_processor_behav.wcfg
add_wave {{/TB_processor/UUT/Instruction_Deco/L_sel}} 
save_wave_config {E:/NanoProcessorUpgraded/TB_processor_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2336290a19254460a9c4c30458859528 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_processor_behav xil_defaultlib.TB_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_processor_behav -key {Behavioral:sim_1:Functional:TB_processor} -tclbatch {TB_processor.tcl} -view {E:/NanoProcessorUpgraded/TB_processor_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/NanoProcessorUpgraded/TB_processor_behav.wcfg
source TB_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2336290a19254460a9c4c30458859528 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_processor_behav xil_defaultlib.TB_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1_bit_4 [mux_8_to_1_bit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4_by_4 [multiplier_4_by_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Left_Bit_shift [left_bit_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Right_Bit_shift [right_bit_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.AND_bitwise [and_bitwise_default]
Compiling architecture behavioral of entity xil_defaultlib.Sub_Add_4_bit [sub_add_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_bit_3 [adder_bit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1_bit_3 [mux_2_to_1_bit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7_segment [lut_16_7_segment_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_processor
Built simulation snapshot TB_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_processor_behav -key {Behavioral:sim_1:Functional:TB_processor} -tclbatch {TB_processor.tcl} -view {E:/NanoProcessorUpgraded/TB_processor_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/NanoProcessorUpgraded/TB_processor_behav.wcfg
source TB_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2336290a19254460a9c4c30458859528 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_processor_behav xil_defaultlib.TB_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1_bit_4 [mux_8_to_1_bit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4_by_4 [multiplier_4_by_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Left_Bit_shift [left_bit_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Right_Bit_shift [right_bit_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.AND_bitwise [and_bitwise_default]
Compiling architecture behavioral of entity xil_defaultlib.Sub_Add_4_bit [sub_add_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_bit_3 [adder_bit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1_bit_3 [mux_2_to_1_bit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7_segment [lut_16_7_segment_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_processor
Built simulation snapshot TB_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_processor_behav -key {Behavioral:sim_1:Functional:TB_processor} -tclbatch {TB_processor.tcl} -view {E:/NanoProcessorUpgraded/TB_processor_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/NanoProcessorUpgraded/TB_processor_behav.wcfg
source TB_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1106.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2336290a19254460a9c4c30458859528 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_processor_behav xil_defaultlib.TB_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1_bit_4 [mux_8_to_1_bit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4_by_4 [multiplier_4_by_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Left_Bit_shift [left_bit_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Right_Bit_shift [right_bit_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.AND_bitwise [and_bitwise_default]
Compiling architecture behavioral of entity xil_defaultlib.Sub_Add_4_bit [sub_add_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_bit_3 [adder_bit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1_bit_3 [mux_2_to_1_bit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7_segment [lut_16_7_segment_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_processor
Built simulation snapshot TB_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/NanoProcessorUpgraded/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_processor_behav -key {Behavioral:sim_1:Functional:TB_processor} -tclbatch {TB_processor.tcl} -view {E:/NanoProcessorUpgraded/TB_processor_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/NanoProcessorUpgraded/TB_processor_behav.wcfg
source TB_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Processor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1222.426 ; gain = 114.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Processor' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Processor.vhd:48]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'slow_down_clock' of component 'Slow_Clk' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Processor.vhd:190]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Slow_Clk.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Slow_Clk.vhd:38]
INFO: [Synth 8-3491] module 'Program_counter' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Program_counter.vhd:34' bound to instance 'Programcounter' of component 'Program_counter' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Processor.vhd:197]
INFO: [Synth 8-638] synthesizing module 'Program_counter' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Program_counter.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF_0' of component 'D_FF' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Program_counter.vhd:59]
INFO: [Synth 8-638] synthesizing module 'D_FF' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF_1' of component 'D_FF' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Program_counter.vhd:67]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF_2' of component 'D_FF' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Program_counter.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'Program_counter' (3#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Program_counter.vhd:41]
INFO: [Synth 8-3491] module 'reg_bank' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/reg_bank.vhd:34' bound to instance 'Registerbank' of component 'reg_bank' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Processor.vhd:205]
INFO: [Synth 8-638] synthesizing module 'reg_bank' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/reg_bank.vhd:51]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'decoder' of component 'Decoder_3_to_8' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/reg_bank.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Decoder_3_to_8.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (4#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Decoder_3_to_8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (5#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'reg' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg_1' of component 'reg' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/reg_bank.vhd:103]
INFO: [Synth 8-638] synthesizing module '\reg ' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module '\reg ' (6#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'reg' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg_2' of component 'reg' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/reg_bank.vhd:112]
INFO: [Synth 8-3491] module 'reg' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg_3' of component 'reg' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/reg_bank.vhd:120]
INFO: [Synth 8-3491] module 'reg' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg_4' of component 'reg' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/reg_bank.vhd:128]
INFO: [Synth 8-3491] module 'reg' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg_5' of component 'reg' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/reg_bank.vhd:136]
INFO: [Synth 8-3491] module 'reg' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg_6' of component 'reg' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/reg_bank.vhd:144]
INFO: [Synth 8-3491] module 'reg' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'reg_7' of component 'reg' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/reg_bank.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'reg_bank' (7#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/reg_bank.vhd:51]
INFO: [Synth 8-3491] module 'Mux_8_to_1_bit_4' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_8_to_1_bit_4_0' of component 'Mux_8_to_1_bit_4' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Processor.vhd:226]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_bit_4' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_8_way_4_bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_0' of component 'Mux_8_to_1' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_8_way_4_bit.vhd:56]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decode_3_to_8_0' of component 'Decoder_3_to_8' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_8_to_1.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (8#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_1' of component 'Mux_8_to_1' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_8_way_4_bit.vhd:69]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_2' of component 'Mux_8_to_1' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_8_way_4_bit.vhd:82]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_3' of component 'Mux_8_to_1' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_8_way_4_bit.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_bit_4' (9#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_8_way_4_bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_to_1_bit_4' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_8_to_1_bit_4_1' of component 'Mux_8_to_1_bit_4' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Processor.vhd:240]
INFO: [Synth 8-3491] module 'Multiplier_4_by_4' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Multiplicater.vhd:34' bound to instance 'Multiplier' of component 'Multiplier_4_by_4' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Processor.vhd:254]
INFO: [Synth 8-638] synthesizing module 'Multiplier_4_by_4' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Multiplicater.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Multiplicater.vhd:67]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:52]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (10#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FA' (11#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Multiplicater.vhd:74]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Multiplicater.vhd:81]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Multiplicater.vhd:88]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_4' of component 'FA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Multiplicater.vhd:101]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_5' of component 'FA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Multiplicater.vhd:108]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_6' of component 'FA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Multiplicater.vhd:115]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_7' of component 'FA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Multiplicater.vhd:122]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_8' of component 'FA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Multiplicater.vhd:135]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_9' of component 'FA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Multiplicater.vhd:142]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_10' of component 'FA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Multiplicater.vhd:149]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_11' of component 'FA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Multiplicater.vhd:156]
WARNING: [Synth 8-3848] Net C8 in module/entity Multiplier_4_by_4 does not have driver. [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Multiplicater.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_4_by_4' (12#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Multiplicater.vhd:41]
INFO: [Synth 8-3491] module 'Left_Bit_shift' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Left_Bit_shift.vhd:34' bound to instance 'Left_shift' of component 'Left_Bit_shift' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Processor.vhd:261]
INFO: [Synth 8-638] synthesizing module 'Left_Bit_shift' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Left_Bit_shift.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Left_Bit_shift' (13#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Left_Bit_shift.vhd:39]
INFO: [Synth 8-3491] module 'Right_Bit_shift' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Right_Bit_shift.vhd:34' bound to instance 'Right_shift' of component 'Right_Bit_shift' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Processor.vhd:266]
INFO: [Synth 8-638] synthesizing module 'Right_Bit_shift' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Right_Bit_shift.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Right_Bit_shift' (14#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Right_Bit_shift.vhd:39]
INFO: [Synth 8-3491] module 'AND_bitwise' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/AND_bitwise.vhd:34' bound to instance 'bitwise_and' of component 'AND_bitwise' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Processor.vhd:272]
INFO: [Synth 8-638] synthesizing module 'AND_bitwise' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/AND_bitwise.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'AND_bitwise' (15#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/AND_bitwise.vhd:40]
INFO: [Synth 8-3491] module 'Sub_Add_4_bit' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Sub_Add_4_bit.vhd:34' bound to instance 'Sub_Adder' of component 'Sub_Add_4_bit' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Processor.vhd:279]
INFO: [Synth 8-638] synthesizing module 'Sub_Add_4_bit' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Sub_Add_4_bit.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Sub_Add_4_bit.vhd:65]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Sub_Add_4_bit.vhd:71]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Sub_Add_4_bit.vhd:77]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Sub_Add_4_bit.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'Sub_Add_4_bit' (16#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Sub_Add_4_bit.vhd:44]
INFO: [Synth 8-3491] module 'Adder_bit_3' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Adder_bit_3.vhd:34' bound to instance 'Adder_3_bit' of component 'Adder_bit_3' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Processor.vhd:289]
INFO: [Synth 8-638] synthesizing module 'Adder_bit_3' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Adder_bit_3.vhd:39]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Adder_bit_3.vhd:52]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Adder_bit_3.vhd:61]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Adder_bit_3.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Adder_bit_3' (17#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Adder_bit_3.vhd:39]
INFO: [Synth 8-3491] module 'Mux_8_to_1_bit_4' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_8_to_1_bit_4_L_SEL' of component 'Mux_8_to_1_bit_4' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Processor.vhd:305]
INFO: [Synth 8-3491] module 'Mux_2_to_1_bit_3' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_2_to_1_bit_3.vhd:34' bound to instance 'Mux_2_to_1_bit_3_0' of component 'Mux_2_to_1_bit_3' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Processor.vhd:321]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_bit_3' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_2_to_1_bit_3.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_0' of component 'Mux_2_to_1' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_2_to_1_bit_3.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_2_to_1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1' (18#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_2_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_1' of component 'Mux_2_to_1' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_2_to_1_bit_3.vhd:55]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_2' of component 'Mux_2_to_1' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_2_to_1_bit_3.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_bit_3' (19#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Mux_2_to_1_bit_3.vhd:41]
INFO: [Synth 8-3491] module 'ROM' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/ROM.vhd:35' bound to instance 'Program_Rom' of component 'ROM' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Processor.vhd:327]
INFO: [Synth 8-638] synthesizing module 'ROM' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/ROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ROM' (20#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/ROM.vhd:40]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_Deco' of component 'Instruction_Decoder' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Processor.vhd:337]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_0' of component 'Decoder_3_to_8' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (21#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd:49]
INFO: [Synth 8-3491] module 'LUT_16_7_segment' declared at 'E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/LUT_16_7.vhd:37' bound to instance 'Seven_segment' of component 'LUT_16_7_segment' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Processor.vhd:353]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7_segment' [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/LUT_16_7.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7_segment' (22#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/LUT_16_7.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Processor' (23#1) [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Processor.vhd:48]
WARNING: [Synth 8-3917] design Processor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Processor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Processor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Processor has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Right_Bit_shift has unconnected port I[0]
WARNING: [Synth 8-3331] design Left_Bit_shift has unconnected port I[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1266.410 ; gain = 158.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin FA_7:C_in to constant 0 [E:/NanoProcessorUpgraded/Nano Processor.srcs/sources_1/new/Multiplicater.vhd:122]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1266.410 ; gain = 158.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1266.410 ; gain = 158.840
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/NanoProcessorUpgraded/Basys3Labs.xdc]
Finished Parsing XDC File [E:/NanoProcessorUpgraded/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1605.992 ; gain = 498.422
110 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1605.992 ; gain = 498.422
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 10 18:57:22 2023...
