# SHA-1-Hardware-Accelerator
Design and Implementation of a SHA-1 Hardware Accelerator using System Verilog and C on NIOS II
