INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/Lab_2_Multiplier/FullAdder_TopAdder_Multiplier/FullAdder_TopAdder_Multiplier.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/Lab_2_Multiplier/FullAdder_TopAdder_Multiplier/FullAdder_TopAdder_Multiplier.srcs/sources_1/new/top_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/Lab_2_Multiplier/FullAdder_TopAdder_Multiplier/FullAdder_TopAdder_Multiplier.srcs/sim_1/new/tb_fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IIITD/ELD_LABs/Lab_2_Multiplier/FullAdder_TopAdder_Multiplier/FullAdder_TopAdder_Multiplier.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
