#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12bf04080 .scope module, "tb_lfsr" "tb_lfsr" 2 2;
 .timescale -9 -9;
P_0x6000012fc000 .param/l "n" 1 2 4, +C4<00000000000000000000000000001000>;
P_0x6000012fc040 .param/l "t" 1 2 3, +C4<00000000000000000000000000001010>;
v0x600000efc6c0_0 .var "clk", 0 0;
v0x600000efc750_0 .var "rst", 0 0;
v0x600000efc7e0_0 .net "z", 1 8, L_0x6000017fc1c0;  1 drivers
E_0x6000029fc080 .event anyedge, v0x600000efc510_0;
S_0x12bf041f0 .scope module, "DUT" "lfsr" 2 14, 3 6 0, S_0x12bf04080;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "z";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
P_0x6000029fc0c0 .param/l "n" 0 3 6, +C4<00000000000000000000000000001000>;
L_0x6000017fc070 .functor XOR 1, L_0x600000dfc000, L_0x600000dfc0a0, C4<0>, C4<0>;
L_0x6000017fc0e0 .functor XOR 1, L_0x6000017fc070, L_0x600000dfc140, C4<0>, C4<0>;
L_0x6000017fc150 .functor XOR 1, L_0x6000017fc0e0, L_0x600000dfc1e0, C4<0>, C4<0>;
L_0x6000017fc1c0 .functor BUFZ 8, v0x600000efc630_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600000efc000_0 .net *"_ivl_1", 0 0, L_0x600000dfc000;  1 drivers
v0x600000efc090_0 .net *"_ivl_11", 0 0, L_0x600000dfc1e0;  1 drivers
v0x600000efc120_0 .net *"_ivl_3", 0 0, L_0x600000dfc0a0;  1 drivers
v0x600000efc1b0_0 .net *"_ivl_4", 0 0, L_0x6000017fc070;  1 drivers
v0x600000efc240_0 .net *"_ivl_7", 0 0, L_0x600000dfc140;  1 drivers
v0x600000efc2d0_0 .net *"_ivl_8", 0 0, L_0x6000017fc0e0;  1 drivers
v0x600000efc360_0 .net "clk", 0 0, v0x600000efc6c0_0;  1 drivers
v0x600000efc3f0_0 .net "rst", 0 0, v0x600000efc750_0;  1 drivers
v0x600000efc480_0 .net "shift", 0 0, L_0x6000017fc150;  1 drivers
v0x600000efc510_0 .net "z", 1 8, L_0x6000017fc1c0;  alias, 1 drivers
v0x600000efc5a0_0 .var "z_nxt", 1 8;
v0x600000efc630_0 .var "z_reg", 1 8;
E_0x6000029fc140 .event anyedge, v0x600000efc630_0, v0x600000efc480_0;
E_0x6000029fc180 .event posedge, v0x600000efc360_0;
L_0x600000dfc000 .part v0x600000efc630_0, 0, 1;
L_0x600000dfc0a0 .part v0x600000efc630_0, 2, 1;
L_0x600000dfc140 .part v0x600000efc630_0, 3, 1;
L_0x600000dfc1e0 .part v0x600000efc630_0, 4, 1;
    .scope S_0x12bf041f0;
T_0 ;
    %wait E_0x6000029fc180;
    %load/vec4 v0x600000efc3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x600000efc630_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600000efc5a0_0;
    %assign/vec4 v0x600000efc630_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12bf041f0;
T_1 ;
    %wait E_0x6000029fc140;
    %load/vec4 v0x600000efc480_0;
    %load/vec4 v0x600000efc630_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600000efc5a0_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x12bf04080;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000efc6c0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x12bf04080;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x600000efc6c0_0;
    %inv;
    %store/vec4 v0x600000efc6c0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12bf04080;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000efc750_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000efc750_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x12bf04080;
T_5 ;
    %delay 40, 0;
T_5.0 ;
    %load/vec4 v0x600000efc7e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.1, 6;
    %wait E_0x6000029fc080;
    %jmp T_5.0;
T_5.1 ;
    %delay 80, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x12bf04080;
T_6 ;
    %vpi_call 2 38 "$dumpfile", "tb_lfsr.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12bf04080 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_lfsr.v";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/lfsr/lfsr.v";
