Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     1545 LCs used as LUT4 only
Info:      184 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      534 LCs used as DFF only
Info: Packing carries..
Info:        1 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 24.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 605)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [cen] (fanout 48)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: promoting $PACKER_GND_NET (fanout 2)
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0x780e0ad9

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x0fe8233c

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2267/ 5280    42%
Info: 	        ICESTORM_RAM:     8/   30    26%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     6/    8    75%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     2/    8    25%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial placement for remaining 2282 cells.
Info:   initial placement placed 500/2282 cells
Info:   initial placement placed 1000/2282 cells
Info:   initial placement placed 1500/2282 cells
Info:   initial placement placed 2000/2282 cells
Info:   initial placement placed 2282/2282 cells
Info: Initial placement time 1.10s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 1919, wirelen = 57822
Info:   at iteration #5: temp = 0.062500, timing cost = 2651, wirelen = 58355
Info:   at iteration #10: temp = 0.011391, timing cost = 2636, wirelen = 56534
Info:   at iteration #15: temp = 0.006726, timing cost = 2404, wirelen = 56539
Info:   at iteration #20: temp = 0.003972, timing cost = 2500, wirelen = 55770
Info:   at iteration #25: temp = 0.002345, timing cost = 2745, wirelen = 56226
Info:   at iteration #30: temp = 0.001539, timing cost = 2970, wirelen = 55410
Info:   at iteration #35: temp = 0.001010, timing cost = 2575, wirelen = 54084
Info:   at iteration #40: temp = 0.000662, timing cost = 2825, wirelen = 53019
Info:   at iteration #45: temp = 0.000598, timing cost = 2712, wirelen = 51142
Info:   at iteration #50: temp = 0.000513, timing cost = 3178, wirelen = 51097
Info:   at iteration #55: temp = 0.000417, timing cost = 2745, wirelen = 49863
Info:   at iteration #60: temp = 0.000358, timing cost = 2628, wirelen = 48103
Info:   at iteration #65: temp = 0.000292, timing cost = 2806, wirelen = 47711
Info:   at iteration #70: temp = 0.000263, timing cost = 1920, wirelen = 45786
Info:   at iteration #75: temp = 0.000237, timing cost = 2610, wirelen = 44205
Info:   at iteration #80: temp = 0.000214, timing cost = 2505, wirelen = 42577
Info:   at iteration #85: temp = 0.000193, timing cost = 2747, wirelen = 41143
Info:   at iteration #90: temp = 0.000175, timing cost = 2080, wirelen = 39267
Info:   at iteration #95: temp = 0.000158, timing cost = 1704, wirelen = 38096
Info:   at iteration #100: temp = 0.000158, timing cost = 2379, wirelen = 35315
Info:   at iteration #105: temp = 0.000142, timing cost = 1543, wirelen = 33832
Info:   at iteration #110: temp = 0.000135, timing cost = 1653, wirelen = 32067
Info:   at iteration #115: temp = 0.000128, timing cost = 1907, wirelen = 30849
Info:   at iteration #120: temp = 0.000122, timing cost = 1822, wirelen = 29382
Info:   at iteration #125: temp = 0.000122, timing cost = 2114, wirelen = 27089
Info:   at iteration #130: temp = 0.000116, timing cost = 1998, wirelen = 25682
Info:   at iteration #135: temp = 0.000110, timing cost = 1918, wirelen = 24515
Info:   at iteration #140: temp = 0.000105, timing cost = 1971, wirelen = 22047
Info:   at iteration #145: temp = 0.000099, timing cost = 1969, wirelen = 21386
Info:   at iteration #150: temp = 0.000099, timing cost = 1929, wirelen = 19963
Info:   at iteration #155: temp = 0.000094, timing cost = 1478, wirelen = 19170
Info: Legalising relative constraints...
Info:     moved 17 cells, 15 unplaced (after legalising chains)
Info:        average distance 1.000000
Info:        maximum distance 1.000000
Info:     moved 32 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 2.432642
Info:        maximum distance 10.440307
Info:   at iteration #160: temp = 0.000085, timing cost = 1884, wirelen = 18327
Info:   at iteration #165: temp = 0.000081, timing cost = 1630, wirelen = 17356
Info:   at iteration #170: temp = 0.000081, timing cost = 1720, wirelen = 16318
Info:   at iteration #175: temp = 0.000073, timing cost = 1585, wirelen = 15927
Info:   at iteration #180: temp = 0.000069, timing cost = 1589, wirelen = 14909
Info:   at iteration #185: temp = 0.000066, timing cost = 1438, wirelen = 14176
Info:   at iteration #190: temp = 0.000059, timing cost = 1286, wirelen = 13605
Info:   at iteration #195: temp = 0.000056, timing cost = 1324, wirelen = 13069
Info:   at iteration #200: temp = 0.000051, timing cost = 1298, wirelen = 12703
Info:   at iteration #205: temp = 0.000048, timing cost = 1204, wirelen = 12018
Info:   at iteration #210: temp = 0.000044, timing cost = 1223, wirelen = 11808
Info:   at iteration #215: temp = 0.000033, timing cost = 1200, wirelen = 11001
Info:   at iteration #220: temp = 0.000027, timing cost = 1132, wirelen = 10526
Info:   at iteration #225: temp = 0.000021, timing cost = 1113, wirelen = 10131
Info:   at iteration #230: temp = 0.000014, timing cost = 1111, wirelen = 9848
Info:   at iteration #235: temp = 0.000007, timing cost = 1129, wirelen = 9656
Info:   at iteration #240: temp = 0.000002, timing cost = 1088, wirelen = 9606
Info:   at iteration #245: temp = 0.000001, timing cost = 1091, wirelen = 9586
Info:   at iteration #250: temp = 0.000000, timing cost = 1088, wirelen = 9582
Info:   at iteration #255: temp = 0.000000, timing cost = 1090, wirelen = 9570
Info:   at iteration #260: temp = 0.000000, timing cost = 1102, wirelen = 9562
Info:   at iteration #263: temp = 0.000000, timing cost = 1101, wirelen = 9563 
Info: SA placement time 41.15s

Info: Max frequency for clock               'clk': 16.46 MHz (FAIL at 24.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 16.02 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET_$glb_clk' has no interior paths

Info: Max delay posedge $PACKER_GND_NET_$glb_clk -> posedge clk_proc_$glb_clk       : 16.90 ns
Info: Max delay posedge clk                      -> posedge $PACKER_GND_NET_$glb_clk: 20.78 ns
Info: Max delay posedge clk                      -> <async>                         : 7.43 ns
Info: Max delay posedge clk                      -> posedge clk_proc_$glb_clk       : 58.29 ns
Info: Max delay posedge clk_proc_$glb_clk        -> posedge $PACKER_GND_NET_$glb_clk: 25.35 ns
Info: Max delay posedge clk_proc_$glb_clk        -> posedge clk                     : 64.88 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [-23210, -18037) |*+
Info: [-18037, -12864) |+
Info: [-12864,  -7691) |+
Info: [ -7691,  -2518) |*+
Info: [ -2518,   2655) |+
Info: [  2655,   7828) | 
Info: [  7828,  13001) |***+
Info: [ 13001,  18174) |******+
Info: [ 18174,  23347) |*********+
Info: [ 23347,  28520) |*****************+
Info: [ 28520,  33693) |****+
Info: [ 33693,  38866) |*****************+
Info: [ 38866,  44039) |*+
Info: [ 44039,  49212) |*+
Info: [ 49212,  54385) |*+
Info: [ 54385,  59558) |********+
Info: [ 59558,  64731) |************************+
Info: [ 64731,  69904) |********************+
Info: [ 69904,  75077) |*******************************************+
Info: [ 75077,  80250) |************************************************************ 
Info: Checksum: 0x9e93578b

Info: Routing..
Info: Setting up routing queue.
Info: Routing 6880 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       27        972 |   27   972 |      5914|       0.65       0.65|
Info:       2000 |      134       1865 |  107   893 |      5103|       0.30       0.95|
Info:       3000 |      401       2598 |  267   733 |      4504|       0.26       1.20|
Info:       4000 |      726       3273 |  325   675 |      3924|       0.61       1.81|
Info:       5000 |      844       4155 |  118   882 |      3090|       0.40       2.22|
Info:       6000 |     1030       4969 |  186   814 |      2394|       0.45       2.66|
Info:       7000 |     1224       5775 |  194   806 |      1698|       0.40       3.06|
Info:       8000 |     1436       6563 |  212   788 |      1014|       0.38       3.44|
Info:       9000 |     1856       7143 |  420   580 |       784|       0.92       4.37|
Info:      10000 |     2180       7819 |  324   676 |       271|       0.57       4.94|
Info:      10338 |     2233       8105 |   53   286 |         0|       0.32       5.26|
Info: Routing complete.
Info: Router1 time 5.26s
Info: Checksum: 0x2f6dab8e

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_28_LC.O
Info:  1.8  3.2    Net data_out[3] budget -5.686000 ns (8,8) -> (9,8)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_28_LC.I2
Info:  1.2  4.4  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_28_LC.O
Info:  2.8  7.2    Net processor.dataMemOut_fwd_mux_out[3] budget -13.272000 ns (9,8) -> (13,8)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_28_LC.I2
Info:  1.2  8.4  Source processor.mem_fwd2_mux.out_SB_LUT4_O_28_LC.O
Info:  1.8 10.2    Net processor.mem_fwd2_mux_out[3] budget -6.496000 ns (13,8) -> (13,8)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_28_LC.I1
Info:  1.2 11.4  Source processor.wb_fwd2_mux.out_SB_LUT4_O_28_LC.O
Info:  4.2 15.6    Net data_WrData[3] budget -5.974000 ns (13,8) -> (13,19)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_28_LC.I1
Info:  1.2 16.9  Source processor.alu_mux.out_SB_LUT4_O_28_LC.O
Info:  3.7 20.6    Net processor.alu_mux_out[3] budget -3.708000 ns (13,19) -> (13,13)
Info:                Sink processor.alu_main.input2_SB_LUT4_O_28_LC.I3
Info:  0.9 21.5  Source processor.alu_main.input2_SB_LUT4_O_28_LC.O
Info:  2.4 23.9    Net processor.alu_main.input2[3] budget -3.525000 ns (13,13) -> (14,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.I1
Info:  0.7 24.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.COUT
Info:  0.0 24.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[4] budget 0.000000 ns (14,12) -> (14,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.CIN
Info:  0.3 24.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.COUT
Info:  0.0 24.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[5] budget 0.000000 ns (14,12) -> (14,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.CIN
Info:  0.3 25.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.COUT
Info:  0.0 25.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[6] budget 0.000000 ns (14,12) -> (14,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.CIN
Info:  0.3 25.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.COUT
Info:  0.6 25.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[7] budget 0.560000 ns (14,12) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.CIN
Info:  0.3 26.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.COUT
Info:  0.0 26.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[8] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.CIN
Info:  0.3 26.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.COUT
Info:  0.0 26.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[9] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.CIN
Info:  0.3 26.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.COUT
Info:  0.0 26.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[10] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.CIN
Info:  0.3 27.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.COUT
Info:  0.0 27.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[11] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.CIN
Info:  0.3 27.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.COUT
Info:  0.0 27.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[12] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.CIN
Info:  0.3 27.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.COUT
Info:  0.0 27.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[13] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.CIN
Info:  0.3 27.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.COUT
Info:  0.0 27.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[14] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.CIN
Info:  0.3 28.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.COUT
Info:  0.6 28.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[15] budget 0.560000 ns (14,13) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.CIN
Info:  0.3 29.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.COUT
Info:  0.0 29.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[16] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.CIN
Info:  0.3 29.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.COUT
Info:  0.0 29.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[17] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.CIN
Info:  0.3 29.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.COUT
Info:  0.0 29.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[18] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.CIN
Info:  0.3 29.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.COUT
Info:  0.0 29.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[19] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_21_LC.CIN
Info:  0.3 30.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_21_LC.COUT
Info:  0.0 30.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[20] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_19_LC.CIN
Info:  0.3 30.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_19_LC.COUT
Info:  0.7 31.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[21] budget 0.660000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_18_LC.I3
Info:  0.9 31.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_18_LC.O
Info:  1.8 33.7    Net processor.alu_main.adder_output[21] budget -2.632000 ns (14,14) -> (15,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 34.9  Source processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.7 38.6    Net processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3 budget -3.447000 ns (15,14) -> (15,23)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_LC.I3
Info:  0.9 39.5  Source processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_LC.O
Info:  1.8 41.2    Net processor.alu_main.ALUOut_SB_LUT4_O_15_I3 budget -1.943000 ns (15,23) -> (15,23)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_15_LC.I3
Info:  0.9 42.1  Source processor.alu_main.ALUOut_SB_LUT4_O_15_LC.O
Info:  3.0 45.1    Net processor.alu_result[21] budget -1.964000 ns (15,23) -> (15,18)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_10_LC.I1
Info:  1.2 46.3  Source processor.lui_mux.out_SB_LUT4_O_10_LC.O
Info:  1.8 48.1    Net data_addr[21] budget -2.971000 ns (15,18) -> (16,18)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 49.0  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.8 51.8    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -2.297000 ns (16,18) -> (11,18)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 53.0  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 54.8    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 budget -1.762000 ns (11,18) -> (10,19)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I3
Info:  0.9 55.7  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  1.8 57.4    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget -1.297000 ns (10,19) -> (9,18)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 58.7  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  3.1 61.8    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget -1.541000 ns (9,18) -> (9,11)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info:  0.1 61.9  Setup data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info: 22.0 ns logic, 40.0 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_48_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[106] budget -6.146000 ns (15,9) -> (14,9)
Info:                Sink processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3 budget -7.818000 ns (14,9) -> (14,9)
Info:                Sink processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9  7.0  Source processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8  8.8    Net processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1 budget -6.231000 ns (14,9) -> (13,9)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 10.0  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  1.8 11.8    Net processor.mfwd2 budget -4.577000 ns (13,9) -> (13,8)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_28_LC.I3
Info:  0.9 12.6  Source processor.mem_fwd2_mux.out_SB_LUT4_O_28_LC.O
Info:  1.8 14.4    Net processor.mem_fwd2_mux_out[3] budget -6.496000 ns (13,8) -> (13,8)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_28_LC.I1
Info:  1.2 15.6  Source processor.wb_fwd2_mux.out_SB_LUT4_O_28_LC.O
Info:  4.2 19.9    Net data_WrData[3] budget -5.974000 ns (13,8) -> (13,19)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_28_LC.I1
Info:  1.2 21.1  Source processor.alu_mux.out_SB_LUT4_O_28_LC.O
Info:  3.7 24.8    Net processor.alu_mux_out[3] budget -3.708000 ns (13,19) -> (13,13)
Info:                Sink processor.alu_main.input2_SB_LUT4_O_28_LC.I3
Info:  0.9 25.7  Source processor.alu_main.input2_SB_LUT4_O_28_LC.O
Info:  2.4 28.1    Net processor.alu_main.input2[3] budget -3.525000 ns (13,13) -> (14,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.I1
Info:  0.7 28.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.COUT
Info:  0.0 28.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[4] budget 0.000000 ns (14,12) -> (14,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.CIN
Info:  0.3 29.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.COUT
Info:  0.0 29.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[5] budget 0.000000 ns (14,12) -> (14,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.CIN
Info:  0.3 29.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.COUT
Info:  0.0 29.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[6] budget 0.000000 ns (14,12) -> (14,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.CIN
Info:  0.3 29.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.COUT
Info:  0.6 30.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[7] budget 0.560000 ns (14,12) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.CIN
Info:  0.3 30.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.COUT
Info:  0.0 30.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[8] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.CIN
Info:  0.3 30.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.COUT
Info:  0.0 30.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[9] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.CIN
Info:  0.3 31.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.COUT
Info:  0.0 31.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[10] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.CIN
Info:  0.3 31.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.COUT
Info:  0.0 31.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[11] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.CIN
Info:  0.3 31.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.COUT
Info:  0.0 31.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[12] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.CIN
Info:  0.3 31.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.COUT
Info:  0.0 31.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[13] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.CIN
Info:  0.3 32.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.COUT
Info:  0.0 32.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[14] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.CIN
Info:  0.3 32.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.COUT
Info:  0.6 32.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[15] budget 0.560000 ns (14,13) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.CIN
Info:  0.3 33.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.COUT
Info:  0.0 33.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[16] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.CIN
Info:  0.3 33.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.COUT
Info:  0.0 33.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[17] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.CIN
Info:  0.3 33.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.COUT
Info:  0.0 33.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[18] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.CIN
Info:  0.3 34.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.COUT
Info:  0.0 34.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[19] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_21_LC.CIN
Info:  0.3 34.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_21_LC.COUT
Info:  0.0 34.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[20] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_19_LC.CIN
Info:  0.3 34.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_19_LC.COUT
Info:  0.0 34.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[21] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_18_LC.CIN
Info:  0.3 34.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_18_LC.COUT
Info:  0.0 34.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[22] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_17_LC.CIN
Info:  0.3 35.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_17_LC.COUT
Info:  0.6 35.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[23] budget 0.560000 ns (14,14) -> (14,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_16_LC.CIN
Info:  0.3 36.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_16_LC.COUT
Info:  0.0 36.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[24] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_15_LC.CIN
Info:  0.3 36.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_15_LC.COUT
Info:  0.0 36.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[25] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_14_LC.CIN
Info:  0.3 36.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_14_LC.COUT
Info:  0.0 36.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[26] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_13_LC.CIN
Info:  0.3 36.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_13_LC.COUT
Info:  0.0 36.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[27] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_12_LC.CIN
Info:  0.3 37.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_12_LC.COUT
Info:  0.0 37.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[28] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_11_LC.CIN
Info:  0.3 37.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_11_LC.COUT
Info:  0.0 37.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[29] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_10_LC.CIN
Info:  0.3 37.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_10_LC.COUT
Info:  0.0 37.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[30] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_8_LC.CIN
Info:  0.3 38.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_8_LC.COUT
Info:  1.2 39.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[31] budget 1.220000 ns (14,15) -> (14,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_7_LC.I3
Info:  0.9 40.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_7_LC.O
Info:  1.8 41.8    Net processor.alu_main.adder_output[31] budget -2.406000 ns (14,16) -> (13,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 43.0  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.6 46.6    Net processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -3.315000 ns (13,17) -> (9,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 47.8  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 49.6    Net processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3 budget -2.199000 ns (9,18) -> (9,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_LC.I3
Info:  0.9 50.5  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_LC.O
Info:  1.8 52.2    Net processor.alu_main.ALUOut_SB_LUT4_O_7_I3 budget -1.904000 ns (9,18) -> (9,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_LC.I3
Info:  0.9 53.1  Source processor.alu_main.ALUOut_SB_LUT4_O_7_LC.O
Info:  3.0 56.1    Net processor.alu_result[0] budget 1.242000 ns (9,19) -> (11,18)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3 57.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.8 60.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 1.034000 ns (11,18) -> (13,18)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 61.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 64.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 1.233000 ns (13,18) -> (13,25)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 65.2  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 25.5 ns logic, 39.7 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET_$glb_clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  0.1  0.1  Source processor.pc_adder.dsp_inst.mac_inst_DSP.O_25
Info:  3.0  3.1    Net processor.pc_adder_out[25] budget 17.684000 ns (0,15) -> (2,16)
Info:                Sink processor.fence_mux.out_SB_LUT4_O_6_LC.I1
Info:  1.2  4.3  Source processor.fence_mux.out_SB_LUT4_O_6_LC.O
Info:  3.5  7.8    Net processor.fence_mux_out[25] budget 7.729000 ns (2,16) -> (9,17)
Info:                Sink processor.branch_predictor_mux.out_SB_LUT4_O_6_LC.I1
Info:  1.2  9.0  Source processor.branch_predictor_mux.out_SB_LUT4_O_6_LC.O
Info:  3.9 12.9    Net processor.branch_predictor_mux_out[25] budget 5.999000 ns (9,17) -> (21,17)
Info:                Sink processor.mistaken_branch_mux.out_SB_LUT4_O_6_LC.I1
Info:  1.2 14.2  Source processor.mistaken_branch_mux.out_SB_LUT4_O_6_LC.O
Info:  1.8 15.9    Net processor.pc_mux0[25] budget 6.105000 ns (21,17) -> (21,16)
Info:                Sink processor.pc_mux.out_SB_LUT4_O_6_LC.I1
Info:  1.2 17.1  Setup processor.pc_mux.out_SB_LUT4_O_6_LC.I1
Info: 5.0 ns logic, 12.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge $PACKER_GND_NET_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_1_LC.O
Info:  3.5  4.9    Net data_out[31] budget -7.311000 ns (11,7) -> (16,8)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_LC.I2
Info:  1.2  6.1  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_LC.O
Info:  2.4  8.5    Net processor.dataMemOut_fwd_mux_out[31] budget -13.497000 ns (16,8) -> (16,11)
Info:                Sink processor.mem_fwd1_mux.out_SB_LUT4_O_LC.I2
Info:  1.2  9.7  Source processor.mem_fwd1_mux.out_SB_LUT4_O_LC.O
Info:  1.8 11.5    Net processor.mem_fwd1_mux_out[31] budget -6.845000 ns (16,11) -> (16,11)
Info:                Sink processor.wb_fwd1_mux.out_SB_LUT4_O_LC.I1
Info:  1.2 12.7  Source processor.wb_fwd1_mux.out_SB_LUT4_O_LC.O
Info:  3.1 15.8    Net processor.wb_fwd1_mux_out[31] budget 8.948000 ns (16,11) -> (17,15)
Info:                Sink processor.addr_adder_mux.out_SB_LUT4_O_LC.I2
Info:  1.2 17.0  Source processor.addr_adder_mux.out_SB_LUT4_O_LC.O
Info:  4.0 21.0    Net processor.addr_adder_mux_out[31] budget 8.241000 ns (17,15) -> (25,15)
Info:                Sink processor.addr_adder.dsp_inst.mac_inst_DSP.A_15
Info:  0.1 21.1  Setup processor.addr_adder.dsp_inst.mac_inst_DSP.A_15
Info: 6.3 ns logic, 14.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_5_DFFLC.O
Info:  7.0  8.4    Net led[2]$SB_IO_OUT budget 81.943001 ns (9,18) -> (19,0)
Info:                Sink led[2]$sb_io.D_OUT_0
Info: 1.4 ns logic, 7.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_28_LC.O
Info:  1.8  3.2    Net data_out[3] budget -5.686000 ns (8,8) -> (9,8)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_28_LC.I2
Info:  1.2  4.4  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_28_LC.O
Info:  2.8  7.2    Net processor.dataMemOut_fwd_mux_out[3] budget -13.272000 ns (9,8) -> (13,8)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_28_LC.I2
Info:  1.2  8.4  Source processor.mem_fwd2_mux.out_SB_LUT4_O_28_LC.O
Info:  1.8 10.2    Net processor.mem_fwd2_mux_out[3] budget -6.496000 ns (13,8) -> (13,8)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_28_LC.I1
Info:  1.2 11.4  Source processor.wb_fwd2_mux.out_SB_LUT4_O_28_LC.O
Info:  4.2 15.6    Net data_WrData[3] budget -5.974000 ns (13,8) -> (13,19)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_28_LC.I1
Info:  1.2 16.9  Source processor.alu_mux.out_SB_LUT4_O_28_LC.O
Info:  3.7 20.6    Net processor.alu_mux_out[3] budget -3.708000 ns (13,19) -> (13,13)
Info:                Sink processor.alu_main.input2_SB_LUT4_O_28_LC.I3
Info:  0.9 21.5  Source processor.alu_main.input2_SB_LUT4_O_28_LC.O
Info:  2.4 23.9    Net processor.alu_main.input2[3] budget -3.525000 ns (13,13) -> (14,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.I1
Info:  0.7 24.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.COUT
Info:  0.0 24.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[4] budget 0.000000 ns (14,12) -> (14,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.CIN
Info:  0.3 24.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.COUT
Info:  0.0 24.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[5] budget 0.000000 ns (14,12) -> (14,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.CIN
Info:  0.3 25.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.COUT
Info:  0.0 25.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[6] budget 0.000000 ns (14,12) -> (14,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.CIN
Info:  0.3 25.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.COUT
Info:  0.6 25.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[7] budget 0.560000 ns (14,12) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.CIN
Info:  0.3 26.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.COUT
Info:  0.0 26.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[8] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.CIN
Info:  0.3 26.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.COUT
Info:  0.0 26.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[9] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.CIN
Info:  0.3 26.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.COUT
Info:  0.0 26.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[10] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.CIN
Info:  0.3 27.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.COUT
Info:  0.0 27.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[11] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.CIN
Info:  0.3 27.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.COUT
Info:  0.0 27.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[12] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.CIN
Info:  0.3 27.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.COUT
Info:  0.0 27.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[13] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.CIN
Info:  0.3 27.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.COUT
Info:  0.0 27.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[14] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.CIN
Info:  0.3 28.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.COUT
Info:  0.6 28.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[15] budget 0.560000 ns (14,13) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.CIN
Info:  0.3 29.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.COUT
Info:  0.0 29.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[16] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.CIN
Info:  0.3 29.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.COUT
Info:  0.0 29.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[17] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.CIN
Info:  0.3 29.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.COUT
Info:  0.0 29.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[18] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.CIN
Info:  0.3 29.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.COUT
Info:  0.0 29.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[19] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_21_LC.CIN
Info:  0.3 30.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_21_LC.COUT
Info:  0.0 30.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[20] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_19_LC.CIN
Info:  0.3 30.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_19_LC.COUT
Info:  0.0 30.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[21] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_18_LC.CIN
Info:  0.3 30.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_18_LC.COUT
Info:  0.0 30.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[22] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_17_LC.CIN
Info:  0.3 30.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_17_LC.COUT
Info:  0.6 31.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[23] budget 0.560000 ns (14,14) -> (14,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_16_LC.CIN
Info:  0.3 31.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_16_LC.COUT
Info:  0.0 31.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[24] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_15_LC.CIN
Info:  0.3 32.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_15_LC.COUT
Info:  0.0 32.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[25] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_14_LC.CIN
Info:  0.3 32.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_14_LC.COUT
Info:  0.0 32.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[26] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_13_LC.CIN
Info:  0.3 32.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_13_LC.COUT
Info:  0.0 32.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[27] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_12_LC.CIN
Info:  0.3 32.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_12_LC.COUT
Info:  0.0 32.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[28] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_11_LC.CIN
Info:  0.3 33.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_11_LC.COUT
Info:  0.0 33.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[29] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_10_LC.CIN
Info:  0.3 33.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_10_LC.COUT
Info:  0.0 33.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[30] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_8_LC.CIN
Info:  0.3 33.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_8_LC.COUT
Info:  1.2 34.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[31] budget 1.220000 ns (14,15) -> (14,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_7_LC.I3
Info:  0.9 35.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_7_LC.O
Info:  1.8 37.6    Net processor.alu_main.adder_output[31] budget -2.406000 ns (14,16) -> (13,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 38.8  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.6 42.4    Net processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -3.315000 ns (13,17) -> (9,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 43.6  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 45.4    Net processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3 budget -2.199000 ns (9,18) -> (9,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_LC.I3
Info:  0.9 46.2  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_LC.O
Info:  1.8 48.0    Net processor.alu_main.ALUOut_SB_LUT4_O_7_I3 budget -1.904000 ns (9,18) -> (9,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_LC.I3
Info:  0.9 48.9  Source processor.alu_main.ALUOut_SB_LUT4_O_7_LC.O
Info:  3.0 51.8    Net processor.alu_result[0] budget 1.242000 ns (9,19) -> (11,18)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3 53.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.8 56.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 1.034000 ns (11,18) -> (13,18)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 56.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 59.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 1.233000 ns (13,18) -> (13,25)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 61.0  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 23.7 ns logic, 37.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge $PACKER_GND_NET_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_48_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[106] budget -6.146000 ns (15,9) -> (14,9)
Info:                Sink processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3 budget -7.818000 ns (14,9) -> (14,9)
Info:                Sink processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9  7.0  Source processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8  8.8    Net processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1 budget -6.825000 ns (14,9) -> (15,10)
Info:                Sink processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_LC.I1
Info:  1.2 10.0  Source processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_LC.O
Info:  3.0 13.0    Net processor.mfwd1 budget -5.466000 ns (15,10) -> (12,9)
Info:                Sink processor.mem_fwd1_mux.out_SB_LUT4_O_16_LC.I3
Info:  0.9 13.8  Source processor.mem_fwd1_mux.out_SB_LUT4_O_16_LC.O
Info:  1.8 15.6    Net processor.mem_fwd1_mux_out[15] budget -6.526000 ns (12,9) -> (13,10)
Info:                Sink processor.wb_fwd1_mux.out_SB_LUT4_O_16_LC.I1
Info:  1.2 16.8  Source processor.wb_fwd1_mux.out_SB_LUT4_O_16_LC.O
Info:  3.1 19.9    Net processor.wb_fwd1_mux_out[15] budget 8.415000 ns (13,10) -> (13,16)
Info:                Sink processor.addr_adder_mux.out_SB_LUT4_O_16_LC.I2
Info:  1.2 21.1  Source processor.addr_adder_mux.out_SB_LUT4_O_16_LC.O
Info:  4.6 25.7    Net processor.addr_adder_mux_out[15] budget 9.003000 ns (13,16) -> (25,15)
Info:                Sink processor.addr_adder.dsp_inst.mac_inst_DSP.D_15
Info:  0.1 25.8  Setup processor.addr_adder.dsp_inst.mac_inst_DSP.D_15
Info: 8.1 ns logic, 17.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_48_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[106] budget -6.146000 ns (15,9) -> (14,9)
Info:                Sink processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3 budget -7.818000 ns (14,9) -> (14,9)
Info:                Sink processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9  7.0  Source processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8  8.8    Net processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1 budget -6.231000 ns (14,9) -> (13,9)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 10.0  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  1.8 11.8    Net processor.mfwd2 budget -4.577000 ns (13,9) -> (13,8)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_28_LC.I3
Info:  0.9 12.6  Source processor.mem_fwd2_mux.out_SB_LUT4_O_28_LC.O
Info:  1.8 14.4    Net processor.mem_fwd2_mux_out[3] budget -6.496000 ns (13,8) -> (13,8)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_28_LC.I1
Info:  1.2 15.6  Source processor.wb_fwd2_mux.out_SB_LUT4_O_28_LC.O
Info:  4.2 19.9    Net data_WrData[3] budget -5.974000 ns (13,8) -> (13,19)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_28_LC.I1
Info:  1.2 21.1  Source processor.alu_mux.out_SB_LUT4_O_28_LC.O
Info:  3.7 24.8    Net processor.alu_mux_out[3] budget -3.708000 ns (13,19) -> (13,13)
Info:                Sink processor.alu_main.input2_SB_LUT4_O_28_LC.I3
Info:  0.9 25.7  Source processor.alu_main.input2_SB_LUT4_O_28_LC.O
Info:  2.4 28.1    Net processor.alu_main.input2[3] budget -3.525000 ns (13,13) -> (14,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.I1
Info:  0.7 28.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.COUT
Info:  0.0 28.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[4] budget 0.000000 ns (14,12) -> (14,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.CIN
Info:  0.3 29.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.COUT
Info:  0.0 29.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[5] budget 0.000000 ns (14,12) -> (14,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.CIN
Info:  0.3 29.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.COUT
Info:  0.0 29.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[6] budget 0.000000 ns (14,12) -> (14,12)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.CIN
Info:  0.3 29.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.COUT
Info:  0.6 30.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[7] budget 0.560000 ns (14,12) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.CIN
Info:  0.3 30.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.COUT
Info:  0.0 30.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[8] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.CIN
Info:  0.3 30.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.COUT
Info:  0.0 30.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[9] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.CIN
Info:  0.3 31.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.COUT
Info:  0.0 31.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[10] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.CIN
Info:  0.3 31.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.COUT
Info:  0.0 31.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[11] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.CIN
Info:  0.3 31.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.COUT
Info:  0.0 31.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[12] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.CIN
Info:  0.3 31.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.COUT
Info:  0.0 31.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[13] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.CIN
Info:  0.3 32.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.COUT
Info:  0.0 32.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[14] budget 0.000000 ns (14,13) -> (14,13)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.CIN
Info:  0.3 32.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.COUT
Info:  0.6 32.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[15] budget 0.560000 ns (14,13) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.CIN
Info:  0.3 33.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.COUT
Info:  0.0 33.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[16] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.CIN
Info:  0.3 33.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.COUT
Info:  0.0 33.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[17] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.CIN
Info:  0.3 33.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.COUT
Info:  0.0 33.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[18] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.CIN
Info:  0.3 34.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.COUT
Info:  0.0 34.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[19] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_21_LC.CIN
Info:  0.3 34.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_21_LC.COUT
Info:  0.0 34.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[20] budget 0.000000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_19_LC.CIN
Info:  0.3 34.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_19_LC.COUT
Info:  0.7 35.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[21] budget 0.660000 ns (14,14) -> (14,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_18_LC.I3
Info:  0.9 36.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_18_LC.O
Info:  1.8 37.9    Net processor.alu_main.adder_output[21] budget -2.632000 ns (14,14) -> (15,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 39.1  Source processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.7 42.8    Net processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3 budget -3.447000 ns (15,14) -> (15,23)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_LC.I3
Info:  0.9 43.7  Source processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_LC.O
Info:  1.8 45.5    Net processor.alu_main.ALUOut_SB_LUT4_O_15_I3 budget -1.943000 ns (15,23) -> (15,23)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_15_LC.I3
Info:  0.9 46.4  Source processor.alu_main.ALUOut_SB_LUT4_O_15_LC.O
Info:  3.0 49.3    Net processor.alu_result[21] budget -1.964000 ns (15,23) -> (15,18)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_10_LC.I1
Info:  1.2 50.6  Source processor.lui_mux.out_SB_LUT4_O_10_LC.O
Info:  1.8 52.3    Net data_addr[21] budget -2.971000 ns (15,18) -> (16,18)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 53.2  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.8 56.1    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -2.297000 ns (16,18) -> (11,18)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 57.3  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 59.0    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 budget -1.762000 ns (11,18) -> (10,19)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I3
Info:  0.9 59.9  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  1.8 61.7    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget -1.297000 ns (10,19) -> (9,18)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 62.9  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  3.1 66.0    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget -1.541000 ns (9,18) -> (9,11)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info:  0.1 66.1  Setup data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info: 23.8 ns logic, 42.4 ns routing

ERROR: Max frequency for clock               'clk': 16.15 MHz (FAIL at 24.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 15.33 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET_$glb_clk' has no interior paths

Info: Max delay posedge $PACKER_GND_NET_$glb_clk -> posedge clk_proc_$glb_clk       : 17.11 ns
Info: Max delay posedge clk                      -> posedge $PACKER_GND_NET_$glb_clk: 21.10 ns
Info: Max delay posedge clk                      -> <async>                         : 8.40 ns
Info: Max delay posedge clk                      -> posedge clk_proc_$glb_clk       : 60.98 ns
Info: Max delay posedge clk_proc_$glb_clk        -> posedge $PACKER_GND_NET_$glb_clk: 25.77 ns
Info: Max delay posedge clk_proc_$glb_clk        -> posedge clk                     : 66.14 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [-24478, -19269) |*+
Info: [-19269, -14060) |+
Info: [-14060,  -8851) |+
Info: [ -8851,  -3642) |*+
Info: [ -3642,   1567) |+
Info: [  1567,   6776) | 
Info: [  6776,  11985) | 
Info: [ 11985,  17194) | 
Info: [ 17194,  22403) |*************+
Info: [ 22403,  27612) |***********************+
Info: [ 27612,  32821) |*****+
Info: [ 32821,  38030) |****************+
Info: [ 38030,  43239) |*+
Info: [ 43239,  48448) |*+
Info: [ 48448,  53657) |*+
Info: [ 53657,  58866) |******+
Info: [ 58866,  64075) |********************+
Info: [ 64075,  69284) |***********************+
Info: [ 69284,  74493) |********************************************+
Info: [ 74493,  79702) |************************************************************ 
0 warnings, 1 error
