Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/18.0/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off RISCV -c TopDE --vector_source="C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab3/RISCV-v1.0/Core/Waveform.vwf" --testbench_file="C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab3/RISCV-v1.0/Core/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat May 26 17:41:23 2018
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off RISCV -c TopDE --vector_source=C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab3/RISCV-v1.0/Core/Waveform.vwf --testbench_file=C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab3/RISCV-v1.0/Core/simulation/qsim/Waveform.vwf.vt
Warning (20013): Ignored 16 assignments for entity "PLL_Main" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main was ignored
Warning (20013): Ignored 317 assignments for entity "PLL_Main_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "VgaPll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll was ignored
Warning (20013): Ignored 317 assignments for entity "VgaPll_0002" -- entity does not exist in design

" in vector source file when writing test bench files

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab3/RISCV-v1.0/Core/simulation/qsim/" RISCV -c TopDE

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat May 26 17:41:28 2018
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab3/RISCV-v1.0/Core/simulation/qsim/ RISCV -c TopDE
Warning (20013): Ignored 16 assignments for entity "PLL_Main" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main was ignored
Warning (20013): Ignored 317 assignments for entity "PLL_Main_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "VgaPll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll was ignored
Warning (20013): Ignored 317 assignments for entity "VgaPll_0002" -- entity does not exist in design
Info (204019): Generated file TopDE.vo in folder "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab3/RISCV-v1.0/Core/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 693 megabytes
    Info: Processing ended: Sat May 26 17:41:34 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab3/RISCV-v1.0/Core/simulation/qsim/RISCV.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/18.0/modelsim_ase/win32aloem//vsim -c -do RISCV.do

Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do RISCV.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:36 on May 26,2018
# vlog -work work TopDE.vo 

# -- Compiling module ALU

# 
# Top level modules:
# 	ALU
# End time: 17:41:38 on May 26,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:38 on May 26,2018
# vlog -work work Waveform.vwf.vt 

# -- Compiling module ALU_vlg_vec_tst
# 
# Top level modules:
# 	ALU_vlg_vec_tst
# End time: 17:41:38 on May 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.ALU_vlg_vec_tst 
# Start time: 17:41:38 on May 26,2018
# Loading work.ALU_vlg_vec_tst
# Loading work.ALU
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading cyclonev_ver.cyclonev_mac
# ** Warning: (vsim-3015) TopDE.vo(10439): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult2~136  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(10439): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult2~136  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(10439): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult2~136  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(10439): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult2~136  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(10439): [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult2~136  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(10439): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult2~136  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /ALU_vlg_vec_tst/i1/\Mult2~136 /inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /ALU_vlg_vec_tst/i1/\Mult2~136 /inst/ File: nofile
# ** Warning: (vsim-3015) TopDE.vo(10913): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult2~477  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(10913): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult2~477  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(10913): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult2~477  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(10913): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult2~477  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(10995): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult2~818  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(10995): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult2~818  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(10995): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult2~818  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(10995): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult2~818  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(10995): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult2~818  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(10995): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult2~818  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /ALU_vlg_vec_tst/i1/\Mult2~818 /inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /ALU_vlg_vec_tst/i1/\Mult2~818 /inst/ File: nofile
# ** Warning: (vsim-3015) TopDE.vo(12210): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult0~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12210): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult0~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12210): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult0~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12210): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult0~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12210): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult0~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12210): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult0~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /ALU_vlg_vec_tst/i1/\Mult0~mult_llmac /inst/ File: nofile

# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /ALU_vlg_vec_tst/i1/\Mult0~mult_llmac /inst/ File: nofile
# ** Warning: (vsim-3015) TopDE.vo(12290): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult0~515  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12290): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult0~515  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12290): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult0~515  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12290): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult0~515  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12759): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult1~136  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12759): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult1~136  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12759): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult1~136  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12759): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult1~136  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12759): [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult1~136  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12759): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult1~136  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /ALU_vlg_vec_tst/i1/\Mult1~136 /inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /ALU_vlg_vec_tst/i1/\Mult1~136 /inst/ File: nofile
# ** Warning: (vsim-3015) TopDE.vo(12837): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult1~477  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12837): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult1~477  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12837): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult1~477  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12837): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult1~477  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12919): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult1~818  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12919): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult1~818  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12919): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult1~818  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12919): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult1~818  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12919): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult1~818  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(12919): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult1~818  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /ALU_vlg_vec_tst/i1/\Mult1~818 /inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /ALU_vlg_vec_tst/i1/\Mult1~818 /inst/ File: nofile
# ** Warning: (vsim-3015) TopDE.vo(44290): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult0~856  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(44290): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult0~856  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(44290): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult0~856  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v

# ** Warning: (vsim-3015) TopDE.vo(44290): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult0~856  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(44290): [PCDPC] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult0~856  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(44290): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_vlg_vec_tst/i1/\Mult0~856  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /ALU_vlg_vec_tst/i1/\Mult0~856 /inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /ALU_vlg_vec_tst/i1/\Mult0~856 /inst/ File: nofile
# ** Warning: Design size of 43074 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.

# after#29

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# ** Note: $finish    : Waveform.vwf.vt(54)
#    Time: 1 us  Iteration: 0  Instance: /ALU_vlg_vec_tst
# End time: 17:41:49 on May 26,2018, Elapsed time: 0:00:11
# Errors: 0, Warnings: 61

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab3/RISCV-v1.0/Core/Waveform.vwf...

Reading C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab3/RISCV-v1.0/Core/simulation/qsim/RISCV.msim.vcd...

Processing channel transitions... 

Warning: iShamt[4] - signal not found in VCD.

Warning: iShamt[3] - signal not found in VCD.

Warning: iShamt[2] - signal not found in VCD.

Warning: iShamt[1] - signal not found in VCD.

Warning: iShamt[0] - signal not found in VCD.

Warning: oOverflow - signal not found in VCD.

Writing the resulting VWF to C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab3/RISCV-v1.0/Core/simulation/qsim/RISCV_20180526174149.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.