Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr  6 22:45:43 2023
| Host         : LAPTOP-C9N1JGD5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (6)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_reset_btn_cond/M_ctr_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_reset_btn_cond/M_ctr_q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_reset_btn_cond/M_ctr_q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_reset_btn_cond/M_ctr_q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_reset_btn_cond/M_ctr_q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_reset_btn_cond/M_ctr_q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_reset_btn_cond/M_ctr_q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_reset_btn_cond/M_ctr_q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_reset_btn_cond/M_ctr_q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_reset_btn_cond/M_ctr_q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_reset_btn_cond/M_ctr_q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_reset_btn_cond/M_ctr_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_reset_btn_cond/M_ctr_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_reset_btn_cond/M_ctr_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_reset_btn_cond/M_ctr_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_reset_btn_cond/M_ctr_q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_reset_btn_cond/M_ctr_q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_reset_btn_cond/M_ctr_q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_reset_btn_cond/M_ctr_q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: game_reset_btn_cond/M_ctr_q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset_button_detector/M_last_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.396     -266.716                    264                 1686        0.162        0.000                      0                 1686        4.500        0.000                       0                   605  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -1.396     -266.716                    264                 1686        0.162        0.000                      0                 1686        4.500        0.000                       0                   605  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          264  Failing Endpoints,  Worst Slack       -1.396ns,  Total Violation     -266.716ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.396ns  (required time - arrival time)
  Source:                 game_reset_btn_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_machine/regfile_unit/M_free_regC_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.301ns  (logic 5.324ns (47.109%)  route 5.977ns (52.891%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.613     5.197    game_reset_btn_cond/CLK
    SLICE_X61Y69         FDRE                                         r  game_reset_btn_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  game_reset_btn_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.670     6.323    game_reset_btn_cond/M_ctr_q_reg[19]
    SLICE_X60Y68         LUT4 (Prop_lut4_I2_O)        0.124     6.447 r  game_reset_btn_cond/M_ctr_q[31]_i_5/O
                         net (fo=3, routed)           0.820     7.267    game_reset_btn_cond/M_ctr_q[31]_i_5_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I3_O)        0.124     7.391 f  game_reset_btn_cond/M_ctr_q[31]_i_1/O
                         net (fo=506, routed)         0.766     8.158    game_machine/game_cu/M_game_machine_reset_button
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.282 r  game_machine/game_cu/out0_i_118/O
                         net (fo=32, routed)          0.759     9.041    game_machine/regfile_unit/M_regfile_unit_read_address_b[2]
    SLICE_X63Y67         MUXF7 (Prop_muxf7_S_O)       0.296     9.337 r  game_machine/regfile_unit/out0_i_106/O
                         net (fo=1, routed)           0.000     9.337    game_machine/regfile_unit/out0_i_106_n_0
    SLICE_X63Y67         MUXF8 (Prop_muxf8_I0_O)      0.104     9.441 r  game_machine/regfile_unit/out0_i_41/O
                         net (fo=4, routed)           0.716    10.157    game_machine/game_cu/M_regfile_unit_out_b[6]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.316    10.473 r  game_machine/game_cu/out0_i_7/O
                         net (fo=4, routed)           0.567    11.040    game_machine/alu_unit/multiplyUnit/M_alu_unit_b[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[4])
                                                      3.656    14.696 r  game_machine/alu_unit/multiplyUnit/out0/P[4]
                         net (fo=1, routed)           0.945    15.640    game_machine/game_cu/out0_n_101_alias
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.124    15.764 r  game_machine/game_cu/M_p1_scorereg_q[4]_i_1_comp/O
                         net (fo=16, routed)          0.734    16.498    game_machine/regfile_unit/D[4]
    SLICE_X58Y65         FDRE                                         r  game_machine/regfile_unit/M_free_regC_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.502    14.906    game_machine/regfile_unit/CLK
    SLICE_X58Y65         FDRE                                         r  game_machine/regfile_unit/M_free_regC_q_reg[4]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X58Y65         FDRE (Setup_fdre_C_D)       -0.040    15.103    game_machine/regfile_unit/M_free_regC_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -16.498    
  -------------------------------------------------------------------
                         slack                                 -1.396    

Slack (VIOLATED) :        -1.378ns  (required time - arrival time)
  Source:                 game_reset_btn_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_machine/regfile_unit/M_p2_scorereg_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.264ns  (logic 5.324ns (47.264%)  route 5.940ns (52.736%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.613     5.197    game_reset_btn_cond/CLK
    SLICE_X61Y69         FDRE                                         r  game_reset_btn_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  game_reset_btn_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.670     6.323    game_reset_btn_cond/M_ctr_q_reg[19]
    SLICE_X60Y68         LUT4 (Prop_lut4_I2_O)        0.124     6.447 r  game_reset_btn_cond/M_ctr_q[31]_i_5/O
                         net (fo=3, routed)           0.820     7.267    game_reset_btn_cond/M_ctr_q[31]_i_5_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I3_O)        0.124     7.391 f  game_reset_btn_cond/M_ctr_q[31]_i_1/O
                         net (fo=506, routed)         0.766     8.158    game_machine/game_cu/M_game_machine_reset_button
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.282 r  game_machine/game_cu/out0_i_118/O
                         net (fo=32, routed)          0.759     9.041    game_machine/regfile_unit/M_regfile_unit_read_address_b[2]
    SLICE_X63Y67         MUXF7 (Prop_muxf7_S_O)       0.296     9.337 r  game_machine/regfile_unit/out0_i_106/O
                         net (fo=1, routed)           0.000     9.337    game_machine/regfile_unit/out0_i_106_n_0
    SLICE_X63Y67         MUXF8 (Prop_muxf8_I0_O)      0.104     9.441 r  game_machine/regfile_unit/out0_i_41/O
                         net (fo=4, routed)           0.716    10.157    game_machine/game_cu/M_regfile_unit_out_b[6]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.316    10.473 r  game_machine/game_cu/out0_i_7/O
                         net (fo=4, routed)           0.567    11.040    game_machine/alu_unit/multiplyUnit/M_alu_unit_b[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[5])
                                                      3.656    14.696 r  game_machine/alu_unit/multiplyUnit/out0/P[5]
                         net (fo=3, routed)           0.765    15.460    game_machine/game_cu/out0_n_100_alias
    SLICE_X59Y68         LUT6 (Prop_lut6_I5_O)        0.124    15.584 r  game_machine/game_cu/M_p1_scorereg_q[5]_i_1_comp_replica/O
                         net (fo=8, routed)           0.877    16.461    game_machine/regfile_unit/D[5]_repN_alias
    SLICE_X58Y66         FDRE                                         r  game_machine/regfile_unit/M_p2_scorereg_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.501    14.905    game_machine/regfile_unit/CLK
    SLICE_X58Y66         FDRE                                         r  game_machine/regfile_unit/M_p2_scorereg_q_reg[5]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X58Y66         FDRE (Setup_fdre_C_D)       -0.058    15.084    game_machine/regfile_unit/M_p2_scorereg_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -16.461    
  -------------------------------------------------------------------
                         slack                                 -1.378    

Slack (VIOLATED) :        -1.352ns  (required time - arrival time)
  Source:                 game_reset_btn_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_machine/regfile_unit/M_p2_ban_reg_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.257ns  (logic 5.324ns (47.297%)  route 5.933ns (52.703%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.613     5.197    game_reset_btn_cond/CLK
    SLICE_X61Y69         FDRE                                         r  game_reset_btn_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  game_reset_btn_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.670     6.323    game_reset_btn_cond/M_ctr_q_reg[19]
    SLICE_X60Y68         LUT4 (Prop_lut4_I2_O)        0.124     6.447 r  game_reset_btn_cond/M_ctr_q[31]_i_5/O
                         net (fo=3, routed)           0.820     7.267    game_reset_btn_cond/M_ctr_q[31]_i_5_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I3_O)        0.124     7.391 f  game_reset_btn_cond/M_ctr_q[31]_i_1/O
                         net (fo=506, routed)         0.766     8.158    game_machine/game_cu/M_game_machine_reset_button
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.282 r  game_machine/game_cu/out0_i_118/O
                         net (fo=32, routed)          0.759     9.041    game_machine/regfile_unit/M_regfile_unit_read_address_b[2]
    SLICE_X63Y67         MUXF7 (Prop_muxf7_S_O)       0.296     9.337 r  game_machine/regfile_unit/out0_i_106/O
                         net (fo=1, routed)           0.000     9.337    game_machine/regfile_unit/out0_i_106_n_0
    SLICE_X63Y67         MUXF8 (Prop_muxf8_I0_O)      0.104     9.441 r  game_machine/regfile_unit/out0_i_41/O
                         net (fo=4, routed)           0.716    10.157    game_machine/game_cu/M_regfile_unit_out_b[6]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.316    10.473 r  game_machine/game_cu/out0_i_7/O
                         net (fo=4, routed)           0.567    11.040    game_machine/alu_unit/multiplyUnit/M_alu_unit_b[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[6])
                                                      3.656    14.696 r  game_machine/alu_unit/multiplyUnit/out0/P[6]
                         net (fo=1, routed)           0.921    15.617    game_machine/game_cu/out0_n_99_alias
    SLICE_X58Y69         LUT6 (Prop_lut6_I5_O)        0.124    15.741 r  game_machine/game_cu/M_p1_scorereg_q[6]_i_1_comp/O
                         net (fo=16, routed)          0.712    16.454    game_machine/regfile_unit/D[6]
    SLICE_X59Y66         FDRE                                         r  game_machine/regfile_unit/M_p2_ban_reg_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.501    14.905    game_machine/regfile_unit/CLK
    SLICE_X59Y66         FDRE                                         r  game_machine/regfile_unit/M_p2_ban_reg_q_reg[6]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X59Y66         FDRE (Setup_fdre_C_D)       -0.040    15.102    game_machine/regfile_unit/M_p2_ban_reg_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -16.454    
  -------------------------------------------------------------------
                         slack                                 -1.352    

Slack (VIOLATED) :        -1.348ns  (required time - arrival time)
  Source:                 game_reset_btn_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_machine/regfile_unit/M_free_regF_q_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.246ns  (logic 5.324ns (47.340%)  route 5.922ns (52.660%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.613     5.197    game_reset_btn_cond/CLK
    SLICE_X61Y69         FDRE                                         r  game_reset_btn_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  game_reset_btn_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.670     6.323    game_reset_btn_cond/M_ctr_q_reg[19]
    SLICE_X60Y68         LUT4 (Prop_lut4_I2_O)        0.124     6.447 r  game_reset_btn_cond/M_ctr_q[31]_i_5/O
                         net (fo=3, routed)           0.820     7.267    game_reset_btn_cond/M_ctr_q[31]_i_5_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I3_O)        0.124     7.391 f  game_reset_btn_cond/M_ctr_q[31]_i_1/O
                         net (fo=506, routed)         0.766     8.158    game_machine/game_cu/M_game_machine_reset_button
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.282 r  game_machine/game_cu/out0_i_118/O
                         net (fo=32, routed)          0.759     9.041    game_machine/regfile_unit/M_regfile_unit_read_address_b[2]
    SLICE_X63Y67         MUXF7 (Prop_muxf7_S_O)       0.296     9.337 r  game_machine/regfile_unit/out0_i_106/O
                         net (fo=1, routed)           0.000     9.337    game_machine/regfile_unit/out0_i_106_n_0
    SLICE_X63Y67         MUXF8 (Prop_muxf8_I0_O)      0.104     9.441 r  game_machine/regfile_unit/out0_i_41/O
                         net (fo=4, routed)           0.716    10.157    game_machine/game_cu/M_regfile_unit_out_b[6]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.316    10.473 r  game_machine/game_cu/out0_i_7/O
                         net (fo=4, routed)           0.567    11.040    game_machine/alu_unit/multiplyUnit/M_alu_unit_b[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[5])
                                                      3.656    14.696 r  game_machine/alu_unit/multiplyUnit/out0/P[5]
                         net (fo=3, routed)           0.765    15.460    game_machine/game_cu/out0_n_100_alias
    SLICE_X59Y68         LUT6 (Prop_lut6_I5_O)        0.124    15.584 r  game_machine/game_cu/M_p1_scorereg_q[5]_i_1_comp_replica/O
                         net (fo=8, routed)           0.859    16.443    game_machine/regfile_unit/D[5]_repN_alias
    SLICE_X60Y67         FDRE                                         r  game_machine/regfile_unit/M_free_regF_q_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.500    14.904    game_machine/regfile_unit/CLK
    SLICE_X60Y67         FDRE                                         r  game_machine/regfile_unit/M_free_regF_q_reg[5]_lopt_replica/C
                         clock pessimism              0.272    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X60Y67         FDRE (Setup_fdre_C_D)       -0.045    15.096    game_machine/regfile_unit/M_free_regF_q_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -16.443    
  -------------------------------------------------------------------
                         slack                                 -1.348    

Slack (VIOLATED) :        -1.346ns  (required time - arrival time)
  Source:                 game_reset_btn_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_machine/regfile_unit/M_free_regF_q_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.231ns  (logic 5.324ns (47.404%)  route 5.907ns (52.596%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.613     5.197    game_reset_btn_cond/CLK
    SLICE_X61Y69         FDRE                                         r  game_reset_btn_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  game_reset_btn_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.670     6.323    game_reset_btn_cond/M_ctr_q_reg[19]
    SLICE_X60Y68         LUT4 (Prop_lut4_I2_O)        0.124     6.447 r  game_reset_btn_cond/M_ctr_q[31]_i_5/O
                         net (fo=3, routed)           0.820     7.267    game_reset_btn_cond/M_ctr_q[31]_i_5_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I3_O)        0.124     7.391 f  game_reset_btn_cond/M_ctr_q[31]_i_1/O
                         net (fo=506, routed)         0.766     8.158    game_machine/game_cu/M_game_machine_reset_button
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.282 r  game_machine/game_cu/out0_i_118/O
                         net (fo=32, routed)          0.759     9.041    game_machine/regfile_unit/M_regfile_unit_read_address_b[2]
    SLICE_X63Y67         MUXF7 (Prop_muxf7_S_O)       0.296     9.337 r  game_machine/regfile_unit/out0_i_106/O
                         net (fo=1, routed)           0.000     9.337    game_machine/regfile_unit/out0_i_106_n_0
    SLICE_X63Y67         MUXF8 (Prop_muxf8_I0_O)      0.104     9.441 r  game_machine/regfile_unit/out0_i_41/O
                         net (fo=4, routed)           0.716    10.157    game_machine/game_cu/M_regfile_unit_out_b[6]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.316    10.473 r  game_machine/game_cu/out0_i_7/O
                         net (fo=4, routed)           0.567    11.040    game_machine/alu_unit/multiplyUnit/M_alu_unit_b[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[6])
                                                      3.656    14.696 r  game_machine/alu_unit/multiplyUnit/out0/P[6]
                         net (fo=1, routed)           0.921    15.617    game_machine/game_cu/out0_n_99_alias
    SLICE_X58Y69         LUT6 (Prop_lut6_I5_O)        0.124    15.741 r  game_machine/game_cu/M_p1_scorereg_q[6]_i_1_comp/O
                         net (fo=16, routed)          0.687    16.428    game_machine/regfile_unit/D[6]
    SLICE_X62Y70         FDRE                                         r  game_machine/regfile_unit/M_free_regF_q_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.498    14.902    game_machine/regfile_unit/CLK
    SLICE_X62Y70         FDRE                                         r  game_machine/regfile_unit/M_free_regF_q_reg[6]_lopt_replica/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X62Y70         FDRE (Setup_fdre_C_D)       -0.043    15.082    game_machine/regfile_unit/M_free_regF_q_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -16.428    
  -------------------------------------------------------------------
                         slack                                 -1.346    

Slack (VIOLATED) :        -1.344ns  (required time - arrival time)
  Source:                 game_reset_btn_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_machine/regfile_unit/M_free_regF_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.260ns  (logic 5.324ns (47.284%)  route 5.936ns (52.716%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.613     5.197    game_reset_btn_cond/CLK
    SLICE_X61Y69         FDRE                                         r  game_reset_btn_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  game_reset_btn_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.670     6.323    game_reset_btn_cond/M_ctr_q_reg[19]
    SLICE_X60Y68         LUT4 (Prop_lut4_I2_O)        0.124     6.447 r  game_reset_btn_cond/M_ctr_q[31]_i_5/O
                         net (fo=3, routed)           0.820     7.267    game_reset_btn_cond/M_ctr_q[31]_i_5_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I3_O)        0.124     7.391 f  game_reset_btn_cond/M_ctr_q[31]_i_1/O
                         net (fo=506, routed)         0.766     8.158    game_machine/game_cu/M_game_machine_reset_button
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.282 r  game_machine/game_cu/out0_i_118/O
                         net (fo=32, routed)          0.759     9.041    game_machine/regfile_unit/M_regfile_unit_read_address_b[2]
    SLICE_X63Y67         MUXF7 (Prop_muxf7_S_O)       0.296     9.337 r  game_machine/regfile_unit/out0_i_106/O
                         net (fo=1, routed)           0.000     9.337    game_machine/regfile_unit/out0_i_106_n_0
    SLICE_X63Y67         MUXF8 (Prop_muxf8_I0_O)      0.104     9.441 r  game_machine/regfile_unit/out0_i_41/O
                         net (fo=4, routed)           0.716    10.157    game_machine/game_cu/M_regfile_unit_out_b[6]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.316    10.473 r  game_machine/game_cu/out0_i_7/O
                         net (fo=4, routed)           0.567    11.040    game_machine/alu_unit/multiplyUnit/M_alu_unit_b[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[6])
                                                      3.656    14.696 r  game_machine/alu_unit/multiplyUnit/out0/P[6]
                         net (fo=1, routed)           0.921    15.617    game_machine/game_cu/out0_n_99_alias
    SLICE_X58Y69         LUT6 (Prop_lut6_I5_O)        0.124    15.741 r  game_machine/game_cu/M_p1_scorereg_q[6]_i_1_comp/O
                         net (fo=16, routed)          0.715    16.457    game_machine/regfile_unit/D[6]
    SLICE_X60Y67         FDRE                                         r  game_machine/regfile_unit/M_free_regF_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.500    14.904    game_machine/regfile_unit/CLK
    SLICE_X60Y67         FDRE                                         r  game_machine/regfile_unit/M_free_regF_q_reg[6]/C
                         clock pessimism              0.272    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X60Y67         FDRE (Setup_fdre_C_D)       -0.028    15.113    game_machine/regfile_unit/M_free_regF_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -16.457    
  -------------------------------------------------------------------
                         slack                                 -1.344    

Slack (VIOLATED) :        -1.332ns  (required time - arrival time)
  Source:                 game_reset_btn_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_machine/regfile_unit/M_p1_button_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.246ns  (logic 5.324ns (47.341%)  route 5.922ns (52.659%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.613     5.197    game_reset_btn_cond/CLK
    SLICE_X61Y69         FDRE                                         r  game_reset_btn_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  game_reset_btn_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.670     6.323    game_reset_btn_cond/M_ctr_q_reg[19]
    SLICE_X60Y68         LUT4 (Prop_lut4_I2_O)        0.124     6.447 r  game_reset_btn_cond/M_ctr_q[31]_i_5/O
                         net (fo=3, routed)           0.820     7.267    game_reset_btn_cond/M_ctr_q[31]_i_5_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I3_O)        0.124     7.391 f  game_reset_btn_cond/M_ctr_q[31]_i_1/O
                         net (fo=506, routed)         0.766     8.158    game_machine/game_cu/M_game_machine_reset_button
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.282 r  game_machine/game_cu/out0_i_118/O
                         net (fo=32, routed)          0.759     9.041    game_machine/regfile_unit/M_regfile_unit_read_address_b[2]
    SLICE_X63Y67         MUXF7 (Prop_muxf7_S_O)       0.296     9.337 r  game_machine/regfile_unit/out0_i_106/O
                         net (fo=1, routed)           0.000     9.337    game_machine/regfile_unit/out0_i_106_n_0
    SLICE_X63Y67         MUXF8 (Prop_muxf8_I0_O)      0.104     9.441 r  game_machine/regfile_unit/out0_i_41/O
                         net (fo=4, routed)           0.716    10.157    game_machine/game_cu/M_regfile_unit_out_b[6]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.316    10.473 r  game_machine/game_cu/out0_i_7/O
                         net (fo=4, routed)           0.567    11.040    game_machine/alu_unit/multiplyUnit/M_alu_unit_b[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[6])
                                                      3.656    14.696 r  game_machine/alu_unit/multiplyUnit/out0/P[6]
                         net (fo=1, routed)           0.921    15.617    game_machine/game_cu/out0_n_99_alias
    SLICE_X58Y69         LUT6 (Prop_lut6_I5_O)        0.124    15.741 r  game_machine/game_cu/M_p1_scorereg_q[6]_i_1_comp/O
                         net (fo=16, routed)          0.702    16.443    game_machine/regfile_unit/D[6]
    SLICE_X60Y68         FDRE                                         r  game_machine/regfile_unit/M_p1_button_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.498    14.902    game_machine/regfile_unit/CLK
    SLICE_X60Y68         FDRE                                         r  game_machine/regfile_unit/M_p1_button_q_reg[6]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X60Y68         FDRE (Setup_fdre_C_D)       -0.028    15.111    game_machine/regfile_unit/M_p1_button_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -16.443    
  -------------------------------------------------------------------
                         slack                                 -1.332    

Slack (VIOLATED) :        -1.330ns  (required time - arrival time)
  Source:                 game_reset_btn_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_machine/regfile_unit/M_round_num_reg_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.221ns  (logic 5.324ns (47.446%)  route 5.897ns (52.554%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.613     5.197    game_reset_btn_cond/CLK
    SLICE_X61Y69         FDRE                                         r  game_reset_btn_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  game_reset_btn_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.670     6.323    game_reset_btn_cond/M_ctr_q_reg[19]
    SLICE_X60Y68         LUT4 (Prop_lut4_I2_O)        0.124     6.447 r  game_reset_btn_cond/M_ctr_q[31]_i_5/O
                         net (fo=3, routed)           0.820     7.267    game_reset_btn_cond/M_ctr_q[31]_i_5_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I3_O)        0.124     7.391 f  game_reset_btn_cond/M_ctr_q[31]_i_1/O
                         net (fo=506, routed)         0.766     8.158    game_machine/game_cu/M_game_machine_reset_button
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.282 r  game_machine/game_cu/out0_i_118/O
                         net (fo=32, routed)          0.759     9.041    game_machine/regfile_unit/M_regfile_unit_read_address_b[2]
    SLICE_X63Y67         MUXF7 (Prop_muxf7_S_O)       0.296     9.337 r  game_machine/regfile_unit/out0_i_106/O
                         net (fo=1, routed)           0.000     9.337    game_machine/regfile_unit/out0_i_106_n_0
    SLICE_X63Y67         MUXF8 (Prop_muxf8_I0_O)      0.104     9.441 r  game_machine/regfile_unit/out0_i_41/O
                         net (fo=4, routed)           0.716    10.157    game_machine/game_cu/M_regfile_unit_out_b[6]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.316    10.473 r  game_machine/game_cu/out0_i_7/O
                         net (fo=4, routed)           0.567    11.040    game_machine/alu_unit/multiplyUnit/M_alu_unit_b[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[4])
                                                      3.656    14.696 r  game_machine/alu_unit/multiplyUnit/out0/P[4]
                         net (fo=1, routed)           0.945    15.640    game_machine/game_cu/out0_n_101_alias
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.124    15.764 r  game_machine/game_cu/M_p1_scorereg_q[4]_i_1_comp/O
                         net (fo=16, routed)          0.654    16.418    game_machine/regfile_unit/D[4]
    SLICE_X63Y67         FDRE                                         r  game_machine/regfile_unit/M_round_num_reg_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.501    14.905    game_machine/regfile_unit/CLK
    SLICE_X63Y67         FDRE                                         r  game_machine/regfile_unit/M_round_num_reg_q_reg[4]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X63Y67         FDRE (Setup_fdre_C_D)       -0.040    15.088    game_machine/regfile_unit/M_round_num_reg_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -16.418    
  -------------------------------------------------------------------
                         slack                                 -1.330    

Slack (VIOLATED) :        -1.323ns  (required time - arrival time)
  Source:                 game_reset_btn_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_machine/regfile_unit/M_free_regF_q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 5.324ns (47.387%)  route 5.911ns (52.613%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.613     5.197    game_reset_btn_cond/CLK
    SLICE_X61Y69         FDRE                                         r  game_reset_btn_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  game_reset_btn_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.670     6.323    game_reset_btn_cond/M_ctr_q_reg[19]
    SLICE_X60Y68         LUT4 (Prop_lut4_I2_O)        0.124     6.447 r  game_reset_btn_cond/M_ctr_q[31]_i_5/O
                         net (fo=3, routed)           0.820     7.267    game_reset_btn_cond/M_ctr_q[31]_i_5_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I3_O)        0.124     7.391 f  game_reset_btn_cond/M_ctr_q[31]_i_1/O
                         net (fo=506, routed)         0.766     8.158    game_machine/game_cu/M_game_machine_reset_button
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.282 r  game_machine/game_cu/out0_i_118/O
                         net (fo=32, routed)          0.759     9.041    game_machine/regfile_unit/M_regfile_unit_read_address_b[2]
    SLICE_X63Y67         MUXF7 (Prop_muxf7_S_O)       0.296     9.337 r  game_machine/regfile_unit/out0_i_106/O
                         net (fo=1, routed)           0.000     9.337    game_machine/regfile_unit/out0_i_106_n_0
    SLICE_X63Y67         MUXF8 (Prop_muxf8_I0_O)      0.104     9.441 r  game_machine/regfile_unit/out0_i_41/O
                         net (fo=4, routed)           0.716    10.157    game_machine/game_cu/M_regfile_unit_out_b[6]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.316    10.473 r  game_machine/game_cu/out0_i_7/O
                         net (fo=4, routed)           0.567    11.040    game_machine/alu_unit/multiplyUnit/M_alu_unit_b[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[7])
                                                      3.656    14.696 r  game_machine/alu_unit/multiplyUnit/out0/P[7]
                         net (fo=3, routed)           0.905    15.600    game_machine/game_cu/out0_n_98_alias
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.124    15.724 r  game_machine/game_cu/M_p1_scorereg_q[7]_i_1_comp_replica/O
                         net (fo=12, routed)          0.708    16.432    game_machine/regfile_unit/D[7]_repN_alias
    SLICE_X60Y71         FDRE                                         r  game_machine/regfile_unit/M_free_regF_q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.496    14.900    game_machine/regfile_unit/CLK
    SLICE_X60Y71         FDRE                                         r  game_machine/regfile_unit/M_free_regF_q_reg[7]_lopt_replica/C
                         clock pessimism              0.272    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X60Y71         FDRE (Setup_fdre_C_D)       -0.028    15.109    game_machine/regfile_unit/M_free_regF_q_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -16.432    
  -------------------------------------------------------------------
                         slack                                 -1.323    

Slack (VIOLATED) :        -1.316ns  (required time - arrival time)
  Source:                 game_reset_btn_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_machine/regfile_unit/M_free_regF_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.143ns  (logic 2.166ns (19.437%)  route 8.977ns (80.563%))
  Logic Levels:           11  (LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.613     5.197    game_reset_btn_cond/CLK
    SLICE_X61Y69         FDRE                                         r  game_reset_btn_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  game_reset_btn_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.670     6.323    game_reset_btn_cond/M_ctr_q_reg[19]
    SLICE_X60Y68         LUT4 (Prop_lut4_I2_O)        0.124     6.447 r  game_reset_btn_cond/M_ctr_q[31]_i_5/O
                         net (fo=3, routed)           0.820     7.267    game_reset_btn_cond/M_ctr_q[31]_i_5_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I3_O)        0.124     7.391 f  game_reset_btn_cond/M_ctr_q[31]_i_1/O
                         net (fo=506, routed)         0.766     8.158    game_machine/game_cu/M_game_machine_reset_button
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.124     8.282 r  game_machine/game_cu/out0_i_118/O
                         net (fo=32, routed)          0.899     9.181    game_machine/regfile_unit/M_regfile_unit_read_address_b[2]
    SLICE_X62Y65         MUXF7 (Prop_muxf7_S_O)       0.296     9.477 r  game_machine/regfile_unit/out0_i_49/O
                         net (fo=2, routed)           0.306     9.783    game_machine/game_cu/out0_32
    SLICE_X59Y65         LUT5 (Prop_lut5_I3_O)        0.298    10.081 r  game_machine/game_cu/out0_i_13/O
                         net (fo=57, routed)          1.597    11.677    game_machine/game_cu/M_alu_unit_b[3]
    SLICE_X52Y75         LUT6 (Prop_lut6_I4_O)        0.124    11.801 r  game_machine/game_cu/M_p1_scorereg_q[6]_i_14/O
                         net (fo=2, routed)           0.775    12.576    game_machine/game_cu/M_p1_scorereg_q[6]_i_14_n_0
    SLICE_X48Y74         LUT3 (Prop_lut3_I0_O)        0.124    12.700 r  game_machine/game_cu/M_p1_scorereg_q[4]_i_10/O
                         net (fo=2, routed)           0.598    13.299    game_machine/game_cu/M_p1_scorereg_q[4]_i_10_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I1_O)        0.124    13.423 r  game_machine/game_cu/M_p1_scorereg_q[3]_i_6/O
                         net (fo=1, routed)           0.840    14.263    game_machine/game_cu/M_p1_scorereg_q[3]_i_6_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    14.387 r  game_machine/game_cu/M_p1_scorereg_q[3]_i_4/O
                         net (fo=2, routed)           0.475    14.862    game_machine/alu_unit/multiplyUnit/M_p1_scorereg_q[3]_i_4_n_0_alias
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    14.986 r  game_machine/alu_unit/multiplyUnit/M_p1_scorereg_q[3]_i_3_comp/O
                         net (fo=1, routed)           0.416    15.402    game_machine/game_cu/M_p1_scorereg_q_reg[3]_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I4_O)        0.124    15.526 r  game_machine/game_cu/M_p1_scorereg_q[3]_i_1_comp/O
                         net (fo=16, routed)          0.814    16.340    game_machine/regfile_unit/D[3]
    SLICE_X54Y64         FDRE                                         r  game_machine/regfile_unit/M_free_regF_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         1.437    14.841    game_machine/regfile_unit/CLK
    SLICE_X54Y64         FDRE                                         r  game_machine/regfile_unit/M_free_regF_q_reg[3]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X54Y64         FDRE (Setup_fdre_C_D)       -0.039    15.025    game_machine/regfile_unit/M_free_regF_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -16.340    
  -------------------------------------------------------------------
                         slack                                 -1.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 game_machine/rrg_unit/random_number_generator/M_x_q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_machine/rrg_unit/random_number_generator/M_w_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.735%)  route 0.081ns (30.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.560     1.504    game_machine/rrg_unit/random_number_generator/CLK
    SLICE_X49Y65         FDSE                                         r  game_machine/rrg_unit/random_number_generator/M_x_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  game_machine/rrg_unit/random_number_generator/M_x_q_reg[6]/Q
                         net (fo=3, routed)           0.081     1.726    game_machine/rrg_unit/random_number_generator/M_x_q[6]
    SLICE_X48Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.771 r  game_machine/rrg_unit/random_number_generator/M_w_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.771    game_machine/rrg_unit/random_number_generator/M_w_d[6]
    SLICE_X48Y65         FDRE                                         r  game_machine/rrg_unit/random_number_generator/M_w_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.827     2.017    game_machine/rrg_unit/random_number_generator/CLK
    SLICE_X48Y65         FDRE                                         r  game_machine/rrg_unit/random_number_generator/M_w_q_reg[6]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.092     1.609    game_machine/rrg_unit/random_number_generator/M_w_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 game_machine/rrg_unit/random_number_generator/M_x_q_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_machine/rrg_unit/random_number_generator/M_w_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.560     1.504    game_machine/rrg_unit/random_number_generator/CLK
    SLICE_X51Y64         FDSE                                         r  game_machine/rrg_unit/random_number_generator/M_x_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  game_machine/rrg_unit/random_number_generator/M_x_q_reg[10]/Q
                         net (fo=4, routed)           0.110     1.755    game_machine/rrg_unit/random_number_generator/M_x_q[10]
    SLICE_X50Y64         LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  game_machine/rrg_unit/random_number_generator/M_w_q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.800    game_machine/rrg_unit/random_number_generator/M_w_d[10]
    SLICE_X50Y64         FDRE                                         r  game_machine/rrg_unit/random_number_generator/M_w_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.829     2.019    game_machine/rrg_unit/random_number_generator/CLK
    SLICE_X50Y64         FDRE                                         r  game_machine/rrg_unit/random_number_generator/M_w_q_reg[10]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.120     1.637    game_machine/rrg_unit/random_number_generator/M_w_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 game_machine/rrg_unit/random_number_generator/M_x_q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_machine/rrg_unit/random_number_generator/M_w_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.475%)  route 0.082ns (30.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.560     1.504    game_machine/rrg_unit/random_number_generator/CLK
    SLICE_X49Y65         FDSE                                         r  game_machine/rrg_unit/random_number_generator/M_x_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  game_machine/rrg_unit/random_number_generator/M_x_q_reg[6]/Q
                         net (fo=3, routed)           0.082     1.727    game_machine/rrg_unit/random_number_generator/M_x_q[6]
    SLICE_X48Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.772 r  game_machine/rrg_unit/random_number_generator/M_w_q[17]_i_1/O
                         net (fo=1, routed)           0.000     1.772    game_machine/rrg_unit/random_number_generator/M_w_d[17]
    SLICE_X48Y65         FDRE                                         r  game_machine/rrg_unit/random_number_generator/M_w_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.827     2.017    game_machine/rrg_unit/random_number_generator/CLK
    SLICE_X48Y65         FDRE                                         r  game_machine/rrg_unit/random_number_generator/M_w_q_reg[17]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.091     1.608    game_machine/rrg_unit/random_number_generator/M_w_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 game_machine/rrg_unit/random_number_generator/M_x_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_machine/rrg_unit/random_number_generator/M_w_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.590     1.534    game_machine/rrg_unit/random_number_generator/CLK
    SLICE_X61Y61         FDSE                                         r  game_machine/rrg_unit/random_number_generator/M_x_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDSE (Prop_fdse_C_Q)         0.141     1.675 r  game_machine/rrg_unit/random_number_generator/M_x_q_reg[1]/Q
                         net (fo=3, routed)           0.114     1.789    game_machine/rrg_unit/random_number_generator/M_x_q[1]
    SLICE_X60Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.834 r  game_machine/rrg_unit/random_number_generator/M_w_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.834    game_machine/rrg_unit/random_number_generator/M_w_d[1]
    SLICE_X60Y61         FDRE                                         r  game_machine/rrg_unit/random_number_generator/M_w_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.860     2.049    game_machine/rrg_unit/random_number_generator/CLK
    SLICE_X60Y61         FDRE                                         r  game_machine/rrg_unit/random_number_generator/M_w_q_reg[1]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X60Y61         FDRE (Hold_fdre_C_D)         0.121     1.668    game_machine/rrg_unit/random_number_generator/M_w_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 game_machine/rrg_unit/random_number_generator/M_y_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_machine/rrg_unit/random_number_generator/M_x_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.367%)  route 0.109ns (43.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.560     1.504    game_machine/rrg_unit/random_number_generator/CLK
    SLICE_X49Y64         FDRE                                         r  game_machine/rrg_unit/random_number_generator/M_y_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game_machine/rrg_unit/random_number_generator/M_y_q_reg[18]/Q
                         net (fo=1, routed)           0.109     1.754    game_machine/rrg_unit/random_number_generator/M_y_q[18]
    SLICE_X51Y64         FDRE                                         r  game_machine/rrg_unit/random_number_generator/M_x_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.829     2.019    game_machine/rrg_unit/random_number_generator/CLK
    SLICE_X51Y64         FDRE                                         r  game_machine/rrg_unit/random_number_generator/M_x_q_reg[18]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X51Y64         FDRE (Hold_fdre_C_D)         0.047     1.587    game_machine/rrg_unit/random_number_generator/M_x_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 game_machine/rrg_unit/random_number_generator/M_w_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_machine/rrg_unit/random_number_generator/M_z_q_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.560     1.504    game_machine/rrg_unit/random_number_generator/CLK
    SLICE_X48Y65         FDRE                                         r  game_machine/rrg_unit/random_number_generator/M_w_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game_machine/rrg_unit/random_number_generator/M_w_q_reg[6]/Q
                         net (fo=2, routed)           0.123     1.768    game_machine/rrg_unit/random_number_generator/M_w_q_reg_n_0_[6]
    SLICE_X49Y65         FDSE                                         r  game_machine/rrg_unit/random_number_generator/M_z_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.827     2.017    game_machine/rrg_unit/random_number_generator/CLK
    SLICE_X49Y65         FDSE                                         r  game_machine/rrg_unit/random_number_generator/M_z_q_reg[6]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X49Y65         FDSE (Hold_fdse_C_D)         0.078     1.595    game_machine/rrg_unit/random_number_generator/M_z_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 game_machine/rrg_unit/random_number_generator/M_x_q_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_machine/rrg_unit/random_number_generator/M_w_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.422%)  route 0.109ns (36.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.560     1.504    game_machine/rrg_unit/random_number_generator/CLK
    SLICE_X49Y64         FDSE                                         r  game_machine/rrg_unit/random_number_generator/M_x_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  game_machine/rrg_unit/random_number_generator/M_x_q_reg[13]/Q
                         net (fo=4, routed)           0.109     1.754    game_machine/rrg_unit/random_number_generator/M_x_q[13]
    SLICE_X48Y64         LUT5 (Prop_lut5_I2_O)        0.048     1.802 r  game_machine/rrg_unit/random_number_generator/M_w_q[24]_i_1/O
                         net (fo=1, routed)           0.000     1.802    game_machine/rrg_unit/random_number_generator/M_w_d[24]
    SLICE_X48Y64         FDRE                                         r  game_machine/rrg_unit/random_number_generator/M_w_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.828     2.018    game_machine/rrg_unit/random_number_generator/CLK
    SLICE_X48Y64         FDRE                                         r  game_machine/rrg_unit/random_number_generator/M_w_q_reg[24]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X48Y64         FDRE (Hold_fdre_C_D)         0.105     1.622    game_machine/rrg_unit/random_number_generator/M_w_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 game_machine/rrg_unit/random_number_generator/M_w_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_machine/rrg_unit/random_number_generator/M_z_q_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.246%)  route 0.129ns (47.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.560     1.504    game_machine/rrg_unit/random_number_generator/CLK
    SLICE_X48Y63         FDRE                                         r  game_machine/rrg_unit/random_number_generator/M_w_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game_machine/rrg_unit/random_number_generator/M_w_q_reg[5]/Q
                         net (fo=2, routed)           0.129     1.774    game_machine/rrg_unit/random_number_generator/M_w_q_reg_n_0_[5]
    SLICE_X48Y62         FDSE                                         r  game_machine/rrg_unit/random_number_generator/M_z_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.829     2.019    game_machine/rrg_unit/random_number_generator/CLK
    SLICE_X48Y62         FDSE                                         r  game_machine/rrg_unit/random_number_generator/M_z_q_reg[5]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X48Y62         FDSE (Hold_fdse_C_D)         0.072     1.592    game_machine/rrg_unit/random_number_generator/M_z_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 game_machine/rrg_unit/random_number_generator/M_w_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_machine/rrg_unit/random_number_generator/M_z_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.846%)  route 0.130ns (44.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.560     1.504    game_machine/rrg_unit/random_number_generator/CLK
    SLICE_X50Y64         FDRE                                         r  game_machine/rrg_unit/random_number_generator/M_w_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  game_machine/rrg_unit/random_number_generator/M_w_q_reg[18]/Q
                         net (fo=2, routed)           0.130     1.797    game_machine/rrg_unit/random_number_generator/M_w_q_reg_n_0_[18]
    SLICE_X49Y64         FDRE                                         r  game_machine/rrg_unit/random_number_generator/M_z_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.828     2.018    game_machine/rrg_unit/random_number_generator/CLK
    SLICE_X49Y64         FDRE                                         r  game_machine/rrg_unit/random_number_generator/M_z_q_reg[18]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.076     1.615    game_machine/rrg_unit/random_number_generator/M_z_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 game_machine/rrg_unit/random_number_generator/M_z_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_machine/rrg_unit/random_number_generator/M_y_q_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.558     1.502    game_machine/rrg_unit/random_number_generator/CLK
    SLICE_X49Y67         FDRE                                         r  game_machine/rrg_unit/random_number_generator/M_z_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  game_machine/rrg_unit/random_number_generator/M_z_q_reg[19]/Q
                         net (fo=1, routed)           0.113     1.756    game_machine/rrg_unit/random_number_generator/M_z_q[19]
    SLICE_X49Y67         FDSE                                         r  game_machine/rrg_unit/random_number_generator/M_y_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=604, routed)         0.825     2.015    game_machine/rrg_unit/random_number_generator/CLK
    SLICE_X49Y67         FDSE                                         r  game_machine/rrg_unit/random_number_generator/M_y_q_reg[19]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X49Y67         FDSE (Hold_fdse_C_D)         0.070     1.572    game_machine/rrg_unit/random_number_generator/M_y_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y63   game_machine/rrg_unit/ctr/M_ctr_q_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y64   game_machine/rrg_unit/ctr/M_ctr_q_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y65   game_machine/rrg_unit/ctr/M_ctr_q_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y65   game_machine/rrg_unit/ctr/M_ctr_q_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y65   game_machine/rrg_unit/ctr/M_ctr_q_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y65   game_machine/rrg_unit/ctr/M_ctr_q_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y66   game_machine/rrg_unit/ctr/M_ctr_q_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y59   game_machine/rrg_unit/ctr/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y66   game_machine/rrg_unit/ctr/M_ctr_q_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y63   game_machine/rrg_unit/ctr/M_ctr_q_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y64   game_machine/rrg_unit/ctr/M_ctr_q_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65   game_machine/rrg_unit/ctr/M_ctr_q_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y65   game_machine/rrg_unit/ctr/M_ctr_q_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y65   game_machine/rrg_unit/ctr/M_ctr_q_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y65   game_machine/rrg_unit/ctr/M_ctr_q_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[33]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   game_machine/game_cu/FSM_onehot_M_game_fsm_q_reg[39]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y63   game_machine/rrg_unit/ctr/M_ctr_q_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y64   game_machine/rrg_unit/ctr/M_ctr_q_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y59   game_machine/rrg_unit/ctr/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y59   game_machine/rrg_unit/ctr/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y59   game_machine/rrg_unit/ctr/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y60   game_machine/rrg_unit/ctr/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y60   game_machine/rrg_unit/ctr/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y60   game_machine/rrg_unit/ctr/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y60   game_machine/rrg_unit/ctr/M_ctr_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y61   game_machine/rrg_unit/ctr/M_ctr_q_reg[9]/C



