<html><body><samp><pre>
<!@TC:1594947738>
#Build: Synplify Pro (R) N-2018.03L-SP1-1, Build 443R, Apr  1 2019
#install: C:\lscc\diamond\3.11_x64\synpbase
#OS: Windows 7 6.1
#Hostname: EDSON-PC

# Thu Jul 16 22:02:18 2020

#Implementation: xo2_vhdl


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.1

Hostname: EDSON-PC

Implementation : xo2_vhdl
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1594947764> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.1

Hostname: EDSON-PC

Implementation : xo2_vhdl
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1594947764> | Running in 64-bit mode 
@N: : <a href="Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\source\vhdl\adc_top.vhd:66:7:66:14:@N::@XP_MSG">adc_top.vhd(66)</a><!@TM:1594947764> | Top entity is set to ADC_top.
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\source\vhdl\adc_top.vhd:66:7:66:14:@N:CD630:@XP_MSG">adc_top.vhd(66)</a><!@TM:1594947764> | Synthesizing work.adc_top.translated.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\source\vhdl\sigmadelta_adc.vhd:67:7:67:21:@N:CD630:@XP_MSG">sigmadelta_adc.vhd(67)</a><!@TM:1594947764> | Synthesizing work.sigmadelta_adc.translated.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\source\vhdl\box_ave.vhd:71:7:71:14:@N:CD630:@XP_MSG">box_ave.vhd(71)</a><!@TM:1594947764> | Synthesizing work.box_ave.translated.
Post processing for work.box_ave.translated
Running optimization stage 1 on box_ave .......
Post processing for work.sigmadelta_adc.translated
Running optimization stage 1 on sigmadelta_adc .......
Post processing for work.adc_top.translated
Running optimization stage 1 on ADC_top .......
Running optimization stage 2 on box_ave .......
Running optimization stage 2 on sigmadelta_adc .......
Running optimization stage 2 on ADC_top .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\project\xo2\vhdl\xo2_vhdl\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:11s realtime, 0h:00m:09s cputime

Process completed successfully.
# Thu Jul 16 22:02:39 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.1

Hostname: EDSON-PC

Implementation : xo2_vhdl
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1594947764> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\source\vhdl\adc_top.vhd:66:7:66:14:@N:NF107:@XP_MSG">adc_top.vhd(66)</a><!@TM:1594947764> | Selected library: work cell: ADC_top view translated as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\source\vhdl\adc_top.vhd:66:7:66:14:@N:NF107:@XP_MSG">adc_top.vhd(66)</a><!@TM:1594947764> | Selected library: work cell: ADC_top view translated as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 16 22:02:43 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\project\xo2\vhdl\xo2_vhdl\synwork\xo2_vhdl_comp.rt.csv:@XP_FILE">xo2_vhdl_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:11s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:19s realtime, 0h:00m:11s cputime

Process completed successfully.
# Thu Jul 16 22:02:44 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1594947738>

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.1

Hostname: EDSON-PC

Database state : Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\project\xo2\vhdl\xo2_vhdl\synwork\|xo2_vhdl
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1594947770> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\source\vhdl\adc_top.vhd:66:7:66:14:@N:NF107:@XP_MSG">adc_top.vhd(66)</a><!@TM:1594947770> | Selected library: work cell: ADC_top view translated as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\source\vhdl\adc_top.vhd:66:7:66:14:@N:NF107:@XP_MSG">adc_top.vhd(66)</a><!@TM:1594947770> | Selected library: work cell: ADC_top view translated as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 16 22:02:50 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1594947738>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1594947738>
# Thu Jul 16 22:02:59 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.1

Hostname: EDSON-PC

Implementation : xo2_vhdl
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1594947807> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1594947807> | Setting synthesis effort to medium for the design 
Linked File:  <a href="Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\project\xo2\vhdl\xo2_vhdl\xo2_vhdl_scck.rpt:@XP_FILE">xo2_vhdl_scck.rpt</a>
Printing clock  summary report in "Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\project\xo2\vhdl\xo2_vhdl\xo2_vhdl_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1594947807> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1594947807> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1594947807> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:03s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:03s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:04s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:04s; Memory used current: 112MB peak: 115MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1594947807> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1594947807> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1594947807> | UMR3 is only supported for HAPS-80. 
syn_allowed_resources : blockrams=7  set on top level netlist ADC_top

Finished netlist restructuring (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:08s; Memory used current: 140MB peak: 143MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start              Requested     Requested     Clock        Clock                     Clock
Level     Clock              Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------
0 -       ADC_top|clk_in     247.1 MHz     4.046         inferred     Autoconstr_clkgroup_0     86   
=====================================================================================================



Clock Load Summary
***********************

                   Clock     Source           Clock Pin           Non-clock Pin     Non-clock Pin
Clock              Load      Pin              Seq Example         Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------
ADC_top|clk_in     86        clk_in(port)     SSD_ADC.delta.C     -                 -            
=================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="z:\fpga_flow_detector\documents\simplesigmadeltaadcsourcecode\source\vhdl\box_ave.vhd:194:4:194:6:@W:MT529:@XP_MSG">box_ave.vhd(194)</a><!@TM:1594947807> | Found inferred clock ADC_top|clk_in which controls 86 sequential elements including SSD_ADC.BA_INST.ave_data_out[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 86 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------
<a href="@|L:Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\project\xo2\vhdl\xo2_vhdl\synwork\xo2_vhdl_prem.srm@|S:clk_in@|E:SSD_ADC.accum[11:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       clk_in              Unconstrained_port     86         SSD_ADC.accum[11:0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1594947807> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:10s; Memory used current: 141MB peak: 143MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:10s; Memory used current: 140MB peak: 143MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:10s; Memory used current: 141MB peak: 143MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:11s; Memory used current: 56MB peak: 143MB)

Process took 0h:00m:26s realtime, 0h:00m:11s cputime
# Thu Jul 16 22:03:26 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1594947738>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1594947738>
# Thu Jul 16 22:03:31 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.1

Hostname: EDSON-PC

Implementation : xo2_vhdl
<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1594947838> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1594947838> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1594947838> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1594947838> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 114MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1594947838> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1594947838> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 142MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="z:\fpga_flow_detector\documents\simplesigmadeltaadcsourcecode\source\vhdl\sigmadelta_adc.vhd:159:4:159:6:@N:MO231:@XP_MSG">sigmadelta_adc.vhd(159)</a><!@TM:1594947838> | Found counter in view:work.sigmadelta_adc(translated) instance sigma[12:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="z:\fpga_flow_detector\documents\simplesigmadeltaadcsourcecode\source\vhdl\sigmadelta_adc.vhd:211:4:211:6:@N:MO231:@XP_MSG">sigmadelta_adc.vhd(211)</a><!@TM:1594947838> | Found counter in view:work.sigmadelta_adc(translated) instance counter[12:0] 

Starting factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 142MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 142MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 142MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 142MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 142MB)


Finished preparing to map (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 142MB)


Finished technology mapping (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -2.07ns		  34 /        86
   2		0h:00m:03s		    -2.07ns		  33 /        86
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\fpga_flow_detector\documents\simplesigmadeltaadcsourcecode\source\vhdl\sigmadelta_adc.vhd:211:4:211:6:@N:FX271:@XP_MSG">sigmadelta_adc.vhd(211)</a><!@TM:1594947838> | Replicating instance SSD_ADC.rollover (in view: work.ADC_top(translated)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   3		0h:00m:03s		    -1.78ns		  34 /        87


   4		0h:00m:04s		    -1.78ns		  34 /        87

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:04s; Memory used current: 141MB peak: 142MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1594947838> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:04s; Memory used current: 141MB peak: 142MB)


Start Writing Netlists (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:04s; Memory used current: 107MB peak: 142MB)

Writing Analyst data base Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\project\xo2\vhdl\xo2_vhdl\synwork\xo2_vhdl_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:05s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1594947838> | Writing EDF file: Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\project\xo2\vhdl\xo2_vhdl\xo2_vhdl.edi 
N-2018.03L-SP1-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1594947838> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:06s; Memory used current: 145MB peak: 147MB)


Start final timing analysis (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:07s; Memory used current: 145MB peak: 147MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1594947838> | Found inferred clock ADC_top|clk_in with period 4.88ns. Please declare a user-defined clock on port clk_in.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
<a name=10></a># Timing Report written on Thu Jul 16 22:03:54 2020</a>
#


Top view:               ADC_top
Requested Frequency:    205.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1594947838> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1594947838> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: -0.861

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
ADC_top|clk_in     205.1 MHz     174.3 MHz     4.876         5.737         -0.861     inferred     Autoconstr_clkgroup_0
========================================================================================================================





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------
ADC_top|clk_in  ADC_top|clk_in  |  4.876       -0.861  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: ADC_top|clk_in</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

                                   Starting                                                  Arrival           
Instance                           Reference          Type        Pin     Net                Time        Slack 
                                   Clock                                                                       
---------------------------------------------------------------------------------------------------------------
SSD_ADC.rollover_fast              ADC_top|clk_in     FD1S3DX     Q       rollover_fast      0.972       -0.861
SSD_ADC.BA_INST.accum[0]           ADC_top|clk_in     FD1P3DX     Q       accum_0[0]         1.044       -0.646
SSD_ADC.BA_INST.raw_data_d1[0]     ADC_top|clk_in     FD1S3DX     Q       raw_data_d1[0]     1.044       -0.646
SSD_ADC.BA_INST.raw_data_d1[1]     ADC_top|clk_in     FD1S3DX     Q       raw_data_d1[1]     1.044       -0.503
SSD_ADC.BA_INST.raw_data_d1[2]     ADC_top|clk_in     FD1S3DX     Q       raw_data_d1[2]     1.044       -0.503
SSD_ADC.BA_INST.accum[1]           ADC_top|clk_in     FD1P3DX     Q       accum_0[1]         0.972       -0.431
SSD_ADC.BA_INST.accum[2]           ADC_top|clk_in     FD1P3DX     Q       accum_0[2]         0.972       -0.431
SSD_ADC.BA_INST.accum[3]           ADC_top|clk_in     FD1P3DX     Q       accum_0[3]         1.044       -0.360
SSD_ADC.BA_INST.accum[4]           ADC_top|clk_in     FD1P3DX     Q       accum_0[4]         1.044       -0.360
SSD_ADC.BA_INST.raw_data_d1[3]     ADC_top|clk_in     FD1S3DX     Q       raw_data_d1[3]     1.044       -0.360
===============================================================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

                              Starting                                               Required           
Instance                      Reference          Type        Pin     Net             Time         Slack 
                              Clock                                                                     
--------------------------------------------------------------------------------------------------------
SSD_ADC.sigma[11]             ADC_top|clk_in     FD1P3DX     D       sigma_s[11]     4.771        -0.861
SSD_ADC.sigma[12]             ADC_top|clk_in     FD1P3DX     D       sigma_s[12]     4.771        -0.861
SSD_ADC.sigma[9]              ADC_top|clk_in     FD1P3DX     D       sigma_s[9]      4.771        -0.718
SSD_ADC.sigma[10]             ADC_top|clk_in     FD1P3DX     D       sigma_s[10]     4.771        -0.718
SSD_ADC.BA_INST.accum[13]     ADC_top|clk_in     FD1P3DX     D       accum_4[13]     4.965        -0.646
SSD_ADC.BA_INST.accum[14]     ADC_top|clk_in     FD1P3DX     D       accum_4[14]     4.965        -0.646
SSD_ADC.sigma[7]              ADC_top|clk_in     FD1P3DX     D       sigma_s[7]      4.771        -0.575
SSD_ADC.sigma[8]              ADC_top|clk_in     FD1P3DX     D       sigma_s[8]      4.771        -0.575
SSD_ADC.BA_INST.accum[11]     ADC_top|clk_in     FD1P3DX     D       accum_4[11]     4.965        -0.503
SSD_ADC.BA_INST.accum[12]     ADC_top|clk_in     FD1P3DX     D       accum_4[12]     4.965        -0.503
========================================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\project\xo2\vhdl\xo2_vhdl\xo2_vhdl.srr:srsfZ:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\project\xo2\vhdl\xo2_vhdl\xo2_vhdl.srs:fp:24818:27437:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      4.876
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.771

    - Propagation time:                      5.631
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.861

    Number of logic level(s):                8
    Starting point:                          SSD_ADC.rollover_fast / Q
    Ending point:                            SSD_ADC.sigma[12] / D
    The start point is clocked by            ADC_top|clk_in [rising] on pin CK
    The end   point is clocked by            ADC_top|clk_in [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
SSD_ADC.rollover_fast             FD1S3DX     Q        Out     0.972     0.972       -         
rollover_fast                     Net         -        -       -         -           1         
SSD_ADC.rollover_fast_RNI1KP9     INV         A        In      0.000     0.972       -         
SSD_ADC.rollover_fast_RNI1KP9     INV         Z        Out     0.852     1.824       -         
rollover_fast_i                   Net         -        -       -         -           14        
SSD_ADC.sigma_cry_0[0]            CCU2D       A1       In      0.000     1.824       -         
SSD_ADC.sigma_cry_0[0]            CCU2D       COUT     Out     1.544     3.368       -         
sigma_cry[0]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[1]            CCU2D       CIN      In      0.000     3.368       -         
SSD_ADC.sigma_cry_0[1]            CCU2D       COUT     Out     0.143     3.511       -         
sigma_cry[2]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[3]            CCU2D       CIN      In      0.000     3.511       -         
SSD_ADC.sigma_cry_0[3]            CCU2D       COUT     Out     0.143     3.654       -         
sigma_cry[4]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[5]            CCU2D       CIN      In      0.000     3.654       -         
SSD_ADC.sigma_cry_0[5]            CCU2D       COUT     Out     0.143     3.797       -         
sigma_cry[6]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[7]            CCU2D       CIN      In      0.000     3.797       -         
SSD_ADC.sigma_cry_0[7]            CCU2D       COUT     Out     0.143     3.939       -         
sigma_cry[8]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[9]            CCU2D       CIN      In      0.000     3.939       -         
SSD_ADC.sigma_cry_0[9]            CCU2D       COUT     Out     0.143     4.082       -         
sigma_cry[10]                     Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[11]           CCU2D       CIN      In      0.000     4.082       -         
SSD_ADC.sigma_cry_0[11]           CCU2D       S1       Out     1.549     5.631       -         
sigma_s[12]                       Net         -        -       -         -           1         
SSD_ADC.sigma[12]                 FD1P3DX     D        In      0.000     5.631       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      4.876
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.771

    - Propagation time:                      5.631
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.861

    Number of logic level(s):                8
    Starting point:                          SSD_ADC.rollover_fast / Q
    Ending point:                            SSD_ADC.sigma[12] / D
    The start point is clocked by            ADC_top|clk_in [rising] on pin CK
    The end   point is clocked by            ADC_top|clk_in [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
SSD_ADC.rollover_fast             FD1S3DX     Q        Out     0.972     0.972       -         
rollover_fast                     Net         -        -       -         -           1         
SSD_ADC.rollover_fast_RNI1KP9     INV         A        In      0.000     0.972       -         
SSD_ADC.rollover_fast_RNI1KP9     INV         Z        Out     0.852     1.824       -         
rollover_fast_i                   Net         -        -       -         -           14        
SSD_ADC.sigma_cry_0[0]            CCU2D       B0       In      0.000     1.824       -         
SSD_ADC.sigma_cry_0[0]            CCU2D       COUT     Out     1.544     3.368       -         
sigma_cry[0]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[1]            CCU2D       CIN      In      0.000     3.368       -         
SSD_ADC.sigma_cry_0[1]            CCU2D       COUT     Out     0.143     3.511       -         
sigma_cry[2]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[3]            CCU2D       CIN      In      0.000     3.511       -         
SSD_ADC.sigma_cry_0[3]            CCU2D       COUT     Out     0.143     3.654       -         
sigma_cry[4]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[5]            CCU2D       CIN      In      0.000     3.654       -         
SSD_ADC.sigma_cry_0[5]            CCU2D       COUT     Out     0.143     3.797       -         
sigma_cry[6]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[7]            CCU2D       CIN      In      0.000     3.797       -         
SSD_ADC.sigma_cry_0[7]            CCU2D       COUT     Out     0.143     3.939       -         
sigma_cry[8]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[9]            CCU2D       CIN      In      0.000     3.939       -         
SSD_ADC.sigma_cry_0[9]            CCU2D       COUT     Out     0.143     4.082       -         
sigma_cry[10]                     Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[11]           CCU2D       CIN      In      0.000     4.082       -         
SSD_ADC.sigma_cry_0[11]           CCU2D       S1       Out     1.549     5.631       -         
sigma_s[12]                       Net         -        -       -         -           1         
SSD_ADC.sigma[12]                 FD1P3DX     D        In      0.000     5.631       -         
===============================================================================================


Path information for path number 3: 
      Requested Period:                      4.876
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.771

    - Propagation time:                      5.631
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.861

    Number of logic level(s):                8
    Starting point:                          SSD_ADC.rollover_fast / Q
    Ending point:                            SSD_ADC.sigma[11] / D
    The start point is clocked by            ADC_top|clk_in [rising] on pin CK
    The end   point is clocked by            ADC_top|clk_in [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
SSD_ADC.rollover_fast             FD1S3DX     Q        Out     0.972     0.972       -         
rollover_fast                     Net         -        -       -         -           1         
SSD_ADC.rollover_fast_RNI1KP9     INV         A        In      0.000     0.972       -         
SSD_ADC.rollover_fast_RNI1KP9     INV         Z        Out     0.852     1.824       -         
rollover_fast_i                   Net         -        -       -         -           14        
SSD_ADC.sigma_cry_0[0]            CCU2D       A1       In      0.000     1.824       -         
SSD_ADC.sigma_cry_0[0]            CCU2D       COUT     Out     1.544     3.368       -         
sigma_cry[0]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[1]            CCU2D       CIN      In      0.000     3.368       -         
SSD_ADC.sigma_cry_0[1]            CCU2D       COUT     Out     0.143     3.511       -         
sigma_cry[2]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[3]            CCU2D       CIN      In      0.000     3.511       -         
SSD_ADC.sigma_cry_0[3]            CCU2D       COUT     Out     0.143     3.654       -         
sigma_cry[4]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[5]            CCU2D       CIN      In      0.000     3.654       -         
SSD_ADC.sigma_cry_0[5]            CCU2D       COUT     Out     0.143     3.797       -         
sigma_cry[6]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[7]            CCU2D       CIN      In      0.000     3.797       -         
SSD_ADC.sigma_cry_0[7]            CCU2D       COUT     Out     0.143     3.939       -         
sigma_cry[8]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[9]            CCU2D       CIN      In      0.000     3.939       -         
SSD_ADC.sigma_cry_0[9]            CCU2D       COUT     Out     0.143     4.082       -         
sigma_cry[10]                     Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[11]           CCU2D       CIN      In      0.000     4.082       -         
SSD_ADC.sigma_cry_0[11]           CCU2D       S0       Out     1.549     5.631       -         
sigma_s[11]                       Net         -        -       -         -           1         
SSD_ADC.sigma[11]                 FD1P3DX     D        In      0.000     5.631       -         
===============================================================================================


Path information for path number 4: 
      Requested Period:                      4.876
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.771

    - Propagation time:                      5.631
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.861

    Number of logic level(s):                8
    Starting point:                          SSD_ADC.rollover_fast / Q
    Ending point:                            SSD_ADC.sigma[11] / D
    The start point is clocked by            ADC_top|clk_in [rising] on pin CK
    The end   point is clocked by            ADC_top|clk_in [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
SSD_ADC.rollover_fast             FD1S3DX     Q        Out     0.972     0.972       -         
rollover_fast                     Net         -        -       -         -           1         
SSD_ADC.rollover_fast_RNI1KP9     INV         A        In      0.000     0.972       -         
SSD_ADC.rollover_fast_RNI1KP9     INV         Z        Out     0.852     1.824       -         
rollover_fast_i                   Net         -        -       -         -           14        
SSD_ADC.sigma_cry_0[0]            CCU2D       B0       In      0.000     1.824       -         
SSD_ADC.sigma_cry_0[0]            CCU2D       COUT     Out     1.544     3.368       -         
sigma_cry[0]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[1]            CCU2D       CIN      In      0.000     3.368       -         
SSD_ADC.sigma_cry_0[1]            CCU2D       COUT     Out     0.143     3.511       -         
sigma_cry[2]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[3]            CCU2D       CIN      In      0.000     3.511       -         
SSD_ADC.sigma_cry_0[3]            CCU2D       COUT     Out     0.143     3.654       -         
sigma_cry[4]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[5]            CCU2D       CIN      In      0.000     3.654       -         
SSD_ADC.sigma_cry_0[5]            CCU2D       COUT     Out     0.143     3.797       -         
sigma_cry[6]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[7]            CCU2D       CIN      In      0.000     3.797       -         
SSD_ADC.sigma_cry_0[7]            CCU2D       COUT     Out     0.143     3.939       -         
sigma_cry[8]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[9]            CCU2D       CIN      In      0.000     3.939       -         
SSD_ADC.sigma_cry_0[9]            CCU2D       COUT     Out     0.143     4.082       -         
sigma_cry[10]                     Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[11]           CCU2D       CIN      In      0.000     4.082       -         
SSD_ADC.sigma_cry_0[11]           CCU2D       S0       Out     1.549     5.631       -         
sigma_s[11]                       Net         -        -       -         -           1         
SSD_ADC.sigma[11]                 FD1P3DX     D        In      0.000     5.631       -         
===============================================================================================


Path information for path number 5: 
      Requested Period:                      4.876
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.771

    - Propagation time:                      5.489
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.718

    Number of logic level(s):                7
    Starting point:                          SSD_ADC.rollover_fast / Q
    Ending point:                            SSD_ADC.sigma[12] / D
    The start point is clocked by            ADC_top|clk_in [rising] on pin CK
    The end   point is clocked by            ADC_top|clk_in [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
SSD_ADC.rollover_fast             FD1S3DX     Q        Out     0.972     0.972       -         
rollover_fast                     Net         -        -       -         -           1         
SSD_ADC.rollover_fast_RNI1KP9     INV         A        In      0.000     0.972       -         
SSD_ADC.rollover_fast_RNI1KP9     INV         Z        Out     0.852     1.824       -         
rollover_fast_i                   Net         -        -       -         -           14        
SSD_ADC.sigma_cry_0[1]            CCU2D       A1       In      0.000     1.824       -         
SSD_ADC.sigma_cry_0[1]            CCU2D       COUT     Out     1.544     3.368       -         
sigma_cry[2]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[3]            CCU2D       CIN      In      0.000     3.368       -         
SSD_ADC.sigma_cry_0[3]            CCU2D       COUT     Out     0.143     3.511       -         
sigma_cry[4]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[5]            CCU2D       CIN      In      0.000     3.511       -         
SSD_ADC.sigma_cry_0[5]            CCU2D       COUT     Out     0.143     3.654       -         
sigma_cry[6]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[7]            CCU2D       CIN      In      0.000     3.654       -         
SSD_ADC.sigma_cry_0[7]            CCU2D       COUT     Out     0.143     3.797       -         
sigma_cry[8]                      Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[9]            CCU2D       CIN      In      0.000     3.797       -         
SSD_ADC.sigma_cry_0[9]            CCU2D       COUT     Out     0.143     3.939       -         
sigma_cry[10]                     Net         -        -       -         -           1         
SSD_ADC.sigma_cry_0[11]           CCU2D       CIN      In      0.000     3.939       -         
SSD_ADC.sigma_cry_0[11]           CCU2D       S1       Out     1.549     5.489       -         
sigma_s[12]                       Net         -        -       -         -           1         
SSD_ADC.sigma[12]                 FD1P3DX     D        In      0.000     5.489       -         
===============================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:07s; Memory used current: 145MB peak: 147MB)


Finished timing report (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:07s; Memory used current: 145MB peak: 147MB)

---------------------------------------
<a name=resourceUsage18></a>Resource Usage Report</a>
Part: lcmxo2_1200hc-6

Register bits: 87 of 1280 (7%)
PIC Latch:       0
I/O cells:       17


Details:
CCU2D:          22
FD1P3DX:        40
FD1S3DX:        33
GSR:            1
IB:             3
IFS1P3DX:       1
INV:            2
OB:             14
OFS1P3DX:       13
ORCALUT4:       32
PUR:            1
VHI:            3
VLO:            3
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:08s; Memory used current: 32MB peak: 147MB)

Process took 0h:00m:25s realtime, 0h:00m:08s cputime
# Thu Jul 16 22:03:57 2020

###########################################################]

</pre></samp></body></html>
