/usr/local/cuda/bin/nvcc   -o plot1.o -c plot1.cu
/usr/local/cuda/bin/nvcc   -o plot1 plot1.o 
./plot1


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c2e1e4c10e191d411c52adbe0c6a6663  /home/gpgpu-sim/submission/plot1/plot1
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=plot1.cu
self exe links to: /home/gpgpu-sim/submission/plot1/plot1
Running md5sum using "md5sum /home/gpgpu-sim/submission/plot1/plot1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/gpgpu-sim/submission/plot1/plot1 > _cuobjdump_complete_output_VhGorm"
Parsing file _cuobjdump_complete_output_VhGorm
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: plot1.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: plot1.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z9vectorAddPKfS0_PfS1_i : hostFun 0x0x4013f6, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z9vectorAddPKfS0_PfS1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: reconvergence points for _Z9vectorAddPKfS0_PfS1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x038 (_1.ptx:70) @%p1 bra $Lt_0_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d8 (_1.ptx:93) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9vectorAddPKfS0_PfS1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9vectorAddPKfS0_PfS1_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_QgmUCz"
Running: cat _ptx_QgmUCz | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_HGNqOM
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_HGNqOM --output-file  /dev/null 2> _ptx_QgmUCzinfo"
GPGPU-Sim PTX: Kernel '_Z9vectorAddPKfS0_PfS1_i' : regs=10, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_QgmUCz _ptx2_HGNqOM _ptx_QgmUCzinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
[Vector addition of 50000 elements]
Copy input data from the host memory to the CUDA device
CUDA kernel launch with 196 blocks of 256 threads

GPGPU-Sim PTX: cudaLaunch for 0x0x4013f6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z9vectorAddPKfS0_PfS1_i' to stream 0, gridDim= (196,1,1) blockDim = (256,1,1) 
kernel '_Z9vectorAddPKfS0_PfS1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(58,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 112352 (ipc=224.7) sim_rate=112352 (inst/sec) elapsed = 0:0:00:01 / Wed Aug 30 19:38:03 2017
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(20,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(71,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 419712 (ipc=279.8) sim_rate=209856 (inst/sec) elapsed = 0:0:00:02 / Wed Aug 30 19:38:04 2017
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(67,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1666,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1667,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1729,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1730,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1776,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1777,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1830,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1831,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1832,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1833,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1833,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1834,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1884,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1885,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1913,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1914,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1942,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1978,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1979,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1995,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1996,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2000,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2001,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2004,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2005,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2040,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2041,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2045,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2046,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(104,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2075,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2076,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2121,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2122,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2228,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2229,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2269,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2270,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2337,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2338,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2357,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2358,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2374,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2375,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2394,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2395,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2407,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2408,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2473,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2474,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2486,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2487,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 638048 (ipc=255.2) sim_rate=212682 (inst/sec) elapsed = 0:0:00:03 / Wed Aug 30 19:38:05 2017
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2510,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2511,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2515,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2516,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2541,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2542,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2555,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2556,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2559,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2560,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(119,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2625,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2626,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2636,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2637,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2649,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2650,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2743,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2744,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2752,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2753,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2764,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2765,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2837,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2838,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3016,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3016,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3017,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3017,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(128,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3075,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3076,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3085,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3086,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3117,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3118,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3162,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3163,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3170,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3171,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3187,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3188,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3241,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3242,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3274,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(3275,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (3346,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(3347,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3424,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3425,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(122,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3481,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3482,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3482,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(3483,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3523,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3524,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (3541,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(3542,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (3558,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(3559,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3586,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(3587,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3659,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(3660,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (3663,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(3664,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3692,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3692,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(3693,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(3693,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3763,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(3764,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3764,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3765,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (3790,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(3791,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3803,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(3804,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (3806,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(3807,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3814,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(3815,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3822,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3823,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3831,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3832,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (3847,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3847,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3847,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3848,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(3848,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3848,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(149,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (3871,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(3872,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (3913,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(3914,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3962,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3963,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3998,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(3999,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 976160 (ipc=244.0) sim_rate=244040 (inst/sec) elapsed = 0:0:00:04 / Wed Aug 30 19:38:06 2017
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4007,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4008,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4025,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4026,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4038,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4038,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4039,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(4039,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4041,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4042,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4091,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4092,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4106,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4107,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4115,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4116,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4135,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4136,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4157,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4158,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4188,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4189,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4193,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4194,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (4211,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(4212,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4213,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4214,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4241,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4242,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(127,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4250,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(4251,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4348,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4349,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4386,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4387,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4400,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4401,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4413,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4414,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4484,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4485,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4513,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4514,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4519,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(4520,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4528,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4529,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4542,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4543,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4549,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4550,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4551,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4552,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4559,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4560,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4578,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4579,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(172,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4605,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4606,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4636,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(4637,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4639,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4650,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4695,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4734,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4754,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4763,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4792,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4797,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4930,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4972,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1224880 (ipc=245.0) sim_rate=244976 (inst/sec) elapsed = 0:0:00:05 / Wed Aug 30 19:38:07 2017
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5060,0), 5 CTAs running
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(155,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5125,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5126,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5126,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5156,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5156,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5167,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5187,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5244,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5253,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5283,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5292,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5362,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5366,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5406,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5434,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5445,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5503,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5508,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5529,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5532,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5590,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5596,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5632,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5636,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5692,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5697,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5705,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5742,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5744,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5769,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5773,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5837,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5856,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5887,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5936,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5965,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5972,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5981,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (6022,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6026,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6035,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6051,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6102,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6127,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (6131,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6166,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6173,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6175,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6253,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6260,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6265,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6269,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6302,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6309,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6337,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6338,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6342,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6375,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6434,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (6447,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6456,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6514,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6522,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6539,0), 1 CTAs running
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(180,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (6583,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6588,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6610,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6822,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6831,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6897,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6907,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6919,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6941,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (6963,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7009,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (7031,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z9vectorAddPKfS0_PfS1_i' finished on shader 2.
kernel_name = _Z9vectorAddPKfS0_PfS1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 7032
gpu_sim_insn = 1351584
gpu_ipc =     192.2048
gpu_tot_sim_cycle = 7032
gpu_tot_sim_insn = 1351584
gpu_tot_ipc =     192.2048
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20456
gpu_stall_icnt2sh    = 7448
gpu_total_sim_rate=270316

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22728
	L1I_total_cache_misses = 816
	L1I_total_cache_miss_rate = 0.0359
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3023
	L1D_cache_core[1]: Access = 360, Miss = 360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2545
	L1D_cache_core[2]: Access = 297, Miss = 297, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3247
	L1D_cache_core[3]: Access = 312, Miss = 312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2696
	L1D_cache_core[4]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3081
	L1D_cache_core[5]: Access = 336, Miss = 336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2915
	L1D_cache_core[6]: Access = 336, Miss = 336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3170
	L1D_cache_core[7]: Access = 336, Miss = 336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3158
	L1D_cache_core[8]: Access = 312, Miss = 312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3191
	L1D_cache_core[9]: Access = 312, Miss = 312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2813
	L1D_cache_core[10]: Access = 336, Miss = 336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3144
	L1D_cache_core[11]: Access = 312, Miss = 312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3066
	L1D_cache_core[12]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3326
	L1D_cache_core[13]: Access = 312, Miss = 312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2648
	L1D_cache_core[14]: Access = 264, Miss = 264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2920
	L1D_total_cache_accesses = 4689
	L1D_total_cache_misses = 4689
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 44943
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 6257
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0767
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3241
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 42659
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5777
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2284
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21912
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 816
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 
gpgpu_n_tot_thrd_icount = 1401888
gpgpu_n_tot_w_icount = 43809
gpgpu_n_stall_shd_mem = 48184
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3126
gpgpu_n_mem_write_global = 1563
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 100000
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 200176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3241
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3241
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 44943
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:69917	W0_Idle:26553	W0_Scoreboard:59901	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:19	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43790
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25008 {8:3126,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 212504 {72:1,136:1562,}
traffic_breakdown_coretomem[INST_ACC_R] = 240 {8:30,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 425136 {136:3126,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12504 {8:1563,}
traffic_breakdown_memtocore[INST_ACC_R] = 4080 {136:30,}
maxmrqlatency = 1413 
maxdqlatency = 0 
maxmflatency = 2313 
averagemflatency = 666 
max_icnt2mem_latency = 771 
max_icnt2sh_latency = 7031 
mrq_lat_table:1832 	131 	260 	347 	641 	890 	995 	856 	143 	111 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13 	1550 	2721 	411 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1039 	549 	618 	816 	927 	705 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1290 	1543 	306 	2 	0 	0 	0 	174 	620 	769 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	4 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0        10        10        62        26        58        14        28        44        28        50         0         0 
dram[1]:         0         0         0         0        10        10        56        58        60        11        32        38        29        54         0         0 
dram[2]:         0         0         0         0        10        12        56        60        56        24        34        40        26        54         0         0 
dram[3]:         0         0         0         0        10        12        46        52        54        18        22        34        40        42         0         0 
dram[4]:         0         0         0         0        10        12        62        50        14        28        15        50        32        36         0         0 
dram[5]:         0         0         0         0        10        12        60        28        16        54        26        36        31        32         0         0 
maximum service time to same row:
dram[0]:       812      1463      3318      3279       935       934      1334       969      1522      1679      3194      3407      4436      4580      1191       965 
dram[1]:      1697      1474      3133      2928       938       938      1204      1335      1464      1346      2956      2972      4278      4459      1050       976 
dram[2]:      1529      1596      3109      2917       941       922      1314      1298      1397      1636      3091      3187      4544      4255       987       976 
dram[3]:      1500      1713      3054      3063       950       926       999      1123      1400      1930      3083      3191      4139      4182      1004       979 
dram[4]:      1535      1713      3307      3233       925       931      1481      1029      1350      1867      3113      3229      4517      4306      1047       982 
dram[5]:      1638      1838      3182      3241       929       944      1414      1016      1549      1362      2957      3240      4240      4197      1076      1001 
average row accesses per activate:
dram[0]:  8.750000 32.000000 32.000000 32.000000 24.000000 24.000000 24.000000 16.000000 10.666667  9.600000  6.857143  6.000000 23.000000 12.571428 32.000000 32.000000 
dram[1]: 32.000000 32.000000 32.000000 32.000000 24.000000 24.000000 16.000000 16.000000 13.714286  5.333333 12.000000  6.400000 22.500000 22.000000 32.000000 32.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000 24.000000 25.000000 24.000000 24.000000  9.600000  9.600000  6.857143  8.000000 14.666667 22.000000 32.000000 32.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 24.000000 25.000000 12.000000 24.000000 12.000000 12.000000  7.384615  6.857143  8.800000 17.400000 32.000000 32.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 24.000000 25.000000 24.000000 16.000000 12.000000  9.600000 12.000000  9.600000 44.000000 14.666667 32.000000 32.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000 24.000000 24.500000 24.000000 12.000000 16.000000  8.727273  6.857143  9.600000 22.000000 14.666667 32.000000 32.000000 
average row locality = 6255/452 = 13.838495
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        42        42        64        64        64        64        64        64        62        60        32        32 
dram[1]:        32        32        32        32        42        42        64        64        64        64        64        64        61        60        32        32 
dram[2]:        32        32        32        32        42        44        64        64        64        64        64        64        60        60        32        32 
dram[3]:        32        32        32        32        42        44        64        64        64        64        64        64        60        59        32        32 
dram[4]:        32        32        32        32        42        44        64        64        64        64        64        64        60        60        32        32 
dram[5]:        32        32        32        32        42        43        64        64        64        64        64        64        60        60        32        32 
total reads: 4692
bank skew: 64/32 = 2.00
chip skew: 785/781 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         6         6        32        32        32        32        32        32        30        28         0         0 
dram[1]:         0         0         0         0         6         6        32        32        32        32        32        32        29        28         0         0 
dram[2]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[3]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[4]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[5]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
total reads: 1563
min_bank_accesses = 0!
chip skew: 262/260 = 1.01
average mf latency per bank:
dram[0]:        857       888       866       802       581       528       511       477       694       650       670       575       496       504       603       451
dram[1]:        688       629       607       541       376       427       404       406       581       419       528       396       329       406       413       404
dram[2]:        774       611       807       596       529       479       511       431       623       468       547       540       418       517       495       435
dram[3]:        759       730       707       746       446       530       438       452       606       572       482       607       443       550       472       473
dram[4]:        738       672       511       478       351       366       401       444       496       492       331       442       358       329       434       414
dram[5]:        653       701       552       609       369       365       427       398       475       572       394       461       368       325       412       382
maximum mf latency per bank:
dram[0]:       1115      1357      1201      1020      1017      1001      1753      1305      2313      1506      1735      1724      1012      1824      1110       854
dram[1]:       1010      1075       886       832       657       778      1579      1668      2142      1141      1765      1382       733      1535       966       864
dram[2]:       1229      1067      1131       811       890       887      1912      1663      2145      1112      1243      1721      1190      1770       950       699
dram[3]:       1163      1177      1027       973       894       969      1427      1522      1993      1321      1221      1740      1403      1628       965       920
dram[4]:       1084      1084       827       662       587       721      1699      1458      1314      1201       845      1914       756      1072      1113       515
dram[5]:        960      1089       815       858       690       589      1696      1392      1398      1826      1085      1130       923      1002       956       771
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9281 n_nop=7037 n_act=83 n_pre=67 n_req=1047 n_rd=1570 n_write=524 bw_util=0.4512
n_activity=7783 dram_eff=0.5381
bk0: 70a 8785i bk1: 64a 8842i bk2: 64a 8944i bk3: 64a 8872i bk4: 84a 8513i bk5: 84a 8281i bk6: 128a 7185i bk7: 128a 6996i bk8: 128a 6942i bk9: 128a 6945i bk10: 128a 6874i bk11: 128a 6454i bk12: 124a 7503i bk13: 120a 7403i bk14: 64a 8932i bk15: 64a 8956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.5714
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9281 n_nop=7058 n_act=78 n_pre=62 n_req=1042 n_rd=1562 n_write=521 bw_util=0.4489
n_activity=7581 dram_eff=0.5495
bk0: 64a 8955i bk1: 64a 8870i bk2: 64a 8964i bk3: 64a 8775i bk4: 84a 8499i bk5: 84a 8279i bk6: 128a 6966i bk7: 128a 6693i bk8: 128a 6975i bk9: 128a 6913i bk10: 128a 6692i bk11: 128a 6526i bk12: 122a 7402i bk13: 120a 7286i bk14: 64a 8951i bk15: 64a 8710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.3585
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9281 n_nop=7065 n_act=74 n_pre=58 n_req=1042 n_rd=1564 n_write=520 bw_util=0.4491
n_activity=7405 dram_eff=0.5629
bk0: 64a 8913i bk1: 64a 8754i bk2: 64a 8911i bk3: 64a 8813i bk4: 84a 8692i bk5: 88a 8210i bk6: 128a 6957i bk7: 128a 6942i bk8: 128a 6879i bk9: 128a 6796i bk10: 128a 6855i bk11: 128a 6593i bk12: 120a 7434i bk13: 120a 7157i bk14: 64a 8792i bk15: 64a 8712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.7617
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9281 n_nop=7055 n_act=80 n_pre=64 n_req=1041 n_rd=1562 n_write=520 bw_util=0.4487
n_activity=7418 dram_eff=0.5613
bk0: 64a 8906i bk1: 64a 8839i bk2: 64a 8798i bk3: 64a 8784i bk4: 84a 8514i bk5: 88a 8364i bk6: 128a 6934i bk7: 128a 7005i bk8: 128a 6992i bk9: 128a 6746i bk10: 128a 6608i bk11: 128a 6540i bk12: 120a 7166i bk13: 118a 7134i bk14: 64a 8873i bk15: 64a 8706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.5146
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80092680, atomic=0 1 entries : 0x2b70054483e0 :  mf: uid= 87561, sid02:w29, part=4, addr=0x80092680, load , size=128, unknown  status = IN_PARTITION_DRAM (7029), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9281 n_nop=7085 n_act=64 n_pre=48 n_req=1042 n_rd=1564 n_write=520 bw_util=0.4491
n_activity=7397 dram_eff=0.5635
bk0: 64a 8859i bk1: 64a 8890i bk2: 64a 8913i bk3: 64a 8779i bk4: 84a 8484i bk5: 88a 8235i bk6: 128a 6907i bk7: 128a 6891i bk8: 128a 6721i bk9: 128a 6430i bk10: 128a 6712i bk11: 128a 6481i bk12: 120a 7467i bk13: 120a 7272i bk14: 64a 8879i bk15: 64a 8729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.6147
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9281 n_nop=7069 n_act=73 n_pre=57 n_req=1041 n_rd=1562 n_write=520 bw_util=0.4487
n_activity=7338 dram_eff=0.5675
bk0: 64a 8893i bk1: 64a 8888i bk2: 64a 8912i bk3: 64a 8878i bk4: 84a 8368i bk5: 86a 8351i bk6: 128a 6937i bk7: 128a 6783i bk8: 128a 6862i bk9: 128a 6777i bk10: 128a 6331i bk11: 128a 6464i bk12: 120a 7198i bk13: 120a 7041i bk14: 64a 8996i bk15: 64a 8754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.3093

========= L2 cache stats =========
L2_cache_bank[0]: Access = 437, Miss = 395, Miss_rate = 0.904, Pending_hits = 9, Reservation_fails = 3033
L2_cache_bank[1]: Access = 390, Miss = 390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 862
L2_cache_bank[2]: Access = 391, Miss = 391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1166
L2_cache_bank[3]: Access = 390, Miss = 390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 290
L2_cache_bank[4]: Access = 390, Miss = 390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 190
L2_cache_bank[5]: Access = 392, Miss = 392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
L2_cache_bank[6]: Access = 390, Miss = 390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 524
L2_cache_bank[7]: Access = 391, Miss = 391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 734
L2_cache_bank[8]: Access = 390, Miss = 390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 502
L2_cache_bank[9]: Access = 392, Miss = 392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 158
L2_cache_bank[10]: Access = 390, Miss = 390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 281
L2_cache_bank[11]: Access = 391, Miss = 391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
L2_total_cache_accesses = 4734
L2_total_cache_misses = 4692
L2_total_cache_miss_rate = 0.9911
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 8877
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3126
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5816
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2707
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 245
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.222

icnt_total_pkts_mem_to_simt=17388
icnt_total_pkts_simt_to_mem=10984
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 41.8973
	minimum = 6
	maximum = 561
Network latency average = 30.5154
	minimum = 6
	maximum = 549
Slowest packet = 2383
Flit latency average = 21.9779
	minimum = 6
	maximum = 549
Slowest flit = 8769
Fragmentation average = 0.554288
	minimum = 0
	maximum = 332
Injected packet rate average = 0.0498673
	minimum = 0.0379693 (at node 14)
	maximum = 0.0621445 (at node 15)
Accepted packet rate average = 0.0498673
	minimum = 0.0379693 (at node 14)
	maximum = 0.0621445 (at node 15)
Injected flit rate average = 0.149433
	minimum = 0.0880262 (at node 14)
	maximum = 0.231371 (at node 15)
Accepted flit rate average= 0.149433
	minimum = 0.129408 (at node 16)
	maximum = 0.189562 (at node 1)
Injected packet length average = 2.99662
Accepted packet length average = 2.99662
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 41.8973 (1 samples)
	minimum = 6 (1 samples)
	maximum = 561 (1 samples)
Network latency average = 30.5154 (1 samples)
	minimum = 6 (1 samples)
	maximum = 549 (1 samples)
Flit latency average = 21.9779 (1 samples)
	minimum = 6 (1 samples)
	maximum = 549 (1 samples)
Fragmentation average = 0.554288 (1 samples)
	minimum = 0 (1 samples)
	maximum = 332 (1 samples)
Injected packet rate average = 0.0498673 (1 samples)
	minimum = 0.0379693 (1 samples)
	maximum = 0.0621445 (1 samples)
Accepted packet rate average = 0.0498673 (1 samples)
	minimum = 0.0379693 (1 samples)
	maximum = 0.0621445 (1 samples)
Injected flit rate average = 0.149433 (1 samples)
	minimum = 0.0880262 (1 samples)
	maximum = 0.231371 (1 samples)
Accepted flit rate average = 0.149433 (1 samples)
	minimum = 0.129408 (1 samples)
	maximum = 0.189562 (1 samples)
Injected packet size average = 2.99662 (1 samples)
Accepted packet size average = 2.99662 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 270316 (inst/sec)
gpgpu_simulation_rate = 1406 (cycle/sec)
Copy output data from the CUDA device to the host memory
Test PASSED
Done
