
NODE2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004214  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000648  08004324  08004324  00014324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800496c  0800496c  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  0800496c  0800496c  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800496c  0800496c  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800496c  0800496c  0001496c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004970  08004970  00014970  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08004974  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a0  20000080  080049f4  00020080  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  080049f4  00020220  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000847f  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018be  00000000  00000000  00028528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009f0  00000000  00000000  00029de8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000958  00000000  00000000  0002a7d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001725a  00000000  00000000  0002b130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000981a  00000000  00000000  0004238a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083d6b  00000000  00000000  0004bba4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cf90f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c0c  00000000  00000000  000cf960  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000080 	.word	0x20000080
 800012c:	00000000 	.word	0x00000000
 8000130:	0800430c 	.word	0x0800430c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000084 	.word	0x20000084
 800014c:	0800430c 	.word	0x0800430c

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <NRF24_DelayMicroSeconds>:
static UART_HandleTypeDef nrf24_huart;

//**** Functions prototypes ****//
//Microsecond delay function
void NRF24_DelayMicroSeconds(uint32_t uSec)
{
 8000174:	b480      	push	{r7}
 8000176:	b085      	sub	sp, #20
 8000178:	af00      	add	r7, sp, #0
 800017a:	6078      	str	r0, [r7, #4]
	uint32_t uSecVar = uSec;
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	60fb      	str	r3, [r7, #12]
	uSecVar = uSecVar* ((SystemCoreClock/1000000)/3);
 8000180:	4b0a      	ldr	r3, [pc, #40]	; (80001ac <NRF24_DelayMicroSeconds+0x38>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	4a0a      	ldr	r2, [pc, #40]	; (80001b0 <NRF24_DelayMicroSeconds+0x3c>)
 8000186:	fba2 2303 	umull	r2, r3, r2, r3
 800018a:	0c9a      	lsrs	r2, r3, #18
 800018c:	68fb      	ldr	r3, [r7, #12]
 800018e:	fb02 f303 	mul.w	r3, r2, r3
 8000192:	60fb      	str	r3, [r7, #12]
	while(uSecVar--);
 8000194:	bf00      	nop
 8000196:	68fb      	ldr	r3, [r7, #12]
 8000198:	1e5a      	subs	r2, r3, #1
 800019a:	60fa      	str	r2, [r7, #12]
 800019c:	2b00      	cmp	r3, #0
 800019e:	d1fa      	bne.n	8000196 <NRF24_DelayMicroSeconds+0x22>
}
 80001a0:	bf00      	nop
 80001a2:	bf00      	nop
 80001a4:	3714      	adds	r7, #20
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bc80      	pop	{r7}
 80001aa:	4770      	bx	lr
 80001ac:	20000010 	.word	0x20000010
 80001b0:	165e9f81 	.word	0x165e9f81

080001b4 <NRF24_csn>:

//1. Chip Select function
void NRF24_csn(int state)
{
 80001b4:	b580      	push	{r7, lr}
 80001b6:	b082      	sub	sp, #8
 80001b8:	af00      	add	r7, sp, #0
 80001ba:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 80001bc:	687b      	ldr	r3, [r7, #4]
 80001be:	2b00      	cmp	r3, #0
 80001c0:	d008      	beq.n	80001d4 <NRF24_csn+0x20>
 80001c2:	4b0a      	ldr	r3, [pc, #40]	; (80001ec <NRF24_csn+0x38>)
 80001c4:	681b      	ldr	r3, [r3, #0]
 80001c6:	4a0a      	ldr	r2, [pc, #40]	; (80001f0 <NRF24_csn+0x3c>)
 80001c8:	8811      	ldrh	r1, [r2, #0]
 80001ca:	2201      	movs	r2, #1
 80001cc:	4618      	mov	r0, r3
 80001ce:	f002 f882 	bl	80022d6 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
}
 80001d2:	e007      	b.n	80001e4 <NRF24_csn+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
 80001d4:	4b05      	ldr	r3, [pc, #20]	; (80001ec <NRF24_csn+0x38>)
 80001d6:	681b      	ldr	r3, [r3, #0]
 80001d8:	4a05      	ldr	r2, [pc, #20]	; (80001f0 <NRF24_csn+0x3c>)
 80001da:	8811      	ldrh	r1, [r2, #0]
 80001dc:	2200      	movs	r2, #0
 80001de:	4618      	mov	r0, r3
 80001e0:	f002 f879 	bl	80022d6 <HAL_GPIO_WritePin>
}
 80001e4:	bf00      	nop
 80001e6:	3708      	adds	r7, #8
 80001e8:	46bd      	mov	sp, r7
 80001ea:	bd80      	pop	{r7, pc}
 80001ec:	200000b0 	.word	0x200000b0
 80001f0:	200000b4 	.word	0x200000b4

080001f4 <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b082      	sub	sp, #8
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	2b00      	cmp	r3, #0
 8000200:	d008      	beq.n	8000214 <NRF24_ce+0x20>
 8000202:	4b0a      	ldr	r3, [pc, #40]	; (800022c <NRF24_ce+0x38>)
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	4a0a      	ldr	r2, [pc, #40]	; (8000230 <NRF24_ce+0x3c>)
 8000208:	8811      	ldrh	r1, [r2, #0]
 800020a:	2201      	movs	r2, #1
 800020c:	4618      	mov	r0, r3
 800020e:	f002 f862 	bl	80022d6 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
}
 8000212:	e007      	b.n	8000224 <NRF24_ce+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
 8000214:	4b05      	ldr	r3, [pc, #20]	; (800022c <NRF24_ce+0x38>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	4a05      	ldr	r2, [pc, #20]	; (8000230 <NRF24_ce+0x3c>)
 800021a:	8811      	ldrh	r1, [r2, #0]
 800021c:	2200      	movs	r2, #0
 800021e:	4618      	mov	r0, r3
 8000220:	f002 f859 	bl	80022d6 <HAL_GPIO_WritePin>
}
 8000224:	bf00      	nop
 8000226:	3708      	adds	r7, #8
 8000228:	46bd      	mov	sp, r7
 800022a:	bd80      	pop	{r7, pc}
 800022c:	200000b0 	.word	0x200000b0
 8000230:	200000b6 	.word	0x200000b6

08000234 <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b084      	sub	sp, #16
 8000238:	af00      	add	r7, sp, #0
 800023a:	4603      	mov	r3, r0
 800023c:	71fb      	strb	r3, [r7, #7]
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(0);
 800023e:	2000      	movs	r0, #0
 8000240:	f7ff ffb8 	bl	80001b4 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 8000244:	79fb      	ldrb	r3, [r7, #7]
 8000246:	f003 031f 	and.w	r3, r3, #31
 800024a:	b2db      	uxtb	r3, r3
 800024c:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 800024e:	f107 010c 	add.w	r1, r7, #12
 8000252:	2364      	movs	r3, #100	; 0x64
 8000254:	2201      	movs	r2, #1
 8000256:	480a      	ldr	r0, [pc, #40]	; (8000280 <NRF24_read_register+0x4c>)
 8000258:	f002 fd0c 	bl	8002c74 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 800025c:	f107 030c 	add.w	r3, r7, #12
 8000260:	1c59      	adds	r1, r3, #1
 8000262:	2364      	movs	r3, #100	; 0x64
 8000264:	2201      	movs	r2, #1
 8000266:	4806      	ldr	r0, [pc, #24]	; (8000280 <NRF24_read_register+0x4c>)
 8000268:	f002 fe40 	bl	8002eec <HAL_SPI_Receive>
	retData = spiBuf[1];
 800026c:	7b7b      	ldrb	r3, [r7, #13]
 800026e:	73fb      	strb	r3, [r7, #15]
	//Bring CSN high
	NRF24_csn(1);
 8000270:	2001      	movs	r0, #1
 8000272:	f7ff ff9f 	bl	80001b4 <NRF24_csn>
	return retData;
 8000276:	7bfb      	ldrb	r3, [r7, #15]
}
 8000278:	4618      	mov	r0, r3
 800027a:	3710      	adds	r7, #16
 800027c:	46bd      	mov	sp, r7
 800027e:	bd80      	pop	{r7, pc}
 8000280:	200000b8 	.word	0x200000b8

08000284 <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b084      	sub	sp, #16
 8000288:	af00      	add	r7, sp, #0
 800028a:	4603      	mov	r3, r0
 800028c:	6039      	str	r1, [r7, #0]
 800028e:	71fb      	strb	r3, [r7, #7]
 8000290:	4613      	mov	r3, r2
 8000292:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8000294:	2000      	movs	r0, #0
 8000296:	f7ff ff8d 	bl	80001b4 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 800029a:	79fb      	ldrb	r3, [r7, #7]
 800029c:	f003 031f 	and.w	r3, r3, #31
 80002a0:	b2db      	uxtb	r3, r3
 80002a2:	733b      	strb	r3, [r7, #12]
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 80002a4:	f107 010c 	add.w	r1, r7, #12
 80002a8:	2364      	movs	r3, #100	; 0x64
 80002aa:	2201      	movs	r2, #1
 80002ac:	4808      	ldr	r0, [pc, #32]	; (80002d0 <NRF24_read_registerN+0x4c>)
 80002ae:	f002 fce1 	bl	8002c74 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 80002b2:	79bb      	ldrb	r3, [r7, #6]
 80002b4:	b29a      	uxth	r2, r3
 80002b6:	2364      	movs	r3, #100	; 0x64
 80002b8:	6839      	ldr	r1, [r7, #0]
 80002ba:	4805      	ldr	r0, [pc, #20]	; (80002d0 <NRF24_read_registerN+0x4c>)
 80002bc:	f002 fe16 	bl	8002eec <HAL_SPI_Receive>
	//Bring CSN high
	NRF24_csn(1);
 80002c0:	2001      	movs	r0, #1
 80002c2:	f7ff ff77 	bl	80001b4 <NRF24_csn>
}
 80002c6:	bf00      	nop
 80002c8:	3710      	adds	r7, #16
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	bf00      	nop
 80002d0:	200000b8 	.word	0x200000b8

080002d4 <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b084      	sub	sp, #16
 80002d8:	af00      	add	r7, sp, #0
 80002da:	4603      	mov	r3, r0
 80002dc:	460a      	mov	r2, r1
 80002de:	71fb      	strb	r3, [r7, #7]
 80002e0:	4613      	mov	r3, r2
 80002e2:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 80002e4:	2000      	movs	r0, #0
 80002e6:	f7ff ff65 	bl	80001b4 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 80002ea:	79fb      	ldrb	r3, [r7, #7]
 80002ec:	f043 0320 	orr.w	r3, r3, #32
 80002f0:	b2db      	uxtb	r3, r3
 80002f2:	733b      	strb	r3, [r7, #12]
	spiBuf[1] = value;
 80002f4:	79bb      	ldrb	r3, [r7, #6]
 80002f6:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 80002f8:	f107 010c 	add.w	r1, r7, #12
 80002fc:	2364      	movs	r3, #100	; 0x64
 80002fe:	2202      	movs	r2, #2
 8000300:	4804      	ldr	r0, [pc, #16]	; (8000314 <NRF24_write_register+0x40>)
 8000302:	f002 fcb7 	bl	8002c74 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8000306:	2001      	movs	r0, #1
 8000308:	f7ff ff54 	bl	80001b4 <NRF24_csn>
}
 800030c:	bf00      	nop
 800030e:	3710      	adds	r7, #16
 8000310:	46bd      	mov	sp, r7
 8000312:	bd80      	pop	{r7, pc}
 8000314:	200000b8 	.word	0x200000b8

08000318 <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b084      	sub	sp, #16
 800031c:	af00      	add	r7, sp, #0
 800031e:	4603      	mov	r3, r0
 8000320:	6039      	str	r1, [r7, #0]
 8000322:	71fb      	strb	r3, [r7, #7]
 8000324:	4613      	mov	r3, r2
 8000326:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8000328:	2000      	movs	r0, #0
 800032a:	f7ff ff43 	bl	80001b4 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 800032e:	79fb      	ldrb	r3, [r7, #7]
 8000330:	f043 0320 	orr.w	r3, r3, #32
 8000334:	b2db      	uxtb	r3, r3
 8000336:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8000338:	f107 010c 	add.w	r1, r7, #12
 800033c:	2364      	movs	r3, #100	; 0x64
 800033e:	2201      	movs	r2, #1
 8000340:	4808      	ldr	r0, [pc, #32]	; (8000364 <NRF24_write_registerN+0x4c>)
 8000342:	f002 fc97 	bl	8002c74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*)buf, len, 100);
 8000346:	79bb      	ldrb	r3, [r7, #6]
 8000348:	b29a      	uxth	r2, r3
 800034a:	2364      	movs	r3, #100	; 0x64
 800034c:	6839      	ldr	r1, [r7, #0]
 800034e:	4805      	ldr	r0, [pc, #20]	; (8000364 <NRF24_write_registerN+0x4c>)
 8000350:	f002 fc90 	bl	8002c74 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8000354:	2001      	movs	r0, #1
 8000356:	f7ff ff2d 	bl	80001b4 <NRF24_csn>
}
 800035a:	bf00      	nop
 800035c:	3710      	adds	r7, #16
 800035e:	46bd      	mov	sp, r7
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop
 8000364:	200000b8 	.word	0x200000b8

08000368 <NRF24_write_payload>:
//7. Write transmit payload
void NRF24_write_payload(const void* buf, uint8_t len)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b084      	sub	sp, #16
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]
 8000370:	460b      	mov	r3, r1
 8000372:	70fb      	strb	r3, [r7, #3]
	uint8_t wrPayloadCmd;
	//Bring CSN low
	NRF24_csn(0);
 8000374:	2000      	movs	r0, #0
 8000376:	f7ff ff1d 	bl	80001b4 <NRF24_csn>
	//Send Write Tx payload command followed by pbuf data
	wrPayloadCmd = CMD_W_TX_PAYLOAD;
 800037a:	23a0      	movs	r3, #160	; 0xa0
 800037c:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&nrf24_hspi, &wrPayloadCmd, 1, 100);
 800037e:	f107 010f 	add.w	r1, r7, #15
 8000382:	2364      	movs	r3, #100	; 0x64
 8000384:	2201      	movs	r2, #1
 8000386:	4808      	ldr	r0, [pc, #32]	; (80003a8 <NRF24_write_payload+0x40>)
 8000388:	f002 fc74 	bl	8002c74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t *)buf, len, 100);
 800038c:	78fb      	ldrb	r3, [r7, #3]
 800038e:	b29a      	uxth	r2, r3
 8000390:	2364      	movs	r3, #100	; 0x64
 8000392:	6879      	ldr	r1, [r7, #4]
 8000394:	4804      	ldr	r0, [pc, #16]	; (80003a8 <NRF24_write_payload+0x40>)
 8000396:	f002 fc6d 	bl	8002c74 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 800039a:	2001      	movs	r0, #1
 800039c:	f7ff ff0a 	bl	80001b4 <NRF24_csn>
}
 80003a0:	bf00      	nop
 80003a2:	3710      	adds	r7, #16
 80003a4:	46bd      	mov	sp, r7
 80003a6:	bd80      	pop	{r7, pc}
 80003a8:	200000b8 	.word	0x200000b8

080003ac <NRF24_read_payload>:
//8. Read receive payload
void NRF24_read_payload(void* buf, uint8_t len)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b084      	sub	sp, #16
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
 80003b4:	460b      	mov	r3, r1
 80003b6:	70fb      	strb	r3, [r7, #3]
	uint8_t cmdRxBuf;
	//Get data length using payload size
	uint8_t data_len = MIN(len, NRF24_getPayloadSize());
 80003b8:	f000 fa84 	bl	80008c4 <NRF24_getPayloadSize>
 80003bc:	4603      	mov	r3, r0
 80003be:	461a      	mov	r2, r3
 80003c0:	78fb      	ldrb	r3, [r7, #3]
 80003c2:	4293      	cmp	r3, r2
 80003c4:	d303      	bcc.n	80003ce <NRF24_read_payload+0x22>
 80003c6:	f000 fa7d 	bl	80008c4 <NRF24_getPayloadSize>
 80003ca:	4603      	mov	r3, r0
 80003cc:	e000      	b.n	80003d0 <NRF24_read_payload+0x24>
 80003ce:	78fb      	ldrb	r3, [r7, #3]
 80003d0:	73fb      	strb	r3, [r7, #15]
	//Read data from Rx payload buffer
	NRF24_csn(0);
 80003d2:	2000      	movs	r0, #0
 80003d4:	f7ff feee 	bl	80001b4 <NRF24_csn>
	cmdRxBuf = CMD_R_RX_PAYLOAD;
 80003d8:	2361      	movs	r3, #97	; 0x61
 80003da:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Transmit(&nrf24_hspi, &cmdRxBuf, 1, 100);
 80003dc:	f107 010e 	add.w	r1, r7, #14
 80003e0:	2364      	movs	r3, #100	; 0x64
 80003e2:	2201      	movs	r2, #1
 80003e4:	4808      	ldr	r0, [pc, #32]	; (8000408 <NRF24_read_payload+0x5c>)
 80003e6:	f002 fc45 	bl	8002c74 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&nrf24_hspi, buf, data_len, 100);
 80003ea:	7bfb      	ldrb	r3, [r7, #15]
 80003ec:	b29a      	uxth	r2, r3
 80003ee:	2364      	movs	r3, #100	; 0x64
 80003f0:	6879      	ldr	r1, [r7, #4]
 80003f2:	4805      	ldr	r0, [pc, #20]	; (8000408 <NRF24_read_payload+0x5c>)
 80003f4:	f002 fd7a 	bl	8002eec <HAL_SPI_Receive>
	NRF24_csn(1);
 80003f8:	2001      	movs	r0, #1
 80003fa:	f7ff fedb 	bl	80001b4 <NRF24_csn>
}
 80003fe:	bf00      	nop
 8000400:	3710      	adds	r7, #16
 8000402:	46bd      	mov	sp, r7
 8000404:	bd80      	pop	{r7, pc}
 8000406:	bf00      	nop
 8000408:	200000b8 	.word	0x200000b8

0800040c <NRF24_flush_tx>:

//9. Flush Tx buffer
void NRF24_flush_tx(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 8000410:	21ff      	movs	r1, #255	; 0xff
 8000412:	20e1      	movs	r0, #225	; 0xe1
 8000414:	f7ff ff5e 	bl	80002d4 <NRF24_write_register>
}
 8000418:	bf00      	nop
 800041a:	bd80      	pop	{r7, pc}

0800041c <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 8000420:	21ff      	movs	r1, #255	; 0xff
 8000422:	20e2      	movs	r0, #226	; 0xe2
 8000424:	f7ff ff56 	bl	80002d4 <NRF24_write_register>
}
 8000428:	bf00      	nop
 800042a:	bd80      	pop	{r7, pc}

0800042c <NRF24_get_status>:
//11. Get status register value
uint8_t NRF24_get_status(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af00      	add	r7, sp, #0
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 8000432:	2007      	movs	r0, #7
 8000434:	f7ff fefe 	bl	8000234 <NRF24_read_register>
 8000438:	4603      	mov	r3, r0
 800043a:	71fb      	strb	r3, [r7, #7]
	return statReg;
 800043c:	79fb      	ldrb	r3, [r7, #7]
}
 800043e:	4618      	mov	r0, r3
 8000440:	3708      	adds	r7, #8
 8000442:	46bd      	mov	sp, r7
 8000444:	bd80      	pop	{r7, pc}
	...

08000448 <NRF24_begin>:

//12. Begin function
void NRF24_begin(GPIO_TypeDef *nrf24PORT, uint16_t nrfCSN_Pin, uint16_t nrfCE_Pin, SPI_HandleTypeDef nrfSPI)
{
 8000448:	b082      	sub	sp, #8
 800044a:	b580      	push	{r7, lr}
 800044c:	b084      	sub	sp, #16
 800044e:	af00      	add	r7, sp, #0
 8000450:	6078      	str	r0, [r7, #4]
 8000452:	61fb      	str	r3, [r7, #28]
 8000454:	460b      	mov	r3, r1
 8000456:	807b      	strh	r3, [r7, #2]
 8000458:	4613      	mov	r3, r2
 800045a:	803b      	strh	r3, [r7, #0]
	//Copy SPI handle variable
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 800045c:	4b66      	ldr	r3, [pc, #408]	; (80005f8 <NRF24_begin+0x1b0>)
 800045e:	4618      	mov	r0, r3
 8000460:	f107 031c 	add.w	r3, r7, #28
 8000464:	2258      	movs	r2, #88	; 0x58
 8000466:	4619      	mov	r1, r3
 8000468:	f003 face 	bl	8003a08 <memcpy>
	//Copy Pins and Port variables
	nrf24_PORT = nrf24PORT;
 800046c:	4a63      	ldr	r2, [pc, #396]	; (80005fc <NRF24_begin+0x1b4>)
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	6013      	str	r3, [r2, #0]
	nrf24_CSN_PIN = nrfCSN_Pin;
 8000472:	4a63      	ldr	r2, [pc, #396]	; (8000600 <NRF24_begin+0x1b8>)
 8000474:	887b      	ldrh	r3, [r7, #2]
 8000476:	8013      	strh	r3, [r2, #0]
	nrf24_CE_PIN = nrfCE_Pin;
 8000478:	4a62      	ldr	r2, [pc, #392]	; (8000604 <NRF24_begin+0x1bc>)
 800047a:	883b      	ldrh	r3, [r7, #0]
 800047c:	8013      	strh	r3, [r2, #0]
	
	//Put pins to idle state
	NRF24_csn(1);
 800047e:	2001      	movs	r0, #1
 8000480:	f7ff fe98 	bl	80001b4 <NRF24_csn>
	NRF24_ce(0);
 8000484:	2000      	movs	r0, #0
 8000486:	f7ff feb5 	bl	80001f4 <NRF24_ce>
	//5 ms initial delay
	HAL_Delay(5);
 800048a:	2005      	movs	r0, #5
 800048c:	f001 fc80 	bl	8001d90 <HAL_Delay>
	
	//**** Soft Reset Registers default values ****//
	NRF24_write_register(0x00, 0x08);
 8000490:	2108      	movs	r1, #8
 8000492:	2000      	movs	r0, #0
 8000494:	f7ff ff1e 	bl	80002d4 <NRF24_write_register>
	NRF24_write_register(0x01, 0x3f);
 8000498:	213f      	movs	r1, #63	; 0x3f
 800049a:	2001      	movs	r0, #1
 800049c:	f7ff ff1a 	bl	80002d4 <NRF24_write_register>
	NRF24_write_register(0x02, 0x03);
 80004a0:	2103      	movs	r1, #3
 80004a2:	2002      	movs	r0, #2
 80004a4:	f7ff ff16 	bl	80002d4 <NRF24_write_register>
	NRF24_write_register(0x03, 0x03);
 80004a8:	2103      	movs	r1, #3
 80004aa:	2003      	movs	r0, #3
 80004ac:	f7ff ff12 	bl	80002d4 <NRF24_write_register>
	NRF24_write_register(0x04, 0x03);
 80004b0:	2103      	movs	r1, #3
 80004b2:	2004      	movs	r0, #4
 80004b4:	f7ff ff0e 	bl	80002d4 <NRF24_write_register>
	NRF24_write_register(0x05, 0x02);
 80004b8:	2102      	movs	r1, #2
 80004ba:	2005      	movs	r0, #5
 80004bc:	f7ff ff0a 	bl	80002d4 <NRF24_write_register>
	NRF24_write_register(0x06, 0x0f);
 80004c0:	210f      	movs	r1, #15
 80004c2:	2006      	movs	r0, #6
 80004c4:	f7ff ff06 	bl	80002d4 <NRF24_write_register>
	NRF24_write_register(0x07, 0x0e);
 80004c8:	210e      	movs	r1, #14
 80004ca:	2007      	movs	r0, #7
 80004cc:	f7ff ff02 	bl	80002d4 <NRF24_write_register>
	NRF24_write_register(0x08, 0x00);
 80004d0:	2100      	movs	r1, #0
 80004d2:	2008      	movs	r0, #8
 80004d4:	f7ff fefe 	bl	80002d4 <NRF24_write_register>
	NRF24_write_register(0x09, 0x00);
 80004d8:	2100      	movs	r1, #0
 80004da:	2009      	movs	r0, #9
 80004dc:	f7ff fefa 	bl	80002d4 <NRF24_write_register>
	uint8_t pipeAddrVar[6];
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; 
 80004e0:	23e7      	movs	r3, #231	; 0xe7
 80004e2:	733b      	strb	r3, [r7, #12]
 80004e4:	23e7      	movs	r3, #231	; 0xe7
 80004e6:	72fb      	strb	r3, [r7, #11]
 80004e8:	23e7      	movs	r3, #231	; 0xe7
 80004ea:	72bb      	strb	r3, [r7, #10]
 80004ec:	23e7      	movs	r3, #231	; 0xe7
 80004ee:	727b      	strb	r3, [r7, #9]
 80004f0:	23e7      	movs	r3, #231	; 0xe7
 80004f2:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 80004f4:	f107 0308 	add.w	r3, r7, #8
 80004f8:	2205      	movs	r2, #5
 80004fa:	4619      	mov	r1, r3
 80004fc:	200a      	movs	r0, #10
 80004fe:	f7ff ff0b 	bl	8000318 <NRF24_write_registerN>
	pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; 
 8000502:	23c2      	movs	r3, #194	; 0xc2
 8000504:	733b      	strb	r3, [r7, #12]
 8000506:	23c2      	movs	r3, #194	; 0xc2
 8000508:	72fb      	strb	r3, [r7, #11]
 800050a:	23c2      	movs	r3, #194	; 0xc2
 800050c:	72bb      	strb	r3, [r7, #10]
 800050e:	23c2      	movs	r3, #194	; 0xc2
 8000510:	727b      	strb	r3, [r7, #9]
 8000512:	23c2      	movs	r3, #194	; 0xc2
 8000514:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 8000516:	f107 0308 	add.w	r3, r7, #8
 800051a:	2205      	movs	r2, #5
 800051c:	4619      	mov	r1, r3
 800051e:	200b      	movs	r0, #11
 8000520:	f7ff fefa 	bl	8000318 <NRF24_write_registerN>
	NRF24_write_register(0x0C, 0xC3);
 8000524:	21c3      	movs	r1, #195	; 0xc3
 8000526:	200c      	movs	r0, #12
 8000528:	f7ff fed4 	bl	80002d4 <NRF24_write_register>
	NRF24_write_register(0x0D, 0xC4);
 800052c:	21c4      	movs	r1, #196	; 0xc4
 800052e:	200d      	movs	r0, #13
 8000530:	f7ff fed0 	bl	80002d4 <NRF24_write_register>
	NRF24_write_register(0x0E, 0xC5);
 8000534:	21c5      	movs	r1, #197	; 0xc5
 8000536:	200e      	movs	r0, #14
 8000538:	f7ff fecc 	bl	80002d4 <NRF24_write_register>
	NRF24_write_register(0x0F, 0xC6);
 800053c:	21c6      	movs	r1, #198	; 0xc6
 800053e:	200f      	movs	r0, #15
 8000540:	f7ff fec8 	bl	80002d4 <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; 
 8000544:	23e7      	movs	r3, #231	; 0xe7
 8000546:	733b      	strb	r3, [r7, #12]
 8000548:	23e7      	movs	r3, #231	; 0xe7
 800054a:	72fb      	strb	r3, [r7, #11]
 800054c:	23e7      	movs	r3, #231	; 0xe7
 800054e:	72bb      	strb	r3, [r7, #10]
 8000550:	23e7      	movs	r3, #231	; 0xe7
 8000552:	727b      	strb	r3, [r7, #9]
 8000554:	23e7      	movs	r3, #231	; 0xe7
 8000556:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 8000558:	f107 0308 	add.w	r3, r7, #8
 800055c:	2205      	movs	r2, #5
 800055e:	4619      	mov	r1, r3
 8000560:	2010      	movs	r0, #16
 8000562:	f7ff fed9 	bl	8000318 <NRF24_write_registerN>
	NRF24_write_register(0x11, 0);
 8000566:	2100      	movs	r1, #0
 8000568:	2011      	movs	r0, #17
 800056a:	f7ff feb3 	bl	80002d4 <NRF24_write_register>
	NRF24_write_register(0x12, 0);
 800056e:	2100      	movs	r1, #0
 8000570:	2012      	movs	r0, #18
 8000572:	f7ff feaf 	bl	80002d4 <NRF24_write_register>
	NRF24_write_register(0x13, 0);
 8000576:	2100      	movs	r1, #0
 8000578:	2013      	movs	r0, #19
 800057a:	f7ff feab 	bl	80002d4 <NRF24_write_register>
	NRF24_write_register(0x14, 0);
 800057e:	2100      	movs	r1, #0
 8000580:	2014      	movs	r0, #20
 8000582:	f7ff fea7 	bl	80002d4 <NRF24_write_register>
	NRF24_write_register(0x15, 0);
 8000586:	2100      	movs	r1, #0
 8000588:	2015      	movs	r0, #21
 800058a:	f7ff fea3 	bl	80002d4 <NRF24_write_register>
	NRF24_write_register(0x16, 0);
 800058e:	2100      	movs	r1, #0
 8000590:	2016      	movs	r0, #22
 8000592:	f7ff fe9f 	bl	80002d4 <NRF24_write_register>
	
	NRF24_ACTIVATE_cmd();
 8000596:	f000 fb25 	bl	8000be4 <NRF24_ACTIVATE_cmd>
	NRF24_write_register(0x1c, 0);
 800059a:	2100      	movs	r1, #0
 800059c:	201c      	movs	r0, #28
 800059e:	f7ff fe99 	bl	80002d4 <NRF24_write_register>
	NRF24_write_register(0x1d, 0);
 80005a2:	2100      	movs	r1, #0
 80005a4:	201d      	movs	r0, #29
 80005a6:	f7ff fe95 	bl	80002d4 <NRF24_write_register>
	printRadioSettings();
 80005aa:	f000 fb35 	bl	8000c18 <printRadioSettings>
	//Initialise retries 15 and delay 1250 usec
	NRF24_setRetries(15, 15);
 80005ae:	210f      	movs	r1, #15
 80005b0:	200f      	movs	r0, #15
 80005b2:	f000 f941 	bl	8000838 <NRF24_setRetries>
	//Initialise PA level to max (0dB)
	NRF24_setPALevel(RF24_PA_0dB);
 80005b6:	2003      	movs	r0, #3
 80005b8:	f000 f9c3 	bl	8000942 <NRF24_setPALevel>
	//Initialise data rate to 1Mbps
	NRF24_setDataRate(RF24_2MBPS);
 80005bc:	2001      	movs	r0, #1
 80005be:	f000 f9f9 	bl	80009b4 <NRF24_setDataRate>
	//Initalise CRC length to 16-bit (2 bytes)
	NRF24_setCRCLength(RF24_CRC_16);
 80005c2:	2002      	movs	r0, #2
 80005c4:	f000 fa3c 	bl	8000a40 <NRF24_setCRCLength>
	//Disable dynamic payload
	NRF24_disableDynamicPayloads();
 80005c8:	f000 f98e 	bl	80008e8 <NRF24_disableDynamicPayloads>
	//Set payload size
	NRF24_setPayloadSize(32);
 80005cc:	2020      	movs	r0, #32
 80005ce:	f000 f963 	bl	8000898 <NRF24_setPayloadSize>
	
	//Reset status register
	NRF24_resetStatus();
 80005d2:	f000 fafe 	bl	8000bd2 <NRF24_resetStatus>
	//Initialise channel to 76
	NRF24_setChannel(76);
 80005d6:	204c      	movs	r0, #76	; 0x4c
 80005d8:	f000 f949 	bl	800086e <NRF24_setChannel>
	//Flush buffers
	NRF24_flush_tx();
 80005dc:	f7ff ff16 	bl	800040c <NRF24_flush_tx>
	NRF24_flush_rx();
 80005e0:	f7ff ff1c 	bl	800041c <NRF24_flush_rx>
	
	NRF24_powerDown();
 80005e4:	f000 fa54 	bl	8000a90 <NRF24_powerDown>
	
}
 80005e8:	bf00      	nop
 80005ea:	3710      	adds	r7, #16
 80005ec:	46bd      	mov	sp, r7
 80005ee:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80005f2:	b002      	add	sp, #8
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	200000b8 	.word	0x200000b8
 80005fc:	200000b0 	.word	0x200000b0
 8000600:	200000b4 	.word	0x200000b4
 8000604:	200000b6 	.word	0x200000b6

08000608 <NRF24_startListening>:
//13. Listen on open pipes for reading (Must call NRF24_openReadingPipe() first)
void NRF24_startListening(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
	//Power up and set to RX mode
	NRF24_write_register(REG_CONFIG, NRF24_read_register(REG_CONFIG) | (1UL<<1) |(1UL <<0));
 800060c:	2000      	movs	r0, #0
 800060e:	f7ff fe11 	bl	8000234 <NRF24_read_register>
 8000612:	4603      	mov	r3, r0
 8000614:	f043 0303 	orr.w	r3, r3, #3
 8000618:	b2db      	uxtb	r3, r3
 800061a:	4619      	mov	r1, r3
 800061c:	2000      	movs	r0, #0
 800061e:	f7ff fe59 	bl	80002d4 <NRF24_write_register>
	//Restore pipe 0 address if exists
	if(pipe0_reading_address)
 8000622:	4b0b      	ldr	r3, [pc, #44]	; (8000650 <NRF24_startListening+0x48>)
 8000624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000628:	4313      	orrs	r3, r2
 800062a:	d004      	beq.n	8000636 <NRF24_startListening+0x2e>
		NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&pipe0_reading_address), 5);
 800062c:	2205      	movs	r2, #5
 800062e:	4908      	ldr	r1, [pc, #32]	; (8000650 <NRF24_startListening+0x48>)
 8000630:	200a      	movs	r0, #10
 8000632:	f7ff fe71 	bl	8000318 <NRF24_write_registerN>
	
	//Flush buffers
	NRF24_flush_tx();
 8000636:	f7ff fee9 	bl	800040c <NRF24_flush_tx>
	NRF24_flush_rx();
 800063a:	f7ff feef 	bl	800041c <NRF24_flush_rx>
	//Set CE HIGH to start listenning
	NRF24_ce(1);
 800063e:	2001      	movs	r0, #1
 8000640:	f7ff fdd8 	bl	80001f4 <NRF24_ce>
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
 8000644:	2096      	movs	r0, #150	; 0x96
 8000646:	f7ff fd95 	bl	8000174 <NRF24_DelayMicroSeconds>
}
 800064a:	bf00      	nop
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	200000a0 	.word	0x200000a0

08000654 <NRF24_stopListening>:
//14. Stop listening (essential before any write operation)
void NRF24_stopListening(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
	NRF24_ce(0);
 8000658:	2000      	movs	r0, #0
 800065a:	f7ff fdcb 	bl	80001f4 <NRF24_ce>
	NRF24_flush_tx();
 800065e:	f7ff fed5 	bl	800040c <NRF24_flush_tx>
	NRF24_flush_rx();
 8000662:	f7ff fedb 	bl	800041c <NRF24_flush_rx>
}
 8000666:	bf00      	nop
 8000668:	bd80      	pop	{r7, pc}
	...

0800066c <NRF24_write>:
//15. Write(Transmit data), returns true if successfully sent
bool NRF24_write( const void* buf, uint8_t len )
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b086      	sub	sp, #24
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
 8000674:	460b      	mov	r3, r1
 8000676:	70fb      	strb	r3, [r7, #3]
	bool retStatus;
	//Start writing
	NRF24_resetStatus();
 8000678:	f000 faab 	bl	8000bd2 <NRF24_resetStatus>
	NRF24_startWrite(buf,len);
 800067c:	78fb      	ldrb	r3, [r7, #3]
 800067e:	4619      	mov	r1, r3
 8000680:	6878      	ldr	r0, [r7, #4]
 8000682:	f000 fa44 	bl	8000b0e <NRF24_startWrite>
	//Data monitor
  uint8_t observe_tx;
  uint8_t status;
  uint32_t sent_at = HAL_GetTick();
 8000686:	f001 fb79 	bl	8001d7c <HAL_GetTick>
 800068a:	6178      	str	r0, [r7, #20]
	const uint32_t timeout = 10; //ms to wait for timeout
 800068c:	230a      	movs	r3, #10
 800068e:	613b      	str	r3, [r7, #16]
	do
  {
    NRF24_read_registerN(REG_OBSERVE_TX,&observe_tx,1);
 8000690:	f107 030d 	add.w	r3, r7, #13
 8000694:	2201      	movs	r2, #1
 8000696:	4619      	mov	r1, r3
 8000698:	2008      	movs	r0, #8
 800069a:	f7ff fdf3 	bl	8000284 <NRF24_read_registerN>
		//Get status register
		status = NRF24_get_status();
 800069e:	f7ff fec5 	bl	800042c <NRF24_get_status>
 80006a2:	4603      	mov	r3, r0
 80006a4:	73fb      	strb	r3, [r7, #15]
  }
  while( ! ( status & ( _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) ) ) && ( HAL_GetTick() - sent_at < timeout ) );
 80006a6:	7bfb      	ldrb	r3, [r7, #15]
 80006a8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d107      	bne.n	80006c0 <NRF24_write+0x54>
 80006b0:	f001 fb64 	bl	8001d7c <HAL_GetTick>
 80006b4:	4602      	mov	r2, r0
 80006b6:	697b      	ldr	r3, [r7, #20]
 80006b8:	1ad3      	subs	r3, r2, r3
 80006ba:	693a      	ldr	r2, [r7, #16]
 80006bc:	429a      	cmp	r2, r3
 80006be:	d8e7      	bhi.n	8000690 <NRF24_write+0x24>
	
//	printConfigReg();
//	printStatusReg();
	
	bool tx_ok, tx_fail;
  NRF24_whatHappened(&tx_ok,&tx_fail, &ack_payload_available);
 80006c0:	f107 010b 	add.w	r1, r7, #11
 80006c4:	f107 030c 	add.w	r3, r7, #12
 80006c8:	4a0c      	ldr	r2, [pc, #48]	; (80006fc <NRF24_write+0x90>)
 80006ca:	4618      	mov	r0, r3
 80006cc:	f000 fa4e 	bl	8000b6c <NRF24_whatHappened>
	retStatus = tx_ok;
 80006d0:	7b3b      	ldrb	r3, [r7, #12]
 80006d2:	73bb      	strb	r3, [r7, #14]
	if ( ack_payload_available )
 80006d4:	4b09      	ldr	r3, [pc, #36]	; (80006fc <NRF24_write+0x90>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d005      	beq.n	80006e8 <NRF24_write+0x7c>
  {
    ack_payload_length = NRF24_getDynamicPayloadSize();
 80006dc:	f000 f8fc 	bl	80008d8 <NRF24_getDynamicPayloadSize>
 80006e0:	4603      	mov	r3, r0
 80006e2:	461a      	mov	r2, r3
 80006e4:	4b06      	ldr	r3, [pc, #24]	; (8000700 <NRF24_write+0x94>)
 80006e6:	701a      	strb	r2, [r3, #0]
	}
	
	//Power down
	NRF24_available();
 80006e8:	f000 f80c 	bl	8000704 <NRF24_available>
	NRF24_flush_tx();
 80006ec:	f7ff fe8e 	bl	800040c <NRF24_flush_tx>
	return retStatus;
 80006f0:	7bbb      	ldrb	r3, [r7, #14]
}
 80006f2:	4618      	mov	r0, r3
 80006f4:	3718      	adds	r7, #24
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	200000a8 	.word	0x200000a8
 8000700:	200000a9 	.word	0x200000a9

08000704 <NRF24_available>:
//16. Check for available data to read
bool NRF24_available(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
	return NRF24_availablePipe(NULL);
 8000708:	2000      	movs	r0, #0
 800070a:	f000 f9d0 	bl	8000aae <NRF24_availablePipe>
 800070e:	4603      	mov	r3, r0
}
 8000710:	4618      	mov	r0, r3
 8000712:	bd80      	pop	{r7, pc}

08000714 <NRF24_read>:
//17. Read received data
bool NRF24_read( void* buf, uint8_t len )
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b084      	sub	sp, #16
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
 800071c:	460b      	mov	r3, r1
 800071e:	70fb      	strb	r3, [r7, #3]
	NRF24_read_payload( buf, len );
 8000720:	78fb      	ldrb	r3, [r7, #3]
 8000722:	4619      	mov	r1, r3
 8000724:	6878      	ldr	r0, [r7, #4]
 8000726:	f7ff fe41 	bl	80003ac <NRF24_read_payload>
	uint8_t rxStatus = NRF24_read_register(REG_FIFO_STATUS) & _BV(BIT_RX_EMPTY);
 800072a:	2017      	movs	r0, #23
 800072c:	f7ff fd82 	bl	8000234 <NRF24_read_register>
 8000730:	4603      	mov	r3, r0
 8000732:	f003 0301 	and.w	r3, r3, #1
 8000736:	73fb      	strb	r3, [r7, #15]
	NRF24_flush_rx();
 8000738:	f7ff fe70 	bl	800041c <NRF24_flush_rx>
	NRF24_getDynamicPayloadSize();
 800073c:	f000 f8cc 	bl	80008d8 <NRF24_getDynamicPayloadSize>
	return rxStatus;
 8000740:	7bfb      	ldrb	r3, [r7, #15]
 8000742:	2b00      	cmp	r3, #0
 8000744:	bf14      	ite	ne
 8000746:	2301      	movne	r3, #1
 8000748:	2300      	moveq	r3, #0
 800074a:	b2db      	uxtb	r3, r3
}
 800074c:	4618      	mov	r0, r3
 800074e:	3710      	adds	r7, #16
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}

08000754 <NRF24_openWritingPipe>:
//18. Open Tx pipe for writing (Cannot perform this while Listenning, has to call NRF24_stopListening)
void NRF24_openWritingPipe(uint64_t address)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b084      	sub	sp, #16
 8000758:	af00      	add	r7, sp, #0
 800075a:	e9c7 0100 	strd	r0, r1, [r7]
	NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&address), 5);
 800075e:	463b      	mov	r3, r7
 8000760:	2205      	movs	r2, #5
 8000762:	4619      	mov	r1, r3
 8000764:	200a      	movs	r0, #10
 8000766:	f7ff fdd7 	bl	8000318 <NRF24_write_registerN>
  NRF24_write_registerN(REG_TX_ADDR, (uint8_t *)(&address), 5);
 800076a:	463b      	mov	r3, r7
 800076c:	2205      	movs	r2, #5
 800076e:	4619      	mov	r1, r3
 8000770:	2010      	movs	r0, #16
 8000772:	f7ff fdd1 	bl	8000318 <NRF24_write_registerN>
	
	const uint8_t max_payload_size = 32;
 8000776:	2320      	movs	r3, #32
 8000778:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
 800077a:	4b07      	ldr	r3, [pc, #28]	; (8000798 <NRF24_openWritingPipe+0x44>)
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	7bfa      	ldrb	r2, [r7, #15]
 8000780:	4293      	cmp	r3, r2
 8000782:	bf28      	it	cs
 8000784:	4613      	movcs	r3, r2
 8000786:	b2db      	uxtb	r3, r3
 8000788:	4619      	mov	r1, r3
 800078a:	2011      	movs	r0, #17
 800078c:	f7ff fda2 	bl	80002d4 <NRF24_write_register>
}
 8000790:	bf00      	nop
 8000792:	3710      	adds	r7, #16
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	200000aa 	.word	0x200000aa

0800079c <NRF24_openReadingPipe>:
//19. Open reading pipe
void NRF24_openReadingPipe(uint8_t number, uint64_t address)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b084      	sub	sp, #16
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	4601      	mov	r1, r0
 80007a4:	e9c7 2300 	strd	r2, r3, [r7]
 80007a8:	460b      	mov	r3, r1
 80007aa:	73fb      	strb	r3, [r7, #15]
	if (number == 0)
 80007ac:	7bfb      	ldrb	r3, [r7, #15]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d104      	bne.n	80007bc <NRF24_openReadingPipe+0x20>
    pipe0_reading_address = address;
 80007b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80007b6:	491c      	ldr	r1, [pc, #112]	; (8000828 <NRF24_openReadingPipe+0x8c>)
 80007b8:	e9c1 2300 	strd	r2, r3, [r1]
	
	if(number <= 6)
 80007bc:	7bfb      	ldrb	r3, [r7, #15]
 80007be:	2b06      	cmp	r3, #6
 80007c0:	d82d      	bhi.n	800081e <NRF24_openReadingPipe+0x82>
	{
		if(number < 2)
 80007c2:	7bfb      	ldrb	r3, [r7, #15]
 80007c4:	2b01      	cmp	r3, #1
 80007c6:	d808      	bhi.n	80007da <NRF24_openReadingPipe+0x3e>
		{
			//Address width is 5 bytes
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 5);
 80007c8:	7bfb      	ldrb	r3, [r7, #15]
 80007ca:	4a18      	ldr	r2, [pc, #96]	; (800082c <NRF24_openReadingPipe+0x90>)
 80007cc:	5cd3      	ldrb	r3, [r2, r3]
 80007ce:	4639      	mov	r1, r7
 80007d0:	2205      	movs	r2, #5
 80007d2:	4618      	mov	r0, r3
 80007d4:	f7ff fda0 	bl	8000318 <NRF24_write_registerN>
 80007d8:	e007      	b.n	80007ea <NRF24_openReadingPipe+0x4e>
		}
		else
		{
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 1);
 80007da:	7bfb      	ldrb	r3, [r7, #15]
 80007dc:	4a13      	ldr	r2, [pc, #76]	; (800082c <NRF24_openReadingPipe+0x90>)
 80007de:	5cd3      	ldrb	r3, [r2, r3]
 80007e0:	4639      	mov	r1, r7
 80007e2:	2201      	movs	r2, #1
 80007e4:	4618      	mov	r0, r3
 80007e6:	f7ff fd97 	bl	8000318 <NRF24_write_registerN>
		}
		//Write payload size
		NRF24_write_register(RF24_RX_PW_PIPE[number],payload_size);
 80007ea:	7bfb      	ldrb	r3, [r7, #15]
 80007ec:	4a10      	ldr	r2, [pc, #64]	; (8000830 <NRF24_openReadingPipe+0x94>)
 80007ee:	5cd3      	ldrb	r3, [r2, r3]
 80007f0:	4a10      	ldr	r2, [pc, #64]	; (8000834 <NRF24_openReadingPipe+0x98>)
 80007f2:	7812      	ldrb	r2, [r2, #0]
 80007f4:	4611      	mov	r1, r2
 80007f6:	4618      	mov	r0, r3
 80007f8:	f7ff fd6c 	bl	80002d4 <NRF24_write_register>
		//Enable pipe
		NRF24_write_register(REG_EN_RXADDR, NRF24_read_register(REG_EN_RXADDR) | _BV(number));
 80007fc:	2002      	movs	r0, #2
 80007fe:	f7ff fd19 	bl	8000234 <NRF24_read_register>
 8000802:	4603      	mov	r3, r0
 8000804:	b25a      	sxtb	r2, r3
 8000806:	7bfb      	ldrb	r3, [r7, #15]
 8000808:	2101      	movs	r1, #1
 800080a:	fa01 f303 	lsl.w	r3, r1, r3
 800080e:	b25b      	sxtb	r3, r3
 8000810:	4313      	orrs	r3, r2
 8000812:	b25b      	sxtb	r3, r3
 8000814:	b2db      	uxtb	r3, r3
 8000816:	4619      	mov	r1, r3
 8000818:	2002      	movs	r0, #2
 800081a:	f7ff fd5b 	bl	80002d4 <NRF24_write_register>
	}
	
}
 800081e:	bf00      	nop
 8000820:	3710      	adds	r7, #16
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	200000a0 	.word	0x200000a0
 800082c:	08004910 	.word	0x08004910
 8000830:	08004918 	.word	0x08004918
 8000834:	200000aa 	.word	0x200000aa

08000838 <NRF24_setRetries>:
//20 set transmit retries (rf24_Retries_e) and delay
void NRF24_setRetries(uint8_t delay, uint8_t count)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	4603      	mov	r3, r0
 8000840:	460a      	mov	r2, r1
 8000842:	71fb      	strb	r3, [r7, #7]
 8000844:	4613      	mov	r3, r2
 8000846:	71bb      	strb	r3, [r7, #6]
	NRF24_write_register(REG_SETUP_RETR,(delay&0xf)<<BIT_ARD | (count&0xf)<<BIT_ARC);
 8000848:	79fb      	ldrb	r3, [r7, #7]
 800084a:	011b      	lsls	r3, r3, #4
 800084c:	b25a      	sxtb	r2, r3
 800084e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000852:	f003 030f 	and.w	r3, r3, #15
 8000856:	b25b      	sxtb	r3, r3
 8000858:	4313      	orrs	r3, r2
 800085a:	b25b      	sxtb	r3, r3
 800085c:	b2db      	uxtb	r3, r3
 800085e:	4619      	mov	r1, r3
 8000860:	2004      	movs	r0, #4
 8000862:	f7ff fd37 	bl	80002d4 <NRF24_write_register>
}
 8000866:	bf00      	nop
 8000868:	3708      	adds	r7, #8
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}

0800086e <NRF24_setChannel>:

//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel)
{
 800086e:	b580      	push	{r7, lr}
 8000870:	b084      	sub	sp, #16
 8000872:	af00      	add	r7, sp, #0
 8000874:	4603      	mov	r3, r0
 8000876:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_channel = 127;
 8000878:	237f      	movs	r3, #127	; 0x7f
 800087a:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RF_CH,MIN(channel,max_channel));
 800087c:	7bfa      	ldrb	r2, [r7, #15]
 800087e:	79fb      	ldrb	r3, [r7, #7]
 8000880:	4293      	cmp	r3, r2
 8000882:	bf28      	it	cs
 8000884:	4613      	movcs	r3, r2
 8000886:	b2db      	uxtb	r3, r3
 8000888:	4619      	mov	r1, r3
 800088a:	2005      	movs	r0, #5
 800088c:	f7ff fd22 	bl	80002d4 <NRF24_write_register>
}
 8000890:	bf00      	nop
 8000892:	3710      	adds	r7, #16
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}

08000898 <NRF24_setPayloadSize>:
//22. Set payload size
void NRF24_setPayloadSize(uint8_t size)
{
 8000898:	b480      	push	{r7}
 800089a:	b085      	sub	sp, #20
 800089c:	af00      	add	r7, sp, #0
 800089e:	4603      	mov	r3, r0
 80008a0:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_payload_size = 32;
 80008a2:	2320      	movs	r3, #32
 80008a4:	73fb      	strb	r3, [r7, #15]
  payload_size = MIN(size,max_payload_size);
 80008a6:	7bfa      	ldrb	r2, [r7, #15]
 80008a8:	79fb      	ldrb	r3, [r7, #7]
 80008aa:	4293      	cmp	r3, r2
 80008ac:	bf28      	it	cs
 80008ae:	4613      	movcs	r3, r2
 80008b0:	b2da      	uxtb	r2, r3
 80008b2:	4b03      	ldr	r3, [pc, #12]	; (80008c0 <NRF24_setPayloadSize+0x28>)
 80008b4:	701a      	strb	r2, [r3, #0]
}
 80008b6:	bf00      	nop
 80008b8:	3714      	adds	r7, #20
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bc80      	pop	{r7}
 80008be:	4770      	bx	lr
 80008c0:	200000aa 	.word	0x200000aa

080008c4 <NRF24_getPayloadSize>:
//23. Get payload size
uint8_t NRF24_getPayloadSize(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
	return payload_size;
 80008c8:	4b02      	ldr	r3, [pc, #8]	; (80008d4 <NRF24_getPayloadSize+0x10>)
 80008ca:	781b      	ldrb	r3, [r3, #0]
}
 80008cc:	4618      	mov	r0, r3
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bc80      	pop	{r7}
 80008d2:	4770      	bx	lr
 80008d4:	200000aa 	.word	0x200000aa

080008d8 <NRF24_getDynamicPayloadSize>:
//24. Get dynamic payload size, of latest packet received
uint8_t NRF24_getDynamicPayloadSize(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
	return NRF24_read_register(CMD_R_RX_PL_WID);
 80008dc:	2060      	movs	r0, #96	; 0x60
 80008de:	f7ff fca9 	bl	8000234 <NRF24_read_register>
 80008e2:	4603      	mov	r3, r0
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	bd80      	pop	{r7, pc}

080008e8 <NRF24_disableDynamicPayloads>:
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
  dynamic_payloads_enabled = true;
	
}
void NRF24_disableDynamicPayloads(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) &  ~(_BV(BIT_EN_DPL)) );
 80008ec:	201d      	movs	r0, #29
 80008ee:	f7ff fca1 	bl	8000234 <NRF24_read_register>
 80008f2:	4603      	mov	r3, r0
 80008f4:	f023 0304 	bic.w	r3, r3, #4
 80008f8:	b2db      	uxtb	r3, r3
 80008fa:	4619      	mov	r1, r3
 80008fc:	201d      	movs	r0, #29
 80008fe:	f7ff fce9 	bl	80002d4 <NRF24_write_register>
	//Disable for all pipes 
	NRF24_write_register(REG_DYNPD,0);
 8000902:	2100      	movs	r1, #0
 8000904:	201c      	movs	r0, #28
 8000906:	f7ff fce5 	bl	80002d4 <NRF24_write_register>
	dynamic_payloads_enabled = false;
 800090a:	4b02      	ldr	r3, [pc, #8]	; (8000914 <NRF24_disableDynamicPayloads+0x2c>)
 800090c:	2200      	movs	r2, #0
 800090e:	701a      	strb	r2, [r3, #0]
}
 8000910:	bf00      	nop
 8000912:	bd80      	pop	{r7, pc}
 8000914:	200000ab 	.word	0x200000ab

08000918 <NRF24_setAutoAck>:
{
	return p_variant;
}
//28. Set Auto Ack for all
void NRF24_setAutoAck(bool enable)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0
 800091e:	4603      	mov	r3, r0
 8000920:	71fb      	strb	r3, [r7, #7]
	if ( enable )
 8000922:	79fb      	ldrb	r3, [r7, #7]
 8000924:	2b00      	cmp	r3, #0
 8000926:	d004      	beq.n	8000932 <NRF24_setAutoAck+0x1a>
    NRF24_write_register(REG_EN_AA, 0x3F);
 8000928:	213f      	movs	r1, #63	; 0x3f
 800092a:	2001      	movs	r0, #1
 800092c:	f7ff fcd2 	bl	80002d4 <NRF24_write_register>
  else
    NRF24_write_register(REG_EN_AA, 0x00);
}
 8000930:	e003      	b.n	800093a <NRF24_setAutoAck+0x22>
    NRF24_write_register(REG_EN_AA, 0x00);
 8000932:	2100      	movs	r1, #0
 8000934:	2001      	movs	r0, #1
 8000936:	f7ff fccd 	bl	80002d4 <NRF24_write_register>
}
 800093a:	bf00      	nop
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}

08000942 <NRF24_setPALevel>:
    NRF24_write_register( REG_EN_AA, en_aa ) ;
  }
}
//30. Set transmit power level
void NRF24_setPALevel( rf24_pa_dbm_e level )
{
 8000942:	b580      	push	{r7, lr}
 8000944:	b084      	sub	sp, #16
 8000946:	af00      	add	r7, sp, #0
 8000948:	4603      	mov	r3, r0
 800094a:	71fb      	strb	r3, [r7, #7]
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 800094c:	2006      	movs	r0, #6
 800094e:	f7ff fc71 	bl	8000234 <NRF24_read_register>
 8000952:	4603      	mov	r3, r0
 8000954:	73fb      	strb	r3, [r7, #15]
  setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8000956:	7bfb      	ldrb	r3, [r7, #15]
 8000958:	f023 0306 	bic.w	r3, r3, #6
 800095c:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM (evil!)
  if ( level == RF24_PA_0dB)
 800095e:	79fb      	ldrb	r3, [r7, #7]
 8000960:	2b03      	cmp	r3, #3
 8000962:	d104      	bne.n	800096e <NRF24_setPALevel+0x2c>
  {
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8000964:	7bfb      	ldrb	r3, [r7, #15]
 8000966:	f043 0306 	orr.w	r3, r3, #6
 800096a:	73fb      	strb	r3, [r7, #15]
 800096c:	e019      	b.n	80009a2 <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m6dB )
 800096e:	79fb      	ldrb	r3, [r7, #7]
 8000970:	2b02      	cmp	r3, #2
 8000972:	d104      	bne.n	800097e <NRF24_setPALevel+0x3c>
  {
    setup |= _BV(RF_PWR_HIGH) ;
 8000974:	7bfb      	ldrb	r3, [r7, #15]
 8000976:	f043 0304 	orr.w	r3, r3, #4
 800097a:	73fb      	strb	r3, [r7, #15]
 800097c:	e011      	b.n	80009a2 <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m12dB )
 800097e:	79fb      	ldrb	r3, [r7, #7]
 8000980:	2b01      	cmp	r3, #1
 8000982:	d104      	bne.n	800098e <NRF24_setPALevel+0x4c>
  {
    setup |= _BV(RF_PWR_LOW);
 8000984:	7bfb      	ldrb	r3, [r7, #15]
 8000986:	f043 0302 	orr.w	r3, r3, #2
 800098a:	73fb      	strb	r3, [r7, #15]
 800098c:	e009      	b.n	80009a2 <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m18dB )
 800098e:	79fb      	ldrb	r3, [r7, #7]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d006      	beq.n	80009a2 <NRF24_setPALevel+0x60>
  {
    // nothing
  }
  else if ( level == RF24_PA_ERROR )
 8000994:	79fb      	ldrb	r3, [r7, #7]
 8000996:	2b04      	cmp	r3, #4
 8000998:	d103      	bne.n	80009a2 <NRF24_setPALevel+0x60>
  {
    // On error, go to maximum PA
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 800099a:	7bfb      	ldrb	r3, [r7, #15]
 800099c:	f043 0306 	orr.w	r3, r3, #6
 80009a0:	73fb      	strb	r3, [r7, #15]
  }

  NRF24_write_register( REG_RF_SETUP, setup ) ;
 80009a2:	7bfb      	ldrb	r3, [r7, #15]
 80009a4:	4619      	mov	r1, r3
 80009a6:	2006      	movs	r0, #6
 80009a8:	f7ff fc94 	bl	80002d4 <NRF24_write_register>
}
 80009ac:	bf00      	nop
 80009ae:	3710      	adds	r7, #16
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}

080009b4 <NRF24_setDataRate>:

  return result ;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b084      	sub	sp, #16
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	4603      	mov	r3, r0
 80009bc:	71fb      	strb	r3, [r7, #7]
	bool result = false;
 80009be:	2300      	movs	r3, #0
 80009c0:	73fb      	strb	r3, [r7, #15]
  uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 80009c2:	2006      	movs	r0, #6
 80009c4:	f7ff fc36 	bl	8000234 <NRF24_read_register>
 80009c8:	4603      	mov	r3, r0
 80009ca:	73bb      	strb	r3, [r7, #14]

  // HIGH and LOW '00' is 1Mbs - our default
  wide_band = false ;
 80009cc:	4b1b      	ldr	r3, [pc, #108]	; (8000a3c <NRF24_setDataRate+0x88>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	701a      	strb	r2, [r3, #0]
  setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH)) ;
 80009d2:	7bbb      	ldrb	r3, [r7, #14]
 80009d4:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 80009d8:	73bb      	strb	r3, [r7, #14]
  if( speed == RF24_250KBPS )
 80009da:	79fb      	ldrb	r3, [r7, #7]
 80009dc:	2b02      	cmp	r3, #2
 80009de:	d107      	bne.n	80009f0 <NRF24_setDataRate+0x3c>
  {
    // Must set the RF_DR_LOW to 1; RF_DR_HIGH (used to be RF_DR) is already 0
    // Making it '10'.
    wide_band = false ;
 80009e0:	4b16      	ldr	r3, [pc, #88]	; (8000a3c <NRF24_setDataRate+0x88>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	701a      	strb	r2, [r3, #0]
    setup |= _BV( RF_DR_LOW ) ;
 80009e6:	7bbb      	ldrb	r3, [r7, #14]
 80009e8:	f043 0320 	orr.w	r3, r3, #32
 80009ec:	73bb      	strb	r3, [r7, #14]
 80009ee:	e00d      	b.n	8000a0c <NRF24_setDataRate+0x58>
  }
  else
  {
    // Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
    // Making it '01'
    if ( speed == RF24_2MBPS )
 80009f0:	79fb      	ldrb	r3, [r7, #7]
 80009f2:	2b01      	cmp	r3, #1
 80009f4:	d107      	bne.n	8000a06 <NRF24_setDataRate+0x52>
    {
      wide_band = true ;
 80009f6:	4b11      	ldr	r3, [pc, #68]	; (8000a3c <NRF24_setDataRate+0x88>)
 80009f8:	2201      	movs	r2, #1
 80009fa:	701a      	strb	r2, [r3, #0]
      setup |= _BV(RF_DR_HIGH);
 80009fc:	7bbb      	ldrb	r3, [r7, #14]
 80009fe:	f043 0308 	orr.w	r3, r3, #8
 8000a02:	73bb      	strb	r3, [r7, #14]
 8000a04:	e002      	b.n	8000a0c <NRF24_setDataRate+0x58>
    }
    else
    {
      // 1Mbs
      wide_band = false ;
 8000a06:	4b0d      	ldr	r3, [pc, #52]	; (8000a3c <NRF24_setDataRate+0x88>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	701a      	strb	r2, [r3, #0]
    }
  }
  NRF24_write_register(REG_RF_SETUP,setup);
 8000a0c:	7bbb      	ldrb	r3, [r7, #14]
 8000a0e:	4619      	mov	r1, r3
 8000a10:	2006      	movs	r0, #6
 8000a12:	f7ff fc5f 	bl	80002d4 <NRF24_write_register>

  // Verify our result
  if ( NRF24_read_register(REG_RF_SETUP) == setup )
 8000a16:	2006      	movs	r0, #6
 8000a18:	f7ff fc0c 	bl	8000234 <NRF24_read_register>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	461a      	mov	r2, r3
 8000a20:	7bbb      	ldrb	r3, [r7, #14]
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d102      	bne.n	8000a2c <NRF24_setDataRate+0x78>
  {
    result = true;
 8000a26:	2301      	movs	r3, #1
 8000a28:	73fb      	strb	r3, [r7, #15]
 8000a2a:	e002      	b.n	8000a32 <NRF24_setDataRate+0x7e>
  }
  else
  {
    wide_band = false;
 8000a2c:	4b03      	ldr	r3, [pc, #12]	; (8000a3c <NRF24_setDataRate+0x88>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	701a      	strb	r2, [r3, #0]
  }

  return result;
 8000a32:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	3710      	adds	r7, #16
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	200000ac 	.word	0x200000ac

08000a40 <NRF24_setCRCLength>:
  }
  return result ;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b084      	sub	sp, #16
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	4603      	mov	r3, r0
 8000a48:	71fb      	strb	r3, [r7, #7]
	uint8_t config = NRF24_read_register(REG_CONFIG) & ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC)) ;
 8000a4a:	2000      	movs	r0, #0
 8000a4c:	f7ff fbf2 	bl	8000234 <NRF24_read_register>
 8000a50:	4603      	mov	r3, r0
 8000a52:	f023 030c 	bic.w	r3, r3, #12
 8000a56:	73fb      	strb	r3, [r7, #15]
  
  // switch uses RAM
  if ( length == RF24_CRC_DISABLED )
 8000a58:	79fb      	ldrb	r3, [r7, #7]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d00f      	beq.n	8000a7e <NRF24_setCRCLength+0x3e>
  {
    // Do nothing, we turned it off above. 
  }
  else if ( length == RF24_CRC_8 )
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	2b01      	cmp	r3, #1
 8000a62:	d104      	bne.n	8000a6e <NRF24_setCRCLength+0x2e>
  {
    config |= _BV(BIT_EN_CRC);
 8000a64:	7bfb      	ldrb	r3, [r7, #15]
 8000a66:	f043 0308 	orr.w	r3, r3, #8
 8000a6a:	73fb      	strb	r3, [r7, #15]
 8000a6c:	e007      	b.n	8000a7e <NRF24_setCRCLength+0x3e>
  }
  else
  {
    config |= _BV(BIT_EN_CRC);
 8000a6e:	7bfb      	ldrb	r3, [r7, #15]
 8000a70:	f043 0308 	orr.w	r3, r3, #8
 8000a74:	73fb      	strb	r3, [r7, #15]
    config |= _BV( BIT_CRCO );
 8000a76:	7bfb      	ldrb	r3, [r7, #15]
 8000a78:	f043 0304 	orr.w	r3, r3, #4
 8000a7c:	73fb      	strb	r3, [r7, #15]
  }
  NRF24_write_register( REG_CONFIG, config );
 8000a7e:	7bfb      	ldrb	r3, [r7, #15]
 8000a80:	4619      	mov	r1, r3
 8000a82:	2000      	movs	r0, #0
 8000a84:	f7ff fc26 	bl	80002d4 <NRF24_write_register>
}
 8000a88:	bf00      	nop
 8000a8a:	3710      	adds	r7, #16
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}

08000a90 <NRF24_powerDown>:
{
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
}
//38. power down
void NRF24_powerDown(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 8000a94:	2000      	movs	r0, #0
 8000a96:	f7ff fbcd 	bl	8000234 <NRF24_read_register>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	f023 0302 	bic.w	r3, r3, #2
 8000aa0:	b2db      	uxtb	r3, r3
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	2000      	movs	r0, #0
 8000aa6:	f7ff fc15 	bl	80002d4 <NRF24_write_register>
}
 8000aaa:	bf00      	nop
 8000aac:	bd80      	pop	{r7, pc}

08000aae <NRF24_availablePipe>:
//39. Check if data are available and on which pipe (Use this for multiple rx pipes)
bool NRF24_availablePipe(uint8_t* pipe_num)
{
 8000aae:	b580      	push	{r7, lr}
 8000ab0:	b084      	sub	sp, #16
 8000ab2:	af00      	add	r7, sp, #0
 8000ab4:	6078      	str	r0, [r7, #4]
	uint8_t status = NRF24_get_status();
 8000ab6:	f7ff fcb9 	bl	800042c <NRF24_get_status>
 8000aba:	4603      	mov	r3, r0
 8000abc:	73fb      	strb	r3, [r7, #15]

  bool result = ( status & _BV(BIT_RX_DR) );
 8000abe:	7bfb      	ldrb	r3, [r7, #15]
 8000ac0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	bf14      	ite	ne
 8000ac8:	2301      	movne	r3, #1
 8000aca:	2300      	moveq	r3, #0
 8000acc:	73bb      	strb	r3, [r7, #14]

  if (result)
 8000ace:	7bbb      	ldrb	r3, [r7, #14]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d017      	beq.n	8000b04 <NRF24_availablePipe+0x56>
  {
    // If the caller wants the pipe number, include that
    if ( pipe_num )
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d007      	beq.n	8000aea <NRF24_availablePipe+0x3c>
      *pipe_num = ( status >> BIT_RX_P_NO ) & 0x7;
 8000ada:	7bfb      	ldrb	r3, [r7, #15]
 8000adc:	085b      	lsrs	r3, r3, #1
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	f003 0307 	and.w	r3, r3, #7
 8000ae4:	b2da      	uxtb	r2, r3
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	701a      	strb	r2, [r3, #0]

    // Clear the status bit
    NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) );
 8000aea:	2140      	movs	r1, #64	; 0x40
 8000aec:	2007      	movs	r0, #7
 8000aee:	f7ff fbf1 	bl	80002d4 <NRF24_write_register>

    // Handle ack payload receipt
    if ( status & _BV(BIT_TX_DS) )
 8000af2:	7bfb      	ldrb	r3, [r7, #15]
 8000af4:	f003 0320 	and.w	r3, r3, #32
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d003      	beq.n	8000b04 <NRF24_availablePipe+0x56>
    {
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
 8000afc:	2120      	movs	r1, #32
 8000afe:	2007      	movs	r0, #7
 8000b00:	f7ff fbe8 	bl	80002d4 <NRF24_write_register>
    }
  }
  return result;
 8000b04:	7bbb      	ldrb	r3, [r7, #14]
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	3710      	adds	r7, #16
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}

08000b0e <NRF24_startWrite>:
//40. Start write (for IRQ mode)
void NRF24_startWrite( const void* buf, uint8_t len )
{
 8000b0e:	b580      	push	{r7, lr}
 8000b10:	b082      	sub	sp, #8
 8000b12:	af00      	add	r7, sp, #0
 8000b14:	6078      	str	r0, [r7, #4]
 8000b16:	460b      	mov	r3, r1
 8000b18:	70fb      	strb	r3, [r7, #3]
  // Transmitter power-up
  NRF24_ce(0);
 8000b1a:	2000      	movs	r0, #0
 8000b1c:	f7ff fb6a 	bl	80001f4 <NRF24_ce>
  NRF24_write_register(REG_CONFIG, ( NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP) ) & ~_BV(BIT_PRIM_RX) );
 8000b20:	2000      	movs	r0, #0
 8000b22:	f7ff fb87 	bl	8000234 <NRF24_read_register>
 8000b26:	4603      	mov	r3, r0
 8000b28:	f043 0302 	orr.w	r3, r3, #2
 8000b2c:	b2db      	uxtb	r3, r3
 8000b2e:	f023 0301 	bic.w	r3, r3, #1
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	4619      	mov	r1, r3
 8000b36:	2000      	movs	r0, #0
 8000b38:	f7ff fbcc 	bl	80002d4 <NRF24_write_register>
  NRF24_ce(1);
 8000b3c:	2001      	movs	r0, #1
 8000b3e:	f7ff fb59 	bl	80001f4 <NRF24_ce>
  NRF24_DelayMicroSeconds(150);
 8000b42:	2096      	movs	r0, #150	; 0x96
 8000b44:	f7ff fb16 	bl	8000174 <NRF24_DelayMicroSeconds>

  // Send the payload
  NRF24_write_payload( buf, len );
 8000b48:	78fb      	ldrb	r3, [r7, #3]
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	6878      	ldr	r0, [r7, #4]
 8000b4e:	f7ff fc0b 	bl	8000368 <NRF24_write_payload>

  // Enable Tx for 15usec
  NRF24_ce(1);
 8000b52:	2001      	movs	r0, #1
 8000b54:	f7ff fb4e 	bl	80001f4 <NRF24_ce>
  NRF24_DelayMicroSeconds(15);
 8000b58:	200f      	movs	r0, #15
 8000b5a:	f7ff fb0b 	bl	8000174 <NRF24_DelayMicroSeconds>
  NRF24_ce(0);
 8000b5e:	2000      	movs	r0, #0
 8000b60:	f7ff fb48 	bl	80001f4 <NRF24_ce>
}
 8000b64:	bf00      	nop
 8000b66:	3708      	adds	r7, #8
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}

08000b6c <NRF24_whatHappened>:
  ack_payload_available = false;
  return result;
}
//43. Check interrupt flags
void NRF24_whatHappened(bool *tx_ok,bool *tx_fail,bool *rx_ready)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b086      	sub	sp, #24
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	60f8      	str	r0, [r7, #12]
 8000b74:	60b9      	str	r1, [r7, #8]
 8000b76:	607a      	str	r2, [r7, #4]
	uint8_t status = NRF24_get_status();
 8000b78:	f7ff fc58 	bl	800042c <NRF24_get_status>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	75fb      	strb	r3, [r7, #23]
	*tx_ok = 0;
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	2200      	movs	r2, #0
 8000b84:	701a      	strb	r2, [r3, #0]
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8000b86:	2170      	movs	r1, #112	; 0x70
 8000b88:	2007      	movs	r0, #7
 8000b8a:	f7ff fba3 	bl	80002d4 <NRF24_write_register>
  // Report to the user what happened
  *tx_ok = status & _BV(BIT_TX_DS);
 8000b8e:	7dfb      	ldrb	r3, [r7, #23]
 8000b90:	f003 0320 	and.w	r3, r3, #32
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	bf14      	ite	ne
 8000b98:	2301      	movne	r3, #1
 8000b9a:	2300      	moveq	r3, #0
 8000b9c:	b2da      	uxtb	r2, r3
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	701a      	strb	r2, [r3, #0]
  *tx_fail = status & _BV(BIT_MAX_RT);
 8000ba2:	7dfb      	ldrb	r3, [r7, #23]
 8000ba4:	f003 0310 	and.w	r3, r3, #16
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	bf14      	ite	ne
 8000bac:	2301      	movne	r3, #1
 8000bae:	2300      	moveq	r3, #0
 8000bb0:	b2da      	uxtb	r2, r3
 8000bb2:	68bb      	ldr	r3, [r7, #8]
 8000bb4:	701a      	strb	r2, [r3, #0]
  *rx_ready = status & _BV(BIT_RX_DR);
 8000bb6:	7dfb      	ldrb	r3, [r7, #23]
 8000bb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	bf14      	ite	ne
 8000bc0:	2301      	movne	r3, #1
 8000bc2:	2300      	moveq	r3, #0
 8000bc4:	b2da      	uxtb	r2, r3
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	701a      	strb	r2, [r3, #0]
}
 8000bca:	bf00      	nop
 8000bcc:	3718      	adds	r7, #24
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}

08000bd2 <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void)
{
 8000bd2:	b580      	push	{r7, lr}
 8000bd4:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8000bd6:	2170      	movs	r1, #112	; 0x70
 8000bd8:	2007      	movs	r0, #7
 8000bda:	f7ff fb7b 	bl	80002d4 <NRF24_write_register>
}
 8000bde:	bf00      	nop
 8000be0:	bd80      	pop	{r7, pc}
	...

08000be4 <NRF24_ACTIVATE_cmd>:

//47. ACTIVATE cmd
void NRF24_ACTIVATE_cmd(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 8000bea:	2000      	movs	r0, #0
 8000bec:	f7ff fae2 	bl	80001b4 <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 8000bf0:	2350      	movs	r3, #80	; 0x50
 8000bf2:	713b      	strb	r3, [r7, #4]
	cmdRxBuf[1] = 0x73;
 8000bf4:	2373      	movs	r3, #115	; 0x73
 8000bf6:	717b      	strb	r3, [r7, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 8000bf8:	1d39      	adds	r1, r7, #4
 8000bfa:	2364      	movs	r3, #100	; 0x64
 8000bfc:	2202      	movs	r2, #2
 8000bfe:	4805      	ldr	r0, [pc, #20]	; (8000c14 <NRF24_ACTIVATE_cmd+0x30>)
 8000c00:	f002 f838 	bl	8002c74 <HAL_SPI_Transmit>
	NRF24_csn(1);
 8000c04:	2001      	movs	r0, #1
 8000c06:	f7ff fad5 	bl	80001b4 <NRF24_csn>
}
 8000c0a:	bf00      	nop
 8000c0c:	3708      	adds	r7, #8
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	200000b8 	.word	0x200000b8

08000c18 <printRadioSettings>:
{
	return ack_payload_length;
}

void printRadioSettings(void)
{
 8000c18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c1a:	b0a1      	sub	sp, #132	; 0x84
 8000c1c:	af04      	add	r7, sp, #16
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8000c1e:	f107 0308 	add.w	r3, r7, #8
 8000c22:	49c3      	ldr	r1, [pc, #780]	; (8000f30 <printRadioSettings+0x318>)
 8000c24:	4618      	mov	r0, r3
 8000c26:	f002 ff05 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000c2a:	f107 0308 	add.w	r3, r7, #8
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f7ff fa98 	bl	8000164 <strlen>
 8000c34:	4603      	mov	r3, r0
 8000c36:	b29a      	uxth	r2, r3
 8000c38:	f107 0108 	add.w	r1, r7, #8
 8000c3c:	230a      	movs	r3, #10
 8000c3e:	48bd      	ldr	r0, [pc, #756]	; (8000f34 <printRadioSettings+0x31c>)
 8000c40:	f002 fd4d 	bl	80036de <HAL_UART_Transmit>
	//a) Get CRC settings - Config Register
	reg8Val = NRF24_read_register(0x00);
 8000c44:	2000      	movs	r0, #0
 8000c46:	f7ff faf5 	bl	8000234 <NRF24_read_register>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3))
 8000c50:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000c54:	f003 0308 	and.w	r3, r3, #8
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d013      	beq.n	8000c84 <printRadioSettings+0x6c>
	{
		if(reg8Val & (1 << 2)) sprintf(uartTxBuf, "CRC:\r\n		Enabled, 2 Bytes \r\n");
 8000c5c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000c60:	f003 0304 	and.w	r3, r3, #4
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d006      	beq.n	8000c76 <printRadioSettings+0x5e>
 8000c68:	f107 0308 	add.w	r3, r7, #8
 8000c6c:	49b2      	ldr	r1, [pc, #712]	; (8000f38 <printRadioSettings+0x320>)
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f002 fee0 	bl	8003a34 <siprintf>
 8000c74:	e00c      	b.n	8000c90 <printRadioSettings+0x78>
		else sprintf(uartTxBuf, "CRC:\r\n		Enabled, 1 Byte \r\n");	
 8000c76:	f107 0308 	add.w	r3, r7, #8
 8000c7a:	49b0      	ldr	r1, [pc, #704]	; (8000f3c <printRadioSettings+0x324>)
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f002 fed9 	bl	8003a34 <siprintf>
 8000c82:	e005      	b.n	8000c90 <printRadioSettings+0x78>
	}
	else
	{
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 8000c84:	f107 0308 	add.w	r3, r7, #8
 8000c88:	49ad      	ldr	r1, [pc, #692]	; (8000f40 <printRadioSettings+0x328>)
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f002 fed2 	bl	8003a34 <siprintf>
	}
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000c90:	f107 0308 	add.w	r3, r7, #8
 8000c94:	4618      	mov	r0, r3
 8000c96:	f7ff fa65 	bl	8000164 <strlen>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	b29a      	uxth	r2, r3
 8000c9e:	f107 0108 	add.w	r1, r7, #8
 8000ca2:	230a      	movs	r3, #10
 8000ca4:	48a3      	ldr	r0, [pc, #652]	; (8000f34 <printRadioSettings+0x31c>)
 8000ca6:	f002 fd1a 	bl	80036de <HAL_UART_Transmit>
	//b) AutoAck on pipes
	reg8Val = NRF24_read_register(0x01);
 8000caa:	2001      	movs	r0, #1
 8000cac:	f7ff fac2 	bl	8000234 <NRF24_read_register>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000cb6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000cba:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	bfcc      	ite	gt
 8000cc2:	2301      	movgt	r3, #1
 8000cc4:	2300      	movle	r3, #0
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000cca:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000cce:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	bfcc      	ite	gt
 8000cd6:	2301      	movgt	r3, #1
 8000cd8:	2300      	movle	r3, #0
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000cde:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000ce2:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	bfcc      	ite	gt
 8000cea:	2301      	movgt	r3, #1
 8000cec:	2300      	movle	r3, #0
 8000cee:	b2db      	uxtb	r3, r3
 8000cf0:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000cf2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000cf6:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	bfcc      	ite	gt
 8000cfe:	2301      	movgt	r3, #1
 8000d00:	2300      	movle	r3, #0
 8000d02:	b2db      	uxtb	r3, r3
 8000d04:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000d06:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000d0a:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	bfcc      	ite	gt
 8000d12:	2301      	movgt	r3, #1
 8000d14:	2300      	movle	r3, #0
 8000d16:	b2db      	uxtb	r3, r3
 8000d18:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000d1a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000d1e:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	bfcc      	ite	gt
 8000d26:	2301      	movgt	r3, #1
 8000d28:	2300      	movle	r3, #0
 8000d2a:	b2db      	uxtb	r3, r3
 8000d2c:	f107 0008 	add.w	r0, r7, #8
 8000d30:	9303      	str	r3, [sp, #12]
 8000d32:	9402      	str	r4, [sp, #8]
 8000d34:	9101      	str	r1, [sp, #4]
 8000d36:	9200      	str	r2, [sp, #0]
 8000d38:	4633      	mov	r3, r6
 8000d3a:	462a      	mov	r2, r5
 8000d3c:	4981      	ldr	r1, [pc, #516]	; (8000f44 <printRadioSettings+0x32c>)
 8000d3e:	f002 fe79 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000d42:	f107 0308 	add.w	r3, r7, #8
 8000d46:	4618      	mov	r0, r3
 8000d48:	f7ff fa0c 	bl	8000164 <strlen>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	b29a      	uxth	r2, r3
 8000d50:	f107 0108 	add.w	r1, r7, #8
 8000d54:	230a      	movs	r3, #10
 8000d56:	4877      	ldr	r0, [pc, #476]	; (8000f34 <printRadioSettings+0x31c>)
 8000d58:	f002 fcc1 	bl	80036de <HAL_UART_Transmit>
	//c) Enabled Rx addresses
	reg8Val = NRF24_read_register(0x02);
 8000d5c:	2002      	movs	r0, #2
 8000d5e:	f7ff fa69 	bl	8000234 <NRF24_read_register>
 8000d62:	4603      	mov	r3, r0
 8000d64:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000d68:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000d6c:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	bfcc      	ite	gt
 8000d74:	2301      	movgt	r3, #1
 8000d76:	2300      	movle	r3, #0
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000d7c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000d80:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	bfcc      	ite	gt
 8000d88:	2301      	movgt	r3, #1
 8000d8a:	2300      	movle	r3, #0
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000d90:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000d94:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	bfcc      	ite	gt
 8000d9c:	2301      	movgt	r3, #1
 8000d9e:	2300      	movle	r3, #0
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000da4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000da8:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	bfcc      	ite	gt
 8000db0:	2301      	movgt	r3, #1
 8000db2:	2300      	movle	r3, #0
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000db8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000dbc:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	bfcc      	ite	gt
 8000dc4:	2301      	movgt	r3, #1
 8000dc6:	2300      	movle	r3, #0
 8000dc8:	b2db      	uxtb	r3, r3
 8000dca:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8000dcc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000dd0:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	bfcc      	ite	gt
 8000dd8:	2301      	movgt	r3, #1
 8000dda:	2300      	movle	r3, #0
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	f107 0008 	add.w	r0, r7, #8
 8000de2:	9303      	str	r3, [sp, #12]
 8000de4:	9402      	str	r4, [sp, #8]
 8000de6:	9101      	str	r1, [sp, #4]
 8000de8:	9200      	str	r2, [sp, #0]
 8000dea:	4633      	mov	r3, r6
 8000dec:	462a      	mov	r2, r5
 8000dee:	4956      	ldr	r1, [pc, #344]	; (8000f48 <printRadioSettings+0x330>)
 8000df0:	f002 fe20 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000df4:	f107 0308 	add.w	r3, r7, #8
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f7ff f9b3 	bl	8000164 <strlen>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	b29a      	uxth	r2, r3
 8000e02:	f107 0108 	add.w	r1, r7, #8
 8000e06:	230a      	movs	r3, #10
 8000e08:	484a      	ldr	r0, [pc, #296]	; (8000f34 <printRadioSettings+0x31c>)
 8000e0a:	f002 fc68 	bl	80036de <HAL_UART_Transmit>
	//d) Address width
	reg8Val = NRF24_read_register(0x03)&0x03;
 8000e0e:	2003      	movs	r0, #3
 8000e10:	f7ff fa10 	bl	8000234 <NRF24_read_register>
 8000e14:	4603      	mov	r3, r0
 8000e16:	f003 0303 	and.w	r3, r3, #3
 8000e1a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val +=2;
 8000e1e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000e22:	3302      	adds	r3, #2
 8000e24:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "SETUP_AW:\r\n		%d bytes \r\n", reg8Val);
 8000e28:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8000e2c:	f107 0308 	add.w	r3, r7, #8
 8000e30:	4946      	ldr	r1, [pc, #280]	; (8000f4c <printRadioSettings+0x334>)
 8000e32:	4618      	mov	r0, r3
 8000e34:	f002 fdfe 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000e38:	f107 0308 	add.w	r3, r7, #8
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f7ff f991 	bl	8000164 <strlen>
 8000e42:	4603      	mov	r3, r0
 8000e44:	b29a      	uxth	r2, r3
 8000e46:	f107 0108 	add.w	r1, r7, #8
 8000e4a:	230a      	movs	r3, #10
 8000e4c:	4839      	ldr	r0, [pc, #228]	; (8000f34 <printRadioSettings+0x31c>)
 8000e4e:	f002 fc46 	bl	80036de <HAL_UART_Transmit>
	//e) RF channel
	reg8Val = NRF24_read_register(0x05);
 8000e52:	2005      	movs	r0, #5
 8000e54:	f7ff f9ee 	bl	8000234 <NRF24_read_register>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RF_CH:\r\n		%d CH \r\n", reg8Val&0x7F);
 8000e5e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000e62:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8000e66:	f107 0308 	add.w	r3, r7, #8
 8000e6a:	4939      	ldr	r1, [pc, #228]	; (8000f50 <printRadioSettings+0x338>)
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f002 fde1 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000e72:	f107 0308 	add.w	r3, r7, #8
 8000e76:	4618      	mov	r0, r3
 8000e78:	f7ff f974 	bl	8000164 <strlen>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	b29a      	uxth	r2, r3
 8000e80:	f107 0108 	add.w	r1, r7, #8
 8000e84:	230a      	movs	r3, #10
 8000e86:	482b      	ldr	r0, [pc, #172]	; (8000f34 <printRadioSettings+0x31c>)
 8000e88:	f002 fc29 	bl	80036de <HAL_UART_Transmit>
	//f) Data rate & RF_PWR
	reg8Val = NRF24_read_register(0x06);
 8000e8c:	2006      	movs	r0, #6
 8000e8e:	f7ff f9d1 	bl	8000234 <NRF24_read_register>
 8000e92:	4603      	mov	r3, r0
 8000e94:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3)) sprintf(uartTxBuf, "Data Rate:\r\n		2Mbps \r\n");
 8000e98:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000e9c:	f003 0308 	and.w	r3, r3, #8
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d006      	beq.n	8000eb2 <printRadioSettings+0x29a>
 8000ea4:	f107 0308 	add.w	r3, r7, #8
 8000ea8:	492a      	ldr	r1, [pc, #168]	; (8000f54 <printRadioSettings+0x33c>)
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f002 fdc2 	bl	8003a34 <siprintf>
 8000eb0:	e005      	b.n	8000ebe <printRadioSettings+0x2a6>
	else sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 8000eb2:	f107 0308 	add.w	r3, r7, #8
 8000eb6:	4928      	ldr	r1, [pc, #160]	; (8000f58 <printRadioSettings+0x340>)
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f002 fdbb 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000ebe:	f107 0308 	add.w	r3, r7, #8
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f7ff f94e 	bl	8000164 <strlen>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	b29a      	uxth	r2, r3
 8000ecc:	f107 0108 	add.w	r1, r7, #8
 8000ed0:	230a      	movs	r3, #10
 8000ed2:	4818      	ldr	r0, [pc, #96]	; (8000f34 <printRadioSettings+0x31c>)
 8000ed4:	f002 fc03 	bl	80036de <HAL_UART_Transmit>
	reg8Val &= (3 << 1);
 8000ed8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000edc:	f003 0306 	and.w	r3, r3, #6
 8000ee0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val = (reg8Val>>1);
 8000ee4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000ee8:	085b      	lsrs	r3, r3, #1
 8000eea:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val == 0) sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 8000eee:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d106      	bne.n	8000f04 <printRadioSettings+0x2ec>
 8000ef6:	f107 0308 	add.w	r3, r7, #8
 8000efa:	4918      	ldr	r1, [pc, #96]	; (8000f5c <printRadioSettings+0x344>)
 8000efc:	4618      	mov	r0, r3
 8000efe:	f002 fd99 	bl	8003a34 <siprintf>
 8000f02:	e03b      	b.n	8000f7c <printRadioSettings+0x364>
	else if(reg8Val == 1) sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 8000f04:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d106      	bne.n	8000f1a <printRadioSettings+0x302>
 8000f0c:	f107 0308 	add.w	r3, r7, #8
 8000f10:	4913      	ldr	r1, [pc, #76]	; (8000f60 <printRadioSettings+0x348>)
 8000f12:	4618      	mov	r0, r3
 8000f14:	f002 fd8e 	bl	8003a34 <siprintf>
 8000f18:	e030      	b.n	8000f7c <printRadioSettings+0x364>
	else if(reg8Val == 2) sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 8000f1a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000f1e:	2b02      	cmp	r3, #2
 8000f20:	d122      	bne.n	8000f68 <printRadioSettings+0x350>
 8000f22:	f107 0308 	add.w	r3, r7, #8
 8000f26:	490f      	ldr	r1, [pc, #60]	; (8000f64 <printRadioSettings+0x34c>)
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f002 fd83 	bl	8003a34 <siprintf>
 8000f2e:	e025      	b.n	8000f7c <printRadioSettings+0x364>
 8000f30:	08004324 	.word	0x08004324
 8000f34:	20000110 	.word	0x20000110
 8000f38:	08004358 	.word	0x08004358
 8000f3c:	08004374 	.word	0x08004374
 8000f40:	08004390 	.word	0x08004390
 8000f44:	080043a4 	.word	0x080043a4
 8000f48:	080043e8 	.word	0x080043e8
 8000f4c:	08004434 	.word	0x08004434
 8000f50:	08004450 	.word	0x08004450
 8000f54:	08004464 	.word	0x08004464
 8000f58:	0800447c 	.word	0x0800447c
 8000f5c:	08004494 	.word	0x08004494
 8000f60:	080044a8 	.word	0x080044a8
 8000f64:	080044bc 	.word	0x080044bc
	else if(reg8Val == 3) sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 8000f68:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000f6c:	2b03      	cmp	r3, #3
 8000f6e:	d105      	bne.n	8000f7c <printRadioSettings+0x364>
 8000f70:	f107 0308 	add.w	r3, r7, #8
 8000f74:	49d7      	ldr	r1, [pc, #860]	; (80012d4 <printRadioSettings+0x6bc>)
 8000f76:	4618      	mov	r0, r3
 8000f78:	f002 fd5c 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000f7c:	f107 0308 	add.w	r3, r7, #8
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff f8ef 	bl	8000164 <strlen>
 8000f86:	4603      	mov	r3, r0
 8000f88:	b29a      	uxth	r2, r3
 8000f8a:	f107 0108 	add.w	r1, r7, #8
 8000f8e:	230a      	movs	r3, #10
 8000f90:	48d1      	ldr	r0, [pc, #836]	; (80012d8 <printRadioSettings+0x6c0>)
 8000f92:	f002 fba4 	bl	80036de <HAL_UART_Transmit>
	//g) RX pipes addresses
	uint8_t pipeAddrs[6];
	NRF24_read_registerN(0x0A, pipeAddrs, 5);
 8000f96:	463b      	mov	r3, r7
 8000f98:	2205      	movs	r2, #5
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	200a      	movs	r0, #10
 8000f9e:	f7ff f971 	bl	8000284 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8000fa2:	793b      	ldrb	r3, [r7, #4]
 8000fa4:	461c      	mov	r4, r3
 8000fa6:	78fb      	ldrb	r3, [r7, #3]
 8000fa8:	461d      	mov	r5, r3
 8000faa:	78bb      	ldrb	r3, [r7, #2]
 8000fac:	787a      	ldrb	r2, [r7, #1]
 8000fae:	7839      	ldrb	r1, [r7, #0]
 8000fb0:	f107 0008 	add.w	r0, r7, #8
 8000fb4:	9102      	str	r1, [sp, #8]
 8000fb6:	9201      	str	r2, [sp, #4]
 8000fb8:	9300      	str	r3, [sp, #0]
 8000fba:	462b      	mov	r3, r5
 8000fbc:	4622      	mov	r2, r4
 8000fbe:	49c7      	ldr	r1, [pc, #796]	; (80012dc <printRadioSettings+0x6c4>)
 8000fc0:	f002 fd38 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8000fc4:	f107 0308 	add.w	r3, r7, #8
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff f8cb 	bl	8000164 <strlen>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	b29a      	uxth	r2, r3
 8000fd2:	f107 0108 	add.w	r1, r7, #8
 8000fd6:	230a      	movs	r3, #10
 8000fd8:	48bf      	ldr	r0, [pc, #764]	; (80012d8 <printRadioSettings+0x6c0>)
 8000fda:	f002 fb80 	bl	80036de <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+1, pipeAddrs, 5);
 8000fde:	463b      	mov	r3, r7
 8000fe0:	2205      	movs	r2, #5
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	200b      	movs	r0, #11
 8000fe6:	f7ff f94d 	bl	8000284 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8000fea:	793b      	ldrb	r3, [r7, #4]
 8000fec:	461c      	mov	r4, r3
 8000fee:	78fb      	ldrb	r3, [r7, #3]
 8000ff0:	461d      	mov	r5, r3
 8000ff2:	78bb      	ldrb	r3, [r7, #2]
 8000ff4:	787a      	ldrb	r2, [r7, #1]
 8000ff6:	7839      	ldrb	r1, [r7, #0]
 8000ff8:	f107 0008 	add.w	r0, r7, #8
 8000ffc:	9102      	str	r1, [sp, #8]
 8000ffe:	9201      	str	r2, [sp, #4]
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	462b      	mov	r3, r5
 8001004:	4622      	mov	r2, r4
 8001006:	49b6      	ldr	r1, [pc, #728]	; (80012e0 <printRadioSettings+0x6c8>)
 8001008:	f002 fd14 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800100c:	f107 0308 	add.w	r3, r7, #8
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff f8a7 	bl	8000164 <strlen>
 8001016:	4603      	mov	r3, r0
 8001018:	b29a      	uxth	r2, r3
 800101a:	f107 0108 	add.w	r1, r7, #8
 800101e:	230a      	movs	r3, #10
 8001020:	48ad      	ldr	r0, [pc, #692]	; (80012d8 <printRadioSettings+0x6c0>)
 8001022:	f002 fb5c 	bl	80036de <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+2, pipeAddrs, 1);
 8001026:	463b      	mov	r3, r7
 8001028:	2201      	movs	r2, #1
 800102a:	4619      	mov	r1, r3
 800102c:	200c      	movs	r0, #12
 800102e:	f7ff f929 	bl	8000284 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001032:	783b      	ldrb	r3, [r7, #0]
 8001034:	461a      	mov	r2, r3
 8001036:	f107 0308 	add.w	r3, r7, #8
 800103a:	49aa      	ldr	r1, [pc, #680]	; (80012e4 <printRadioSettings+0x6cc>)
 800103c:	4618      	mov	r0, r3
 800103e:	f002 fcf9 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001042:	f107 0308 	add.w	r3, r7, #8
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff f88c 	bl	8000164 <strlen>
 800104c:	4603      	mov	r3, r0
 800104e:	b29a      	uxth	r2, r3
 8001050:	f107 0108 	add.w	r1, r7, #8
 8001054:	230a      	movs	r3, #10
 8001056:	48a0      	ldr	r0, [pc, #640]	; (80012d8 <printRadioSettings+0x6c0>)
 8001058:	f002 fb41 	bl	80036de <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+3, pipeAddrs, 1);
 800105c:	463b      	mov	r3, r7
 800105e:	2201      	movs	r2, #1
 8001060:	4619      	mov	r1, r3
 8001062:	200d      	movs	r0, #13
 8001064:	f7ff f90e 	bl	8000284 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001068:	783b      	ldrb	r3, [r7, #0]
 800106a:	461a      	mov	r2, r3
 800106c:	f107 0308 	add.w	r3, r7, #8
 8001070:	499d      	ldr	r1, [pc, #628]	; (80012e8 <printRadioSettings+0x6d0>)
 8001072:	4618      	mov	r0, r3
 8001074:	f002 fcde 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001078:	f107 0308 	add.w	r3, r7, #8
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff f871 	bl	8000164 <strlen>
 8001082:	4603      	mov	r3, r0
 8001084:	b29a      	uxth	r2, r3
 8001086:	f107 0108 	add.w	r1, r7, #8
 800108a:	230a      	movs	r3, #10
 800108c:	4892      	ldr	r0, [pc, #584]	; (80012d8 <printRadioSettings+0x6c0>)
 800108e:	f002 fb26 	bl	80036de <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+4, pipeAddrs, 1);
 8001092:	463b      	mov	r3, r7
 8001094:	2201      	movs	r2, #1
 8001096:	4619      	mov	r1, r3
 8001098:	200e      	movs	r0, #14
 800109a:	f7ff f8f3 	bl	8000284 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 800109e:	783b      	ldrb	r3, [r7, #0]
 80010a0:	461a      	mov	r2, r3
 80010a2:	f107 0308 	add.w	r3, r7, #8
 80010a6:	4991      	ldr	r1, [pc, #580]	; (80012ec <printRadioSettings+0x6d4>)
 80010a8:	4618      	mov	r0, r3
 80010aa:	f002 fcc3 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80010ae:	f107 0308 	add.w	r3, r7, #8
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff f856 	bl	8000164 <strlen>
 80010b8:	4603      	mov	r3, r0
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	f107 0108 	add.w	r1, r7, #8
 80010c0:	230a      	movs	r3, #10
 80010c2:	4885      	ldr	r0, [pc, #532]	; (80012d8 <printRadioSettings+0x6c0>)
 80010c4:	f002 fb0b 	bl	80036de <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+5, pipeAddrs, 1);
 80010c8:	463b      	mov	r3, r7
 80010ca:	2201      	movs	r2, #1
 80010cc:	4619      	mov	r1, r3
 80010ce:	200f      	movs	r0, #15
 80010d0:	f7ff f8d8 	bl	8000284 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 80010d4:	783b      	ldrb	r3, [r7, #0]
 80010d6:	461a      	mov	r2, r3
 80010d8:	f107 0308 	add.w	r3, r7, #8
 80010dc:	4984      	ldr	r1, [pc, #528]	; (80012f0 <printRadioSettings+0x6d8>)
 80010de:	4618      	mov	r0, r3
 80010e0:	f002 fca8 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80010e4:	f107 0308 	add.w	r3, r7, #8
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff f83b 	bl	8000164 <strlen>
 80010ee:	4603      	mov	r3, r0
 80010f0:	b29a      	uxth	r2, r3
 80010f2:	f107 0108 	add.w	r1, r7, #8
 80010f6:	230a      	movs	r3, #10
 80010f8:	4877      	ldr	r0, [pc, #476]	; (80012d8 <printRadioSettings+0x6c0>)
 80010fa:	f002 faf0 	bl	80036de <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+6, pipeAddrs, 5);
 80010fe:	463b      	mov	r3, r7
 8001100:	2205      	movs	r2, #5
 8001102:	4619      	mov	r1, r3
 8001104:	2010      	movs	r0, #16
 8001106:	f7ff f8bd 	bl	8000284 <NRF24_read_registerN>
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 800110a:	793b      	ldrb	r3, [r7, #4]
 800110c:	461c      	mov	r4, r3
 800110e:	78fb      	ldrb	r3, [r7, #3]
 8001110:	461d      	mov	r5, r3
 8001112:	78bb      	ldrb	r3, [r7, #2]
 8001114:	787a      	ldrb	r2, [r7, #1]
 8001116:	7839      	ldrb	r1, [r7, #0]
 8001118:	f107 0008 	add.w	r0, r7, #8
 800111c:	9102      	str	r1, [sp, #8]
 800111e:	9201      	str	r2, [sp, #4]
 8001120:	9300      	str	r3, [sp, #0]
 8001122:	462b      	mov	r3, r5
 8001124:	4622      	mov	r2, r4
 8001126:	4973      	ldr	r1, [pc, #460]	; (80012f4 <printRadioSettings+0x6dc>)
 8001128:	f002 fc84 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800112c:	f107 0308 	add.w	r3, r7, #8
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff f817 	bl	8000164 <strlen>
 8001136:	4603      	mov	r3, r0
 8001138:	b29a      	uxth	r2, r3
 800113a:	f107 0108 	add.w	r1, r7, #8
 800113e:	230a      	movs	r3, #10
 8001140:	4865      	ldr	r0, [pc, #404]	; (80012d8 <printRadioSettings+0x6c0>)
 8001142:	f002 facc 	bl	80036de <HAL_UART_Transmit>
	
	//h) RX PW (Payload Width 0 - 32)
	reg8Val = NRF24_read_register(0x11);
 8001146:	2011      	movs	r0, #17
 8001148:	f7ff f874 	bl	8000234 <NRF24_read_register>
 800114c:	4603      	mov	r3, r0
 800114e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P0:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001152:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001156:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800115a:	f107 0308 	add.w	r3, r7, #8
 800115e:	4966      	ldr	r1, [pc, #408]	; (80012f8 <printRadioSettings+0x6e0>)
 8001160:	4618      	mov	r0, r3
 8001162:	f002 fc67 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001166:	f107 0308 	add.w	r3, r7, #8
 800116a:	4618      	mov	r0, r3
 800116c:	f7fe fffa 	bl	8000164 <strlen>
 8001170:	4603      	mov	r3, r0
 8001172:	b29a      	uxth	r2, r3
 8001174:	f107 0108 	add.w	r1, r7, #8
 8001178:	230a      	movs	r3, #10
 800117a:	4857      	ldr	r0, [pc, #348]	; (80012d8 <printRadioSettings+0x6c0>)
 800117c:	f002 faaf 	bl	80036de <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+1);
 8001180:	2012      	movs	r0, #18
 8001182:	f7ff f857 	bl	8000234 <NRF24_read_register>
 8001186:	4603      	mov	r3, r0
 8001188:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P1:\r\n		%d bytes \r\n", reg8Val&0x3F);
 800118c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001190:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001194:	f107 0308 	add.w	r3, r7, #8
 8001198:	4958      	ldr	r1, [pc, #352]	; (80012fc <printRadioSettings+0x6e4>)
 800119a:	4618      	mov	r0, r3
 800119c:	f002 fc4a 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80011a0:	f107 0308 	add.w	r3, r7, #8
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7fe ffdd 	bl	8000164 <strlen>
 80011aa:	4603      	mov	r3, r0
 80011ac:	b29a      	uxth	r2, r3
 80011ae:	f107 0108 	add.w	r1, r7, #8
 80011b2:	230a      	movs	r3, #10
 80011b4:	4848      	ldr	r0, [pc, #288]	; (80012d8 <printRadioSettings+0x6c0>)
 80011b6:	f002 fa92 	bl	80036de <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+2);
 80011ba:	2013      	movs	r0, #19
 80011bc:	f7ff f83a 	bl	8000234 <NRF24_read_register>
 80011c0:	4603      	mov	r3, r0
 80011c2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P2:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80011c6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80011ca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80011ce:	f107 0308 	add.w	r3, r7, #8
 80011d2:	494b      	ldr	r1, [pc, #300]	; (8001300 <printRadioSettings+0x6e8>)
 80011d4:	4618      	mov	r0, r3
 80011d6:	f002 fc2d 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80011da:	f107 0308 	add.w	r3, r7, #8
 80011de:	4618      	mov	r0, r3
 80011e0:	f7fe ffc0 	bl	8000164 <strlen>
 80011e4:	4603      	mov	r3, r0
 80011e6:	b29a      	uxth	r2, r3
 80011e8:	f107 0108 	add.w	r1, r7, #8
 80011ec:	230a      	movs	r3, #10
 80011ee:	483a      	ldr	r0, [pc, #232]	; (80012d8 <printRadioSettings+0x6c0>)
 80011f0:	f002 fa75 	bl	80036de <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+3);
 80011f4:	2014      	movs	r0, #20
 80011f6:	f7ff f81d 	bl	8000234 <NRF24_read_register>
 80011fa:	4603      	mov	r3, r0
 80011fc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P3:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001200:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001204:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001208:	f107 0308 	add.w	r3, r7, #8
 800120c:	493d      	ldr	r1, [pc, #244]	; (8001304 <printRadioSettings+0x6ec>)
 800120e:	4618      	mov	r0, r3
 8001210:	f002 fc10 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001214:	f107 0308 	add.w	r3, r7, #8
 8001218:	4618      	mov	r0, r3
 800121a:	f7fe ffa3 	bl	8000164 <strlen>
 800121e:	4603      	mov	r3, r0
 8001220:	b29a      	uxth	r2, r3
 8001222:	f107 0108 	add.w	r1, r7, #8
 8001226:	230a      	movs	r3, #10
 8001228:	482b      	ldr	r0, [pc, #172]	; (80012d8 <printRadioSettings+0x6c0>)
 800122a:	f002 fa58 	bl	80036de <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+4);
 800122e:	2015      	movs	r0, #21
 8001230:	f7ff f800 	bl	8000234 <NRF24_read_register>
 8001234:	4603      	mov	r3, r0
 8001236:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P4:\r\n		%d bytes \r\n", reg8Val&0x3F);
 800123a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800123e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001242:	f107 0308 	add.w	r3, r7, #8
 8001246:	4930      	ldr	r1, [pc, #192]	; (8001308 <printRadioSettings+0x6f0>)
 8001248:	4618      	mov	r0, r3
 800124a:	f002 fbf3 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800124e:	f107 0308 	add.w	r3, r7, #8
 8001252:	4618      	mov	r0, r3
 8001254:	f7fe ff86 	bl	8000164 <strlen>
 8001258:	4603      	mov	r3, r0
 800125a:	b29a      	uxth	r2, r3
 800125c:	f107 0108 	add.w	r1, r7, #8
 8001260:	230a      	movs	r3, #10
 8001262:	481d      	ldr	r0, [pc, #116]	; (80012d8 <printRadioSettings+0x6c0>)
 8001264:	f002 fa3b 	bl	80036de <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+5);
 8001268:	2016      	movs	r0, #22
 800126a:	f7fe ffe3 	bl	8000234 <NRF24_read_register>
 800126e:	4603      	mov	r3, r0
 8001270:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P5:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8001274:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001278:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800127c:	f107 0308 	add.w	r3, r7, #8
 8001280:	4922      	ldr	r1, [pc, #136]	; (800130c <printRadioSettings+0x6f4>)
 8001282:	4618      	mov	r0, r3
 8001284:	f002 fbd6 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001288:	f107 0308 	add.w	r3, r7, #8
 800128c:	4618      	mov	r0, r3
 800128e:	f7fe ff69 	bl	8000164 <strlen>
 8001292:	4603      	mov	r3, r0
 8001294:	b29a      	uxth	r2, r3
 8001296:	f107 0108 	add.w	r1, r7, #8
 800129a:	230a      	movs	r3, #10
 800129c:	480e      	ldr	r0, [pc, #56]	; (80012d8 <printRadioSettings+0x6c0>)
 800129e:	f002 fa1e 	bl	80036de <HAL_UART_Transmit>
	
	//i) Dynamic payload enable for each pipe
	reg8Val = NRF24_read_register(0x1c);
 80012a2:	201c      	movs	r0, #28
 80012a4:	f7fe ffc6 	bl	8000234 <NRF24_read_register>
 80012a8:	4603      	mov	r3, r0
 80012aa:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80012ae:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80012b2:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	bfcc      	ite	gt
 80012ba:	2301      	movgt	r3, #1
 80012bc:	2300      	movle	r3, #0
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80012c2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80012c6:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	bfcc      	ite	gt
 80012ce:	2301      	movgt	r3, #1
 80012d0:	2300      	movle	r3, #0
 80012d2:	e01d      	b.n	8001310 <printRadioSettings+0x6f8>
 80012d4:	080044d0 	.word	0x080044d0
 80012d8:	20000110 	.word	0x20000110
 80012dc:	080044e4 	.word	0x080044e4
 80012e0:	08004514 	.word	0x08004514
 80012e4:	08004544 	.word	0x08004544
 80012e8:	0800456c 	.word	0x0800456c
 80012ec:	08004594 	.word	0x08004594
 80012f0:	080045bc 	.word	0x080045bc
 80012f4:	080045e4 	.word	0x080045e4
 80012f8:	08004610 	.word	0x08004610
 80012fc:	0800462c 	.word	0x0800462c
 8001300:	08004648 	.word	0x08004648
 8001304:	08004664 	.word	0x08004664
 8001308:	08004680 	.word	0x08004680
 800130c:	0800469c 	.word	0x0800469c
 8001310:	b2db      	uxtb	r3, r3
 8001312:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001314:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001318:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800131c:	2b00      	cmp	r3, #0
 800131e:	bfcc      	ite	gt
 8001320:	2301      	movgt	r3, #1
 8001322:	2300      	movle	r3, #0
 8001324:	b2db      	uxtb	r3, r3
 8001326:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001328:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800132c:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001330:	2b00      	cmp	r3, #0
 8001332:	bfcc      	ite	gt
 8001334:	2301      	movgt	r3, #1
 8001336:	2300      	movle	r3, #0
 8001338:	b2db      	uxtb	r3, r3
 800133a:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800133c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001340:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001344:	2b00      	cmp	r3, #0
 8001346:	bfcc      	ite	gt
 8001348:	2301      	movgt	r3, #1
 800134a:	2300      	movle	r3, #0
 800134c:	b2db      	uxtb	r3, r3
 800134e:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001350:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001354:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001358:	2b00      	cmp	r3, #0
 800135a:	bfcc      	ite	gt
 800135c:	2301      	movgt	r3, #1
 800135e:	2300      	movle	r3, #0
 8001360:	b2db      	uxtb	r3, r3
 8001362:	f107 0008 	add.w	r0, r7, #8
 8001366:	9303      	str	r3, [sp, #12]
 8001368:	9402      	str	r4, [sp, #8]
 800136a:	9101      	str	r1, [sp, #4]
 800136c:	9200      	str	r2, [sp, #0]
 800136e:	4633      	mov	r3, r6
 8001370:	462a      	mov	r2, r5
 8001372:	4936      	ldr	r1, [pc, #216]	; (800144c <printRadioSettings+0x834>)
 8001374:	f002 fb5e 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001378:	f107 0308 	add.w	r3, r7, #8
 800137c:	4618      	mov	r0, r3
 800137e:	f7fe fef1 	bl	8000164 <strlen>
 8001382:	4603      	mov	r3, r0
 8001384:	b29a      	uxth	r2, r3
 8001386:	f107 0108 	add.w	r1, r7, #8
 800138a:	230a      	movs	r3, #10
 800138c:	4830      	ldr	r0, [pc, #192]	; (8001450 <printRadioSettings+0x838>)
 800138e:	f002 f9a6 	bl	80036de <HAL_UART_Transmit>
	
	//j) EN_DPL (is Dynamic payload feature enabled ?)
	reg8Val = NRF24_read_register(0x1d);
 8001392:	201d      	movs	r0, #29
 8001394:	f7fe ff4e 	bl	8000234 <NRF24_read_register>
 8001398:	4603      	mov	r3, r0
 800139a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val&(1<<2)) sprintf(uartTxBuf, "EN_DPL:\r\n		Enabled \r\n");
 800139e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80013a2:	f003 0304 	and.w	r3, r3, #4
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d006      	beq.n	80013b8 <printRadioSettings+0x7a0>
 80013aa:	f107 0308 	add.w	r3, r7, #8
 80013ae:	4929      	ldr	r1, [pc, #164]	; (8001454 <printRadioSettings+0x83c>)
 80013b0:	4618      	mov	r0, r3
 80013b2:	f002 fb3f 	bl	8003a34 <siprintf>
 80013b6:	e005      	b.n	80013c4 <printRadioSettings+0x7ac>
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 80013b8:	f107 0308 	add.w	r3, r7, #8
 80013bc:	4926      	ldr	r1, [pc, #152]	; (8001458 <printRadioSettings+0x840>)
 80013be:	4618      	mov	r0, r3
 80013c0:	f002 fb38 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80013c4:	f107 0308 	add.w	r3, r7, #8
 80013c8:	4618      	mov	r0, r3
 80013ca:	f7fe fecb 	bl	8000164 <strlen>
 80013ce:	4603      	mov	r3, r0
 80013d0:	b29a      	uxth	r2, r3
 80013d2:	f107 0108 	add.w	r1, r7, #8
 80013d6:	230a      	movs	r3, #10
 80013d8:	481d      	ldr	r0, [pc, #116]	; (8001450 <printRadioSettings+0x838>)
 80013da:	f002 f980 	bl	80036de <HAL_UART_Transmit>
	
	//k) EN_ACK_PAY
	if(reg8Val&(1<<1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 80013de:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80013e2:	f003 0302 	and.w	r3, r3, #2
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d006      	beq.n	80013f8 <printRadioSettings+0x7e0>
 80013ea:	f107 0308 	add.w	r3, r7, #8
 80013ee:	491b      	ldr	r1, [pc, #108]	; (800145c <printRadioSettings+0x844>)
 80013f0:	4618      	mov	r0, r3
 80013f2:	f002 fb1f 	bl	8003a34 <siprintf>
 80013f6:	e005      	b.n	8001404 <printRadioSettings+0x7ec>
	else sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Disabled \r\n");
 80013f8:	f107 0308 	add.w	r3, r7, #8
 80013fc:	4918      	ldr	r1, [pc, #96]	; (8001460 <printRadioSettings+0x848>)
 80013fe:	4618      	mov	r0, r3
 8001400:	f002 fb18 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001404:	f107 0308 	add.w	r3, r7, #8
 8001408:	4618      	mov	r0, r3
 800140a:	f7fe feab 	bl	8000164 <strlen>
 800140e:	4603      	mov	r3, r0
 8001410:	b29a      	uxth	r2, r3
 8001412:	f107 0108 	add.w	r1, r7, #8
 8001416:	230a      	movs	r3, #10
 8001418:	480d      	ldr	r0, [pc, #52]	; (8001450 <printRadioSettings+0x838>)
 800141a:	f002 f960 	bl	80036de <HAL_UART_Transmit>
	
	
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 800141e:	f107 0308 	add.w	r3, r7, #8
 8001422:	4910      	ldr	r1, [pc, #64]	; (8001464 <printRadioSettings+0x84c>)
 8001424:	4618      	mov	r0, r3
 8001426:	f002 fb05 	bl	8003a34 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800142a:	f107 0308 	add.w	r3, r7, #8
 800142e:	4618      	mov	r0, r3
 8001430:	f7fe fe98 	bl	8000164 <strlen>
 8001434:	4603      	mov	r3, r0
 8001436:	b29a      	uxth	r2, r3
 8001438:	f107 0108 	add.w	r1, r7, #8
 800143c:	230a      	movs	r3, #10
 800143e:	4804      	ldr	r0, [pc, #16]	; (8001450 <printRadioSettings+0x838>)
 8001440:	f002 f94d 	bl	80036de <HAL_UART_Transmit>
}
 8001444:	bf00      	nop
 8001446:	3774      	adds	r7, #116	; 0x74
 8001448:	46bd      	mov	sp, r7
 800144a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800144c:	080046b8 	.word	0x080046b8
 8001450:	20000110 	.word	0x20000110
 8001454:	08004704 	.word	0x08004704
 8001458:	0800471c 	.word	0x0800471c
 800145c:	08004734 	.word	0x08004734
 8001460:	08004750 	.word	0x08004750
 8001464:	08004324 	.word	0x08004324

08001468 <nrf24_DebugUART_Init>:
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
}

//4. Init Variables
void nrf24_DebugUART_Init(UART_HandleTypeDef nrf24Uart)
{
 8001468:	b084      	sub	sp, #16
 800146a:	b580      	push	{r7, lr}
 800146c:	af00      	add	r7, sp, #0
 800146e:	f107 0c08 	add.w	ip, r7, #8
 8001472:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	memcpy(&nrf24_huart, &nrf24Uart, sizeof(nrf24Uart));
 8001476:	4b07      	ldr	r3, [pc, #28]	; (8001494 <nrf24_DebugUART_Init+0x2c>)
 8001478:	4618      	mov	r0, r3
 800147a:	f107 0308 	add.w	r3, r7, #8
 800147e:	2244      	movs	r2, #68	; 0x44
 8001480:	4619      	mov	r1, r3
 8001482:	f002 fac1 	bl	8003a08 <memcpy>
}
 8001486:	bf00      	nop
 8001488:	46bd      	mov	sp, r7
 800148a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800148e:	b004      	add	sp, #16
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	20000110 	.word	0x20000110

08001498 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800149c:	f000 fc16 	bl	8001ccc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014a0:	f000 f82a 	bl	80014f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014a4:	f000 f8c4 	bl	8001630 <MX_GPIO_Init>
  MX_SPI1_Init();
 80014a8:	f000 f862 	bl	8001570 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80014ac:	f000 f896 	bl	80015dc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	NRF_init_as_node(); //init NRF
 80014b0:	f000 f93a 	bl	8001728 <NRF_init_as_node>
	//set hooter light and alarm low
	alarm_light_and_hooter(0);
 80014b4:	2000      	movs	r0, #0
 80014b6:	f000 fa89 	bl	80019cc <alarm_light_and_hooter>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if (!HAL_GPIO_ReadPin(BTN_pin_GPIO_Port, BTN_pin_Pin)) {
 80014ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014be:	480d      	ldr	r0, [pc, #52]	; (80014f4 <main+0x5c>)
 80014c0:	f000 fef2 	bl	80022a8 <HAL_GPIO_ReadPin>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d10a      	bne.n	80014e0 <main+0x48>
			alarm_light_and_hooter(1);
 80014ca:	2001      	movs	r0, #1
 80014cc:	f000 fa7e 	bl	80019cc <alarm_light_and_hooter>
			Transmit_Update();
 80014d0:	f000 f96c 	bl	80017ac <Transmit_Update>
			Switch_to_Receiver_mode();
 80014d4:	f000 f9a8 	bl	8001828 <Switch_to_Receiver_mode>
			untill_alarm_reset(); //wait unitill either stopped by server or from input push button
 80014d8:	f000 f9c4 	bl	8001864 <untill_alarm_reset>
			Switch_to_Transmitt_mode();
 80014dc:	f000 fa54 	bl	8001988 <Switch_to_Transmitt_mode>
		}

		HAL_GPIO_TogglePin(LED_pin_GPIO_Port, LED_pin_Pin);
 80014e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014e4:	4803      	ldr	r0, [pc, #12]	; (80014f4 <main+0x5c>)
 80014e6:	f000 ff0e 	bl	8002306 <HAL_GPIO_TogglePin>
		HAL_Delay(50);
 80014ea:	2032      	movs	r0, #50	; 0x32
 80014ec:	f000 fc50 	bl	8001d90 <HAL_Delay>
		if (!HAL_GPIO_ReadPin(BTN_pin_GPIO_Port, BTN_pin_Pin)) {
 80014f0:	e7e3      	b.n	80014ba <main+0x22>
 80014f2:	bf00      	nop
 80014f4:	40011000 	.word	0x40011000

080014f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b090      	sub	sp, #64	; 0x40
 80014fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014fe:	f107 0318 	add.w	r3, r7, #24
 8001502:	2228      	movs	r2, #40	; 0x28
 8001504:	2100      	movs	r1, #0
 8001506:	4618      	mov	r0, r3
 8001508:	f002 fa8c 	bl	8003a24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800150c:	1d3b      	adds	r3, r7, #4
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	605a      	str	r2, [r3, #4]
 8001514:	609a      	str	r2, [r3, #8]
 8001516:	60da      	str	r2, [r3, #12]
 8001518:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800151a:	2302      	movs	r3, #2
 800151c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800151e:	2301      	movs	r3, #1
 8001520:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001522:	2310      	movs	r3, #16
 8001524:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001526:	2300      	movs	r3, #0
 8001528:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800152a:	f107 0318 	add.w	r3, r7, #24
 800152e:	4618      	mov	r0, r3
 8001530:	f000 ff02 	bl	8002338 <HAL_RCC_OscConfig>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800153a:	f000 fa71 	bl	8001a20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800153e:	230f      	movs	r3, #15
 8001540:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001542:	2300      	movs	r3, #0
 8001544:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001546:	2300      	movs	r3, #0
 8001548:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800154a:	2300      	movs	r3, #0
 800154c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800154e:	2300      	movs	r3, #0
 8001550:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001552:	1d3b      	adds	r3, r7, #4
 8001554:	2100      	movs	r1, #0
 8001556:	4618      	mov	r0, r3
 8001558:	f001 f970 	bl	800283c <HAL_RCC_ClockConfig>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001562:	f000 fa5d 	bl	8001a20 <Error_Handler>
  }
}
 8001566:	bf00      	nop
 8001568:	3740      	adds	r7, #64	; 0x40
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
	...

08001570 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001574:	4b17      	ldr	r3, [pc, #92]	; (80015d4 <MX_SPI1_Init+0x64>)
 8001576:	4a18      	ldr	r2, [pc, #96]	; (80015d8 <MX_SPI1_Init+0x68>)
 8001578:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800157a:	4b16      	ldr	r3, [pc, #88]	; (80015d4 <MX_SPI1_Init+0x64>)
 800157c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001580:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001582:	4b14      	ldr	r3, [pc, #80]	; (80015d4 <MX_SPI1_Init+0x64>)
 8001584:	2200      	movs	r2, #0
 8001586:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001588:	4b12      	ldr	r3, [pc, #72]	; (80015d4 <MX_SPI1_Init+0x64>)
 800158a:	2200      	movs	r2, #0
 800158c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800158e:	4b11      	ldr	r3, [pc, #68]	; (80015d4 <MX_SPI1_Init+0x64>)
 8001590:	2200      	movs	r2, #0
 8001592:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001594:	4b0f      	ldr	r3, [pc, #60]	; (80015d4 <MX_SPI1_Init+0x64>)
 8001596:	2200      	movs	r2, #0
 8001598:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800159a:	4b0e      	ldr	r3, [pc, #56]	; (80015d4 <MX_SPI1_Init+0x64>)
 800159c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015a0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80015a2:	4b0c      	ldr	r3, [pc, #48]	; (80015d4 <MX_SPI1_Init+0x64>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015a8:	4b0a      	ldr	r3, [pc, #40]	; (80015d4 <MX_SPI1_Init+0x64>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015ae:	4b09      	ldr	r3, [pc, #36]	; (80015d4 <MX_SPI1_Init+0x64>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015b4:	4b07      	ldr	r3, [pc, #28]	; (80015d4 <MX_SPI1_Init+0x64>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80015ba:	4b06      	ldr	r3, [pc, #24]	; (80015d4 <MX_SPI1_Init+0x64>)
 80015bc:	220a      	movs	r2, #10
 80015be:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015c0:	4804      	ldr	r0, [pc, #16]	; (80015d4 <MX_SPI1_Init+0x64>)
 80015c2:	f001 fad3 	bl	8002b6c <HAL_SPI_Init>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80015cc:	f000 fa28 	bl	8001a20 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80015d0:	bf00      	nop
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	20000154 	.word	0x20000154
 80015d8:	40013000 	.word	0x40013000

080015dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015e0:	4b11      	ldr	r3, [pc, #68]	; (8001628 <MX_USART2_UART_Init+0x4c>)
 80015e2:	4a12      	ldr	r2, [pc, #72]	; (800162c <MX_USART2_UART_Init+0x50>)
 80015e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015e6:	4b10      	ldr	r3, [pc, #64]	; (8001628 <MX_USART2_UART_Init+0x4c>)
 80015e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015ee:	4b0e      	ldr	r3, [pc, #56]	; (8001628 <MX_USART2_UART_Init+0x4c>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015f4:	4b0c      	ldr	r3, [pc, #48]	; (8001628 <MX_USART2_UART_Init+0x4c>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015fa:	4b0b      	ldr	r3, [pc, #44]	; (8001628 <MX_USART2_UART_Init+0x4c>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001600:	4b09      	ldr	r3, [pc, #36]	; (8001628 <MX_USART2_UART_Init+0x4c>)
 8001602:	220c      	movs	r2, #12
 8001604:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001606:	4b08      	ldr	r3, [pc, #32]	; (8001628 <MX_USART2_UART_Init+0x4c>)
 8001608:	2200      	movs	r2, #0
 800160a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800160c:	4b06      	ldr	r3, [pc, #24]	; (8001628 <MX_USART2_UART_Init+0x4c>)
 800160e:	2200      	movs	r2, #0
 8001610:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001612:	4805      	ldr	r0, [pc, #20]	; (8001628 <MX_USART2_UART_Init+0x4c>)
 8001614:	f002 f816 	bl	8003644 <HAL_UART_Init>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800161e:	f000 f9ff 	bl	8001a20 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	200001ac 	.word	0x200001ac
 800162c:	40004400 	.word	0x40004400

08001630 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b088      	sub	sp, #32
 8001634:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001636:	f107 0310 	add.w	r3, r7, #16
 800163a:	2200      	movs	r2, #0
 800163c:	601a      	str	r2, [r3, #0]
 800163e:	605a      	str	r2, [r3, #4]
 8001640:	609a      	str	r2, [r3, #8]
 8001642:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001644:	4b35      	ldr	r3, [pc, #212]	; (800171c <MX_GPIO_Init+0xec>)
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	4a34      	ldr	r2, [pc, #208]	; (800171c <MX_GPIO_Init+0xec>)
 800164a:	f043 0310 	orr.w	r3, r3, #16
 800164e:	6193      	str	r3, [r2, #24]
 8001650:	4b32      	ldr	r3, [pc, #200]	; (800171c <MX_GPIO_Init+0xec>)
 8001652:	699b      	ldr	r3, [r3, #24]
 8001654:	f003 0310 	and.w	r3, r3, #16
 8001658:	60fb      	str	r3, [r7, #12]
 800165a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800165c:	4b2f      	ldr	r3, [pc, #188]	; (800171c <MX_GPIO_Init+0xec>)
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	4a2e      	ldr	r2, [pc, #184]	; (800171c <MX_GPIO_Init+0xec>)
 8001662:	f043 0304 	orr.w	r3, r3, #4
 8001666:	6193      	str	r3, [r2, #24]
 8001668:	4b2c      	ldr	r3, [pc, #176]	; (800171c <MX_GPIO_Init+0xec>)
 800166a:	699b      	ldr	r3, [r3, #24]
 800166c:	f003 0304 	and.w	r3, r3, #4
 8001670:	60bb      	str	r3, [r7, #8]
 8001672:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001674:	4b29      	ldr	r3, [pc, #164]	; (800171c <MX_GPIO_Init+0xec>)
 8001676:	699b      	ldr	r3, [r3, #24]
 8001678:	4a28      	ldr	r2, [pc, #160]	; (800171c <MX_GPIO_Init+0xec>)
 800167a:	f043 0308 	orr.w	r3, r3, #8
 800167e:	6193      	str	r3, [r2, #24]
 8001680:	4b26      	ldr	r3, [pc, #152]	; (800171c <MX_GPIO_Init+0xec>)
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	f003 0308 	and.w	r3, r3, #8
 8001688:	607b      	str	r3, [r7, #4]
 800168a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_pin_GPIO_Port, LED_pin_Pin, GPIO_PIN_RESET);
 800168c:	2200      	movs	r2, #0
 800168e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001692:	4823      	ldr	r0, [pc, #140]	; (8001720 <MX_GPIO_Init+0xf0>)
 8001694:	f000 fe1f 	bl	80022d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ALARM_HOOTER_pin_Pin|ALARM_LED_pin_Pin|CSN_pin_Pin|CE_pin_Pin, GPIO_PIN_RESET);
 8001698:	2200      	movs	r2, #0
 800169a:	f44f 714c 	mov.w	r1, #816	; 0x330
 800169e:	4821      	ldr	r0, [pc, #132]	; (8001724 <MX_GPIO_Init+0xf4>)
 80016a0:	f000 fe19 	bl	80022d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_pin_Pin */
  GPIO_InitStruct.Pin = LED_pin_Pin;
 80016a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016aa:	2301      	movs	r3, #1
 80016ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ae:	2300      	movs	r3, #0
 80016b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b2:	2302      	movs	r3, #2
 80016b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_pin_GPIO_Port, &GPIO_InitStruct);
 80016b6:	f107 0310 	add.w	r3, r7, #16
 80016ba:	4619      	mov	r1, r3
 80016bc:	4818      	ldr	r0, [pc, #96]	; (8001720 <MX_GPIO_Init+0xf0>)
 80016be:	f000 fc6f 	bl	8001fa0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_pin_Pin */
  GPIO_InitStruct.Pin = BTN_pin_Pin;
 80016c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016c8:	2300      	movs	r3, #0
 80016ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016cc:	2301      	movs	r3, #1
 80016ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BTN_pin_GPIO_Port, &GPIO_InitStruct);
 80016d0:	f107 0310 	add.w	r3, r7, #16
 80016d4:	4619      	mov	r1, r3
 80016d6:	4812      	ldr	r0, [pc, #72]	; (8001720 <MX_GPIO_Init+0xf0>)
 80016d8:	f000 fc62 	bl	8001fa0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MANUAL_STOP_ALARM_pin_Pin */
  GPIO_InitStruct.Pin = MANUAL_STOP_ALARM_pin_Pin;
 80016dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016e2:	2300      	movs	r3, #0
 80016e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016e6:	2301      	movs	r3, #1
 80016e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MANUAL_STOP_ALARM_pin_GPIO_Port, &GPIO_InitStruct);
 80016ea:	f107 0310 	add.w	r3, r7, #16
 80016ee:	4619      	mov	r1, r3
 80016f0:	480c      	ldr	r0, [pc, #48]	; (8001724 <MX_GPIO_Init+0xf4>)
 80016f2:	f000 fc55 	bl	8001fa0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ALARM_HOOTER_pin_Pin ALARM_LED_pin_Pin CSN_pin_Pin CE_pin_Pin */
  GPIO_InitStruct.Pin = ALARM_HOOTER_pin_Pin|ALARM_LED_pin_Pin|CSN_pin_Pin|CE_pin_Pin;
 80016f6:	f44f 734c 	mov.w	r3, #816	; 0x330
 80016fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fc:	2301      	movs	r3, #1
 80016fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001700:	2300      	movs	r3, #0
 8001702:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001704:	2302      	movs	r3, #2
 8001706:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001708:	f107 0310 	add.w	r3, r7, #16
 800170c:	4619      	mov	r1, r3
 800170e:	4805      	ldr	r0, [pc, #20]	; (8001724 <MX_GPIO_Init+0xf4>)
 8001710:	f000 fc46 	bl	8001fa0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001714:	bf00      	nop
 8001716:	3720      	adds	r7, #32
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	40021000 	.word	0x40021000
 8001720:	40011000 	.word	0x40011000
 8001724:	40010c00 	.word	0x40010c00

08001728 <NRF_init_as_node>:

/* USER CODE BEGIN 4 */
void NRF_init_as_node(void) {
 8001728:	b5f0      	push	{r4, r5, r6, r7, lr}
 800172a:	b097      	sub	sp, #92	; 0x5c
 800172c:	af16      	add	r7, sp, #88	; 0x58
	NRF24_begin(CE_pin_GPIO_Port, CSN_pin_Pin, CE_pin_Pin, hspi1);
 800172e:	4c1b      	ldr	r4, [pc, #108]	; (800179c <NRF_init_as_node+0x74>)
 8001730:	4668      	mov	r0, sp
 8001732:	1d23      	adds	r3, r4, #4
 8001734:	2254      	movs	r2, #84	; 0x54
 8001736:	4619      	mov	r1, r3
 8001738:	f002 f966 	bl	8003a08 <memcpy>
 800173c:	6823      	ldr	r3, [r4, #0]
 800173e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001742:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001746:	4816      	ldr	r0, [pc, #88]	; (80017a0 <NRF_init_as_node+0x78>)
 8001748:	f7fe fe7e 	bl	8000448 <NRF24_begin>
	nrf24_DebugUART_Init(huart2);
 800174c:	4e15      	ldr	r6, [pc, #84]	; (80017a4 <NRF_init_as_node+0x7c>)
 800174e:	466d      	mov	r5, sp
 8001750:	f106 0410 	add.w	r4, r6, #16
 8001754:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001756:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001758:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800175a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800175c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800175e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001760:	6823      	ldr	r3, [r4, #0]
 8001762:	602b      	str	r3, [r5, #0]
 8001764:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001768:	f7ff fe7e 	bl	8001468 <nrf24_DebugUART_Init>
	//*Transmitt with no ack*//
	NRF24_openWritingPipe(pipe_addr);
 800176c:	4b0e      	ldr	r3, [pc, #56]	; (80017a8 <NRF_init_as_node+0x80>)
 800176e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001772:	4610      	mov	r0, r2
 8001774:	4619      	mov	r1, r3
 8001776:	f7fe ffed 	bl	8000754 <NRF24_openWritingPipe>
	NRF24_setAutoAck(true);
 800177a:	2001      	movs	r0, #1
 800177c:	f7ff f8cc 	bl	8000918 <NRF24_setAutoAck>
	NRF24_setChannel(1);
 8001780:	2001      	movs	r0, #1
 8001782:	f7ff f874 	bl	800086e <NRF24_setChannel>
	NRF24_setPayloadSize(32);
 8001786:	2020      	movs	r0, #32
 8001788:	f7ff f886 	bl	8000898 <NRF24_setPayloadSize>
	printRadioSettings();
 800178c:	f7ff fa44 	bl	8000c18 <printRadioSettings>
	NRF24_stopListening();
 8001790:	f7fe ff60 	bl	8000654 <NRF24_stopListening>
}
 8001794:	bf00      	nop
 8001796:	3704      	adds	r7, #4
 8001798:	46bd      	mov	sp, r7
 800179a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800179c:	20000154 	.word	0x20000154
 80017a0:	40010c00 	.word	0x40010c00
 80017a4:	200001ac 	.word	0x200001ac
 80017a8:	20000000 	.word	0x20000000

080017ac <Transmit_Update>:
void Transmit_Update(void) {
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
	for (int i = 0; i < +10; i++) {
 80017b2:	2300      	movs	r3, #0
 80017b4:	607b      	str	r3, [r7, #4]
 80017b6:	e024      	b.n	8001802 <Transmit_Update+0x56>
		if (!NRF24_write(my_tx_data, 32)) {
 80017b8:	2120      	movs	r1, #32
 80017ba:	4816      	ldr	r0, [pc, #88]	; (8001814 <Transmit_Update+0x68>)
 80017bc:	f7fe ff56 	bl	800066c <NRF24_write>
 80017c0:	4603      	mov	r3, r0
 80017c2:	f083 0301 	eor.w	r3, r3, #1
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d00d      	beq.n	80017e8 <Transmit_Update+0x3c>
			NRF24_write(my_tx_data, 32);
 80017cc:	2120      	movs	r1, #32
 80017ce:	4811      	ldr	r0, [pc, #68]	; (8001814 <Transmit_Update+0x68>)
 80017d0:	f7fe ff4c 	bl	800066c <NRF24_write>
			HAL_UART_Transmit(&huart2,
 80017d4:	230a      	movs	r3, #10
 80017d6:	2221      	movs	r2, #33	; 0x21
 80017d8:	490f      	ldr	r1, [pc, #60]	; (8001818 <Transmit_Update+0x6c>)
 80017da:	4810      	ldr	r0, [pc, #64]	; (800181c <Transmit_Update+0x70>)
 80017dc:	f001 ff7f 	bl	80036de <HAL_UART_Transmit>
					(uint8_t*) "Transmitt_update waiting for ack\n",
					strlen("Transmitt_update waiting for ack\n"), 10);
			HAL_Delay(200);
 80017e0:	20c8      	movs	r0, #200	; 0xc8
 80017e2:	f000 fad5 	bl	8001d90 <HAL_Delay>
 80017e6:	e009      	b.n	80017fc <Transmit_Update+0x50>
		} else {
			HAL_UART_Transmit(&huart2,
 80017e8:	230a      	movs	r3, #10
 80017ea:	222a      	movs	r2, #42	; 0x2a
 80017ec:	490c      	ldr	r1, [pc, #48]	; (8001820 <Transmit_Update+0x74>)
 80017ee:	480b      	ldr	r0, [pc, #44]	; (800181c <Transmit_Update+0x70>)
 80017f0:	f001 ff75 	bl	80036de <HAL_UART_Transmit>
					(uint8_t*) "Transmitt_update Transmitted successfully\n",
					strlen("Transmitt_update Transmitted successfully\n"), 10);
			HAL_Delay(100);
 80017f4:	2064      	movs	r0, #100	; 0x64
 80017f6:	f000 facb 	bl	8001d90 <HAL_Delay>
			break;
 80017fa:	e006      	b.n	800180a <Transmit_Update+0x5e>
	for (int i = 0; i < +10; i++) {
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	3301      	adds	r3, #1
 8001800:	607b      	str	r3, [r7, #4]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2b09      	cmp	r3, #9
 8001806:	ddd7      	ble.n	80017b8 <Transmit_Update+0xc>
		}
	}
}
 8001808:	bf00      	nop
 800180a:	bf00      	nop
 800180c:	3708      	adds	r7, #8
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	20000008 	.word	0x20000008
 8001818:	08004868 	.word	0x08004868
 800181c:	200001ac 	.word	0x200001ac
 8001820:	0800488c 	.word	0x0800488c
 8001824:	00000000 	.word	0x00000000

08001828 <Switch_to_Receiver_mode>:
void Switch_to_Receiver_mode(void) {
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
	NRF24_setChannel(1);
 800182c:	2001      	movs	r0, #1
 800182e:	f7ff f81e 	bl	800086e <NRF24_setChannel>
	pipe_addr = 0x0011223344BB;
 8001832:	490b      	ldr	r1, [pc, #44]	; (8001860 <Switch_to_Receiver_mode+0x38>)
 8001834:	a308      	add	r3, pc, #32	; (adr r3, 8001858 <Switch_to_Receiver_mode+0x30>)
 8001836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800183a:	e9c1 2300 	strd	r2, r3, [r1]
	NRF24_openReadingPipe(1, pipe_addr);
 800183e:	4b08      	ldr	r3, [pc, #32]	; (8001860 <Switch_to_Receiver_mode+0x38>)
 8001840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001844:	2001      	movs	r0, #1
 8001846:	f7fe ffa9 	bl	800079c <NRF24_openReadingPipe>
	NRF24_startListening();
 800184a:	f7fe fedd 	bl	8000608 <NRF24_startListening>
}
 800184e:	bf00      	nop
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	f3af 8000 	nop.w
 8001858:	223344bb 	.word	0x223344bb
 800185c:	00000011 	.word	0x00000011
 8001860:	20000000 	.word	0x20000000

08001864 <untill_alarm_reset>:

void untill_alarm_reset(void) {
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
	while (1) {
		if (NRF24_available()) {
 8001868:	f7fe ff4c 	bl	8000704 <NRF24_available>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d046      	beq.n	8001900 <untill_alarm_reset+0x9c>
			NRF24_read(received_data_from_server, 32); //store received data
 8001872:	2120      	movs	r1, #32
 8001874:	4839      	ldr	r0, [pc, #228]	; (800195c <untill_alarm_reset+0xf8>)
 8001876:	f7fe ff4d 	bl	8000714 <NRF24_read>
			received_data_from_server[6] = '\r';
 800187a:	4b38      	ldr	r3, [pc, #224]	; (800195c <untill_alarm_reset+0xf8>)
 800187c:	220d      	movs	r2, #13
 800187e:	719a      	strb	r2, [r3, #6]
			received_data_from_server[7] = '\n';
 8001880:	4b36      	ldr	r3, [pc, #216]	; (800195c <untill_alarm_reset+0xf8>)
 8001882:	220a      	movs	r2, #10
 8001884:	71da      	strb	r2, [r3, #7]
			HAL_UART_Transmit(&huart2, (uint8_t*) received_data_from_server,
 8001886:	230a      	movs	r3, #10
 8001888:	2207      	movs	r2, #7
 800188a:	4934      	ldr	r1, [pc, #208]	; (800195c <untill_alarm_reset+0xf8>)
 800188c:	4834      	ldr	r0, [pc, #208]	; (8001960 <untill_alarm_reset+0xfc>)
 800188e:	f001 ff26 	bl	80036de <HAL_UART_Transmit>
					sizeof(received_data_from_server), 10); //send data to debug port
			//check if id and val matches, otherwise continue
			memcpy(trim_received_data_from_server, &received_data_from_server,
 8001892:	2205      	movs	r2, #5
 8001894:	4931      	ldr	r1, [pc, #196]	; (800195c <untill_alarm_reset+0xf8>)
 8001896:	4833      	ldr	r0, [pc, #204]	; (8001964 <untill_alarm_reset+0x100>)
 8001898:	f002 f8b6 	bl	8003a08 <memcpy>
					5);
			HAL_UART_Transmit(&huart2,
 800189c:	230a      	movs	r3, #10
 800189e:	2205      	movs	r2, #5
 80018a0:	4930      	ldr	r1, [pc, #192]	; (8001964 <untill_alarm_reset+0x100>)
 80018a2:	482f      	ldr	r0, [pc, #188]	; (8001960 <untill_alarm_reset+0xfc>)
 80018a4:	f001 ff1b 	bl	80036de <HAL_UART_Transmit>
					(uint8_t*) trim_received_data_from_server, 5, 10); //send trimmed received data
			memcpy(read_node_id, &trim_received_data_from_server, 3); //get id of the node
 80018a8:	2203      	movs	r2, #3
 80018aa:	492e      	ldr	r1, [pc, #184]	; (8001964 <untill_alarm_reset+0x100>)
 80018ac:	482e      	ldr	r0, [pc, #184]	; (8001968 <untill_alarm_reset+0x104>)
 80018ae:	f002 f8ab 	bl	8003a08 <memcpy>
			//read_node_status[1] = trim_received_data_from_server[5];  //get status of node
			//HAL_UART_Transmit(&huart2, (uint8_t*) read_node_id, 3,10); //send read node id
			if (strcmp((char*) received_data_from_server, "001,0") == 0) { //compare trimmed data and break if it is same
 80018b2:	492e      	ldr	r1, [pc, #184]	; (800196c <untill_alarm_reset+0x108>)
 80018b4:	4829      	ldr	r0, [pc, #164]	; (800195c <untill_alarm_reset+0xf8>)
 80018b6:	f7fe fc4b 	bl	8000150 <strcmp>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d103      	bne.n	80018c8 <untill_alarm_reset+0x64>
				alarm_light_and_hooter(0);
 80018c0:	2000      	movs	r0, #0
 80018c2:	f000 f883 	bl	80019cc <alarm_light_and_hooter>
				break;
 80018c6:	e046      	b.n	8001956 <untill_alarm_reset+0xf2>
			}
			if (!HAL_GPIO_ReadPin(MANUAL_STOP_ALARM_pin_GPIO_Port,
 80018c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018cc:	4828      	ldr	r0, [pc, #160]	; (8001970 <untill_alarm_reset+0x10c>)
 80018ce:	f000 fceb 	bl	80022a8 <HAL_GPIO_ReadPin>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d102      	bne.n	80018de <untill_alarm_reset+0x7a>
			MANUAL_STOP_ALARM_pin_Pin)) {
				manaul_turn_alarm_off = true;
 80018d8:	4b26      	ldr	r3, [pc, #152]	; (8001974 <untill_alarm_reset+0x110>)
 80018da:	2201      	movs	r2, #1
 80018dc:	701a      	strb	r2, [r3, #0]
			}
			if (manaul_turn_alarm_off) {
 80018de:	4b25      	ldr	r3, [pc, #148]	; (8001974 <untill_alarm_reset+0x110>)
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d00c      	beq.n	8001900 <untill_alarm_reset+0x9c>
				alarm_light_and_hooter(0);
 80018e6:	2000      	movs	r0, #0
 80018e8:	f000 f870 	bl	80019cc <alarm_light_and_hooter>
				HAL_UART_Transmit(&huart2,
 80018ec:	230a      	movs	r3, #10
 80018ee:	221a      	movs	r2, #26
 80018f0:	4921      	ldr	r1, [pc, #132]	; (8001978 <untill_alarm_reset+0x114>)
 80018f2:	481b      	ldr	r0, [pc, #108]	; (8001960 <untill_alarm_reset+0xfc>)
 80018f4:	f001 fef3 	bl	80036de <HAL_UART_Transmit>
						(uint8_t*) "Alarm manually turned off\n",
						strlen("Alarm manually turned off\n"), 10);
				manaul_turn_alarm_off = 0;
 80018f8:	4b1e      	ldr	r3, [pc, #120]	; (8001974 <untill_alarm_reset+0x110>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	701a      	strb	r2, [r3, #0]
				break;
 80018fe:	e02a      	b.n	8001956 <untill_alarm_reset+0xf2>
			}
		}
		if (!HAL_GPIO_ReadPin(MANUAL_STOP_ALARM_pin_GPIO_Port,
 8001900:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001904:	481a      	ldr	r0, [pc, #104]	; (8001970 <untill_alarm_reset+0x10c>)
 8001906:	f000 fccf 	bl	80022a8 <HAL_GPIO_ReadPin>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d102      	bne.n	8001916 <untill_alarm_reset+0xb2>
		MANUAL_STOP_ALARM_pin_Pin)) {
			manaul_turn_alarm_off = true;
 8001910:	4b18      	ldr	r3, [pc, #96]	; (8001974 <untill_alarm_reset+0x110>)
 8001912:	2201      	movs	r2, #1
 8001914:	701a      	strb	r2, [r3, #0]
		}
		if (manaul_turn_alarm_off) {
 8001916:	4b17      	ldr	r3, [pc, #92]	; (8001974 <untill_alarm_reset+0x110>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d00c      	beq.n	8001938 <untill_alarm_reset+0xd4>
			alarm_light_and_hooter(0);
 800191e:	2000      	movs	r0, #0
 8001920:	f000 f854 	bl	80019cc <alarm_light_and_hooter>
			HAL_UART_Transmit(&huart2, (uint8_t*) "Alarm manually turned off\n",
 8001924:	230a      	movs	r3, #10
 8001926:	221a      	movs	r2, #26
 8001928:	4913      	ldr	r1, [pc, #76]	; (8001978 <untill_alarm_reset+0x114>)
 800192a:	480d      	ldr	r0, [pc, #52]	; (8001960 <untill_alarm_reset+0xfc>)
 800192c:	f001 fed7 	bl	80036de <HAL_UART_Transmit>
					strlen("Alarm manually turned off\n"), 10);
			manaul_turn_alarm_off = 0;
 8001930:	4b10      	ldr	r3, [pc, #64]	; (8001974 <untill_alarm_reset+0x110>)
 8001932:	2200      	movs	r2, #0
 8001934:	701a      	strb	r2, [r3, #0]
			break;
 8001936:	e00e      	b.n	8001956 <untill_alarm_reset+0xf2>
		}
		HAL_UART_Transmit(&huart2,
 8001938:	230a      	movs	r3, #10
 800193a:	2221      	movs	r2, #33	; 0x21
 800193c:	490f      	ldr	r1, [pc, #60]	; (800197c <untill_alarm_reset+0x118>)
 800193e:	4808      	ldr	r0, [pc, #32]	; (8001960 <untill_alarm_reset+0xfc>)
 8001940:	f001 fecd 	bl	80036de <HAL_UART_Transmit>
				(uint8_t*) "waiting for response from server\n",
				strlen("waiting for response from server\n"), 10);
		HAL_GPIO_TogglePin(LED_pin_GPIO_Port, LED_pin_Pin);
 8001944:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001948:	480d      	ldr	r0, [pc, #52]	; (8001980 <untill_alarm_reset+0x11c>)
 800194a:	f000 fcdc 	bl	8002306 <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 800194e:	2064      	movs	r0, #100	; 0x64
 8001950:	f000 fa1e 	bl	8001d90 <HAL_Delay>
		if (NRF24_available()) {
 8001954:	e788      	b.n	8001868 <untill_alarm_reset+0x4>
	}
}
 8001956:	bf00      	nop
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	200001f0 	.word	0x200001f0
 8001960:	200001ac 	.word	0x200001ac
 8001964:	200001f8 	.word	0x200001f8
 8001968:	20000200 	.word	0x20000200
 800196c:	080048b8 	.word	0x080048b8
 8001970:	40010c00 	.word	0x40010c00
 8001974:	20000204 	.word	0x20000204
 8001978:	080048c0 	.word	0x080048c0
 800197c:	080048dc 	.word	0x080048dc
 8001980:	40011000 	.word	0x40011000
 8001984:	00000000 	.word	0x00000000

08001988 <Switch_to_Transmitt_mode>:
void Switch_to_Transmitt_mode(void) {
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
	NRF24_setChannel(1);
 800198c:	2001      	movs	r0, #1
 800198e:	f7fe ff6e 	bl	800086e <NRF24_setChannel>
	pipe_addr = 0x0011223344AA;
 8001992:	490d      	ldr	r1, [pc, #52]	; (80019c8 <Switch_to_Transmitt_mode+0x40>)
 8001994:	a30a      	add	r3, pc, #40	; (adr r3, 80019c0 <Switch_to_Transmitt_mode+0x38>)
 8001996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800199a:	e9c1 2300 	strd	r2, r3, [r1]
	NRF24_stopListening();
 800199e:	f7fe fe59 	bl	8000654 <NRF24_stopListening>
	NRF24_openWritingPipe(pipe_addr);
 80019a2:	4b09      	ldr	r3, [pc, #36]	; (80019c8 <Switch_to_Transmitt_mode+0x40>)
 80019a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a8:	4610      	mov	r0, r2
 80019aa:	4619      	mov	r1, r3
 80019ac:	f7fe fed2 	bl	8000754 <NRF24_openWritingPipe>
	NRF24_setChannel(1);
 80019b0:	2001      	movs	r0, #1
 80019b2:	f7fe ff5c 	bl	800086e <NRF24_setChannel>
}
 80019b6:	bf00      	nop
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	f3af 8000 	nop.w
 80019c0:	223344aa 	.word	0x223344aa
 80019c4:	00000011 	.word	0x00000011
 80019c8:	20000000 	.word	0x20000000

080019cc <alarm_light_and_hooter>:
void alarm_light_and_hooter(bool a) {
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	4603      	mov	r3, r0
 80019d4:	71fb      	strb	r3, [r7, #7]
	if (a == true) {
 80019d6:	79fb      	ldrb	r3, [r7, #7]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d00a      	beq.n	80019f2 <alarm_light_and_hooter+0x26>
		HAL_GPIO_WritePin(ALARM_HOOTER_pin_GPIO_Port, ALARM_HOOTER_pin_Pin, 1);
 80019dc:	2201      	movs	r2, #1
 80019de:	2110      	movs	r1, #16
 80019e0:	480e      	ldr	r0, [pc, #56]	; (8001a1c <alarm_light_and_hooter+0x50>)
 80019e2:	f000 fc78 	bl	80022d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ALARM_LED_pin_GPIO_Port, ALARM_LED_pin_Pin, 1);
 80019e6:	2201      	movs	r2, #1
 80019e8:	2120      	movs	r1, #32
 80019ea:	480c      	ldr	r0, [pc, #48]	; (8001a1c <alarm_light_and_hooter+0x50>)
 80019ec:	f000 fc73 	bl	80022d6 <HAL_GPIO_WritePin>
	} else if (a == false) {
		HAL_GPIO_WritePin(ALARM_HOOTER_pin_GPIO_Port, ALARM_HOOTER_pin_Pin, 0);
		HAL_GPIO_WritePin(ALARM_LED_pin_GPIO_Port, ALARM_LED_pin_Pin, 0);
	}
}
 80019f0:	e00f      	b.n	8001a12 <alarm_light_and_hooter+0x46>
	} else if (a == false) {
 80019f2:	79fb      	ldrb	r3, [r7, #7]
 80019f4:	f083 0301 	eor.w	r3, r3, #1
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d009      	beq.n	8001a12 <alarm_light_and_hooter+0x46>
		HAL_GPIO_WritePin(ALARM_HOOTER_pin_GPIO_Port, ALARM_HOOTER_pin_Pin, 0);
 80019fe:	2200      	movs	r2, #0
 8001a00:	2110      	movs	r1, #16
 8001a02:	4806      	ldr	r0, [pc, #24]	; (8001a1c <alarm_light_and_hooter+0x50>)
 8001a04:	f000 fc67 	bl	80022d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ALARM_LED_pin_GPIO_Port, ALARM_LED_pin_Pin, 0);
 8001a08:	2200      	movs	r2, #0
 8001a0a:	2120      	movs	r1, #32
 8001a0c:	4803      	ldr	r0, [pc, #12]	; (8001a1c <alarm_light_and_hooter+0x50>)
 8001a0e:	f000 fc62 	bl	80022d6 <HAL_GPIO_WritePin>
}
 8001a12:	bf00      	nop
 8001a14:	3708      	adds	r7, #8
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	40010c00 	.word	0x40010c00

08001a20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a24:	b672      	cpsid	i
}
 8001a26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a28:	e7fe      	b.n	8001a28 <Error_Handler+0x8>
	...

08001a2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b085      	sub	sp, #20
 8001a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a32:	4b15      	ldr	r3, [pc, #84]	; (8001a88 <HAL_MspInit+0x5c>)
 8001a34:	699b      	ldr	r3, [r3, #24]
 8001a36:	4a14      	ldr	r2, [pc, #80]	; (8001a88 <HAL_MspInit+0x5c>)
 8001a38:	f043 0301 	orr.w	r3, r3, #1
 8001a3c:	6193      	str	r3, [r2, #24]
 8001a3e:	4b12      	ldr	r3, [pc, #72]	; (8001a88 <HAL_MspInit+0x5c>)
 8001a40:	699b      	ldr	r3, [r3, #24]
 8001a42:	f003 0301 	and.w	r3, r3, #1
 8001a46:	60bb      	str	r3, [r7, #8]
 8001a48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a4a:	4b0f      	ldr	r3, [pc, #60]	; (8001a88 <HAL_MspInit+0x5c>)
 8001a4c:	69db      	ldr	r3, [r3, #28]
 8001a4e:	4a0e      	ldr	r2, [pc, #56]	; (8001a88 <HAL_MspInit+0x5c>)
 8001a50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a54:	61d3      	str	r3, [r2, #28]
 8001a56:	4b0c      	ldr	r3, [pc, #48]	; (8001a88 <HAL_MspInit+0x5c>)
 8001a58:	69db      	ldr	r3, [r3, #28]
 8001a5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a5e:	607b      	str	r3, [r7, #4]
 8001a60:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001a62:	4b0a      	ldr	r3, [pc, #40]	; (8001a8c <HAL_MspInit+0x60>)
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a76:	60fb      	str	r3, [r7, #12]
 8001a78:	4a04      	ldr	r2, [pc, #16]	; (8001a8c <HAL_MspInit+0x60>)
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	3714      	adds	r7, #20
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bc80      	pop	{r7}
 8001a86:	4770      	bx	lr
 8001a88:	40021000 	.word	0x40021000
 8001a8c:	40010000 	.word	0x40010000

08001a90 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b088      	sub	sp, #32
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a98:	f107 0310 	add.w	r3, r7, #16
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
 8001aa2:	609a      	str	r2, [r3, #8]
 8001aa4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a1b      	ldr	r2, [pc, #108]	; (8001b18 <HAL_SPI_MspInit+0x88>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d12f      	bne.n	8001b10 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ab0:	4b1a      	ldr	r3, [pc, #104]	; (8001b1c <HAL_SPI_MspInit+0x8c>)
 8001ab2:	699b      	ldr	r3, [r3, #24]
 8001ab4:	4a19      	ldr	r2, [pc, #100]	; (8001b1c <HAL_SPI_MspInit+0x8c>)
 8001ab6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001aba:	6193      	str	r3, [r2, #24]
 8001abc:	4b17      	ldr	r3, [pc, #92]	; (8001b1c <HAL_SPI_MspInit+0x8c>)
 8001abe:	699b      	ldr	r3, [r3, #24]
 8001ac0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ac4:	60fb      	str	r3, [r7, #12]
 8001ac6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac8:	4b14      	ldr	r3, [pc, #80]	; (8001b1c <HAL_SPI_MspInit+0x8c>)
 8001aca:	699b      	ldr	r3, [r3, #24]
 8001acc:	4a13      	ldr	r2, [pc, #76]	; (8001b1c <HAL_SPI_MspInit+0x8c>)
 8001ace:	f043 0304 	orr.w	r3, r3, #4
 8001ad2:	6193      	str	r3, [r2, #24]
 8001ad4:	4b11      	ldr	r3, [pc, #68]	; (8001b1c <HAL_SPI_MspInit+0x8c>)
 8001ad6:	699b      	ldr	r3, [r3, #24]
 8001ad8:	f003 0304 	and.w	r3, r3, #4
 8001adc:	60bb      	str	r3, [r7, #8]
 8001ade:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001ae0:	23a0      	movs	r3, #160	; 0xa0
 8001ae2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aec:	f107 0310 	add.w	r3, r7, #16
 8001af0:	4619      	mov	r1, r3
 8001af2:	480b      	ldr	r0, [pc, #44]	; (8001b20 <HAL_SPI_MspInit+0x90>)
 8001af4:	f000 fa54 	bl	8001fa0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001af8:	2340      	movs	r3, #64	; 0x40
 8001afa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001afc:	2300      	movs	r3, #0
 8001afe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b00:	2300      	movs	r3, #0
 8001b02:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b04:	f107 0310 	add.w	r3, r7, #16
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4805      	ldr	r0, [pc, #20]	; (8001b20 <HAL_SPI_MspInit+0x90>)
 8001b0c:	f000 fa48 	bl	8001fa0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001b10:	bf00      	nop
 8001b12:	3720      	adds	r7, #32
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	40013000 	.word	0x40013000
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	40010800 	.word	0x40010800

08001b24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b088      	sub	sp, #32
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b2c:	f107 0310 	add.w	r3, r7, #16
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	605a      	str	r2, [r3, #4]
 8001b36:	609a      	str	r2, [r3, #8]
 8001b38:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a1b      	ldr	r2, [pc, #108]	; (8001bac <HAL_UART_MspInit+0x88>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d12f      	bne.n	8001ba4 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b44:	4b1a      	ldr	r3, [pc, #104]	; (8001bb0 <HAL_UART_MspInit+0x8c>)
 8001b46:	69db      	ldr	r3, [r3, #28]
 8001b48:	4a19      	ldr	r2, [pc, #100]	; (8001bb0 <HAL_UART_MspInit+0x8c>)
 8001b4a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b4e:	61d3      	str	r3, [r2, #28]
 8001b50:	4b17      	ldr	r3, [pc, #92]	; (8001bb0 <HAL_UART_MspInit+0x8c>)
 8001b52:	69db      	ldr	r3, [r3, #28]
 8001b54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b58:	60fb      	str	r3, [r7, #12]
 8001b5a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5c:	4b14      	ldr	r3, [pc, #80]	; (8001bb0 <HAL_UART_MspInit+0x8c>)
 8001b5e:	699b      	ldr	r3, [r3, #24]
 8001b60:	4a13      	ldr	r2, [pc, #76]	; (8001bb0 <HAL_UART_MspInit+0x8c>)
 8001b62:	f043 0304 	orr.w	r3, r3, #4
 8001b66:	6193      	str	r3, [r2, #24]
 8001b68:	4b11      	ldr	r3, [pc, #68]	; (8001bb0 <HAL_UART_MspInit+0x8c>)
 8001b6a:	699b      	ldr	r3, [r3, #24]
 8001b6c:	f003 0304 	and.w	r3, r3, #4
 8001b70:	60bb      	str	r3, [r7, #8]
 8001b72:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b74:	2304      	movs	r3, #4
 8001b76:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b78:	2302      	movs	r3, #2
 8001b7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b7c:	2303      	movs	r3, #3
 8001b7e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b80:	f107 0310 	add.w	r3, r7, #16
 8001b84:	4619      	mov	r1, r3
 8001b86:	480b      	ldr	r0, [pc, #44]	; (8001bb4 <HAL_UART_MspInit+0x90>)
 8001b88:	f000 fa0a 	bl	8001fa0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b8c:	2308      	movs	r3, #8
 8001b8e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b94:	2300      	movs	r3, #0
 8001b96:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b98:	f107 0310 	add.w	r3, r7, #16
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	4805      	ldr	r0, [pc, #20]	; (8001bb4 <HAL_UART_MspInit+0x90>)
 8001ba0:	f000 f9fe 	bl	8001fa0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ba4:	bf00      	nop
 8001ba6:	3720      	adds	r7, #32
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40004400 	.word	0x40004400
 8001bb0:	40021000 	.word	0x40021000
 8001bb4:	40010800 	.word	0x40010800

08001bb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bbc:	e7fe      	b.n	8001bbc <NMI_Handler+0x4>

08001bbe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bbe:	b480      	push	{r7}
 8001bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bc2:	e7fe      	b.n	8001bc2 <HardFault_Handler+0x4>

08001bc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bc8:	e7fe      	b.n	8001bc8 <MemManage_Handler+0x4>

08001bca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bce:	e7fe      	b.n	8001bce <BusFault_Handler+0x4>

08001bd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bd4:	e7fe      	b.n	8001bd4 <UsageFault_Handler+0x4>

08001bd6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bda:	bf00      	nop
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bc80      	pop	{r7}
 8001be0:	4770      	bx	lr

08001be2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001be2:	b480      	push	{r7}
 8001be4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001be6:	bf00      	nop
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bc80      	pop	{r7}
 8001bec:	4770      	bx	lr

08001bee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bee:	b480      	push	{r7}
 8001bf0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bf2:	bf00      	nop
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bc80      	pop	{r7}
 8001bf8:	4770      	bx	lr

08001bfa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bfe:	f000 f8ab 	bl	8001d58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}
	...

08001c08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b086      	sub	sp, #24
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c10:	4a14      	ldr	r2, [pc, #80]	; (8001c64 <_sbrk+0x5c>)
 8001c12:	4b15      	ldr	r3, [pc, #84]	; (8001c68 <_sbrk+0x60>)
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c1c:	4b13      	ldr	r3, [pc, #76]	; (8001c6c <_sbrk+0x64>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d102      	bne.n	8001c2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c24:	4b11      	ldr	r3, [pc, #68]	; (8001c6c <_sbrk+0x64>)
 8001c26:	4a12      	ldr	r2, [pc, #72]	; (8001c70 <_sbrk+0x68>)
 8001c28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c2a:	4b10      	ldr	r3, [pc, #64]	; (8001c6c <_sbrk+0x64>)
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4413      	add	r3, r2
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d207      	bcs.n	8001c48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c38:	f001 febc 	bl	80039b4 <__errno>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	220c      	movs	r2, #12
 8001c40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c42:	f04f 33ff 	mov.w	r3, #4294967295
 8001c46:	e009      	b.n	8001c5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c48:	4b08      	ldr	r3, [pc, #32]	; (8001c6c <_sbrk+0x64>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c4e:	4b07      	ldr	r3, [pc, #28]	; (8001c6c <_sbrk+0x64>)
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4413      	add	r3, r2
 8001c56:	4a05      	ldr	r2, [pc, #20]	; (8001c6c <_sbrk+0x64>)
 8001c58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3718      	adds	r7, #24
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20005000 	.word	0x20005000
 8001c68:	00000400 	.word	0x00000400
 8001c6c:	20000208 	.word	0x20000208
 8001c70:	20000220 	.word	0x20000220

08001c74 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c78:	bf00      	nop
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bc80      	pop	{r7}
 8001c7e:	4770      	bx	lr

08001c80 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c80:	480c      	ldr	r0, [pc, #48]	; (8001cb4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c82:	490d      	ldr	r1, [pc, #52]	; (8001cb8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c84:	4a0d      	ldr	r2, [pc, #52]	; (8001cbc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c88:	e002      	b.n	8001c90 <LoopCopyDataInit>

08001c8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c8e:	3304      	adds	r3, #4

08001c90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c94:	d3f9      	bcc.n	8001c8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c96:	4a0a      	ldr	r2, [pc, #40]	; (8001cc0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c98:	4c0a      	ldr	r4, [pc, #40]	; (8001cc4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c9c:	e001      	b.n	8001ca2 <LoopFillZerobss>

08001c9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ca0:	3204      	adds	r2, #4

08001ca2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ca2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ca4:	d3fb      	bcc.n	8001c9e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001ca6:	f7ff ffe5 	bl	8001c74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001caa:	f001 fe89 	bl	80039c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001cae:	f7ff fbf3 	bl	8001498 <main>
  bx lr
 8001cb2:	4770      	bx	lr
  ldr r0, =_sdata
 8001cb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cb8:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001cbc:	08004974 	.word	0x08004974
  ldr r2, =_sbss
 8001cc0:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001cc4:	20000220 	.word	0x20000220

08001cc8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cc8:	e7fe      	b.n	8001cc8 <ADC1_2_IRQHandler>
	...

08001ccc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cd0:	4b08      	ldr	r3, [pc, #32]	; (8001cf4 <HAL_Init+0x28>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a07      	ldr	r2, [pc, #28]	; (8001cf4 <HAL_Init+0x28>)
 8001cd6:	f043 0310 	orr.w	r3, r3, #16
 8001cda:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cdc:	2003      	movs	r0, #3
 8001cde:	f000 f92b 	bl	8001f38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ce2:	200f      	movs	r0, #15
 8001ce4:	f000 f808 	bl	8001cf8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ce8:	f7ff fea0 	bl	8001a2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cec:	2300      	movs	r3, #0
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	40022000 	.word	0x40022000

08001cf8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d00:	4b12      	ldr	r3, [pc, #72]	; (8001d4c <HAL_InitTick+0x54>)
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	4b12      	ldr	r3, [pc, #72]	; (8001d50 <HAL_InitTick+0x58>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	4619      	mov	r1, r3
 8001d0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d16:	4618      	mov	r0, r3
 8001d18:	f000 f935 	bl	8001f86 <HAL_SYSTICK_Config>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e00e      	b.n	8001d44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2b0f      	cmp	r3, #15
 8001d2a:	d80a      	bhi.n	8001d42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	6879      	ldr	r1, [r7, #4]
 8001d30:	f04f 30ff 	mov.w	r0, #4294967295
 8001d34:	f000 f90b 	bl	8001f4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d38:	4a06      	ldr	r2, [pc, #24]	; (8001d54 <HAL_InitTick+0x5c>)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	e000      	b.n	8001d44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3708      	adds	r7, #8
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	20000010 	.word	0x20000010
 8001d50:	20000018 	.word	0x20000018
 8001d54:	20000014 	.word	0x20000014

08001d58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d5c:	4b05      	ldr	r3, [pc, #20]	; (8001d74 <HAL_IncTick+0x1c>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	461a      	mov	r2, r3
 8001d62:	4b05      	ldr	r3, [pc, #20]	; (8001d78 <HAL_IncTick+0x20>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4413      	add	r3, r2
 8001d68:	4a03      	ldr	r2, [pc, #12]	; (8001d78 <HAL_IncTick+0x20>)
 8001d6a:	6013      	str	r3, [r2, #0]
}
 8001d6c:	bf00      	nop
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bc80      	pop	{r7}
 8001d72:	4770      	bx	lr
 8001d74:	20000018 	.word	0x20000018
 8001d78:	2000020c 	.word	0x2000020c

08001d7c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d80:	4b02      	ldr	r3, [pc, #8]	; (8001d8c <HAL_GetTick+0x10>)
 8001d82:	681b      	ldr	r3, [r3, #0]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bc80      	pop	{r7}
 8001d8a:	4770      	bx	lr
 8001d8c:	2000020c 	.word	0x2000020c

08001d90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d98:	f7ff fff0 	bl	8001d7c <HAL_GetTick>
 8001d9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001da8:	d005      	beq.n	8001db6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001daa:	4b0a      	ldr	r3, [pc, #40]	; (8001dd4 <HAL_Delay+0x44>)
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	461a      	mov	r2, r3
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	4413      	add	r3, r2
 8001db4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001db6:	bf00      	nop
 8001db8:	f7ff ffe0 	bl	8001d7c <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	68fa      	ldr	r2, [r7, #12]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d8f7      	bhi.n	8001db8 <HAL_Delay+0x28>
  {
  }
}
 8001dc8:	bf00      	nop
 8001dca:	bf00      	nop
 8001dcc:	3710      	adds	r7, #16
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	20000018 	.word	0x20000018

08001dd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f003 0307 	and.w	r3, r3, #7
 8001de6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001de8:	4b0c      	ldr	r3, [pc, #48]	; (8001e1c <__NVIC_SetPriorityGrouping+0x44>)
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dee:	68ba      	ldr	r2, [r7, #8]
 8001df0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001df4:	4013      	ands	r3, r2
 8001df6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e0a:	4a04      	ldr	r2, [pc, #16]	; (8001e1c <__NVIC_SetPriorityGrouping+0x44>)
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	60d3      	str	r3, [r2, #12]
}
 8001e10:	bf00      	nop
 8001e12:	3714      	adds	r7, #20
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bc80      	pop	{r7}
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	e000ed00 	.word	0xe000ed00

08001e20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e24:	4b04      	ldr	r3, [pc, #16]	; (8001e38 <__NVIC_GetPriorityGrouping+0x18>)
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	0a1b      	lsrs	r3, r3, #8
 8001e2a:	f003 0307 	and.w	r3, r3, #7
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bc80      	pop	{r7}
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	e000ed00 	.word	0xe000ed00

08001e3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	4603      	mov	r3, r0
 8001e44:	6039      	str	r1, [r7, #0]
 8001e46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	db0a      	blt.n	8001e66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	b2da      	uxtb	r2, r3
 8001e54:	490c      	ldr	r1, [pc, #48]	; (8001e88 <__NVIC_SetPriority+0x4c>)
 8001e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e5a:	0112      	lsls	r2, r2, #4
 8001e5c:	b2d2      	uxtb	r2, r2
 8001e5e:	440b      	add	r3, r1
 8001e60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e64:	e00a      	b.n	8001e7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	b2da      	uxtb	r2, r3
 8001e6a:	4908      	ldr	r1, [pc, #32]	; (8001e8c <__NVIC_SetPriority+0x50>)
 8001e6c:	79fb      	ldrb	r3, [r7, #7]
 8001e6e:	f003 030f 	and.w	r3, r3, #15
 8001e72:	3b04      	subs	r3, #4
 8001e74:	0112      	lsls	r2, r2, #4
 8001e76:	b2d2      	uxtb	r2, r2
 8001e78:	440b      	add	r3, r1
 8001e7a:	761a      	strb	r2, [r3, #24]
}
 8001e7c:	bf00      	nop
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bc80      	pop	{r7}
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	e000e100 	.word	0xe000e100
 8001e8c:	e000ed00 	.word	0xe000ed00

08001e90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b089      	sub	sp, #36	; 0x24
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	60f8      	str	r0, [r7, #12]
 8001e98:	60b9      	str	r1, [r7, #8]
 8001e9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	f003 0307 	and.w	r3, r3, #7
 8001ea2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	f1c3 0307 	rsb	r3, r3, #7
 8001eaa:	2b04      	cmp	r3, #4
 8001eac:	bf28      	it	cs
 8001eae:	2304      	movcs	r3, #4
 8001eb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	3304      	adds	r3, #4
 8001eb6:	2b06      	cmp	r3, #6
 8001eb8:	d902      	bls.n	8001ec0 <NVIC_EncodePriority+0x30>
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	3b03      	subs	r3, #3
 8001ebe:	e000      	b.n	8001ec2 <NVIC_EncodePriority+0x32>
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ec8:	69bb      	ldr	r3, [r7, #24]
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	43da      	mvns	r2, r3
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	401a      	ands	r2, r3
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ed8:	f04f 31ff 	mov.w	r1, #4294967295
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee2:	43d9      	mvns	r1, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ee8:	4313      	orrs	r3, r2
         );
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3724      	adds	r7, #36	; 0x24
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bc80      	pop	{r7}
 8001ef2:	4770      	bx	lr

08001ef4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	3b01      	subs	r3, #1
 8001f00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f04:	d301      	bcc.n	8001f0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f06:	2301      	movs	r3, #1
 8001f08:	e00f      	b.n	8001f2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f0a:	4a0a      	ldr	r2, [pc, #40]	; (8001f34 <SysTick_Config+0x40>)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	3b01      	subs	r3, #1
 8001f10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f12:	210f      	movs	r1, #15
 8001f14:	f04f 30ff 	mov.w	r0, #4294967295
 8001f18:	f7ff ff90 	bl	8001e3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f1c:	4b05      	ldr	r3, [pc, #20]	; (8001f34 <SysTick_Config+0x40>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f22:	4b04      	ldr	r3, [pc, #16]	; (8001f34 <SysTick_Config+0x40>)
 8001f24:	2207      	movs	r2, #7
 8001f26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f28:	2300      	movs	r3, #0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	e000e010 	.word	0xe000e010

08001f38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f7ff ff49 	bl	8001dd8 <__NVIC_SetPriorityGrouping>
}
 8001f46:	bf00      	nop
 8001f48:	3708      	adds	r7, #8
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}

08001f4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f4e:	b580      	push	{r7, lr}
 8001f50:	b086      	sub	sp, #24
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	4603      	mov	r3, r0
 8001f56:	60b9      	str	r1, [r7, #8]
 8001f58:	607a      	str	r2, [r7, #4]
 8001f5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f60:	f7ff ff5e 	bl	8001e20 <__NVIC_GetPriorityGrouping>
 8001f64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f66:	687a      	ldr	r2, [r7, #4]
 8001f68:	68b9      	ldr	r1, [r7, #8]
 8001f6a:	6978      	ldr	r0, [r7, #20]
 8001f6c:	f7ff ff90 	bl	8001e90 <NVIC_EncodePriority>
 8001f70:	4602      	mov	r2, r0
 8001f72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f76:	4611      	mov	r1, r2
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f7ff ff5f 	bl	8001e3c <__NVIC_SetPriority>
}
 8001f7e:	bf00      	nop
 8001f80:	3718      	adds	r7, #24
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}

08001f86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b082      	sub	sp, #8
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f7ff ffb0 	bl	8001ef4 <SysTick_Config>
 8001f94:	4603      	mov	r3, r0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3708      	adds	r7, #8
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
	...

08001fa0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b08b      	sub	sp, #44	; 0x2c
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001faa:	2300      	movs	r3, #0
 8001fac:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fb2:	e169      	b.n	8002288 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	69fa      	ldr	r2, [r7, #28]
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001fc8:	69ba      	ldr	r2, [r7, #24]
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	f040 8158 	bne.w	8002282 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	4a9a      	ldr	r2, [pc, #616]	; (8002240 <HAL_GPIO_Init+0x2a0>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d05e      	beq.n	800209a <HAL_GPIO_Init+0xfa>
 8001fdc:	4a98      	ldr	r2, [pc, #608]	; (8002240 <HAL_GPIO_Init+0x2a0>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d875      	bhi.n	80020ce <HAL_GPIO_Init+0x12e>
 8001fe2:	4a98      	ldr	r2, [pc, #608]	; (8002244 <HAL_GPIO_Init+0x2a4>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d058      	beq.n	800209a <HAL_GPIO_Init+0xfa>
 8001fe8:	4a96      	ldr	r2, [pc, #600]	; (8002244 <HAL_GPIO_Init+0x2a4>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d86f      	bhi.n	80020ce <HAL_GPIO_Init+0x12e>
 8001fee:	4a96      	ldr	r2, [pc, #600]	; (8002248 <HAL_GPIO_Init+0x2a8>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d052      	beq.n	800209a <HAL_GPIO_Init+0xfa>
 8001ff4:	4a94      	ldr	r2, [pc, #592]	; (8002248 <HAL_GPIO_Init+0x2a8>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d869      	bhi.n	80020ce <HAL_GPIO_Init+0x12e>
 8001ffa:	4a94      	ldr	r2, [pc, #592]	; (800224c <HAL_GPIO_Init+0x2ac>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d04c      	beq.n	800209a <HAL_GPIO_Init+0xfa>
 8002000:	4a92      	ldr	r2, [pc, #584]	; (800224c <HAL_GPIO_Init+0x2ac>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d863      	bhi.n	80020ce <HAL_GPIO_Init+0x12e>
 8002006:	4a92      	ldr	r2, [pc, #584]	; (8002250 <HAL_GPIO_Init+0x2b0>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d046      	beq.n	800209a <HAL_GPIO_Init+0xfa>
 800200c:	4a90      	ldr	r2, [pc, #576]	; (8002250 <HAL_GPIO_Init+0x2b0>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d85d      	bhi.n	80020ce <HAL_GPIO_Init+0x12e>
 8002012:	2b12      	cmp	r3, #18
 8002014:	d82a      	bhi.n	800206c <HAL_GPIO_Init+0xcc>
 8002016:	2b12      	cmp	r3, #18
 8002018:	d859      	bhi.n	80020ce <HAL_GPIO_Init+0x12e>
 800201a:	a201      	add	r2, pc, #4	; (adr r2, 8002020 <HAL_GPIO_Init+0x80>)
 800201c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002020:	0800209b 	.word	0x0800209b
 8002024:	08002075 	.word	0x08002075
 8002028:	08002087 	.word	0x08002087
 800202c:	080020c9 	.word	0x080020c9
 8002030:	080020cf 	.word	0x080020cf
 8002034:	080020cf 	.word	0x080020cf
 8002038:	080020cf 	.word	0x080020cf
 800203c:	080020cf 	.word	0x080020cf
 8002040:	080020cf 	.word	0x080020cf
 8002044:	080020cf 	.word	0x080020cf
 8002048:	080020cf 	.word	0x080020cf
 800204c:	080020cf 	.word	0x080020cf
 8002050:	080020cf 	.word	0x080020cf
 8002054:	080020cf 	.word	0x080020cf
 8002058:	080020cf 	.word	0x080020cf
 800205c:	080020cf 	.word	0x080020cf
 8002060:	080020cf 	.word	0x080020cf
 8002064:	0800207d 	.word	0x0800207d
 8002068:	08002091 	.word	0x08002091
 800206c:	4a79      	ldr	r2, [pc, #484]	; (8002254 <HAL_GPIO_Init+0x2b4>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d013      	beq.n	800209a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002072:	e02c      	b.n	80020ce <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	623b      	str	r3, [r7, #32]
          break;
 800207a:	e029      	b.n	80020d0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	3304      	adds	r3, #4
 8002082:	623b      	str	r3, [r7, #32]
          break;
 8002084:	e024      	b.n	80020d0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	3308      	adds	r3, #8
 800208c:	623b      	str	r3, [r7, #32]
          break;
 800208e:	e01f      	b.n	80020d0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	330c      	adds	r3, #12
 8002096:	623b      	str	r3, [r7, #32]
          break;
 8002098:	e01a      	b.n	80020d0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d102      	bne.n	80020a8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80020a2:	2304      	movs	r3, #4
 80020a4:	623b      	str	r3, [r7, #32]
          break;
 80020a6:	e013      	b.n	80020d0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d105      	bne.n	80020bc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020b0:	2308      	movs	r3, #8
 80020b2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	69fa      	ldr	r2, [r7, #28]
 80020b8:	611a      	str	r2, [r3, #16]
          break;
 80020ba:	e009      	b.n	80020d0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020bc:	2308      	movs	r3, #8
 80020be:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	69fa      	ldr	r2, [r7, #28]
 80020c4:	615a      	str	r2, [r3, #20]
          break;
 80020c6:	e003      	b.n	80020d0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80020c8:	2300      	movs	r3, #0
 80020ca:	623b      	str	r3, [r7, #32]
          break;
 80020cc:	e000      	b.n	80020d0 <HAL_GPIO_Init+0x130>
          break;
 80020ce:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80020d0:	69bb      	ldr	r3, [r7, #24]
 80020d2:	2bff      	cmp	r3, #255	; 0xff
 80020d4:	d801      	bhi.n	80020da <HAL_GPIO_Init+0x13a>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	e001      	b.n	80020de <HAL_GPIO_Init+0x13e>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	3304      	adds	r3, #4
 80020de:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80020e0:	69bb      	ldr	r3, [r7, #24]
 80020e2:	2bff      	cmp	r3, #255	; 0xff
 80020e4:	d802      	bhi.n	80020ec <HAL_GPIO_Init+0x14c>
 80020e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	e002      	b.n	80020f2 <HAL_GPIO_Init+0x152>
 80020ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ee:	3b08      	subs	r3, #8
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	210f      	movs	r1, #15
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002100:	43db      	mvns	r3, r3
 8002102:	401a      	ands	r2, r3
 8002104:	6a39      	ldr	r1, [r7, #32]
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	fa01 f303 	lsl.w	r3, r1, r3
 800210c:	431a      	orrs	r2, r3
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800211a:	2b00      	cmp	r3, #0
 800211c:	f000 80b1 	beq.w	8002282 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002120:	4b4d      	ldr	r3, [pc, #308]	; (8002258 <HAL_GPIO_Init+0x2b8>)
 8002122:	699b      	ldr	r3, [r3, #24]
 8002124:	4a4c      	ldr	r2, [pc, #304]	; (8002258 <HAL_GPIO_Init+0x2b8>)
 8002126:	f043 0301 	orr.w	r3, r3, #1
 800212a:	6193      	str	r3, [r2, #24]
 800212c:	4b4a      	ldr	r3, [pc, #296]	; (8002258 <HAL_GPIO_Init+0x2b8>)
 800212e:	699b      	ldr	r3, [r3, #24]
 8002130:	f003 0301 	and.w	r3, r3, #1
 8002134:	60bb      	str	r3, [r7, #8]
 8002136:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002138:	4a48      	ldr	r2, [pc, #288]	; (800225c <HAL_GPIO_Init+0x2bc>)
 800213a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800213c:	089b      	lsrs	r3, r3, #2
 800213e:	3302      	adds	r3, #2
 8002140:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002144:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002148:	f003 0303 	and.w	r3, r3, #3
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	220f      	movs	r2, #15
 8002150:	fa02 f303 	lsl.w	r3, r2, r3
 8002154:	43db      	mvns	r3, r3
 8002156:	68fa      	ldr	r2, [r7, #12]
 8002158:	4013      	ands	r3, r2
 800215a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4a40      	ldr	r2, [pc, #256]	; (8002260 <HAL_GPIO_Init+0x2c0>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d013      	beq.n	800218c <HAL_GPIO_Init+0x1ec>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	4a3f      	ldr	r2, [pc, #252]	; (8002264 <HAL_GPIO_Init+0x2c4>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d00d      	beq.n	8002188 <HAL_GPIO_Init+0x1e8>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	4a3e      	ldr	r2, [pc, #248]	; (8002268 <HAL_GPIO_Init+0x2c8>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d007      	beq.n	8002184 <HAL_GPIO_Init+0x1e4>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	4a3d      	ldr	r2, [pc, #244]	; (800226c <HAL_GPIO_Init+0x2cc>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d101      	bne.n	8002180 <HAL_GPIO_Init+0x1e0>
 800217c:	2303      	movs	r3, #3
 800217e:	e006      	b.n	800218e <HAL_GPIO_Init+0x1ee>
 8002180:	2304      	movs	r3, #4
 8002182:	e004      	b.n	800218e <HAL_GPIO_Init+0x1ee>
 8002184:	2302      	movs	r3, #2
 8002186:	e002      	b.n	800218e <HAL_GPIO_Init+0x1ee>
 8002188:	2301      	movs	r3, #1
 800218a:	e000      	b.n	800218e <HAL_GPIO_Init+0x1ee>
 800218c:	2300      	movs	r3, #0
 800218e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002190:	f002 0203 	and.w	r2, r2, #3
 8002194:	0092      	lsls	r2, r2, #2
 8002196:	4093      	lsls	r3, r2
 8002198:	68fa      	ldr	r2, [r7, #12]
 800219a:	4313      	orrs	r3, r2
 800219c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800219e:	492f      	ldr	r1, [pc, #188]	; (800225c <HAL_GPIO_Init+0x2bc>)
 80021a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a2:	089b      	lsrs	r3, r3, #2
 80021a4:	3302      	adds	r3, #2
 80021a6:	68fa      	ldr	r2, [r7, #12]
 80021a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d006      	beq.n	80021c6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80021b8:	4b2d      	ldr	r3, [pc, #180]	; (8002270 <HAL_GPIO_Init+0x2d0>)
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	492c      	ldr	r1, [pc, #176]	; (8002270 <HAL_GPIO_Init+0x2d0>)
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	600b      	str	r3, [r1, #0]
 80021c4:	e006      	b.n	80021d4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80021c6:	4b2a      	ldr	r3, [pc, #168]	; (8002270 <HAL_GPIO_Init+0x2d0>)
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	69bb      	ldr	r3, [r7, #24]
 80021cc:	43db      	mvns	r3, r3
 80021ce:	4928      	ldr	r1, [pc, #160]	; (8002270 <HAL_GPIO_Init+0x2d0>)
 80021d0:	4013      	ands	r3, r2
 80021d2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d006      	beq.n	80021ee <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80021e0:	4b23      	ldr	r3, [pc, #140]	; (8002270 <HAL_GPIO_Init+0x2d0>)
 80021e2:	685a      	ldr	r2, [r3, #4]
 80021e4:	4922      	ldr	r1, [pc, #136]	; (8002270 <HAL_GPIO_Init+0x2d0>)
 80021e6:	69bb      	ldr	r3, [r7, #24]
 80021e8:	4313      	orrs	r3, r2
 80021ea:	604b      	str	r3, [r1, #4]
 80021ec:	e006      	b.n	80021fc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80021ee:	4b20      	ldr	r3, [pc, #128]	; (8002270 <HAL_GPIO_Init+0x2d0>)
 80021f0:	685a      	ldr	r2, [r3, #4]
 80021f2:	69bb      	ldr	r3, [r7, #24]
 80021f4:	43db      	mvns	r3, r3
 80021f6:	491e      	ldr	r1, [pc, #120]	; (8002270 <HAL_GPIO_Init+0x2d0>)
 80021f8:	4013      	ands	r3, r2
 80021fa:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d006      	beq.n	8002216 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002208:	4b19      	ldr	r3, [pc, #100]	; (8002270 <HAL_GPIO_Init+0x2d0>)
 800220a:	689a      	ldr	r2, [r3, #8]
 800220c:	4918      	ldr	r1, [pc, #96]	; (8002270 <HAL_GPIO_Init+0x2d0>)
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	4313      	orrs	r3, r2
 8002212:	608b      	str	r3, [r1, #8]
 8002214:	e006      	b.n	8002224 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002216:	4b16      	ldr	r3, [pc, #88]	; (8002270 <HAL_GPIO_Init+0x2d0>)
 8002218:	689a      	ldr	r2, [r3, #8]
 800221a:	69bb      	ldr	r3, [r7, #24]
 800221c:	43db      	mvns	r3, r3
 800221e:	4914      	ldr	r1, [pc, #80]	; (8002270 <HAL_GPIO_Init+0x2d0>)
 8002220:	4013      	ands	r3, r2
 8002222:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800222c:	2b00      	cmp	r3, #0
 800222e:	d021      	beq.n	8002274 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002230:	4b0f      	ldr	r3, [pc, #60]	; (8002270 <HAL_GPIO_Init+0x2d0>)
 8002232:	68da      	ldr	r2, [r3, #12]
 8002234:	490e      	ldr	r1, [pc, #56]	; (8002270 <HAL_GPIO_Init+0x2d0>)
 8002236:	69bb      	ldr	r3, [r7, #24]
 8002238:	4313      	orrs	r3, r2
 800223a:	60cb      	str	r3, [r1, #12]
 800223c:	e021      	b.n	8002282 <HAL_GPIO_Init+0x2e2>
 800223e:	bf00      	nop
 8002240:	10320000 	.word	0x10320000
 8002244:	10310000 	.word	0x10310000
 8002248:	10220000 	.word	0x10220000
 800224c:	10210000 	.word	0x10210000
 8002250:	10120000 	.word	0x10120000
 8002254:	10110000 	.word	0x10110000
 8002258:	40021000 	.word	0x40021000
 800225c:	40010000 	.word	0x40010000
 8002260:	40010800 	.word	0x40010800
 8002264:	40010c00 	.word	0x40010c00
 8002268:	40011000 	.word	0x40011000
 800226c:	40011400 	.word	0x40011400
 8002270:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002274:	4b0b      	ldr	r3, [pc, #44]	; (80022a4 <HAL_GPIO_Init+0x304>)
 8002276:	68da      	ldr	r2, [r3, #12]
 8002278:	69bb      	ldr	r3, [r7, #24]
 800227a:	43db      	mvns	r3, r3
 800227c:	4909      	ldr	r1, [pc, #36]	; (80022a4 <HAL_GPIO_Init+0x304>)
 800227e:	4013      	ands	r3, r2
 8002280:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002284:	3301      	adds	r3, #1
 8002286:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800228e:	fa22 f303 	lsr.w	r3, r2, r3
 8002292:	2b00      	cmp	r3, #0
 8002294:	f47f ae8e 	bne.w	8001fb4 <HAL_GPIO_Init+0x14>
  }
}
 8002298:	bf00      	nop
 800229a:	bf00      	nop
 800229c:	372c      	adds	r7, #44	; 0x2c
 800229e:	46bd      	mov	sp, r7
 80022a0:	bc80      	pop	{r7}
 80022a2:	4770      	bx	lr
 80022a4:	40010400 	.word	0x40010400

080022a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b085      	sub	sp, #20
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	460b      	mov	r3, r1
 80022b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	689a      	ldr	r2, [r3, #8]
 80022b8:	887b      	ldrh	r3, [r7, #2]
 80022ba:	4013      	ands	r3, r2
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d002      	beq.n	80022c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80022c0:	2301      	movs	r3, #1
 80022c2:	73fb      	strb	r3, [r7, #15]
 80022c4:	e001      	b.n	80022ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80022c6:	2300      	movs	r3, #0
 80022c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80022ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3714      	adds	r7, #20
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bc80      	pop	{r7}
 80022d4:	4770      	bx	lr

080022d6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022d6:	b480      	push	{r7}
 80022d8:	b083      	sub	sp, #12
 80022da:	af00      	add	r7, sp, #0
 80022dc:	6078      	str	r0, [r7, #4]
 80022de:	460b      	mov	r3, r1
 80022e0:	807b      	strh	r3, [r7, #2]
 80022e2:	4613      	mov	r3, r2
 80022e4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022e6:	787b      	ldrb	r3, [r7, #1]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d003      	beq.n	80022f4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022ec:	887a      	ldrh	r2, [r7, #2]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80022f2:	e003      	b.n	80022fc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80022f4:	887b      	ldrh	r3, [r7, #2]
 80022f6:	041a      	lsls	r2, r3, #16
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	611a      	str	r2, [r3, #16]
}
 80022fc:	bf00      	nop
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	bc80      	pop	{r7}
 8002304:	4770      	bx	lr

08002306 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002306:	b480      	push	{r7}
 8002308:	b085      	sub	sp, #20
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
 800230e:	460b      	mov	r3, r1
 8002310:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	68db      	ldr	r3, [r3, #12]
 8002316:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002318:	887a      	ldrh	r2, [r7, #2]
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	4013      	ands	r3, r2
 800231e:	041a      	lsls	r2, r3, #16
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	43d9      	mvns	r1, r3
 8002324:	887b      	ldrh	r3, [r7, #2]
 8002326:	400b      	ands	r3, r1
 8002328:	431a      	orrs	r2, r3
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	611a      	str	r2, [r3, #16]
}
 800232e:	bf00      	nop
 8002330:	3714      	adds	r7, #20
 8002332:	46bd      	mov	sp, r7
 8002334:	bc80      	pop	{r7}
 8002336:	4770      	bx	lr

08002338 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b086      	sub	sp, #24
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d101      	bne.n	800234a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e272      	b.n	8002830 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0301 	and.w	r3, r3, #1
 8002352:	2b00      	cmp	r3, #0
 8002354:	f000 8087 	beq.w	8002466 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002358:	4b92      	ldr	r3, [pc, #584]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f003 030c 	and.w	r3, r3, #12
 8002360:	2b04      	cmp	r3, #4
 8002362:	d00c      	beq.n	800237e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002364:	4b8f      	ldr	r3, [pc, #572]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f003 030c 	and.w	r3, r3, #12
 800236c:	2b08      	cmp	r3, #8
 800236e:	d112      	bne.n	8002396 <HAL_RCC_OscConfig+0x5e>
 8002370:	4b8c      	ldr	r3, [pc, #560]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002378:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800237c:	d10b      	bne.n	8002396 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800237e:	4b89      	ldr	r3, [pc, #548]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002386:	2b00      	cmp	r3, #0
 8002388:	d06c      	beq.n	8002464 <HAL_RCC_OscConfig+0x12c>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d168      	bne.n	8002464 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e24c      	b.n	8002830 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800239e:	d106      	bne.n	80023ae <HAL_RCC_OscConfig+0x76>
 80023a0:	4b80      	ldr	r3, [pc, #512]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a7f      	ldr	r2, [pc, #508]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 80023a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023aa:	6013      	str	r3, [r2, #0]
 80023ac:	e02e      	b.n	800240c <HAL_RCC_OscConfig+0xd4>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d10c      	bne.n	80023d0 <HAL_RCC_OscConfig+0x98>
 80023b6:	4b7b      	ldr	r3, [pc, #492]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a7a      	ldr	r2, [pc, #488]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 80023bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023c0:	6013      	str	r3, [r2, #0]
 80023c2:	4b78      	ldr	r3, [pc, #480]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a77      	ldr	r2, [pc, #476]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 80023c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023cc:	6013      	str	r3, [r2, #0]
 80023ce:	e01d      	b.n	800240c <HAL_RCC_OscConfig+0xd4>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80023d8:	d10c      	bne.n	80023f4 <HAL_RCC_OscConfig+0xbc>
 80023da:	4b72      	ldr	r3, [pc, #456]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a71      	ldr	r2, [pc, #452]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 80023e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023e4:	6013      	str	r3, [r2, #0]
 80023e6:	4b6f      	ldr	r3, [pc, #444]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a6e      	ldr	r2, [pc, #440]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 80023ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023f0:	6013      	str	r3, [r2, #0]
 80023f2:	e00b      	b.n	800240c <HAL_RCC_OscConfig+0xd4>
 80023f4:	4b6b      	ldr	r3, [pc, #428]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a6a      	ldr	r2, [pc, #424]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 80023fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023fe:	6013      	str	r3, [r2, #0]
 8002400:	4b68      	ldr	r3, [pc, #416]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a67      	ldr	r2, [pc, #412]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 8002406:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800240a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d013      	beq.n	800243c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002414:	f7ff fcb2 	bl	8001d7c <HAL_GetTick>
 8002418:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800241a:	e008      	b.n	800242e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800241c:	f7ff fcae 	bl	8001d7c <HAL_GetTick>
 8002420:	4602      	mov	r2, r0
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	2b64      	cmp	r3, #100	; 0x64
 8002428:	d901      	bls.n	800242e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800242a:	2303      	movs	r3, #3
 800242c:	e200      	b.n	8002830 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800242e:	4b5d      	ldr	r3, [pc, #372]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d0f0      	beq.n	800241c <HAL_RCC_OscConfig+0xe4>
 800243a:	e014      	b.n	8002466 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800243c:	f7ff fc9e 	bl	8001d7c <HAL_GetTick>
 8002440:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002442:	e008      	b.n	8002456 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002444:	f7ff fc9a 	bl	8001d7c <HAL_GetTick>
 8002448:	4602      	mov	r2, r0
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2b64      	cmp	r3, #100	; 0x64
 8002450:	d901      	bls.n	8002456 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e1ec      	b.n	8002830 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002456:	4b53      	ldr	r3, [pc, #332]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d1f0      	bne.n	8002444 <HAL_RCC_OscConfig+0x10c>
 8002462:	e000      	b.n	8002466 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002464:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 0302 	and.w	r3, r3, #2
 800246e:	2b00      	cmp	r3, #0
 8002470:	d063      	beq.n	800253a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002472:	4b4c      	ldr	r3, [pc, #304]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f003 030c 	and.w	r3, r3, #12
 800247a:	2b00      	cmp	r3, #0
 800247c:	d00b      	beq.n	8002496 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800247e:	4b49      	ldr	r3, [pc, #292]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f003 030c 	and.w	r3, r3, #12
 8002486:	2b08      	cmp	r3, #8
 8002488:	d11c      	bne.n	80024c4 <HAL_RCC_OscConfig+0x18c>
 800248a:	4b46      	ldr	r3, [pc, #280]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d116      	bne.n	80024c4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002496:	4b43      	ldr	r3, [pc, #268]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0302 	and.w	r3, r3, #2
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d005      	beq.n	80024ae <HAL_RCC_OscConfig+0x176>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	691b      	ldr	r3, [r3, #16]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d001      	beq.n	80024ae <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e1c0      	b.n	8002830 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024ae:	4b3d      	ldr	r3, [pc, #244]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	695b      	ldr	r3, [r3, #20]
 80024ba:	00db      	lsls	r3, r3, #3
 80024bc:	4939      	ldr	r1, [pc, #228]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 80024be:	4313      	orrs	r3, r2
 80024c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024c2:	e03a      	b.n	800253a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	691b      	ldr	r3, [r3, #16]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d020      	beq.n	800250e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024cc:	4b36      	ldr	r3, [pc, #216]	; (80025a8 <HAL_RCC_OscConfig+0x270>)
 80024ce:	2201      	movs	r2, #1
 80024d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024d2:	f7ff fc53 	bl	8001d7c <HAL_GetTick>
 80024d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024d8:	e008      	b.n	80024ec <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024da:	f7ff fc4f 	bl	8001d7c <HAL_GetTick>
 80024de:	4602      	mov	r2, r0
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	2b02      	cmp	r3, #2
 80024e6:	d901      	bls.n	80024ec <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80024e8:	2303      	movs	r3, #3
 80024ea:	e1a1      	b.n	8002830 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024ec:	4b2d      	ldr	r3, [pc, #180]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 0302 	and.w	r3, r3, #2
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d0f0      	beq.n	80024da <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024f8:	4b2a      	ldr	r3, [pc, #168]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	695b      	ldr	r3, [r3, #20]
 8002504:	00db      	lsls	r3, r3, #3
 8002506:	4927      	ldr	r1, [pc, #156]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 8002508:	4313      	orrs	r3, r2
 800250a:	600b      	str	r3, [r1, #0]
 800250c:	e015      	b.n	800253a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800250e:	4b26      	ldr	r3, [pc, #152]	; (80025a8 <HAL_RCC_OscConfig+0x270>)
 8002510:	2200      	movs	r2, #0
 8002512:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002514:	f7ff fc32 	bl	8001d7c <HAL_GetTick>
 8002518:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800251a:	e008      	b.n	800252e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800251c:	f7ff fc2e 	bl	8001d7c <HAL_GetTick>
 8002520:	4602      	mov	r2, r0
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	2b02      	cmp	r3, #2
 8002528:	d901      	bls.n	800252e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800252a:	2303      	movs	r3, #3
 800252c:	e180      	b.n	8002830 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800252e:	4b1d      	ldr	r3, [pc, #116]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0302 	and.w	r3, r3, #2
 8002536:	2b00      	cmp	r3, #0
 8002538:	d1f0      	bne.n	800251c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 0308 	and.w	r3, r3, #8
 8002542:	2b00      	cmp	r3, #0
 8002544:	d03a      	beq.n	80025bc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	699b      	ldr	r3, [r3, #24]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d019      	beq.n	8002582 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800254e:	4b17      	ldr	r3, [pc, #92]	; (80025ac <HAL_RCC_OscConfig+0x274>)
 8002550:	2201      	movs	r2, #1
 8002552:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002554:	f7ff fc12 	bl	8001d7c <HAL_GetTick>
 8002558:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800255a:	e008      	b.n	800256e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800255c:	f7ff fc0e 	bl	8001d7c <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	2b02      	cmp	r3, #2
 8002568:	d901      	bls.n	800256e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e160      	b.n	8002830 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800256e:	4b0d      	ldr	r3, [pc, #52]	; (80025a4 <HAL_RCC_OscConfig+0x26c>)
 8002570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	2b00      	cmp	r3, #0
 8002578:	d0f0      	beq.n	800255c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800257a:	2001      	movs	r0, #1
 800257c:	f000 fad8 	bl	8002b30 <RCC_Delay>
 8002580:	e01c      	b.n	80025bc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002582:	4b0a      	ldr	r3, [pc, #40]	; (80025ac <HAL_RCC_OscConfig+0x274>)
 8002584:	2200      	movs	r2, #0
 8002586:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002588:	f7ff fbf8 	bl	8001d7c <HAL_GetTick>
 800258c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800258e:	e00f      	b.n	80025b0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002590:	f7ff fbf4 	bl	8001d7c <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	2b02      	cmp	r3, #2
 800259c:	d908      	bls.n	80025b0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e146      	b.n	8002830 <HAL_RCC_OscConfig+0x4f8>
 80025a2:	bf00      	nop
 80025a4:	40021000 	.word	0x40021000
 80025a8:	42420000 	.word	0x42420000
 80025ac:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025b0:	4b92      	ldr	r3, [pc, #584]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 80025b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b4:	f003 0302 	and.w	r3, r3, #2
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d1e9      	bne.n	8002590 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f003 0304 	and.w	r3, r3, #4
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	f000 80a6 	beq.w	8002716 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025ca:	2300      	movs	r3, #0
 80025cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025ce:	4b8b      	ldr	r3, [pc, #556]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 80025d0:	69db      	ldr	r3, [r3, #28]
 80025d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d10d      	bne.n	80025f6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025da:	4b88      	ldr	r3, [pc, #544]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 80025dc:	69db      	ldr	r3, [r3, #28]
 80025de:	4a87      	ldr	r2, [pc, #540]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 80025e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025e4:	61d3      	str	r3, [r2, #28]
 80025e6:	4b85      	ldr	r3, [pc, #532]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 80025e8:	69db      	ldr	r3, [r3, #28]
 80025ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ee:	60bb      	str	r3, [r7, #8]
 80025f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025f2:	2301      	movs	r3, #1
 80025f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025f6:	4b82      	ldr	r3, [pc, #520]	; (8002800 <HAL_RCC_OscConfig+0x4c8>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d118      	bne.n	8002634 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002602:	4b7f      	ldr	r3, [pc, #508]	; (8002800 <HAL_RCC_OscConfig+0x4c8>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a7e      	ldr	r2, [pc, #504]	; (8002800 <HAL_RCC_OscConfig+0x4c8>)
 8002608:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800260c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800260e:	f7ff fbb5 	bl	8001d7c <HAL_GetTick>
 8002612:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002614:	e008      	b.n	8002628 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002616:	f7ff fbb1 	bl	8001d7c <HAL_GetTick>
 800261a:	4602      	mov	r2, r0
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	2b64      	cmp	r3, #100	; 0x64
 8002622:	d901      	bls.n	8002628 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e103      	b.n	8002830 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002628:	4b75      	ldr	r3, [pc, #468]	; (8002800 <HAL_RCC_OscConfig+0x4c8>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002630:	2b00      	cmp	r3, #0
 8002632:	d0f0      	beq.n	8002616 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	2b01      	cmp	r3, #1
 800263a:	d106      	bne.n	800264a <HAL_RCC_OscConfig+0x312>
 800263c:	4b6f      	ldr	r3, [pc, #444]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 800263e:	6a1b      	ldr	r3, [r3, #32]
 8002640:	4a6e      	ldr	r2, [pc, #440]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 8002642:	f043 0301 	orr.w	r3, r3, #1
 8002646:	6213      	str	r3, [r2, #32]
 8002648:	e02d      	b.n	80026a6 <HAL_RCC_OscConfig+0x36e>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	68db      	ldr	r3, [r3, #12]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d10c      	bne.n	800266c <HAL_RCC_OscConfig+0x334>
 8002652:	4b6a      	ldr	r3, [pc, #424]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 8002654:	6a1b      	ldr	r3, [r3, #32]
 8002656:	4a69      	ldr	r2, [pc, #420]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 8002658:	f023 0301 	bic.w	r3, r3, #1
 800265c:	6213      	str	r3, [r2, #32]
 800265e:	4b67      	ldr	r3, [pc, #412]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 8002660:	6a1b      	ldr	r3, [r3, #32]
 8002662:	4a66      	ldr	r2, [pc, #408]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 8002664:	f023 0304 	bic.w	r3, r3, #4
 8002668:	6213      	str	r3, [r2, #32]
 800266a:	e01c      	b.n	80026a6 <HAL_RCC_OscConfig+0x36e>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	2b05      	cmp	r3, #5
 8002672:	d10c      	bne.n	800268e <HAL_RCC_OscConfig+0x356>
 8002674:	4b61      	ldr	r3, [pc, #388]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 8002676:	6a1b      	ldr	r3, [r3, #32]
 8002678:	4a60      	ldr	r2, [pc, #384]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 800267a:	f043 0304 	orr.w	r3, r3, #4
 800267e:	6213      	str	r3, [r2, #32]
 8002680:	4b5e      	ldr	r3, [pc, #376]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 8002682:	6a1b      	ldr	r3, [r3, #32]
 8002684:	4a5d      	ldr	r2, [pc, #372]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 8002686:	f043 0301 	orr.w	r3, r3, #1
 800268a:	6213      	str	r3, [r2, #32]
 800268c:	e00b      	b.n	80026a6 <HAL_RCC_OscConfig+0x36e>
 800268e:	4b5b      	ldr	r3, [pc, #364]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 8002690:	6a1b      	ldr	r3, [r3, #32]
 8002692:	4a5a      	ldr	r2, [pc, #360]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 8002694:	f023 0301 	bic.w	r3, r3, #1
 8002698:	6213      	str	r3, [r2, #32]
 800269a:	4b58      	ldr	r3, [pc, #352]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 800269c:	6a1b      	ldr	r3, [r3, #32]
 800269e:	4a57      	ldr	r2, [pc, #348]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 80026a0:	f023 0304 	bic.w	r3, r3, #4
 80026a4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d015      	beq.n	80026da <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026ae:	f7ff fb65 	bl	8001d7c <HAL_GetTick>
 80026b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026b4:	e00a      	b.n	80026cc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026b6:	f7ff fb61 	bl	8001d7c <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d901      	bls.n	80026cc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	e0b1      	b.n	8002830 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026cc:	4b4b      	ldr	r3, [pc, #300]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 80026ce:	6a1b      	ldr	r3, [r3, #32]
 80026d0:	f003 0302 	and.w	r3, r3, #2
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d0ee      	beq.n	80026b6 <HAL_RCC_OscConfig+0x37e>
 80026d8:	e014      	b.n	8002704 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026da:	f7ff fb4f 	bl	8001d7c <HAL_GetTick>
 80026de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026e0:	e00a      	b.n	80026f8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026e2:	f7ff fb4b 	bl	8001d7c <HAL_GetTick>
 80026e6:	4602      	mov	r2, r0
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d901      	bls.n	80026f8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80026f4:	2303      	movs	r3, #3
 80026f6:	e09b      	b.n	8002830 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026f8:	4b40      	ldr	r3, [pc, #256]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 80026fa:	6a1b      	ldr	r3, [r3, #32]
 80026fc:	f003 0302 	and.w	r3, r3, #2
 8002700:	2b00      	cmp	r3, #0
 8002702:	d1ee      	bne.n	80026e2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002704:	7dfb      	ldrb	r3, [r7, #23]
 8002706:	2b01      	cmp	r3, #1
 8002708:	d105      	bne.n	8002716 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800270a:	4b3c      	ldr	r3, [pc, #240]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 800270c:	69db      	ldr	r3, [r3, #28]
 800270e:	4a3b      	ldr	r2, [pc, #236]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 8002710:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002714:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	69db      	ldr	r3, [r3, #28]
 800271a:	2b00      	cmp	r3, #0
 800271c:	f000 8087 	beq.w	800282e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002720:	4b36      	ldr	r3, [pc, #216]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f003 030c 	and.w	r3, r3, #12
 8002728:	2b08      	cmp	r3, #8
 800272a:	d061      	beq.n	80027f0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	69db      	ldr	r3, [r3, #28]
 8002730:	2b02      	cmp	r3, #2
 8002732:	d146      	bne.n	80027c2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002734:	4b33      	ldr	r3, [pc, #204]	; (8002804 <HAL_RCC_OscConfig+0x4cc>)
 8002736:	2200      	movs	r2, #0
 8002738:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800273a:	f7ff fb1f 	bl	8001d7c <HAL_GetTick>
 800273e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002740:	e008      	b.n	8002754 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002742:	f7ff fb1b 	bl	8001d7c <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	2b02      	cmp	r3, #2
 800274e:	d901      	bls.n	8002754 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e06d      	b.n	8002830 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002754:	4b29      	ldr	r3, [pc, #164]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800275c:	2b00      	cmp	r3, #0
 800275e:	d1f0      	bne.n	8002742 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6a1b      	ldr	r3, [r3, #32]
 8002764:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002768:	d108      	bne.n	800277c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800276a:	4b24      	ldr	r3, [pc, #144]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	4921      	ldr	r1, [pc, #132]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 8002778:	4313      	orrs	r3, r2
 800277a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800277c:	4b1f      	ldr	r3, [pc, #124]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a19      	ldr	r1, [r3, #32]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800278c:	430b      	orrs	r3, r1
 800278e:	491b      	ldr	r1, [pc, #108]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 8002790:	4313      	orrs	r3, r2
 8002792:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002794:	4b1b      	ldr	r3, [pc, #108]	; (8002804 <HAL_RCC_OscConfig+0x4cc>)
 8002796:	2201      	movs	r2, #1
 8002798:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800279a:	f7ff faef 	bl	8001d7c <HAL_GetTick>
 800279e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027a0:	e008      	b.n	80027b4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027a2:	f7ff faeb 	bl	8001d7c <HAL_GetTick>
 80027a6:	4602      	mov	r2, r0
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	1ad3      	subs	r3, r2, r3
 80027ac:	2b02      	cmp	r3, #2
 80027ae:	d901      	bls.n	80027b4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80027b0:	2303      	movs	r3, #3
 80027b2:	e03d      	b.n	8002830 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027b4:	4b11      	ldr	r3, [pc, #68]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d0f0      	beq.n	80027a2 <HAL_RCC_OscConfig+0x46a>
 80027c0:	e035      	b.n	800282e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027c2:	4b10      	ldr	r3, [pc, #64]	; (8002804 <HAL_RCC_OscConfig+0x4cc>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c8:	f7ff fad8 	bl	8001d7c <HAL_GetTick>
 80027cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027ce:	e008      	b.n	80027e2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027d0:	f7ff fad4 	bl	8001d7c <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d901      	bls.n	80027e2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e026      	b.n	8002830 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027e2:	4b06      	ldr	r3, [pc, #24]	; (80027fc <HAL_RCC_OscConfig+0x4c4>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d1f0      	bne.n	80027d0 <HAL_RCC_OscConfig+0x498>
 80027ee:	e01e      	b.n	800282e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	69db      	ldr	r3, [r3, #28]
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d107      	bne.n	8002808 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	e019      	b.n	8002830 <HAL_RCC_OscConfig+0x4f8>
 80027fc:	40021000 	.word	0x40021000
 8002800:	40007000 	.word	0x40007000
 8002804:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002808:	4b0b      	ldr	r3, [pc, #44]	; (8002838 <HAL_RCC_OscConfig+0x500>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6a1b      	ldr	r3, [r3, #32]
 8002818:	429a      	cmp	r2, r3
 800281a:	d106      	bne.n	800282a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002826:	429a      	cmp	r2, r3
 8002828:	d001      	beq.n	800282e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e000      	b.n	8002830 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800282e:	2300      	movs	r3, #0
}
 8002830:	4618      	mov	r0, r3
 8002832:	3718      	adds	r7, #24
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	40021000 	.word	0x40021000

0800283c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d101      	bne.n	8002850 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e0d0      	b.n	80029f2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002850:	4b6a      	ldr	r3, [pc, #424]	; (80029fc <HAL_RCC_ClockConfig+0x1c0>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 0307 	and.w	r3, r3, #7
 8002858:	683a      	ldr	r2, [r7, #0]
 800285a:	429a      	cmp	r2, r3
 800285c:	d910      	bls.n	8002880 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800285e:	4b67      	ldr	r3, [pc, #412]	; (80029fc <HAL_RCC_ClockConfig+0x1c0>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f023 0207 	bic.w	r2, r3, #7
 8002866:	4965      	ldr	r1, [pc, #404]	; (80029fc <HAL_RCC_ClockConfig+0x1c0>)
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	4313      	orrs	r3, r2
 800286c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800286e:	4b63      	ldr	r3, [pc, #396]	; (80029fc <HAL_RCC_ClockConfig+0x1c0>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0307 	and.w	r3, r3, #7
 8002876:	683a      	ldr	r2, [r7, #0]
 8002878:	429a      	cmp	r2, r3
 800287a:	d001      	beq.n	8002880 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e0b8      	b.n	80029f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0302 	and.w	r3, r3, #2
 8002888:	2b00      	cmp	r3, #0
 800288a:	d020      	beq.n	80028ce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0304 	and.w	r3, r3, #4
 8002894:	2b00      	cmp	r3, #0
 8002896:	d005      	beq.n	80028a4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002898:	4b59      	ldr	r3, [pc, #356]	; (8002a00 <HAL_RCC_ClockConfig+0x1c4>)
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	4a58      	ldr	r2, [pc, #352]	; (8002a00 <HAL_RCC_ClockConfig+0x1c4>)
 800289e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80028a2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 0308 	and.w	r3, r3, #8
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d005      	beq.n	80028bc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028b0:	4b53      	ldr	r3, [pc, #332]	; (8002a00 <HAL_RCC_ClockConfig+0x1c4>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	4a52      	ldr	r2, [pc, #328]	; (8002a00 <HAL_RCC_ClockConfig+0x1c4>)
 80028b6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80028ba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028bc:	4b50      	ldr	r3, [pc, #320]	; (8002a00 <HAL_RCC_ClockConfig+0x1c4>)
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	494d      	ldr	r1, [pc, #308]	; (8002a00 <HAL_RCC_ClockConfig+0x1c4>)
 80028ca:	4313      	orrs	r3, r2
 80028cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d040      	beq.n	800295c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d107      	bne.n	80028f2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028e2:	4b47      	ldr	r3, [pc, #284]	; (8002a00 <HAL_RCC_ClockConfig+0x1c4>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d115      	bne.n	800291a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e07f      	b.n	80029f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d107      	bne.n	800290a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028fa:	4b41      	ldr	r3, [pc, #260]	; (8002a00 <HAL_RCC_ClockConfig+0x1c4>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d109      	bne.n	800291a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e073      	b.n	80029f2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800290a:	4b3d      	ldr	r3, [pc, #244]	; (8002a00 <HAL_RCC_ClockConfig+0x1c4>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0302 	and.w	r3, r3, #2
 8002912:	2b00      	cmp	r3, #0
 8002914:	d101      	bne.n	800291a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e06b      	b.n	80029f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800291a:	4b39      	ldr	r3, [pc, #228]	; (8002a00 <HAL_RCC_ClockConfig+0x1c4>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f023 0203 	bic.w	r2, r3, #3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	4936      	ldr	r1, [pc, #216]	; (8002a00 <HAL_RCC_ClockConfig+0x1c4>)
 8002928:	4313      	orrs	r3, r2
 800292a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800292c:	f7ff fa26 	bl	8001d7c <HAL_GetTick>
 8002930:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002932:	e00a      	b.n	800294a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002934:	f7ff fa22 	bl	8001d7c <HAL_GetTick>
 8002938:	4602      	mov	r2, r0
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002942:	4293      	cmp	r3, r2
 8002944:	d901      	bls.n	800294a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e053      	b.n	80029f2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800294a:	4b2d      	ldr	r3, [pc, #180]	; (8002a00 <HAL_RCC_ClockConfig+0x1c4>)
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	f003 020c 	and.w	r2, r3, #12
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	429a      	cmp	r2, r3
 800295a:	d1eb      	bne.n	8002934 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800295c:	4b27      	ldr	r3, [pc, #156]	; (80029fc <HAL_RCC_ClockConfig+0x1c0>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 0307 	and.w	r3, r3, #7
 8002964:	683a      	ldr	r2, [r7, #0]
 8002966:	429a      	cmp	r2, r3
 8002968:	d210      	bcs.n	800298c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800296a:	4b24      	ldr	r3, [pc, #144]	; (80029fc <HAL_RCC_ClockConfig+0x1c0>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f023 0207 	bic.w	r2, r3, #7
 8002972:	4922      	ldr	r1, [pc, #136]	; (80029fc <HAL_RCC_ClockConfig+0x1c0>)
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	4313      	orrs	r3, r2
 8002978:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800297a:	4b20      	ldr	r3, [pc, #128]	; (80029fc <HAL_RCC_ClockConfig+0x1c0>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 0307 	and.w	r3, r3, #7
 8002982:	683a      	ldr	r2, [r7, #0]
 8002984:	429a      	cmp	r2, r3
 8002986:	d001      	beq.n	800298c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	e032      	b.n	80029f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 0304 	and.w	r3, r3, #4
 8002994:	2b00      	cmp	r3, #0
 8002996:	d008      	beq.n	80029aa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002998:	4b19      	ldr	r3, [pc, #100]	; (8002a00 <HAL_RCC_ClockConfig+0x1c4>)
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	4916      	ldr	r1, [pc, #88]	; (8002a00 <HAL_RCC_ClockConfig+0x1c4>)
 80029a6:	4313      	orrs	r3, r2
 80029a8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0308 	and.w	r3, r3, #8
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d009      	beq.n	80029ca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80029b6:	4b12      	ldr	r3, [pc, #72]	; (8002a00 <HAL_RCC_ClockConfig+0x1c4>)
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	691b      	ldr	r3, [r3, #16]
 80029c2:	00db      	lsls	r3, r3, #3
 80029c4:	490e      	ldr	r1, [pc, #56]	; (8002a00 <HAL_RCC_ClockConfig+0x1c4>)
 80029c6:	4313      	orrs	r3, r2
 80029c8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80029ca:	f000 f821 	bl	8002a10 <HAL_RCC_GetSysClockFreq>
 80029ce:	4602      	mov	r2, r0
 80029d0:	4b0b      	ldr	r3, [pc, #44]	; (8002a00 <HAL_RCC_ClockConfig+0x1c4>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	091b      	lsrs	r3, r3, #4
 80029d6:	f003 030f 	and.w	r3, r3, #15
 80029da:	490a      	ldr	r1, [pc, #40]	; (8002a04 <HAL_RCC_ClockConfig+0x1c8>)
 80029dc:	5ccb      	ldrb	r3, [r1, r3]
 80029de:	fa22 f303 	lsr.w	r3, r2, r3
 80029e2:	4a09      	ldr	r2, [pc, #36]	; (8002a08 <HAL_RCC_ClockConfig+0x1cc>)
 80029e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80029e6:	4b09      	ldr	r3, [pc, #36]	; (8002a0c <HAL_RCC_ClockConfig+0x1d0>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7ff f984 	bl	8001cf8 <HAL_InitTick>

  return HAL_OK;
 80029f0:	2300      	movs	r3, #0
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3710      	adds	r7, #16
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	40022000 	.word	0x40022000
 8002a00:	40021000 	.word	0x40021000
 8002a04:	08004920 	.word	0x08004920
 8002a08:	20000010 	.word	0x20000010
 8002a0c:	20000014 	.word	0x20000014

08002a10 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a10:	b490      	push	{r4, r7}
 8002a12:	b08a      	sub	sp, #40	; 0x28
 8002a14:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002a16:	4b29      	ldr	r3, [pc, #164]	; (8002abc <HAL_RCC_GetSysClockFreq+0xac>)
 8002a18:	1d3c      	adds	r4, r7, #4
 8002a1a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a1c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002a20:	f240 2301 	movw	r3, #513	; 0x201
 8002a24:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002a26:	2300      	movs	r3, #0
 8002a28:	61fb      	str	r3, [r7, #28]
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	61bb      	str	r3, [r7, #24]
 8002a2e:	2300      	movs	r3, #0
 8002a30:	627b      	str	r3, [r7, #36]	; 0x24
 8002a32:	2300      	movs	r3, #0
 8002a34:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002a36:	2300      	movs	r3, #0
 8002a38:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002a3a:	4b21      	ldr	r3, [pc, #132]	; (8002ac0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	f003 030c 	and.w	r3, r3, #12
 8002a46:	2b04      	cmp	r3, #4
 8002a48:	d002      	beq.n	8002a50 <HAL_RCC_GetSysClockFreq+0x40>
 8002a4a:	2b08      	cmp	r3, #8
 8002a4c:	d003      	beq.n	8002a56 <HAL_RCC_GetSysClockFreq+0x46>
 8002a4e:	e02b      	b.n	8002aa8 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a50:	4b1c      	ldr	r3, [pc, #112]	; (8002ac4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002a52:	623b      	str	r3, [r7, #32]
      break;
 8002a54:	e02b      	b.n	8002aae <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	0c9b      	lsrs	r3, r3, #18
 8002a5a:	f003 030f 	and.w	r3, r3, #15
 8002a5e:	3328      	adds	r3, #40	; 0x28
 8002a60:	443b      	add	r3, r7
 8002a62:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002a66:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d012      	beq.n	8002a98 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002a72:	4b13      	ldr	r3, [pc, #76]	; (8002ac0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	0c5b      	lsrs	r3, r3, #17
 8002a78:	f003 0301 	and.w	r3, r3, #1
 8002a7c:	3328      	adds	r3, #40	; 0x28
 8002a7e:	443b      	add	r3, r7
 8002a80:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002a84:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	4a0e      	ldr	r2, [pc, #56]	; (8002ac4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002a8a:	fb03 f202 	mul.w	r2, r3, r2
 8002a8e:	69bb      	ldr	r3, [r7, #24]
 8002a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a94:	627b      	str	r3, [r7, #36]	; 0x24
 8002a96:	e004      	b.n	8002aa2 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	4a0b      	ldr	r2, [pc, #44]	; (8002ac8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a9c:	fb02 f303 	mul.w	r3, r2, r3
 8002aa0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa4:	623b      	str	r3, [r7, #32]
      break;
 8002aa6:	e002      	b.n	8002aae <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002aa8:	4b06      	ldr	r3, [pc, #24]	; (8002ac4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002aaa:	623b      	str	r3, [r7, #32]
      break;
 8002aac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002aae:	6a3b      	ldr	r3, [r7, #32]
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3728      	adds	r7, #40	; 0x28
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bc90      	pop	{r4, r7}
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	08004900 	.word	0x08004900
 8002ac0:	40021000 	.word	0x40021000
 8002ac4:	007a1200 	.word	0x007a1200
 8002ac8:	003d0900 	.word	0x003d0900

08002acc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002acc:	b480      	push	{r7}
 8002ace:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ad0:	4b02      	ldr	r3, [pc, #8]	; (8002adc <HAL_RCC_GetHCLKFreq+0x10>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bc80      	pop	{r7}
 8002ada:	4770      	bx	lr
 8002adc:	20000010 	.word	0x20000010

08002ae0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ae4:	f7ff fff2 	bl	8002acc <HAL_RCC_GetHCLKFreq>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	4b05      	ldr	r3, [pc, #20]	; (8002b00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	0a1b      	lsrs	r3, r3, #8
 8002af0:	f003 0307 	and.w	r3, r3, #7
 8002af4:	4903      	ldr	r1, [pc, #12]	; (8002b04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002af6:	5ccb      	ldrb	r3, [r1, r3]
 8002af8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	40021000 	.word	0x40021000
 8002b04:	08004930 	.word	0x08004930

08002b08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b0c:	f7ff ffde 	bl	8002acc <HAL_RCC_GetHCLKFreq>
 8002b10:	4602      	mov	r2, r0
 8002b12:	4b05      	ldr	r3, [pc, #20]	; (8002b28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	0adb      	lsrs	r3, r3, #11
 8002b18:	f003 0307 	and.w	r3, r3, #7
 8002b1c:	4903      	ldr	r1, [pc, #12]	; (8002b2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b1e:	5ccb      	ldrb	r3, [r1, r3]
 8002b20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	40021000 	.word	0x40021000
 8002b2c:	08004930 	.word	0x08004930

08002b30 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b085      	sub	sp, #20
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002b38:	4b0a      	ldr	r3, [pc, #40]	; (8002b64 <RCC_Delay+0x34>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a0a      	ldr	r2, [pc, #40]	; (8002b68 <RCC_Delay+0x38>)
 8002b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b42:	0a5b      	lsrs	r3, r3, #9
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	fb02 f303 	mul.w	r3, r2, r3
 8002b4a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002b4c:	bf00      	nop
  }
  while (Delay --);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	1e5a      	subs	r2, r3, #1
 8002b52:	60fa      	str	r2, [r7, #12]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d1f9      	bne.n	8002b4c <RCC_Delay+0x1c>
}
 8002b58:	bf00      	nop
 8002b5a:	bf00      	nop
 8002b5c:	3714      	adds	r7, #20
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bc80      	pop	{r7}
 8002b62:	4770      	bx	lr
 8002b64:	20000010 	.word	0x20000010
 8002b68:	10624dd3 	.word	0x10624dd3

08002b6c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d101      	bne.n	8002b7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e076      	b.n	8002c6c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d108      	bne.n	8002b98 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002b8e:	d009      	beq.n	8002ba4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2200      	movs	r2, #0
 8002b94:	61da      	str	r2, [r3, #28]
 8002b96:	e005      	b.n	8002ba4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d106      	bne.n	8002bc4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	f7fe ff66 	bl	8001a90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2202      	movs	r2, #2
 8002bc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002bda:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002bec:	431a      	orrs	r2, r3
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002bf6:	431a      	orrs	r2, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	691b      	ldr	r3, [r3, #16]
 8002bfc:	f003 0302 	and.w	r3, r3, #2
 8002c00:	431a      	orrs	r2, r3
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	695b      	ldr	r3, [r3, #20]
 8002c06:	f003 0301 	and.w	r3, r3, #1
 8002c0a:	431a      	orrs	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	699b      	ldr	r3, [r3, #24]
 8002c10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c14:	431a      	orrs	r2, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	69db      	ldr	r3, [r3, #28]
 8002c1a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002c1e:	431a      	orrs	r2, r3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a1b      	ldr	r3, [r3, #32]
 8002c24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c28:	ea42 0103 	orr.w	r1, r2, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c30:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	699b      	ldr	r3, [r3, #24]
 8002c40:	0c1a      	lsrs	r2, r3, #16
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f002 0204 	and.w	r2, r2, #4
 8002c4a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	69da      	ldr	r2, [r3, #28]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c5a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2201      	movs	r2, #1
 8002c66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002c6a:	2300      	movs	r3, #0
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3708      	adds	r7, #8
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b088      	sub	sp, #32
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	60f8      	str	r0, [r7, #12]
 8002c7c:	60b9      	str	r1, [r7, #8]
 8002c7e:	603b      	str	r3, [r7, #0]
 8002c80:	4613      	mov	r3, r2
 8002c82:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002c84:	2300      	movs	r3, #0
 8002c86:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d101      	bne.n	8002c96 <HAL_SPI_Transmit+0x22>
 8002c92:	2302      	movs	r3, #2
 8002c94:	e126      	b.n	8002ee4 <HAL_SPI_Transmit+0x270>
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002c9e:	f7ff f86d 	bl	8001d7c <HAL_GetTick>
 8002ca2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002ca4:	88fb      	ldrh	r3, [r7, #6]
 8002ca6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d002      	beq.n	8002cba <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002cb4:	2302      	movs	r3, #2
 8002cb6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002cb8:	e10b      	b.n	8002ed2 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d002      	beq.n	8002cc6 <HAL_SPI_Transmit+0x52>
 8002cc0:	88fb      	ldrh	r3, [r7, #6]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d102      	bne.n	8002ccc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002cca:	e102      	b.n	8002ed2 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2203      	movs	r2, #3
 8002cd0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	68ba      	ldr	r2, [r7, #8]
 8002cde:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	88fa      	ldrh	r2, [r7, #6]
 8002ce4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	88fa      	ldrh	r2, [r7, #6]
 8002cea:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2200      	movs	r2, #0
 8002d02:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2200      	movs	r2, #0
 8002d08:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d12:	d10f      	bne.n	8002d34 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d22:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d32:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d3e:	2b40      	cmp	r3, #64	; 0x40
 8002d40:	d007      	beq.n	8002d52 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d50:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d5a:	d14b      	bne.n	8002df4 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d002      	beq.n	8002d6a <HAL_SPI_Transmit+0xf6>
 8002d64:	8afb      	ldrh	r3, [r7, #22]
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d13e      	bne.n	8002de8 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6e:	881a      	ldrh	r2, [r3, #0]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7a:	1c9a      	adds	r2, r3, #2
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	3b01      	subs	r3, #1
 8002d88:	b29a      	uxth	r2, r3
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002d8e:	e02b      	b.n	8002de8 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f003 0302 	and.w	r3, r3, #2
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d112      	bne.n	8002dc4 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da2:	881a      	ldrh	r2, [r3, #0]
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dae:	1c9a      	adds	r2, r3, #2
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002db8:	b29b      	uxth	r3, r3
 8002dba:	3b01      	subs	r3, #1
 8002dbc:	b29a      	uxth	r2, r3
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	86da      	strh	r2, [r3, #54]	; 0x36
 8002dc2:	e011      	b.n	8002de8 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002dc4:	f7fe ffda 	bl	8001d7c <HAL_GetTick>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	683a      	ldr	r2, [r7, #0]
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d803      	bhi.n	8002ddc <HAL_SPI_Transmit+0x168>
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dda:	d102      	bne.n	8002de2 <HAL_SPI_Transmit+0x16e>
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d102      	bne.n	8002de8 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002de6:	e074      	b.n	8002ed2 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d1ce      	bne.n	8002d90 <HAL_SPI_Transmit+0x11c>
 8002df2:	e04c      	b.n	8002e8e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d002      	beq.n	8002e02 <HAL_SPI_Transmit+0x18e>
 8002dfc:	8afb      	ldrh	r3, [r7, #22]
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d140      	bne.n	8002e84 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	330c      	adds	r3, #12
 8002e0c:	7812      	ldrb	r2, [r2, #0]
 8002e0e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e14:	1c5a      	adds	r2, r3, #1
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	3b01      	subs	r3, #1
 8002e22:	b29a      	uxth	r2, r3
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002e28:	e02c      	b.n	8002e84 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f003 0302 	and.w	r3, r3, #2
 8002e34:	2b02      	cmp	r3, #2
 8002e36:	d113      	bne.n	8002e60 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	330c      	adds	r3, #12
 8002e42:	7812      	ldrb	r2, [r2, #0]
 8002e44:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4a:	1c5a      	adds	r2, r3, #1
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	3b01      	subs	r3, #1
 8002e58:	b29a      	uxth	r2, r3
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	86da      	strh	r2, [r3, #54]	; 0x36
 8002e5e:	e011      	b.n	8002e84 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e60:	f7fe ff8c 	bl	8001d7c <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	69bb      	ldr	r3, [r7, #24]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	683a      	ldr	r2, [r7, #0]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d803      	bhi.n	8002e78 <HAL_SPI_Transmit+0x204>
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e76:	d102      	bne.n	8002e7e <HAL_SPI_Transmit+0x20a>
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d102      	bne.n	8002e84 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002e82:	e026      	b.n	8002ed2 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d1cd      	bne.n	8002e2a <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e8e:	69ba      	ldr	r2, [r7, #24]
 8002e90:	6839      	ldr	r1, [r7, #0]
 8002e92:	68f8      	ldr	r0, [r7, #12]
 8002e94:	f000 fbb8 	bl	8003608 <SPI_EndRxTxTransaction>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d002      	beq.n	8002ea4 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2220      	movs	r2, #32
 8002ea2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d10a      	bne.n	8002ec2 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002eac:	2300      	movs	r3, #0
 8002eae:	613b      	str	r3, [r7, #16]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	613b      	str	r3, [r7, #16]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	613b      	str	r3, [r7, #16]
 8002ec0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d002      	beq.n	8002ed0 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	77fb      	strb	r3, [r7, #31]
 8002ece:	e000      	b.n	8002ed2 <HAL_SPI_Transmit+0x25e>
  }

error:
 8002ed0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002ee2:	7ffb      	ldrb	r3, [r7, #31]
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3720      	adds	r7, #32
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}

08002eec <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b088      	sub	sp, #32
 8002ef0:	af02      	add	r7, sp, #8
 8002ef2:	60f8      	str	r0, [r7, #12]
 8002ef4:	60b9      	str	r1, [r7, #8]
 8002ef6:	603b      	str	r3, [r7, #0]
 8002ef8:	4613      	mov	r3, r2
 8002efa:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002efc:	2300      	movs	r3, #0
 8002efe:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f08:	d112      	bne.n	8002f30 <HAL_SPI_Receive+0x44>
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d10e      	bne.n	8002f30 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2204      	movs	r2, #4
 8002f16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002f1a:	88fa      	ldrh	r2, [r7, #6]
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	9300      	str	r3, [sp, #0]
 8002f20:	4613      	mov	r3, r2
 8002f22:	68ba      	ldr	r2, [r7, #8]
 8002f24:	68b9      	ldr	r1, [r7, #8]
 8002f26:	68f8      	ldr	r0, [r7, #12]
 8002f28:	f000 f8f1 	bl	800310e <HAL_SPI_TransmitReceive>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	e0ea      	b.n	8003106 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d101      	bne.n	8002f3e <HAL_SPI_Receive+0x52>
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	e0e3      	b.n	8003106 <HAL_SPI_Receive+0x21a>
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2201      	movs	r2, #1
 8002f42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002f46:	f7fe ff19 	bl	8001d7c <HAL_GetTick>
 8002f4a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d002      	beq.n	8002f5e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8002f58:	2302      	movs	r3, #2
 8002f5a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002f5c:	e0ca      	b.n	80030f4 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d002      	beq.n	8002f6a <HAL_SPI_Receive+0x7e>
 8002f64:	88fb      	ldrh	r3, [r7, #6]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d102      	bne.n	8002f70 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002f6e:	e0c1      	b.n	80030f4 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2204      	movs	r2, #4
 8002f74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	68ba      	ldr	r2, [r7, #8]
 8002f82:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	88fa      	ldrh	r2, [r7, #6]
 8002f88:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	88fa      	ldrh	r2, [r7, #6]
 8002f8e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2200      	movs	r2, #0
 8002f94:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2200      	movs	r2, #0
 8002fac:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002fb6:	d10f      	bne.n	8002fd8 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002fc6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002fd6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fe2:	2b40      	cmp	r3, #64	; 0x40
 8002fe4:	d007      	beq.n	8002ff6 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ff4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d162      	bne.n	80030c4 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002ffe:	e02e      	b.n	800305e <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f003 0301 	and.w	r3, r3, #1
 800300a:	2b01      	cmp	r3, #1
 800300c:	d115      	bne.n	800303a <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f103 020c 	add.w	r2, r3, #12
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800301a:	7812      	ldrb	r2, [r2, #0]
 800301c:	b2d2      	uxtb	r2, r2
 800301e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003024:	1c5a      	adds	r2, r3, #1
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800302e:	b29b      	uxth	r3, r3
 8003030:	3b01      	subs	r3, #1
 8003032:	b29a      	uxth	r2, r3
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003038:	e011      	b.n	800305e <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800303a:	f7fe fe9f 	bl	8001d7c <HAL_GetTick>
 800303e:	4602      	mov	r2, r0
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	1ad3      	subs	r3, r2, r3
 8003044:	683a      	ldr	r2, [r7, #0]
 8003046:	429a      	cmp	r2, r3
 8003048:	d803      	bhi.n	8003052 <HAL_SPI_Receive+0x166>
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003050:	d102      	bne.n	8003058 <HAL_SPI_Receive+0x16c>
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d102      	bne.n	800305e <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8003058:	2303      	movs	r3, #3
 800305a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800305c:	e04a      	b.n	80030f4 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003062:	b29b      	uxth	r3, r3
 8003064:	2b00      	cmp	r3, #0
 8003066:	d1cb      	bne.n	8003000 <HAL_SPI_Receive+0x114>
 8003068:	e031      	b.n	80030ce <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	f003 0301 	and.w	r3, r3, #1
 8003074:	2b01      	cmp	r3, #1
 8003076:	d113      	bne.n	80030a0 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	68da      	ldr	r2, [r3, #12]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003082:	b292      	uxth	r2, r2
 8003084:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800308a:	1c9a      	adds	r2, r3, #2
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003094:	b29b      	uxth	r3, r3
 8003096:	3b01      	subs	r3, #1
 8003098:	b29a      	uxth	r2, r3
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800309e:	e011      	b.n	80030c4 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80030a0:	f7fe fe6c 	bl	8001d7c <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	683a      	ldr	r2, [r7, #0]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d803      	bhi.n	80030b8 <HAL_SPI_Receive+0x1cc>
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030b6:	d102      	bne.n	80030be <HAL_SPI_Receive+0x1d2>
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d102      	bne.n	80030c4 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80030be:	2303      	movs	r3, #3
 80030c0:	75fb      	strb	r3, [r7, #23]
          goto error;
 80030c2:	e017      	b.n	80030f4 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d1cd      	bne.n	800306a <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80030ce:	693a      	ldr	r2, [r7, #16]
 80030d0:	6839      	ldr	r1, [r7, #0]
 80030d2:	68f8      	ldr	r0, [r7, #12]
 80030d4:	f000 fa46 	bl	8003564 <SPI_EndRxTransaction>
 80030d8:	4603      	mov	r3, r0
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d002      	beq.n	80030e4 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2220      	movs	r2, #32
 80030e2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d002      	beq.n	80030f2 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	75fb      	strb	r3, [r7, #23]
 80030f0:	e000      	b.n	80030f4 <HAL_SPI_Receive+0x208>
  }

error :
 80030f2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2200      	movs	r2, #0
 8003100:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003104:	7dfb      	ldrb	r3, [r7, #23]
}
 8003106:	4618      	mov	r0, r3
 8003108:	3718      	adds	r7, #24
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}

0800310e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800310e:	b580      	push	{r7, lr}
 8003110:	b08c      	sub	sp, #48	; 0x30
 8003112:	af00      	add	r7, sp, #0
 8003114:	60f8      	str	r0, [r7, #12]
 8003116:	60b9      	str	r1, [r7, #8]
 8003118:	607a      	str	r2, [r7, #4]
 800311a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800311c:	2301      	movs	r3, #1
 800311e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003120:	2300      	movs	r3, #0
 8003122:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800312c:	2b01      	cmp	r3, #1
 800312e:	d101      	bne.n	8003134 <HAL_SPI_TransmitReceive+0x26>
 8003130:	2302      	movs	r3, #2
 8003132:	e18a      	b.n	800344a <HAL_SPI_TransmitReceive+0x33c>
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2201      	movs	r2, #1
 8003138:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800313c:	f7fe fe1e 	bl	8001d7c <HAL_GetTick>
 8003140:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003148:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003152:	887b      	ldrh	r3, [r7, #2]
 8003154:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003156:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800315a:	2b01      	cmp	r3, #1
 800315c:	d00f      	beq.n	800317e <HAL_SPI_TransmitReceive+0x70>
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003164:	d107      	bne.n	8003176 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d103      	bne.n	8003176 <HAL_SPI_TransmitReceive+0x68>
 800316e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003172:	2b04      	cmp	r3, #4
 8003174:	d003      	beq.n	800317e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003176:	2302      	movs	r3, #2
 8003178:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800317c:	e15b      	b.n	8003436 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d005      	beq.n	8003190 <HAL_SPI_TransmitReceive+0x82>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d002      	beq.n	8003190 <HAL_SPI_TransmitReceive+0x82>
 800318a:	887b      	ldrh	r3, [r7, #2]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d103      	bne.n	8003198 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003196:	e14e      	b.n	8003436 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	2b04      	cmp	r3, #4
 80031a2:	d003      	beq.n	80031ac <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2205      	movs	r2, #5
 80031a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2200      	movs	r2, #0
 80031b0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	687a      	ldr	r2, [r7, #4]
 80031b6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	887a      	ldrh	r2, [r7, #2]
 80031bc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	887a      	ldrh	r2, [r7, #2]
 80031c2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	68ba      	ldr	r2, [r7, #8]
 80031c8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	887a      	ldrh	r2, [r7, #2]
 80031ce:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	887a      	ldrh	r2, [r7, #2]
 80031d4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2200      	movs	r2, #0
 80031da:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2200      	movs	r2, #0
 80031e0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031ec:	2b40      	cmp	r3, #64	; 0x40
 80031ee:	d007      	beq.n	8003200 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80031fe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003208:	d178      	bne.n	80032fc <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d002      	beq.n	8003218 <HAL_SPI_TransmitReceive+0x10a>
 8003212:	8b7b      	ldrh	r3, [r7, #26]
 8003214:	2b01      	cmp	r3, #1
 8003216:	d166      	bne.n	80032e6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800321c:	881a      	ldrh	r2, [r3, #0]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003228:	1c9a      	adds	r2, r3, #2
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003232:	b29b      	uxth	r3, r3
 8003234:	3b01      	subs	r3, #1
 8003236:	b29a      	uxth	r2, r3
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800323c:	e053      	b.n	80032e6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	f003 0302 	and.w	r3, r3, #2
 8003248:	2b02      	cmp	r3, #2
 800324a:	d11b      	bne.n	8003284 <HAL_SPI_TransmitReceive+0x176>
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003250:	b29b      	uxth	r3, r3
 8003252:	2b00      	cmp	r3, #0
 8003254:	d016      	beq.n	8003284 <HAL_SPI_TransmitReceive+0x176>
 8003256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003258:	2b01      	cmp	r3, #1
 800325a:	d113      	bne.n	8003284 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003260:	881a      	ldrh	r2, [r3, #0]
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326c:	1c9a      	adds	r2, r3, #2
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003276:	b29b      	uxth	r3, r3
 8003278:	3b01      	subs	r3, #1
 800327a:	b29a      	uxth	r2, r3
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003280:	2300      	movs	r3, #0
 8003282:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	f003 0301 	and.w	r3, r3, #1
 800328e:	2b01      	cmp	r3, #1
 8003290:	d119      	bne.n	80032c6 <HAL_SPI_TransmitReceive+0x1b8>
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003296:	b29b      	uxth	r3, r3
 8003298:	2b00      	cmp	r3, #0
 800329a:	d014      	beq.n	80032c6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	68da      	ldr	r2, [r3, #12]
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032a6:	b292      	uxth	r2, r2
 80032a8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032ae:	1c9a      	adds	r2, r3, #2
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032b8:	b29b      	uxth	r3, r3
 80032ba:	3b01      	subs	r3, #1
 80032bc:	b29a      	uxth	r2, r3
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80032c2:	2301      	movs	r3, #1
 80032c4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80032c6:	f7fe fd59 	bl	8001d7c <HAL_GetTick>
 80032ca:	4602      	mov	r2, r0
 80032cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d807      	bhi.n	80032e6 <HAL_SPI_TransmitReceive+0x1d8>
 80032d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032dc:	d003      	beq.n	80032e6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80032de:	2303      	movs	r3, #3
 80032e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80032e4:	e0a7      	b.n	8003436 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d1a6      	bne.n	800323e <HAL_SPI_TransmitReceive+0x130>
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d1a1      	bne.n	800323e <HAL_SPI_TransmitReceive+0x130>
 80032fa:	e07c      	b.n	80033f6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d002      	beq.n	800330a <HAL_SPI_TransmitReceive+0x1fc>
 8003304:	8b7b      	ldrh	r3, [r7, #26]
 8003306:	2b01      	cmp	r3, #1
 8003308:	d16b      	bne.n	80033e2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	330c      	adds	r3, #12
 8003314:	7812      	ldrb	r2, [r2, #0]
 8003316:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800331c:	1c5a      	adds	r2, r3, #1
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003326:	b29b      	uxth	r3, r3
 8003328:	3b01      	subs	r3, #1
 800332a:	b29a      	uxth	r2, r3
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003330:	e057      	b.n	80033e2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	f003 0302 	and.w	r3, r3, #2
 800333c:	2b02      	cmp	r3, #2
 800333e:	d11c      	bne.n	800337a <HAL_SPI_TransmitReceive+0x26c>
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003344:	b29b      	uxth	r3, r3
 8003346:	2b00      	cmp	r3, #0
 8003348:	d017      	beq.n	800337a <HAL_SPI_TransmitReceive+0x26c>
 800334a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800334c:	2b01      	cmp	r3, #1
 800334e:	d114      	bne.n	800337a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	330c      	adds	r3, #12
 800335a:	7812      	ldrb	r2, [r2, #0]
 800335c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003362:	1c5a      	adds	r2, r3, #1
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800336c:	b29b      	uxth	r3, r3
 800336e:	3b01      	subs	r3, #1
 8003370:	b29a      	uxth	r2, r3
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003376:	2300      	movs	r3, #0
 8003378:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	f003 0301 	and.w	r3, r3, #1
 8003384:	2b01      	cmp	r3, #1
 8003386:	d119      	bne.n	80033bc <HAL_SPI_TransmitReceive+0x2ae>
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800338c:	b29b      	uxth	r3, r3
 800338e:	2b00      	cmp	r3, #0
 8003390:	d014      	beq.n	80033bc <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	68da      	ldr	r2, [r3, #12]
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800339c:	b2d2      	uxtb	r2, r2
 800339e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033a4:	1c5a      	adds	r2, r3, #1
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	3b01      	subs	r3, #1
 80033b2:	b29a      	uxth	r2, r3
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80033b8:	2301      	movs	r3, #1
 80033ba:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80033bc:	f7fe fcde 	bl	8001d7c <HAL_GetTick>
 80033c0:	4602      	mov	r2, r0
 80033c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d803      	bhi.n	80033d4 <HAL_SPI_TransmitReceive+0x2c6>
 80033cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033d2:	d102      	bne.n	80033da <HAL_SPI_TransmitReceive+0x2cc>
 80033d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d103      	bne.n	80033e2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80033e0:	e029      	b.n	8003436 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d1a2      	bne.n	8003332 <HAL_SPI_TransmitReceive+0x224>
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d19d      	bne.n	8003332 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80033f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033f8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80033fa:	68f8      	ldr	r0, [r7, #12]
 80033fc:	f000 f904 	bl	8003608 <SPI_EndRxTxTransaction>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d006      	beq.n	8003414 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2220      	movs	r2, #32
 8003410:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003412:	e010      	b.n	8003436 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d10b      	bne.n	8003434 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800341c:	2300      	movs	r3, #0
 800341e:	617b      	str	r3, [r7, #20]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	68db      	ldr	r3, [r3, #12]
 8003426:	617b      	str	r3, [r7, #20]
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	617b      	str	r3, [r7, #20]
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	e000      	b.n	8003436 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003434:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2201      	movs	r2, #1
 800343a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2200      	movs	r2, #0
 8003442:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003446:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800344a:	4618      	mov	r0, r3
 800344c:	3730      	adds	r7, #48	; 0x30
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
	...

08003454 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b088      	sub	sp, #32
 8003458:	af00      	add	r7, sp, #0
 800345a:	60f8      	str	r0, [r7, #12]
 800345c:	60b9      	str	r1, [r7, #8]
 800345e:	603b      	str	r3, [r7, #0]
 8003460:	4613      	mov	r3, r2
 8003462:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003464:	f7fe fc8a 	bl	8001d7c <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800346c:	1a9b      	subs	r3, r3, r2
 800346e:	683a      	ldr	r2, [r7, #0]
 8003470:	4413      	add	r3, r2
 8003472:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003474:	f7fe fc82 	bl	8001d7c <HAL_GetTick>
 8003478:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800347a:	4b39      	ldr	r3, [pc, #228]	; (8003560 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	015b      	lsls	r3, r3, #5
 8003480:	0d1b      	lsrs	r3, r3, #20
 8003482:	69fa      	ldr	r2, [r7, #28]
 8003484:	fb02 f303 	mul.w	r3, r2, r3
 8003488:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800348a:	e054      	b.n	8003536 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003492:	d050      	beq.n	8003536 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003494:	f7fe fc72 	bl	8001d7c <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	69bb      	ldr	r3, [r7, #24]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	69fa      	ldr	r2, [r7, #28]
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d902      	bls.n	80034aa <SPI_WaitFlagStateUntilTimeout+0x56>
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d13d      	bne.n	8003526 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	685a      	ldr	r2, [r3, #4]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80034b8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80034c2:	d111      	bne.n	80034e8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034cc:	d004      	beq.n	80034d8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034d6:	d107      	bne.n	80034e8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034e6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034f0:	d10f      	bne.n	8003512 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003500:	601a      	str	r2, [r3, #0]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003510:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2201      	movs	r2, #1
 8003516:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2200      	movs	r2, #0
 800351e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e017      	b.n	8003556 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d101      	bne.n	8003530 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800352c:	2300      	movs	r3, #0
 800352e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	3b01      	subs	r3, #1
 8003534:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	689a      	ldr	r2, [r3, #8]
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	4013      	ands	r3, r2
 8003540:	68ba      	ldr	r2, [r7, #8]
 8003542:	429a      	cmp	r2, r3
 8003544:	bf0c      	ite	eq
 8003546:	2301      	moveq	r3, #1
 8003548:	2300      	movne	r3, #0
 800354a:	b2db      	uxtb	r3, r3
 800354c:	461a      	mov	r2, r3
 800354e:	79fb      	ldrb	r3, [r7, #7]
 8003550:	429a      	cmp	r2, r3
 8003552:	d19b      	bne.n	800348c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003554:	2300      	movs	r3, #0
}
 8003556:	4618      	mov	r0, r3
 8003558:	3720      	adds	r7, #32
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	20000010 	.word	0x20000010

08003564 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b086      	sub	sp, #24
 8003568:	af02      	add	r7, sp, #8
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003578:	d111      	bne.n	800359e <SPI_EndRxTransaction+0x3a>
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003582:	d004      	beq.n	800358e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800358c:	d107      	bne.n	800359e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800359c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80035a6:	d117      	bne.n	80035d8 <SPI_EndRxTransaction+0x74>
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035b0:	d112      	bne.n	80035d8 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	9300      	str	r3, [sp, #0]
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	2200      	movs	r2, #0
 80035ba:	2101      	movs	r1, #1
 80035bc:	68f8      	ldr	r0, [r7, #12]
 80035be:	f7ff ff49 	bl	8003454 <SPI_WaitFlagStateUntilTimeout>
 80035c2:	4603      	mov	r3, r0
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d01a      	beq.n	80035fe <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035cc:	f043 0220 	orr.w	r2, r3, #32
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80035d4:	2303      	movs	r3, #3
 80035d6:	e013      	b.n	8003600 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	9300      	str	r3, [sp, #0]
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	2200      	movs	r2, #0
 80035e0:	2180      	movs	r1, #128	; 0x80
 80035e2:	68f8      	ldr	r0, [r7, #12]
 80035e4:	f7ff ff36 	bl	8003454 <SPI_WaitFlagStateUntilTimeout>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d007      	beq.n	80035fe <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035f2:	f043 0220 	orr.w	r2, r3, #32
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e000      	b.n	8003600 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80035fe:	2300      	movs	r3, #0
}
 8003600:	4618      	mov	r0, r3
 8003602:	3710      	adds	r7, #16
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}

08003608 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b086      	sub	sp, #24
 800360c:	af02      	add	r7, sp, #8
 800360e:	60f8      	str	r0, [r7, #12]
 8003610:	60b9      	str	r1, [r7, #8]
 8003612:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	9300      	str	r3, [sp, #0]
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	2200      	movs	r2, #0
 800361c:	2180      	movs	r1, #128	; 0x80
 800361e:	68f8      	ldr	r0, [r7, #12]
 8003620:	f7ff ff18 	bl	8003454 <SPI_WaitFlagStateUntilTimeout>
 8003624:	4603      	mov	r3, r0
 8003626:	2b00      	cmp	r3, #0
 8003628:	d007      	beq.n	800363a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800362e:	f043 0220 	orr.w	r2, r3, #32
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e000      	b.n	800363c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800363a:	2300      	movs	r3, #0
}
 800363c:	4618      	mov	r0, r3
 800363e:	3710      	adds	r7, #16
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}

08003644 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b082      	sub	sp, #8
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d101      	bne.n	8003656 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e03f      	b.n	80036d6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800365c:	b2db      	uxtb	r3, r3
 800365e:	2b00      	cmp	r3, #0
 8003660:	d106      	bne.n	8003670 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2200      	movs	r2, #0
 8003666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f7fe fa5a 	bl	8001b24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2224      	movs	r2, #36	; 0x24
 8003674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	68da      	ldr	r2, [r3, #12]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003686:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f000 f905 	bl	8003898 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	691a      	ldr	r2, [r3, #16]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800369c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	695a      	ldr	r2, [r3, #20]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80036ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68da      	ldr	r2, [r3, #12]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80036bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2220      	movs	r2, #32
 80036c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2220      	movs	r2, #32
 80036d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3708      	adds	r7, #8
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}

080036de <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036de:	b580      	push	{r7, lr}
 80036e0:	b08a      	sub	sp, #40	; 0x28
 80036e2:	af02      	add	r7, sp, #8
 80036e4:	60f8      	str	r0, [r7, #12]
 80036e6:	60b9      	str	r1, [r7, #8]
 80036e8:	603b      	str	r3, [r7, #0]
 80036ea:	4613      	mov	r3, r2
 80036ec:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80036ee:	2300      	movs	r3, #0
 80036f0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	2b20      	cmp	r3, #32
 80036fc:	d17c      	bne.n	80037f8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d002      	beq.n	800370a <HAL_UART_Transmit+0x2c>
 8003704:	88fb      	ldrh	r3, [r7, #6]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d101      	bne.n	800370e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e075      	b.n	80037fa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003714:	2b01      	cmp	r3, #1
 8003716:	d101      	bne.n	800371c <HAL_UART_Transmit+0x3e>
 8003718:	2302      	movs	r3, #2
 800371a:	e06e      	b.n	80037fa <HAL_UART_Transmit+0x11c>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2200      	movs	r2, #0
 8003728:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2221      	movs	r2, #33	; 0x21
 800372e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003732:	f7fe fb23 	bl	8001d7c <HAL_GetTick>
 8003736:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	88fa      	ldrh	r2, [r7, #6]
 800373c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	88fa      	ldrh	r2, [r7, #6]
 8003742:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800374c:	d108      	bne.n	8003760 <HAL_UART_Transmit+0x82>
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d104      	bne.n	8003760 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003756:	2300      	movs	r3, #0
 8003758:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	61bb      	str	r3, [r7, #24]
 800375e:	e003      	b.n	8003768 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003764:	2300      	movs	r3, #0
 8003766:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2200      	movs	r2, #0
 800376c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003770:	e02a      	b.n	80037c8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	9300      	str	r3, [sp, #0]
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	2200      	movs	r2, #0
 800377a:	2180      	movs	r1, #128	; 0x80
 800377c:	68f8      	ldr	r0, [r7, #12]
 800377e:	f000 f840 	bl	8003802 <UART_WaitOnFlagUntilTimeout>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d001      	beq.n	800378c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003788:	2303      	movs	r3, #3
 800378a:	e036      	b.n	80037fa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d10b      	bne.n	80037aa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	881b      	ldrh	r3, [r3, #0]
 8003796:	461a      	mov	r2, r3
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80037a2:	69bb      	ldr	r3, [r7, #24]
 80037a4:	3302      	adds	r3, #2
 80037a6:	61bb      	str	r3, [r7, #24]
 80037a8:	e007      	b.n	80037ba <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	781a      	ldrb	r2, [r3, #0]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80037b4:	69fb      	ldr	r3, [r7, #28]
 80037b6:	3301      	adds	r3, #1
 80037b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037be:	b29b      	uxth	r3, r3
 80037c0:	3b01      	subs	r3, #1
 80037c2:	b29a      	uxth	r2, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d1cf      	bne.n	8003772 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	9300      	str	r3, [sp, #0]
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	2200      	movs	r2, #0
 80037da:	2140      	movs	r1, #64	; 0x40
 80037dc:	68f8      	ldr	r0, [r7, #12]
 80037de:	f000 f810 	bl	8003802 <UART_WaitOnFlagUntilTimeout>
 80037e2:	4603      	mov	r3, r0
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d001      	beq.n	80037ec <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80037e8:	2303      	movs	r3, #3
 80037ea:	e006      	b.n	80037fa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2220      	movs	r2, #32
 80037f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80037f4:	2300      	movs	r3, #0
 80037f6:	e000      	b.n	80037fa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80037f8:	2302      	movs	r3, #2
  }
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3720      	adds	r7, #32
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}

08003802 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003802:	b580      	push	{r7, lr}
 8003804:	b084      	sub	sp, #16
 8003806:	af00      	add	r7, sp, #0
 8003808:	60f8      	str	r0, [r7, #12]
 800380a:	60b9      	str	r1, [r7, #8]
 800380c:	603b      	str	r3, [r7, #0]
 800380e:	4613      	mov	r3, r2
 8003810:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003812:	e02c      	b.n	800386e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	f1b3 3fff 	cmp.w	r3, #4294967295
 800381a:	d028      	beq.n	800386e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800381c:	69bb      	ldr	r3, [r7, #24]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d007      	beq.n	8003832 <UART_WaitOnFlagUntilTimeout+0x30>
 8003822:	f7fe faab 	bl	8001d7c <HAL_GetTick>
 8003826:	4602      	mov	r2, r0
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	1ad3      	subs	r3, r2, r3
 800382c:	69ba      	ldr	r2, [r7, #24]
 800382e:	429a      	cmp	r2, r3
 8003830:	d21d      	bcs.n	800386e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	68da      	ldr	r2, [r3, #12]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003840:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	695a      	ldr	r2, [r3, #20]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f022 0201 	bic.w	r2, r2, #1
 8003850:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2220      	movs	r2, #32
 8003856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2220      	movs	r2, #32
 800385e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2200      	movs	r2, #0
 8003866:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e00f      	b.n	800388e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	4013      	ands	r3, r2
 8003878:	68ba      	ldr	r2, [r7, #8]
 800387a:	429a      	cmp	r2, r3
 800387c:	bf0c      	ite	eq
 800387e:	2301      	moveq	r3, #1
 8003880:	2300      	movne	r3, #0
 8003882:	b2db      	uxtb	r3, r3
 8003884:	461a      	mov	r2, r3
 8003886:	79fb      	ldrb	r3, [r7, #7]
 8003888:	429a      	cmp	r2, r3
 800388a:	d0c3      	beq.n	8003814 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800388c:	2300      	movs	r3, #0
}
 800388e:	4618      	mov	r0, r3
 8003890:	3710      	adds	r7, #16
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
	...

08003898 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b084      	sub	sp, #16
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	691b      	ldr	r3, [r3, #16]
 80038a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	68da      	ldr	r2, [r3, #12]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	430a      	orrs	r2, r1
 80038b4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	689a      	ldr	r2, [r3, #8]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	691b      	ldr	r3, [r3, #16]
 80038be:	431a      	orrs	r2, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	695b      	ldr	r3, [r3, #20]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80038d2:	f023 030c 	bic.w	r3, r3, #12
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	6812      	ldr	r2, [r2, #0]
 80038da:	68b9      	ldr	r1, [r7, #8]
 80038dc:	430b      	orrs	r3, r1
 80038de:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	695b      	ldr	r3, [r3, #20]
 80038e6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	699a      	ldr	r2, [r3, #24]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	430a      	orrs	r2, r1
 80038f4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a2c      	ldr	r2, [pc, #176]	; (80039ac <UART_SetConfig+0x114>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d103      	bne.n	8003908 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003900:	f7ff f902 	bl	8002b08 <HAL_RCC_GetPCLK2Freq>
 8003904:	60f8      	str	r0, [r7, #12]
 8003906:	e002      	b.n	800390e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003908:	f7ff f8ea 	bl	8002ae0 <HAL_RCC_GetPCLK1Freq>
 800390c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800390e:	68fa      	ldr	r2, [r7, #12]
 8003910:	4613      	mov	r3, r2
 8003912:	009b      	lsls	r3, r3, #2
 8003914:	4413      	add	r3, r2
 8003916:	009a      	lsls	r2, r3, #2
 8003918:	441a      	add	r2, r3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	fbb2 f3f3 	udiv	r3, r2, r3
 8003924:	4a22      	ldr	r2, [pc, #136]	; (80039b0 <UART_SetConfig+0x118>)
 8003926:	fba2 2303 	umull	r2, r3, r2, r3
 800392a:	095b      	lsrs	r3, r3, #5
 800392c:	0119      	lsls	r1, r3, #4
 800392e:	68fa      	ldr	r2, [r7, #12]
 8003930:	4613      	mov	r3, r2
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	4413      	add	r3, r2
 8003936:	009a      	lsls	r2, r3, #2
 8003938:	441a      	add	r2, r3
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	fbb2 f2f3 	udiv	r2, r2, r3
 8003944:	4b1a      	ldr	r3, [pc, #104]	; (80039b0 <UART_SetConfig+0x118>)
 8003946:	fba3 0302 	umull	r0, r3, r3, r2
 800394a:	095b      	lsrs	r3, r3, #5
 800394c:	2064      	movs	r0, #100	; 0x64
 800394e:	fb00 f303 	mul.w	r3, r0, r3
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	011b      	lsls	r3, r3, #4
 8003956:	3332      	adds	r3, #50	; 0x32
 8003958:	4a15      	ldr	r2, [pc, #84]	; (80039b0 <UART_SetConfig+0x118>)
 800395a:	fba2 2303 	umull	r2, r3, r2, r3
 800395e:	095b      	lsrs	r3, r3, #5
 8003960:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003964:	4419      	add	r1, r3
 8003966:	68fa      	ldr	r2, [r7, #12]
 8003968:	4613      	mov	r3, r2
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	4413      	add	r3, r2
 800396e:	009a      	lsls	r2, r3, #2
 8003970:	441a      	add	r2, r3
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	fbb2 f2f3 	udiv	r2, r2, r3
 800397c:	4b0c      	ldr	r3, [pc, #48]	; (80039b0 <UART_SetConfig+0x118>)
 800397e:	fba3 0302 	umull	r0, r3, r3, r2
 8003982:	095b      	lsrs	r3, r3, #5
 8003984:	2064      	movs	r0, #100	; 0x64
 8003986:	fb00 f303 	mul.w	r3, r0, r3
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	011b      	lsls	r3, r3, #4
 800398e:	3332      	adds	r3, #50	; 0x32
 8003990:	4a07      	ldr	r2, [pc, #28]	; (80039b0 <UART_SetConfig+0x118>)
 8003992:	fba2 2303 	umull	r2, r3, r2, r3
 8003996:	095b      	lsrs	r3, r3, #5
 8003998:	f003 020f 	and.w	r2, r3, #15
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	440a      	add	r2, r1
 80039a2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80039a4:	bf00      	nop
 80039a6:	3710      	adds	r7, #16
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	40013800 	.word	0x40013800
 80039b0:	51eb851f 	.word	0x51eb851f

080039b4 <__errno>:
 80039b4:	4b01      	ldr	r3, [pc, #4]	; (80039bc <__errno+0x8>)
 80039b6:	6818      	ldr	r0, [r3, #0]
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	2000001c 	.word	0x2000001c

080039c0 <__libc_init_array>:
 80039c0:	b570      	push	{r4, r5, r6, lr}
 80039c2:	2600      	movs	r6, #0
 80039c4:	4d0c      	ldr	r5, [pc, #48]	; (80039f8 <__libc_init_array+0x38>)
 80039c6:	4c0d      	ldr	r4, [pc, #52]	; (80039fc <__libc_init_array+0x3c>)
 80039c8:	1b64      	subs	r4, r4, r5
 80039ca:	10a4      	asrs	r4, r4, #2
 80039cc:	42a6      	cmp	r6, r4
 80039ce:	d109      	bne.n	80039e4 <__libc_init_array+0x24>
 80039d0:	f000 fc9c 	bl	800430c <_init>
 80039d4:	2600      	movs	r6, #0
 80039d6:	4d0a      	ldr	r5, [pc, #40]	; (8003a00 <__libc_init_array+0x40>)
 80039d8:	4c0a      	ldr	r4, [pc, #40]	; (8003a04 <__libc_init_array+0x44>)
 80039da:	1b64      	subs	r4, r4, r5
 80039dc:	10a4      	asrs	r4, r4, #2
 80039de:	42a6      	cmp	r6, r4
 80039e0:	d105      	bne.n	80039ee <__libc_init_array+0x2e>
 80039e2:	bd70      	pop	{r4, r5, r6, pc}
 80039e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80039e8:	4798      	blx	r3
 80039ea:	3601      	adds	r6, #1
 80039ec:	e7ee      	b.n	80039cc <__libc_init_array+0xc>
 80039ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80039f2:	4798      	blx	r3
 80039f4:	3601      	adds	r6, #1
 80039f6:	e7f2      	b.n	80039de <__libc_init_array+0x1e>
 80039f8:	0800496c 	.word	0x0800496c
 80039fc:	0800496c 	.word	0x0800496c
 8003a00:	0800496c 	.word	0x0800496c
 8003a04:	08004970 	.word	0x08004970

08003a08 <memcpy>:
 8003a08:	440a      	add	r2, r1
 8003a0a:	4291      	cmp	r1, r2
 8003a0c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003a10:	d100      	bne.n	8003a14 <memcpy+0xc>
 8003a12:	4770      	bx	lr
 8003a14:	b510      	push	{r4, lr}
 8003a16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003a1a:	4291      	cmp	r1, r2
 8003a1c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003a20:	d1f9      	bne.n	8003a16 <memcpy+0xe>
 8003a22:	bd10      	pop	{r4, pc}

08003a24 <memset>:
 8003a24:	4603      	mov	r3, r0
 8003a26:	4402      	add	r2, r0
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d100      	bne.n	8003a2e <memset+0xa>
 8003a2c:	4770      	bx	lr
 8003a2e:	f803 1b01 	strb.w	r1, [r3], #1
 8003a32:	e7f9      	b.n	8003a28 <memset+0x4>

08003a34 <siprintf>:
 8003a34:	b40e      	push	{r1, r2, r3}
 8003a36:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003a3a:	b500      	push	{lr}
 8003a3c:	b09c      	sub	sp, #112	; 0x70
 8003a3e:	ab1d      	add	r3, sp, #116	; 0x74
 8003a40:	9002      	str	r0, [sp, #8]
 8003a42:	9006      	str	r0, [sp, #24]
 8003a44:	9107      	str	r1, [sp, #28]
 8003a46:	9104      	str	r1, [sp, #16]
 8003a48:	4808      	ldr	r0, [pc, #32]	; (8003a6c <siprintf+0x38>)
 8003a4a:	4909      	ldr	r1, [pc, #36]	; (8003a70 <siprintf+0x3c>)
 8003a4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a50:	9105      	str	r1, [sp, #20]
 8003a52:	6800      	ldr	r0, [r0, #0]
 8003a54:	a902      	add	r1, sp, #8
 8003a56:	9301      	str	r3, [sp, #4]
 8003a58:	f000 f868 	bl	8003b2c <_svfiprintf_r>
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	9b02      	ldr	r3, [sp, #8]
 8003a60:	701a      	strb	r2, [r3, #0]
 8003a62:	b01c      	add	sp, #112	; 0x70
 8003a64:	f85d eb04 	ldr.w	lr, [sp], #4
 8003a68:	b003      	add	sp, #12
 8003a6a:	4770      	bx	lr
 8003a6c:	2000001c 	.word	0x2000001c
 8003a70:	ffff0208 	.word	0xffff0208

08003a74 <__ssputs_r>:
 8003a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a78:	688e      	ldr	r6, [r1, #8]
 8003a7a:	4682      	mov	sl, r0
 8003a7c:	429e      	cmp	r6, r3
 8003a7e:	460c      	mov	r4, r1
 8003a80:	4690      	mov	r8, r2
 8003a82:	461f      	mov	r7, r3
 8003a84:	d838      	bhi.n	8003af8 <__ssputs_r+0x84>
 8003a86:	898a      	ldrh	r2, [r1, #12]
 8003a88:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003a8c:	d032      	beq.n	8003af4 <__ssputs_r+0x80>
 8003a8e:	6825      	ldr	r5, [r4, #0]
 8003a90:	6909      	ldr	r1, [r1, #16]
 8003a92:	3301      	adds	r3, #1
 8003a94:	eba5 0901 	sub.w	r9, r5, r1
 8003a98:	6965      	ldr	r5, [r4, #20]
 8003a9a:	444b      	add	r3, r9
 8003a9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003aa0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003aa4:	106d      	asrs	r5, r5, #1
 8003aa6:	429d      	cmp	r5, r3
 8003aa8:	bf38      	it	cc
 8003aaa:	461d      	movcc	r5, r3
 8003aac:	0553      	lsls	r3, r2, #21
 8003aae:	d531      	bpl.n	8003b14 <__ssputs_r+0xa0>
 8003ab0:	4629      	mov	r1, r5
 8003ab2:	f000 fb61 	bl	8004178 <_malloc_r>
 8003ab6:	4606      	mov	r6, r0
 8003ab8:	b950      	cbnz	r0, 8003ad0 <__ssputs_r+0x5c>
 8003aba:	230c      	movs	r3, #12
 8003abc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ac0:	f8ca 3000 	str.w	r3, [sl]
 8003ac4:	89a3      	ldrh	r3, [r4, #12]
 8003ac6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003aca:	81a3      	strh	r3, [r4, #12]
 8003acc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ad0:	464a      	mov	r2, r9
 8003ad2:	6921      	ldr	r1, [r4, #16]
 8003ad4:	f7ff ff98 	bl	8003a08 <memcpy>
 8003ad8:	89a3      	ldrh	r3, [r4, #12]
 8003ada:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003ade:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ae2:	81a3      	strh	r3, [r4, #12]
 8003ae4:	6126      	str	r6, [r4, #16]
 8003ae6:	444e      	add	r6, r9
 8003ae8:	6026      	str	r6, [r4, #0]
 8003aea:	463e      	mov	r6, r7
 8003aec:	6165      	str	r5, [r4, #20]
 8003aee:	eba5 0509 	sub.w	r5, r5, r9
 8003af2:	60a5      	str	r5, [r4, #8]
 8003af4:	42be      	cmp	r6, r7
 8003af6:	d900      	bls.n	8003afa <__ssputs_r+0x86>
 8003af8:	463e      	mov	r6, r7
 8003afa:	4632      	mov	r2, r6
 8003afc:	4641      	mov	r1, r8
 8003afe:	6820      	ldr	r0, [r4, #0]
 8003b00:	f000 fab8 	bl	8004074 <memmove>
 8003b04:	68a3      	ldr	r3, [r4, #8]
 8003b06:	2000      	movs	r0, #0
 8003b08:	1b9b      	subs	r3, r3, r6
 8003b0a:	60a3      	str	r3, [r4, #8]
 8003b0c:	6823      	ldr	r3, [r4, #0]
 8003b0e:	4433      	add	r3, r6
 8003b10:	6023      	str	r3, [r4, #0]
 8003b12:	e7db      	b.n	8003acc <__ssputs_r+0x58>
 8003b14:	462a      	mov	r2, r5
 8003b16:	f000 fba3 	bl	8004260 <_realloc_r>
 8003b1a:	4606      	mov	r6, r0
 8003b1c:	2800      	cmp	r0, #0
 8003b1e:	d1e1      	bne.n	8003ae4 <__ssputs_r+0x70>
 8003b20:	4650      	mov	r0, sl
 8003b22:	6921      	ldr	r1, [r4, #16]
 8003b24:	f000 fac0 	bl	80040a8 <_free_r>
 8003b28:	e7c7      	b.n	8003aba <__ssputs_r+0x46>
	...

08003b2c <_svfiprintf_r>:
 8003b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b30:	4698      	mov	r8, r3
 8003b32:	898b      	ldrh	r3, [r1, #12]
 8003b34:	4607      	mov	r7, r0
 8003b36:	061b      	lsls	r3, r3, #24
 8003b38:	460d      	mov	r5, r1
 8003b3a:	4614      	mov	r4, r2
 8003b3c:	b09d      	sub	sp, #116	; 0x74
 8003b3e:	d50e      	bpl.n	8003b5e <_svfiprintf_r+0x32>
 8003b40:	690b      	ldr	r3, [r1, #16]
 8003b42:	b963      	cbnz	r3, 8003b5e <_svfiprintf_r+0x32>
 8003b44:	2140      	movs	r1, #64	; 0x40
 8003b46:	f000 fb17 	bl	8004178 <_malloc_r>
 8003b4a:	6028      	str	r0, [r5, #0]
 8003b4c:	6128      	str	r0, [r5, #16]
 8003b4e:	b920      	cbnz	r0, 8003b5a <_svfiprintf_r+0x2e>
 8003b50:	230c      	movs	r3, #12
 8003b52:	603b      	str	r3, [r7, #0]
 8003b54:	f04f 30ff 	mov.w	r0, #4294967295
 8003b58:	e0d1      	b.n	8003cfe <_svfiprintf_r+0x1d2>
 8003b5a:	2340      	movs	r3, #64	; 0x40
 8003b5c:	616b      	str	r3, [r5, #20]
 8003b5e:	2300      	movs	r3, #0
 8003b60:	9309      	str	r3, [sp, #36]	; 0x24
 8003b62:	2320      	movs	r3, #32
 8003b64:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003b68:	2330      	movs	r3, #48	; 0x30
 8003b6a:	f04f 0901 	mov.w	r9, #1
 8003b6e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003b72:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003d18 <_svfiprintf_r+0x1ec>
 8003b76:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003b7a:	4623      	mov	r3, r4
 8003b7c:	469a      	mov	sl, r3
 8003b7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b82:	b10a      	cbz	r2, 8003b88 <_svfiprintf_r+0x5c>
 8003b84:	2a25      	cmp	r2, #37	; 0x25
 8003b86:	d1f9      	bne.n	8003b7c <_svfiprintf_r+0x50>
 8003b88:	ebba 0b04 	subs.w	fp, sl, r4
 8003b8c:	d00b      	beq.n	8003ba6 <_svfiprintf_r+0x7a>
 8003b8e:	465b      	mov	r3, fp
 8003b90:	4622      	mov	r2, r4
 8003b92:	4629      	mov	r1, r5
 8003b94:	4638      	mov	r0, r7
 8003b96:	f7ff ff6d 	bl	8003a74 <__ssputs_r>
 8003b9a:	3001      	adds	r0, #1
 8003b9c:	f000 80aa 	beq.w	8003cf4 <_svfiprintf_r+0x1c8>
 8003ba0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003ba2:	445a      	add	r2, fp
 8003ba4:	9209      	str	r2, [sp, #36]	; 0x24
 8003ba6:	f89a 3000 	ldrb.w	r3, [sl]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	f000 80a2 	beq.w	8003cf4 <_svfiprintf_r+0x1c8>
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	f04f 32ff 	mov.w	r2, #4294967295
 8003bb6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003bba:	f10a 0a01 	add.w	sl, sl, #1
 8003bbe:	9304      	str	r3, [sp, #16]
 8003bc0:	9307      	str	r3, [sp, #28]
 8003bc2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003bc6:	931a      	str	r3, [sp, #104]	; 0x68
 8003bc8:	4654      	mov	r4, sl
 8003bca:	2205      	movs	r2, #5
 8003bcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003bd0:	4851      	ldr	r0, [pc, #324]	; (8003d18 <_svfiprintf_r+0x1ec>)
 8003bd2:	f000 fa41 	bl	8004058 <memchr>
 8003bd6:	9a04      	ldr	r2, [sp, #16]
 8003bd8:	b9d8      	cbnz	r0, 8003c12 <_svfiprintf_r+0xe6>
 8003bda:	06d0      	lsls	r0, r2, #27
 8003bdc:	bf44      	itt	mi
 8003bde:	2320      	movmi	r3, #32
 8003be0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003be4:	0711      	lsls	r1, r2, #28
 8003be6:	bf44      	itt	mi
 8003be8:	232b      	movmi	r3, #43	; 0x2b
 8003bea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003bee:	f89a 3000 	ldrb.w	r3, [sl]
 8003bf2:	2b2a      	cmp	r3, #42	; 0x2a
 8003bf4:	d015      	beq.n	8003c22 <_svfiprintf_r+0xf6>
 8003bf6:	4654      	mov	r4, sl
 8003bf8:	2000      	movs	r0, #0
 8003bfa:	f04f 0c0a 	mov.w	ip, #10
 8003bfe:	9a07      	ldr	r2, [sp, #28]
 8003c00:	4621      	mov	r1, r4
 8003c02:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003c06:	3b30      	subs	r3, #48	; 0x30
 8003c08:	2b09      	cmp	r3, #9
 8003c0a:	d94e      	bls.n	8003caa <_svfiprintf_r+0x17e>
 8003c0c:	b1b0      	cbz	r0, 8003c3c <_svfiprintf_r+0x110>
 8003c0e:	9207      	str	r2, [sp, #28]
 8003c10:	e014      	b.n	8003c3c <_svfiprintf_r+0x110>
 8003c12:	eba0 0308 	sub.w	r3, r0, r8
 8003c16:	fa09 f303 	lsl.w	r3, r9, r3
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	46a2      	mov	sl, r4
 8003c1e:	9304      	str	r3, [sp, #16]
 8003c20:	e7d2      	b.n	8003bc8 <_svfiprintf_r+0x9c>
 8003c22:	9b03      	ldr	r3, [sp, #12]
 8003c24:	1d19      	adds	r1, r3, #4
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	9103      	str	r1, [sp, #12]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	bfbb      	ittet	lt
 8003c2e:	425b      	neglt	r3, r3
 8003c30:	f042 0202 	orrlt.w	r2, r2, #2
 8003c34:	9307      	strge	r3, [sp, #28]
 8003c36:	9307      	strlt	r3, [sp, #28]
 8003c38:	bfb8      	it	lt
 8003c3a:	9204      	strlt	r2, [sp, #16]
 8003c3c:	7823      	ldrb	r3, [r4, #0]
 8003c3e:	2b2e      	cmp	r3, #46	; 0x2e
 8003c40:	d10c      	bne.n	8003c5c <_svfiprintf_r+0x130>
 8003c42:	7863      	ldrb	r3, [r4, #1]
 8003c44:	2b2a      	cmp	r3, #42	; 0x2a
 8003c46:	d135      	bne.n	8003cb4 <_svfiprintf_r+0x188>
 8003c48:	9b03      	ldr	r3, [sp, #12]
 8003c4a:	3402      	adds	r4, #2
 8003c4c:	1d1a      	adds	r2, r3, #4
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	9203      	str	r2, [sp, #12]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	bfb8      	it	lt
 8003c56:	f04f 33ff 	movlt.w	r3, #4294967295
 8003c5a:	9305      	str	r3, [sp, #20]
 8003c5c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8003d1c <_svfiprintf_r+0x1f0>
 8003c60:	2203      	movs	r2, #3
 8003c62:	4650      	mov	r0, sl
 8003c64:	7821      	ldrb	r1, [r4, #0]
 8003c66:	f000 f9f7 	bl	8004058 <memchr>
 8003c6a:	b140      	cbz	r0, 8003c7e <_svfiprintf_r+0x152>
 8003c6c:	2340      	movs	r3, #64	; 0x40
 8003c6e:	eba0 000a 	sub.w	r0, r0, sl
 8003c72:	fa03 f000 	lsl.w	r0, r3, r0
 8003c76:	9b04      	ldr	r3, [sp, #16]
 8003c78:	3401      	adds	r4, #1
 8003c7a:	4303      	orrs	r3, r0
 8003c7c:	9304      	str	r3, [sp, #16]
 8003c7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c82:	2206      	movs	r2, #6
 8003c84:	4826      	ldr	r0, [pc, #152]	; (8003d20 <_svfiprintf_r+0x1f4>)
 8003c86:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003c8a:	f000 f9e5 	bl	8004058 <memchr>
 8003c8e:	2800      	cmp	r0, #0
 8003c90:	d038      	beq.n	8003d04 <_svfiprintf_r+0x1d8>
 8003c92:	4b24      	ldr	r3, [pc, #144]	; (8003d24 <_svfiprintf_r+0x1f8>)
 8003c94:	bb1b      	cbnz	r3, 8003cde <_svfiprintf_r+0x1b2>
 8003c96:	9b03      	ldr	r3, [sp, #12]
 8003c98:	3307      	adds	r3, #7
 8003c9a:	f023 0307 	bic.w	r3, r3, #7
 8003c9e:	3308      	adds	r3, #8
 8003ca0:	9303      	str	r3, [sp, #12]
 8003ca2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ca4:	4433      	add	r3, r6
 8003ca6:	9309      	str	r3, [sp, #36]	; 0x24
 8003ca8:	e767      	b.n	8003b7a <_svfiprintf_r+0x4e>
 8003caa:	460c      	mov	r4, r1
 8003cac:	2001      	movs	r0, #1
 8003cae:	fb0c 3202 	mla	r2, ip, r2, r3
 8003cb2:	e7a5      	b.n	8003c00 <_svfiprintf_r+0xd4>
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	f04f 0c0a 	mov.w	ip, #10
 8003cba:	4619      	mov	r1, r3
 8003cbc:	3401      	adds	r4, #1
 8003cbe:	9305      	str	r3, [sp, #20]
 8003cc0:	4620      	mov	r0, r4
 8003cc2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003cc6:	3a30      	subs	r2, #48	; 0x30
 8003cc8:	2a09      	cmp	r2, #9
 8003cca:	d903      	bls.n	8003cd4 <_svfiprintf_r+0x1a8>
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d0c5      	beq.n	8003c5c <_svfiprintf_r+0x130>
 8003cd0:	9105      	str	r1, [sp, #20]
 8003cd2:	e7c3      	b.n	8003c5c <_svfiprintf_r+0x130>
 8003cd4:	4604      	mov	r4, r0
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	fb0c 2101 	mla	r1, ip, r1, r2
 8003cdc:	e7f0      	b.n	8003cc0 <_svfiprintf_r+0x194>
 8003cde:	ab03      	add	r3, sp, #12
 8003ce0:	9300      	str	r3, [sp, #0]
 8003ce2:	462a      	mov	r2, r5
 8003ce4:	4638      	mov	r0, r7
 8003ce6:	4b10      	ldr	r3, [pc, #64]	; (8003d28 <_svfiprintf_r+0x1fc>)
 8003ce8:	a904      	add	r1, sp, #16
 8003cea:	f3af 8000 	nop.w
 8003cee:	1c42      	adds	r2, r0, #1
 8003cf0:	4606      	mov	r6, r0
 8003cf2:	d1d6      	bne.n	8003ca2 <_svfiprintf_r+0x176>
 8003cf4:	89ab      	ldrh	r3, [r5, #12]
 8003cf6:	065b      	lsls	r3, r3, #25
 8003cf8:	f53f af2c 	bmi.w	8003b54 <_svfiprintf_r+0x28>
 8003cfc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003cfe:	b01d      	add	sp, #116	; 0x74
 8003d00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d04:	ab03      	add	r3, sp, #12
 8003d06:	9300      	str	r3, [sp, #0]
 8003d08:	462a      	mov	r2, r5
 8003d0a:	4638      	mov	r0, r7
 8003d0c:	4b06      	ldr	r3, [pc, #24]	; (8003d28 <_svfiprintf_r+0x1fc>)
 8003d0e:	a904      	add	r1, sp, #16
 8003d10:	f000 f87c 	bl	8003e0c <_printf_i>
 8003d14:	e7eb      	b.n	8003cee <_svfiprintf_r+0x1c2>
 8003d16:	bf00      	nop
 8003d18:	08004938 	.word	0x08004938
 8003d1c:	0800493e 	.word	0x0800493e
 8003d20:	08004942 	.word	0x08004942
 8003d24:	00000000 	.word	0x00000000
 8003d28:	08003a75 	.word	0x08003a75

08003d2c <_printf_common>:
 8003d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d30:	4616      	mov	r6, r2
 8003d32:	4699      	mov	r9, r3
 8003d34:	688a      	ldr	r2, [r1, #8]
 8003d36:	690b      	ldr	r3, [r1, #16]
 8003d38:	4607      	mov	r7, r0
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	bfb8      	it	lt
 8003d3e:	4613      	movlt	r3, r2
 8003d40:	6033      	str	r3, [r6, #0]
 8003d42:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003d46:	460c      	mov	r4, r1
 8003d48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003d4c:	b10a      	cbz	r2, 8003d52 <_printf_common+0x26>
 8003d4e:	3301      	adds	r3, #1
 8003d50:	6033      	str	r3, [r6, #0]
 8003d52:	6823      	ldr	r3, [r4, #0]
 8003d54:	0699      	lsls	r1, r3, #26
 8003d56:	bf42      	ittt	mi
 8003d58:	6833      	ldrmi	r3, [r6, #0]
 8003d5a:	3302      	addmi	r3, #2
 8003d5c:	6033      	strmi	r3, [r6, #0]
 8003d5e:	6825      	ldr	r5, [r4, #0]
 8003d60:	f015 0506 	ands.w	r5, r5, #6
 8003d64:	d106      	bne.n	8003d74 <_printf_common+0x48>
 8003d66:	f104 0a19 	add.w	sl, r4, #25
 8003d6a:	68e3      	ldr	r3, [r4, #12]
 8003d6c:	6832      	ldr	r2, [r6, #0]
 8003d6e:	1a9b      	subs	r3, r3, r2
 8003d70:	42ab      	cmp	r3, r5
 8003d72:	dc28      	bgt.n	8003dc6 <_printf_common+0x9a>
 8003d74:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003d78:	1e13      	subs	r3, r2, #0
 8003d7a:	6822      	ldr	r2, [r4, #0]
 8003d7c:	bf18      	it	ne
 8003d7e:	2301      	movne	r3, #1
 8003d80:	0692      	lsls	r2, r2, #26
 8003d82:	d42d      	bmi.n	8003de0 <_printf_common+0xb4>
 8003d84:	4649      	mov	r1, r9
 8003d86:	4638      	mov	r0, r7
 8003d88:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d8c:	47c0      	blx	r8
 8003d8e:	3001      	adds	r0, #1
 8003d90:	d020      	beq.n	8003dd4 <_printf_common+0xa8>
 8003d92:	6823      	ldr	r3, [r4, #0]
 8003d94:	68e5      	ldr	r5, [r4, #12]
 8003d96:	f003 0306 	and.w	r3, r3, #6
 8003d9a:	2b04      	cmp	r3, #4
 8003d9c:	bf18      	it	ne
 8003d9e:	2500      	movne	r5, #0
 8003da0:	6832      	ldr	r2, [r6, #0]
 8003da2:	f04f 0600 	mov.w	r6, #0
 8003da6:	68a3      	ldr	r3, [r4, #8]
 8003da8:	bf08      	it	eq
 8003daa:	1aad      	subeq	r5, r5, r2
 8003dac:	6922      	ldr	r2, [r4, #16]
 8003dae:	bf08      	it	eq
 8003db0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003db4:	4293      	cmp	r3, r2
 8003db6:	bfc4      	itt	gt
 8003db8:	1a9b      	subgt	r3, r3, r2
 8003dba:	18ed      	addgt	r5, r5, r3
 8003dbc:	341a      	adds	r4, #26
 8003dbe:	42b5      	cmp	r5, r6
 8003dc0:	d11a      	bne.n	8003df8 <_printf_common+0xcc>
 8003dc2:	2000      	movs	r0, #0
 8003dc4:	e008      	b.n	8003dd8 <_printf_common+0xac>
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	4652      	mov	r2, sl
 8003dca:	4649      	mov	r1, r9
 8003dcc:	4638      	mov	r0, r7
 8003dce:	47c0      	blx	r8
 8003dd0:	3001      	adds	r0, #1
 8003dd2:	d103      	bne.n	8003ddc <_printf_common+0xb0>
 8003dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8003dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ddc:	3501      	adds	r5, #1
 8003dde:	e7c4      	b.n	8003d6a <_printf_common+0x3e>
 8003de0:	2030      	movs	r0, #48	; 0x30
 8003de2:	18e1      	adds	r1, r4, r3
 8003de4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003de8:	1c5a      	adds	r2, r3, #1
 8003dea:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003dee:	4422      	add	r2, r4
 8003df0:	3302      	adds	r3, #2
 8003df2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003df6:	e7c5      	b.n	8003d84 <_printf_common+0x58>
 8003df8:	2301      	movs	r3, #1
 8003dfa:	4622      	mov	r2, r4
 8003dfc:	4649      	mov	r1, r9
 8003dfe:	4638      	mov	r0, r7
 8003e00:	47c0      	blx	r8
 8003e02:	3001      	adds	r0, #1
 8003e04:	d0e6      	beq.n	8003dd4 <_printf_common+0xa8>
 8003e06:	3601      	adds	r6, #1
 8003e08:	e7d9      	b.n	8003dbe <_printf_common+0x92>
	...

08003e0c <_printf_i>:
 8003e0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e10:	7e0f      	ldrb	r7, [r1, #24]
 8003e12:	4691      	mov	r9, r2
 8003e14:	2f78      	cmp	r7, #120	; 0x78
 8003e16:	4680      	mov	r8, r0
 8003e18:	460c      	mov	r4, r1
 8003e1a:	469a      	mov	sl, r3
 8003e1c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003e1e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003e22:	d807      	bhi.n	8003e34 <_printf_i+0x28>
 8003e24:	2f62      	cmp	r7, #98	; 0x62
 8003e26:	d80a      	bhi.n	8003e3e <_printf_i+0x32>
 8003e28:	2f00      	cmp	r7, #0
 8003e2a:	f000 80d9 	beq.w	8003fe0 <_printf_i+0x1d4>
 8003e2e:	2f58      	cmp	r7, #88	; 0x58
 8003e30:	f000 80a4 	beq.w	8003f7c <_printf_i+0x170>
 8003e34:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e38:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003e3c:	e03a      	b.n	8003eb4 <_printf_i+0xa8>
 8003e3e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003e42:	2b15      	cmp	r3, #21
 8003e44:	d8f6      	bhi.n	8003e34 <_printf_i+0x28>
 8003e46:	a101      	add	r1, pc, #4	; (adr r1, 8003e4c <_printf_i+0x40>)
 8003e48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003e4c:	08003ea5 	.word	0x08003ea5
 8003e50:	08003eb9 	.word	0x08003eb9
 8003e54:	08003e35 	.word	0x08003e35
 8003e58:	08003e35 	.word	0x08003e35
 8003e5c:	08003e35 	.word	0x08003e35
 8003e60:	08003e35 	.word	0x08003e35
 8003e64:	08003eb9 	.word	0x08003eb9
 8003e68:	08003e35 	.word	0x08003e35
 8003e6c:	08003e35 	.word	0x08003e35
 8003e70:	08003e35 	.word	0x08003e35
 8003e74:	08003e35 	.word	0x08003e35
 8003e78:	08003fc7 	.word	0x08003fc7
 8003e7c:	08003ee9 	.word	0x08003ee9
 8003e80:	08003fa9 	.word	0x08003fa9
 8003e84:	08003e35 	.word	0x08003e35
 8003e88:	08003e35 	.word	0x08003e35
 8003e8c:	08003fe9 	.word	0x08003fe9
 8003e90:	08003e35 	.word	0x08003e35
 8003e94:	08003ee9 	.word	0x08003ee9
 8003e98:	08003e35 	.word	0x08003e35
 8003e9c:	08003e35 	.word	0x08003e35
 8003ea0:	08003fb1 	.word	0x08003fb1
 8003ea4:	682b      	ldr	r3, [r5, #0]
 8003ea6:	1d1a      	adds	r2, r3, #4
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	602a      	str	r2, [r5, #0]
 8003eac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003eb0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e0a4      	b.n	8004002 <_printf_i+0x1f6>
 8003eb8:	6820      	ldr	r0, [r4, #0]
 8003eba:	6829      	ldr	r1, [r5, #0]
 8003ebc:	0606      	lsls	r6, r0, #24
 8003ebe:	f101 0304 	add.w	r3, r1, #4
 8003ec2:	d50a      	bpl.n	8003eda <_printf_i+0xce>
 8003ec4:	680e      	ldr	r6, [r1, #0]
 8003ec6:	602b      	str	r3, [r5, #0]
 8003ec8:	2e00      	cmp	r6, #0
 8003eca:	da03      	bge.n	8003ed4 <_printf_i+0xc8>
 8003ecc:	232d      	movs	r3, #45	; 0x2d
 8003ece:	4276      	negs	r6, r6
 8003ed0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ed4:	230a      	movs	r3, #10
 8003ed6:	485e      	ldr	r0, [pc, #376]	; (8004050 <_printf_i+0x244>)
 8003ed8:	e019      	b.n	8003f0e <_printf_i+0x102>
 8003eda:	680e      	ldr	r6, [r1, #0]
 8003edc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003ee0:	602b      	str	r3, [r5, #0]
 8003ee2:	bf18      	it	ne
 8003ee4:	b236      	sxthne	r6, r6
 8003ee6:	e7ef      	b.n	8003ec8 <_printf_i+0xbc>
 8003ee8:	682b      	ldr	r3, [r5, #0]
 8003eea:	6820      	ldr	r0, [r4, #0]
 8003eec:	1d19      	adds	r1, r3, #4
 8003eee:	6029      	str	r1, [r5, #0]
 8003ef0:	0601      	lsls	r1, r0, #24
 8003ef2:	d501      	bpl.n	8003ef8 <_printf_i+0xec>
 8003ef4:	681e      	ldr	r6, [r3, #0]
 8003ef6:	e002      	b.n	8003efe <_printf_i+0xf2>
 8003ef8:	0646      	lsls	r6, r0, #25
 8003efa:	d5fb      	bpl.n	8003ef4 <_printf_i+0xe8>
 8003efc:	881e      	ldrh	r6, [r3, #0]
 8003efe:	2f6f      	cmp	r7, #111	; 0x6f
 8003f00:	bf0c      	ite	eq
 8003f02:	2308      	moveq	r3, #8
 8003f04:	230a      	movne	r3, #10
 8003f06:	4852      	ldr	r0, [pc, #328]	; (8004050 <_printf_i+0x244>)
 8003f08:	2100      	movs	r1, #0
 8003f0a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003f0e:	6865      	ldr	r5, [r4, #4]
 8003f10:	2d00      	cmp	r5, #0
 8003f12:	bfa8      	it	ge
 8003f14:	6821      	ldrge	r1, [r4, #0]
 8003f16:	60a5      	str	r5, [r4, #8]
 8003f18:	bfa4      	itt	ge
 8003f1a:	f021 0104 	bicge.w	r1, r1, #4
 8003f1e:	6021      	strge	r1, [r4, #0]
 8003f20:	b90e      	cbnz	r6, 8003f26 <_printf_i+0x11a>
 8003f22:	2d00      	cmp	r5, #0
 8003f24:	d04d      	beq.n	8003fc2 <_printf_i+0x1b6>
 8003f26:	4615      	mov	r5, r2
 8003f28:	fbb6 f1f3 	udiv	r1, r6, r3
 8003f2c:	fb03 6711 	mls	r7, r3, r1, r6
 8003f30:	5dc7      	ldrb	r7, [r0, r7]
 8003f32:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003f36:	4637      	mov	r7, r6
 8003f38:	42bb      	cmp	r3, r7
 8003f3a:	460e      	mov	r6, r1
 8003f3c:	d9f4      	bls.n	8003f28 <_printf_i+0x11c>
 8003f3e:	2b08      	cmp	r3, #8
 8003f40:	d10b      	bne.n	8003f5a <_printf_i+0x14e>
 8003f42:	6823      	ldr	r3, [r4, #0]
 8003f44:	07de      	lsls	r6, r3, #31
 8003f46:	d508      	bpl.n	8003f5a <_printf_i+0x14e>
 8003f48:	6923      	ldr	r3, [r4, #16]
 8003f4a:	6861      	ldr	r1, [r4, #4]
 8003f4c:	4299      	cmp	r1, r3
 8003f4e:	bfde      	ittt	le
 8003f50:	2330      	movle	r3, #48	; 0x30
 8003f52:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003f56:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003f5a:	1b52      	subs	r2, r2, r5
 8003f5c:	6122      	str	r2, [r4, #16]
 8003f5e:	464b      	mov	r3, r9
 8003f60:	4621      	mov	r1, r4
 8003f62:	4640      	mov	r0, r8
 8003f64:	f8cd a000 	str.w	sl, [sp]
 8003f68:	aa03      	add	r2, sp, #12
 8003f6a:	f7ff fedf 	bl	8003d2c <_printf_common>
 8003f6e:	3001      	adds	r0, #1
 8003f70:	d14c      	bne.n	800400c <_printf_i+0x200>
 8003f72:	f04f 30ff 	mov.w	r0, #4294967295
 8003f76:	b004      	add	sp, #16
 8003f78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f7c:	4834      	ldr	r0, [pc, #208]	; (8004050 <_printf_i+0x244>)
 8003f7e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003f82:	6829      	ldr	r1, [r5, #0]
 8003f84:	6823      	ldr	r3, [r4, #0]
 8003f86:	f851 6b04 	ldr.w	r6, [r1], #4
 8003f8a:	6029      	str	r1, [r5, #0]
 8003f8c:	061d      	lsls	r5, r3, #24
 8003f8e:	d514      	bpl.n	8003fba <_printf_i+0x1ae>
 8003f90:	07df      	lsls	r7, r3, #31
 8003f92:	bf44      	itt	mi
 8003f94:	f043 0320 	orrmi.w	r3, r3, #32
 8003f98:	6023      	strmi	r3, [r4, #0]
 8003f9a:	b91e      	cbnz	r6, 8003fa4 <_printf_i+0x198>
 8003f9c:	6823      	ldr	r3, [r4, #0]
 8003f9e:	f023 0320 	bic.w	r3, r3, #32
 8003fa2:	6023      	str	r3, [r4, #0]
 8003fa4:	2310      	movs	r3, #16
 8003fa6:	e7af      	b.n	8003f08 <_printf_i+0xfc>
 8003fa8:	6823      	ldr	r3, [r4, #0]
 8003faa:	f043 0320 	orr.w	r3, r3, #32
 8003fae:	6023      	str	r3, [r4, #0]
 8003fb0:	2378      	movs	r3, #120	; 0x78
 8003fb2:	4828      	ldr	r0, [pc, #160]	; (8004054 <_printf_i+0x248>)
 8003fb4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003fb8:	e7e3      	b.n	8003f82 <_printf_i+0x176>
 8003fba:	0659      	lsls	r1, r3, #25
 8003fbc:	bf48      	it	mi
 8003fbe:	b2b6      	uxthmi	r6, r6
 8003fc0:	e7e6      	b.n	8003f90 <_printf_i+0x184>
 8003fc2:	4615      	mov	r5, r2
 8003fc4:	e7bb      	b.n	8003f3e <_printf_i+0x132>
 8003fc6:	682b      	ldr	r3, [r5, #0]
 8003fc8:	6826      	ldr	r6, [r4, #0]
 8003fca:	1d18      	adds	r0, r3, #4
 8003fcc:	6961      	ldr	r1, [r4, #20]
 8003fce:	6028      	str	r0, [r5, #0]
 8003fd0:	0635      	lsls	r5, r6, #24
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	d501      	bpl.n	8003fda <_printf_i+0x1ce>
 8003fd6:	6019      	str	r1, [r3, #0]
 8003fd8:	e002      	b.n	8003fe0 <_printf_i+0x1d4>
 8003fda:	0670      	lsls	r0, r6, #25
 8003fdc:	d5fb      	bpl.n	8003fd6 <_printf_i+0x1ca>
 8003fde:	8019      	strh	r1, [r3, #0]
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	4615      	mov	r5, r2
 8003fe4:	6123      	str	r3, [r4, #16]
 8003fe6:	e7ba      	b.n	8003f5e <_printf_i+0x152>
 8003fe8:	682b      	ldr	r3, [r5, #0]
 8003fea:	2100      	movs	r1, #0
 8003fec:	1d1a      	adds	r2, r3, #4
 8003fee:	602a      	str	r2, [r5, #0]
 8003ff0:	681d      	ldr	r5, [r3, #0]
 8003ff2:	6862      	ldr	r2, [r4, #4]
 8003ff4:	4628      	mov	r0, r5
 8003ff6:	f000 f82f 	bl	8004058 <memchr>
 8003ffa:	b108      	cbz	r0, 8004000 <_printf_i+0x1f4>
 8003ffc:	1b40      	subs	r0, r0, r5
 8003ffe:	6060      	str	r0, [r4, #4]
 8004000:	6863      	ldr	r3, [r4, #4]
 8004002:	6123      	str	r3, [r4, #16]
 8004004:	2300      	movs	r3, #0
 8004006:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800400a:	e7a8      	b.n	8003f5e <_printf_i+0x152>
 800400c:	462a      	mov	r2, r5
 800400e:	4649      	mov	r1, r9
 8004010:	4640      	mov	r0, r8
 8004012:	6923      	ldr	r3, [r4, #16]
 8004014:	47d0      	blx	sl
 8004016:	3001      	adds	r0, #1
 8004018:	d0ab      	beq.n	8003f72 <_printf_i+0x166>
 800401a:	6823      	ldr	r3, [r4, #0]
 800401c:	079b      	lsls	r3, r3, #30
 800401e:	d413      	bmi.n	8004048 <_printf_i+0x23c>
 8004020:	68e0      	ldr	r0, [r4, #12]
 8004022:	9b03      	ldr	r3, [sp, #12]
 8004024:	4298      	cmp	r0, r3
 8004026:	bfb8      	it	lt
 8004028:	4618      	movlt	r0, r3
 800402a:	e7a4      	b.n	8003f76 <_printf_i+0x16a>
 800402c:	2301      	movs	r3, #1
 800402e:	4632      	mov	r2, r6
 8004030:	4649      	mov	r1, r9
 8004032:	4640      	mov	r0, r8
 8004034:	47d0      	blx	sl
 8004036:	3001      	adds	r0, #1
 8004038:	d09b      	beq.n	8003f72 <_printf_i+0x166>
 800403a:	3501      	adds	r5, #1
 800403c:	68e3      	ldr	r3, [r4, #12]
 800403e:	9903      	ldr	r1, [sp, #12]
 8004040:	1a5b      	subs	r3, r3, r1
 8004042:	42ab      	cmp	r3, r5
 8004044:	dcf2      	bgt.n	800402c <_printf_i+0x220>
 8004046:	e7eb      	b.n	8004020 <_printf_i+0x214>
 8004048:	2500      	movs	r5, #0
 800404a:	f104 0619 	add.w	r6, r4, #25
 800404e:	e7f5      	b.n	800403c <_printf_i+0x230>
 8004050:	08004949 	.word	0x08004949
 8004054:	0800495a 	.word	0x0800495a

08004058 <memchr>:
 8004058:	4603      	mov	r3, r0
 800405a:	b510      	push	{r4, lr}
 800405c:	b2c9      	uxtb	r1, r1
 800405e:	4402      	add	r2, r0
 8004060:	4293      	cmp	r3, r2
 8004062:	4618      	mov	r0, r3
 8004064:	d101      	bne.n	800406a <memchr+0x12>
 8004066:	2000      	movs	r0, #0
 8004068:	e003      	b.n	8004072 <memchr+0x1a>
 800406a:	7804      	ldrb	r4, [r0, #0]
 800406c:	3301      	adds	r3, #1
 800406e:	428c      	cmp	r4, r1
 8004070:	d1f6      	bne.n	8004060 <memchr+0x8>
 8004072:	bd10      	pop	{r4, pc}

08004074 <memmove>:
 8004074:	4288      	cmp	r0, r1
 8004076:	b510      	push	{r4, lr}
 8004078:	eb01 0402 	add.w	r4, r1, r2
 800407c:	d902      	bls.n	8004084 <memmove+0x10>
 800407e:	4284      	cmp	r4, r0
 8004080:	4623      	mov	r3, r4
 8004082:	d807      	bhi.n	8004094 <memmove+0x20>
 8004084:	1e43      	subs	r3, r0, #1
 8004086:	42a1      	cmp	r1, r4
 8004088:	d008      	beq.n	800409c <memmove+0x28>
 800408a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800408e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004092:	e7f8      	b.n	8004086 <memmove+0x12>
 8004094:	4601      	mov	r1, r0
 8004096:	4402      	add	r2, r0
 8004098:	428a      	cmp	r2, r1
 800409a:	d100      	bne.n	800409e <memmove+0x2a>
 800409c:	bd10      	pop	{r4, pc}
 800409e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80040a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80040a6:	e7f7      	b.n	8004098 <memmove+0x24>

080040a8 <_free_r>:
 80040a8:	b538      	push	{r3, r4, r5, lr}
 80040aa:	4605      	mov	r5, r0
 80040ac:	2900      	cmp	r1, #0
 80040ae:	d040      	beq.n	8004132 <_free_r+0x8a>
 80040b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80040b4:	1f0c      	subs	r4, r1, #4
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	bfb8      	it	lt
 80040ba:	18e4      	addlt	r4, r4, r3
 80040bc:	f000 f910 	bl	80042e0 <__malloc_lock>
 80040c0:	4a1c      	ldr	r2, [pc, #112]	; (8004134 <_free_r+0x8c>)
 80040c2:	6813      	ldr	r3, [r2, #0]
 80040c4:	b933      	cbnz	r3, 80040d4 <_free_r+0x2c>
 80040c6:	6063      	str	r3, [r4, #4]
 80040c8:	6014      	str	r4, [r2, #0]
 80040ca:	4628      	mov	r0, r5
 80040cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80040d0:	f000 b90c 	b.w	80042ec <__malloc_unlock>
 80040d4:	42a3      	cmp	r3, r4
 80040d6:	d908      	bls.n	80040ea <_free_r+0x42>
 80040d8:	6820      	ldr	r0, [r4, #0]
 80040da:	1821      	adds	r1, r4, r0
 80040dc:	428b      	cmp	r3, r1
 80040de:	bf01      	itttt	eq
 80040e0:	6819      	ldreq	r1, [r3, #0]
 80040e2:	685b      	ldreq	r3, [r3, #4]
 80040e4:	1809      	addeq	r1, r1, r0
 80040e6:	6021      	streq	r1, [r4, #0]
 80040e8:	e7ed      	b.n	80040c6 <_free_r+0x1e>
 80040ea:	461a      	mov	r2, r3
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	b10b      	cbz	r3, 80040f4 <_free_r+0x4c>
 80040f0:	42a3      	cmp	r3, r4
 80040f2:	d9fa      	bls.n	80040ea <_free_r+0x42>
 80040f4:	6811      	ldr	r1, [r2, #0]
 80040f6:	1850      	adds	r0, r2, r1
 80040f8:	42a0      	cmp	r0, r4
 80040fa:	d10b      	bne.n	8004114 <_free_r+0x6c>
 80040fc:	6820      	ldr	r0, [r4, #0]
 80040fe:	4401      	add	r1, r0
 8004100:	1850      	adds	r0, r2, r1
 8004102:	4283      	cmp	r3, r0
 8004104:	6011      	str	r1, [r2, #0]
 8004106:	d1e0      	bne.n	80040ca <_free_r+0x22>
 8004108:	6818      	ldr	r0, [r3, #0]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	4401      	add	r1, r0
 800410e:	6011      	str	r1, [r2, #0]
 8004110:	6053      	str	r3, [r2, #4]
 8004112:	e7da      	b.n	80040ca <_free_r+0x22>
 8004114:	d902      	bls.n	800411c <_free_r+0x74>
 8004116:	230c      	movs	r3, #12
 8004118:	602b      	str	r3, [r5, #0]
 800411a:	e7d6      	b.n	80040ca <_free_r+0x22>
 800411c:	6820      	ldr	r0, [r4, #0]
 800411e:	1821      	adds	r1, r4, r0
 8004120:	428b      	cmp	r3, r1
 8004122:	bf01      	itttt	eq
 8004124:	6819      	ldreq	r1, [r3, #0]
 8004126:	685b      	ldreq	r3, [r3, #4]
 8004128:	1809      	addeq	r1, r1, r0
 800412a:	6021      	streq	r1, [r4, #0]
 800412c:	6063      	str	r3, [r4, #4]
 800412e:	6054      	str	r4, [r2, #4]
 8004130:	e7cb      	b.n	80040ca <_free_r+0x22>
 8004132:	bd38      	pop	{r3, r4, r5, pc}
 8004134:	20000210 	.word	0x20000210

08004138 <sbrk_aligned>:
 8004138:	b570      	push	{r4, r5, r6, lr}
 800413a:	4e0e      	ldr	r6, [pc, #56]	; (8004174 <sbrk_aligned+0x3c>)
 800413c:	460c      	mov	r4, r1
 800413e:	6831      	ldr	r1, [r6, #0]
 8004140:	4605      	mov	r5, r0
 8004142:	b911      	cbnz	r1, 800414a <sbrk_aligned+0x12>
 8004144:	f000 f8bc 	bl	80042c0 <_sbrk_r>
 8004148:	6030      	str	r0, [r6, #0]
 800414a:	4621      	mov	r1, r4
 800414c:	4628      	mov	r0, r5
 800414e:	f000 f8b7 	bl	80042c0 <_sbrk_r>
 8004152:	1c43      	adds	r3, r0, #1
 8004154:	d00a      	beq.n	800416c <sbrk_aligned+0x34>
 8004156:	1cc4      	adds	r4, r0, #3
 8004158:	f024 0403 	bic.w	r4, r4, #3
 800415c:	42a0      	cmp	r0, r4
 800415e:	d007      	beq.n	8004170 <sbrk_aligned+0x38>
 8004160:	1a21      	subs	r1, r4, r0
 8004162:	4628      	mov	r0, r5
 8004164:	f000 f8ac 	bl	80042c0 <_sbrk_r>
 8004168:	3001      	adds	r0, #1
 800416a:	d101      	bne.n	8004170 <sbrk_aligned+0x38>
 800416c:	f04f 34ff 	mov.w	r4, #4294967295
 8004170:	4620      	mov	r0, r4
 8004172:	bd70      	pop	{r4, r5, r6, pc}
 8004174:	20000214 	.word	0x20000214

08004178 <_malloc_r>:
 8004178:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800417c:	1ccd      	adds	r5, r1, #3
 800417e:	f025 0503 	bic.w	r5, r5, #3
 8004182:	3508      	adds	r5, #8
 8004184:	2d0c      	cmp	r5, #12
 8004186:	bf38      	it	cc
 8004188:	250c      	movcc	r5, #12
 800418a:	2d00      	cmp	r5, #0
 800418c:	4607      	mov	r7, r0
 800418e:	db01      	blt.n	8004194 <_malloc_r+0x1c>
 8004190:	42a9      	cmp	r1, r5
 8004192:	d905      	bls.n	80041a0 <_malloc_r+0x28>
 8004194:	230c      	movs	r3, #12
 8004196:	2600      	movs	r6, #0
 8004198:	603b      	str	r3, [r7, #0]
 800419a:	4630      	mov	r0, r6
 800419c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041a0:	4e2e      	ldr	r6, [pc, #184]	; (800425c <_malloc_r+0xe4>)
 80041a2:	f000 f89d 	bl	80042e0 <__malloc_lock>
 80041a6:	6833      	ldr	r3, [r6, #0]
 80041a8:	461c      	mov	r4, r3
 80041aa:	bb34      	cbnz	r4, 80041fa <_malloc_r+0x82>
 80041ac:	4629      	mov	r1, r5
 80041ae:	4638      	mov	r0, r7
 80041b0:	f7ff ffc2 	bl	8004138 <sbrk_aligned>
 80041b4:	1c43      	adds	r3, r0, #1
 80041b6:	4604      	mov	r4, r0
 80041b8:	d14d      	bne.n	8004256 <_malloc_r+0xde>
 80041ba:	6834      	ldr	r4, [r6, #0]
 80041bc:	4626      	mov	r6, r4
 80041be:	2e00      	cmp	r6, #0
 80041c0:	d140      	bne.n	8004244 <_malloc_r+0xcc>
 80041c2:	6823      	ldr	r3, [r4, #0]
 80041c4:	4631      	mov	r1, r6
 80041c6:	4638      	mov	r0, r7
 80041c8:	eb04 0803 	add.w	r8, r4, r3
 80041cc:	f000 f878 	bl	80042c0 <_sbrk_r>
 80041d0:	4580      	cmp	r8, r0
 80041d2:	d13a      	bne.n	800424a <_malloc_r+0xd2>
 80041d4:	6821      	ldr	r1, [r4, #0]
 80041d6:	3503      	adds	r5, #3
 80041d8:	1a6d      	subs	r5, r5, r1
 80041da:	f025 0503 	bic.w	r5, r5, #3
 80041de:	3508      	adds	r5, #8
 80041e0:	2d0c      	cmp	r5, #12
 80041e2:	bf38      	it	cc
 80041e4:	250c      	movcc	r5, #12
 80041e6:	4638      	mov	r0, r7
 80041e8:	4629      	mov	r1, r5
 80041ea:	f7ff ffa5 	bl	8004138 <sbrk_aligned>
 80041ee:	3001      	adds	r0, #1
 80041f0:	d02b      	beq.n	800424a <_malloc_r+0xd2>
 80041f2:	6823      	ldr	r3, [r4, #0]
 80041f4:	442b      	add	r3, r5
 80041f6:	6023      	str	r3, [r4, #0]
 80041f8:	e00e      	b.n	8004218 <_malloc_r+0xa0>
 80041fa:	6822      	ldr	r2, [r4, #0]
 80041fc:	1b52      	subs	r2, r2, r5
 80041fe:	d41e      	bmi.n	800423e <_malloc_r+0xc6>
 8004200:	2a0b      	cmp	r2, #11
 8004202:	d916      	bls.n	8004232 <_malloc_r+0xba>
 8004204:	1961      	adds	r1, r4, r5
 8004206:	42a3      	cmp	r3, r4
 8004208:	6025      	str	r5, [r4, #0]
 800420a:	bf18      	it	ne
 800420c:	6059      	strne	r1, [r3, #4]
 800420e:	6863      	ldr	r3, [r4, #4]
 8004210:	bf08      	it	eq
 8004212:	6031      	streq	r1, [r6, #0]
 8004214:	5162      	str	r2, [r4, r5]
 8004216:	604b      	str	r3, [r1, #4]
 8004218:	4638      	mov	r0, r7
 800421a:	f104 060b 	add.w	r6, r4, #11
 800421e:	f000 f865 	bl	80042ec <__malloc_unlock>
 8004222:	f026 0607 	bic.w	r6, r6, #7
 8004226:	1d23      	adds	r3, r4, #4
 8004228:	1af2      	subs	r2, r6, r3
 800422a:	d0b6      	beq.n	800419a <_malloc_r+0x22>
 800422c:	1b9b      	subs	r3, r3, r6
 800422e:	50a3      	str	r3, [r4, r2]
 8004230:	e7b3      	b.n	800419a <_malloc_r+0x22>
 8004232:	6862      	ldr	r2, [r4, #4]
 8004234:	42a3      	cmp	r3, r4
 8004236:	bf0c      	ite	eq
 8004238:	6032      	streq	r2, [r6, #0]
 800423a:	605a      	strne	r2, [r3, #4]
 800423c:	e7ec      	b.n	8004218 <_malloc_r+0xa0>
 800423e:	4623      	mov	r3, r4
 8004240:	6864      	ldr	r4, [r4, #4]
 8004242:	e7b2      	b.n	80041aa <_malloc_r+0x32>
 8004244:	4634      	mov	r4, r6
 8004246:	6876      	ldr	r6, [r6, #4]
 8004248:	e7b9      	b.n	80041be <_malloc_r+0x46>
 800424a:	230c      	movs	r3, #12
 800424c:	4638      	mov	r0, r7
 800424e:	603b      	str	r3, [r7, #0]
 8004250:	f000 f84c 	bl	80042ec <__malloc_unlock>
 8004254:	e7a1      	b.n	800419a <_malloc_r+0x22>
 8004256:	6025      	str	r5, [r4, #0]
 8004258:	e7de      	b.n	8004218 <_malloc_r+0xa0>
 800425a:	bf00      	nop
 800425c:	20000210 	.word	0x20000210

08004260 <_realloc_r>:
 8004260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004264:	4680      	mov	r8, r0
 8004266:	4614      	mov	r4, r2
 8004268:	460e      	mov	r6, r1
 800426a:	b921      	cbnz	r1, 8004276 <_realloc_r+0x16>
 800426c:	4611      	mov	r1, r2
 800426e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004272:	f7ff bf81 	b.w	8004178 <_malloc_r>
 8004276:	b92a      	cbnz	r2, 8004284 <_realloc_r+0x24>
 8004278:	f7ff ff16 	bl	80040a8 <_free_r>
 800427c:	4625      	mov	r5, r4
 800427e:	4628      	mov	r0, r5
 8004280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004284:	f000 f838 	bl	80042f8 <_malloc_usable_size_r>
 8004288:	4284      	cmp	r4, r0
 800428a:	4607      	mov	r7, r0
 800428c:	d802      	bhi.n	8004294 <_realloc_r+0x34>
 800428e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004292:	d812      	bhi.n	80042ba <_realloc_r+0x5a>
 8004294:	4621      	mov	r1, r4
 8004296:	4640      	mov	r0, r8
 8004298:	f7ff ff6e 	bl	8004178 <_malloc_r>
 800429c:	4605      	mov	r5, r0
 800429e:	2800      	cmp	r0, #0
 80042a0:	d0ed      	beq.n	800427e <_realloc_r+0x1e>
 80042a2:	42bc      	cmp	r4, r7
 80042a4:	4622      	mov	r2, r4
 80042a6:	4631      	mov	r1, r6
 80042a8:	bf28      	it	cs
 80042aa:	463a      	movcs	r2, r7
 80042ac:	f7ff fbac 	bl	8003a08 <memcpy>
 80042b0:	4631      	mov	r1, r6
 80042b2:	4640      	mov	r0, r8
 80042b4:	f7ff fef8 	bl	80040a8 <_free_r>
 80042b8:	e7e1      	b.n	800427e <_realloc_r+0x1e>
 80042ba:	4635      	mov	r5, r6
 80042bc:	e7df      	b.n	800427e <_realloc_r+0x1e>
	...

080042c0 <_sbrk_r>:
 80042c0:	b538      	push	{r3, r4, r5, lr}
 80042c2:	2300      	movs	r3, #0
 80042c4:	4d05      	ldr	r5, [pc, #20]	; (80042dc <_sbrk_r+0x1c>)
 80042c6:	4604      	mov	r4, r0
 80042c8:	4608      	mov	r0, r1
 80042ca:	602b      	str	r3, [r5, #0]
 80042cc:	f7fd fc9c 	bl	8001c08 <_sbrk>
 80042d0:	1c43      	adds	r3, r0, #1
 80042d2:	d102      	bne.n	80042da <_sbrk_r+0x1a>
 80042d4:	682b      	ldr	r3, [r5, #0]
 80042d6:	b103      	cbz	r3, 80042da <_sbrk_r+0x1a>
 80042d8:	6023      	str	r3, [r4, #0]
 80042da:	bd38      	pop	{r3, r4, r5, pc}
 80042dc:	20000218 	.word	0x20000218

080042e0 <__malloc_lock>:
 80042e0:	4801      	ldr	r0, [pc, #4]	; (80042e8 <__malloc_lock+0x8>)
 80042e2:	f000 b811 	b.w	8004308 <__retarget_lock_acquire_recursive>
 80042e6:	bf00      	nop
 80042e8:	2000021c 	.word	0x2000021c

080042ec <__malloc_unlock>:
 80042ec:	4801      	ldr	r0, [pc, #4]	; (80042f4 <__malloc_unlock+0x8>)
 80042ee:	f000 b80c 	b.w	800430a <__retarget_lock_release_recursive>
 80042f2:	bf00      	nop
 80042f4:	2000021c 	.word	0x2000021c

080042f8 <_malloc_usable_size_r>:
 80042f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042fc:	1f18      	subs	r0, r3, #4
 80042fe:	2b00      	cmp	r3, #0
 8004300:	bfbc      	itt	lt
 8004302:	580b      	ldrlt	r3, [r1, r0]
 8004304:	18c0      	addlt	r0, r0, r3
 8004306:	4770      	bx	lr

08004308 <__retarget_lock_acquire_recursive>:
 8004308:	4770      	bx	lr

0800430a <__retarget_lock_release_recursive>:
 800430a:	4770      	bx	lr

0800430c <_init>:
 800430c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800430e:	bf00      	nop
 8004310:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004312:	bc08      	pop	{r3}
 8004314:	469e      	mov	lr, r3
 8004316:	4770      	bx	lr

08004318 <_fini>:
 8004318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800431a:	bf00      	nop
 800431c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800431e:	bc08      	pop	{r3}
 8004320:	469e      	mov	lr, r3
 8004322:	4770      	bx	lr
