Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore.qsys --block-symbol-file --output-directory=/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/multicore --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading ProyectoQuartus/multicore.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module clocks
Progress: Adding hps [altera_hps 16.1]
Progress: Parameterizing module hps
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 16.1]
Progress: Parameterizing module leds
Progress: Adding nios [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios
Progress: Adding onchip [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: multicore.hps: HPS Main PLL counter settings: n = 0  m = 73
Info: multicore.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: multicore.hps: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: multicore.hps: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: multicore.hps: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: multicore.hps: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Info: multicore.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: multicore.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys-generate succeeded.
Info: Stopping: Create block symbol file (.bsf)
