// Seed: 650403655
module module_0 (
    output tri1 id_0,
    input tri id_1,
    output tri id_2
    , id_28,
    output tri1 id_3,
    input tri1 id_4,
    output uwire id_5,
    input tri id_6,
    input tri id_7,
    input wire id_8,
    output wire id_9,
    output supply0 id_10,
    input wire id_11,
    output tri1 id_12,
    input wor id_13,
    input tri id_14,
    input tri0 id_15,
    output uwire id_16,
    input supply1 id_17,
    input wor id_18,
    input supply1 id_19,
    output supply1 id_20,
    output tri id_21,
    input wor id_22,
    input tri id_23,
    output uwire id_24,
    output supply1 id_25,
    input tri0 id_26
);
  assign id_20 = id_8;
  wand id_29 = id_22;
  assign id_2  = id_26;
  assign id_10 = 1 + 1'b0 ? {id_11 == id_18{1}} : id_14 ? 1 : (id_17);
  uwire id_30 = 1'b0;
  id_31(
      .id_0(id_30), .id_1(1), .id_2(1), .id_3(1)
  );
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    output uwire id_3,
    output wand id_4,
    input supply0 id_5,
    input wire id_6,
    input wor id_7,
    input uwire id_8,
    output tri id_9,
    input supply0 id_10,
    input wand id_11,
    output supply1 id_12,
    input tri1 id_13
);
  wire id_15;
  module_0(
      id_0,
      id_11,
      id_4,
      id_4,
      id_2,
      id_4,
      id_7,
      id_5,
      id_11,
      id_12,
      id_9,
      id_7,
      id_3,
      id_8,
      id_8,
      id_11,
      id_4,
      id_10,
      id_6,
      id_7,
      id_9,
      id_1,
      id_10,
      id_2,
      id_3,
      id_9,
      id_2
  );
endmodule
