

================================================================
== Vitis HLS Report for 'SHA512Digest_64u_512u_s'
================================================================
* Date:           Thu Aug  3 21:15:09 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        DESHA512_01
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.869 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      168|      168|  0.672 us|  0.672 us|  168|  168|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                      |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                               |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_159  |SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS  |      163|      163|  0.652 us|  0.652 us|  163|  163|       no|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_SHA1_DIGEST_NBLK  |      166|      166|       166|          -|          -|     1|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      572|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      724|     1770|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      157|    -|
|Register             |        -|     -|     1031|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1755|     2499|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+------+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+------+-----+
    |grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_159  |SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS  |        0|   0|  724|  1770|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                 |                                                           |        0|   0|  724|  1770|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln232_3_fu_282_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln232_4_fu_287_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln232_5_fu_292_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln232_6_fu_297_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln232_7_fu_302_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln232_8_fu_307_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln232_9_fu_312_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln232_fu_277_p2    |         +|   0|  0|  71|          64|          64|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |ap_block_state5        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 572|         514|         514|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |a_V_fu_70              |   9|          2|   64|        128|
    |ap_NS_fsm              |  31|          6|    1|          6|
    |ap_done                |   9|          2|    1|          2|
    |b_V_fu_74              |   9|          2|   64|        128|
    |c_V_fu_78              |   9|          2|   64|        128|
    |d_V_fu_82              |   9|          2|   64|        128|
    |e_V_fu_86              |   9|          2|   64|        128|
    |end_nblk_strm25_blk_n  |   9|          2|    1|          2|
    |f_V_fu_90              |   9|          2|   64|        128|
    |g_V_fu_94              |   9|          2|   64|        128|
    |h_V_fu_98              |   9|          2|   64|        128|
    |output2_blk_n          |   9|          2|    1|          2|
    |tid_strm8_blk_n        |   9|          2|    1|          2|
    |tkeep_strm7_blk_n      |   9|          2|    1|          2|
    |w_strm6_read           |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 157|         34|  519|       1042|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |a_V_fu_70                                                                          |  64|   0|   64|          0|
    |a_V_load_reg_491                                                                   |  64|   0|   64|          0|
    |ap_CS_fsm                                                                          |   5|   0|    5|          0|
    |ap_done_reg                                                                        |   1|   0|    1|          0|
    |b_V_fu_74                                                                          |  64|   0|   64|          0|
    |b_V_load_reg_497                                                                   |  64|   0|   64|          0|
    |c_V_fu_78                                                                          |  64|   0|   64|          0|
    |c_V_load_reg_503                                                                   |  64|   0|   64|          0|
    |d_V_fu_82                                                                          |  64|   0|   64|          0|
    |d_V_load_reg_509                                                                   |  64|   0|   64|          0|
    |e_V_fu_86                                                                          |  64|   0|   64|          0|
    |e_V_load_reg_515                                                                   |  64|   0|   64|          0|
    |f_V_fu_90                                                                          |  64|   0|   64|          0|
    |f_V_load_reg_521                                                                   |  64|   0|   64|          0|
    |g_V_fu_94                                                                          |  64|   0|   64|          0|
    |g_V_load_reg_527                                                                   |  64|   0|   64|          0|
    |grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_159_ap_start_reg  |   1|   0|    1|          0|
    |h_V_fu_98                                                                          |  64|   0|   64|          0|
    |h_V_load_reg_533                                                                   |  64|   0|   64|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              |1031|   0| 1031|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  SHA512Digest<64u, 512u>|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  SHA512Digest<64u, 512u>|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  SHA512Digest<64u, 512u>|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  SHA512Digest<64u, 512u>|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  SHA512Digest<64u, 512u>|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  SHA512Digest<64u, 512u>|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  SHA512Digest<64u, 512u>|  return value|
|w_strm6_dout                    |   in|   64|     ap_fifo|                  w_strm6|       pointer|
|w_strm6_num_data_valid          |   in|    6|     ap_fifo|                  w_strm6|       pointer|
|w_strm6_fifo_cap                |   in|    6|     ap_fifo|                  w_strm6|       pointer|
|w_strm6_empty_n                 |   in|    1|     ap_fifo|                  w_strm6|       pointer|
|w_strm6_read                    |  out|    1|     ap_fifo|                  w_strm6|       pointer|
|end_nblk_strm25_dout            |   in|    1|     ap_fifo|          end_nblk_strm25|       pointer|
|end_nblk_strm25_num_data_valid  |   in|    6|     ap_fifo|          end_nblk_strm25|       pointer|
|end_nblk_strm25_fifo_cap        |   in|    6|     ap_fifo|          end_nblk_strm25|       pointer|
|end_nblk_strm25_empty_n         |   in|    1|     ap_fifo|          end_nblk_strm25|       pointer|
|end_nblk_strm25_read            |  out|    1|     ap_fifo|          end_nblk_strm25|       pointer|
|tkeep_strm7_dout                |   in|   64|     ap_fifo|              tkeep_strm7|       pointer|
|tkeep_strm7_num_data_valid      |   in|    6|     ap_fifo|              tkeep_strm7|       pointer|
|tkeep_strm7_fifo_cap            |   in|    6|     ap_fifo|              tkeep_strm7|       pointer|
|tkeep_strm7_empty_n             |   in|    1|     ap_fifo|              tkeep_strm7|       pointer|
|tkeep_strm7_read                |  out|    1|     ap_fifo|              tkeep_strm7|       pointer|
|tid_strm8_dout                  |   in|    6|     ap_fifo|                tid_strm8|       pointer|
|tid_strm8_num_data_valid        |   in|    6|     ap_fifo|                tid_strm8|       pointer|
|tid_strm8_fifo_cap              |   in|    6|     ap_fifo|                tid_strm8|       pointer|
|tid_strm8_empty_n               |   in|    1|     ap_fifo|                tid_strm8|       pointer|
|tid_strm8_read                  |  out|    1|     ap_fifo|                tid_strm8|       pointer|
|output2_din                     |  out|  583|     ap_fifo|                  output2|       pointer|
|output2_full_n                  |   in|    1|     ap_fifo|                  output2|       pointer|
|output2_write                   |  out|    1|     ap_fifo|                  output2|       pointer|
+--------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_V = alloca i32 1"   --->   Operation 6 'alloca' 'a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_V = alloca i32 1"   --->   Operation 7 'alloca' 'b_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c_V = alloca i32 1"   --->   Operation 8 'alloca' 'c_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%d_V = alloca i32 1"   --->   Operation 9 'alloca' 'd_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%e_V = alloca i32 1"   --->   Operation 10 'alloca' 'e_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%f_V = alloca i32 1"   --->   Operation 11 'alloca' 'f_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%g_V = alloca i32 1"   --->   Operation 12 'alloca' 'g_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%h_V = alloca i32 1"   --->   Operation 13 'alloca' 'h_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_V_3_loc = alloca i64 1"   --->   Operation 14 'alloca' 'a_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_V_3_loc = alloca i64 1"   --->   Operation 15 'alloca' 'b_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_V_3_loc = alloca i64 1"   --->   Operation 16 'alloca' 'c_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%d_V_1_loc = alloca i64 1"   --->   Operation 17 'alloca' 'd_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%e_V_3_loc = alloca i64 1"   --->   Operation 18 'alloca' 'e_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%f_V_3_loc = alloca i64 1"   --->   Operation 19 'alloca' 'f_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%g_V_3_loc = alloca i64 1"   --->   Operation 20 'alloca' 'g_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%h_V_1_loc = alloca i64 1"   --->   Operation 21 'alloca' 'h_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %tid_strm8, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tkeep_strm7, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %w_strm6, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm25, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i583 %output2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %tid_strm8, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tkeep_strm7, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w_strm6, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm25, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i583 %output2, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln629 = store i64 6620516959819538809, i64 %h_V" [SHA512CODE/sha512.cpp:629]   --->   Operation 32 'store' 'store_ln629' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln629 = store i64 2270897969802886507, i64 %g_V" [SHA512CODE/sha512.cpp:629]   --->   Operation 33 'store' 'store_ln629' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln629 = store i64 11170449401992604703, i64 %f_V" [SHA512CODE/sha512.cpp:629]   --->   Operation 34 'store' 'store_ln629' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln629 = store i64 5840696475078001361, i64 %e_V" [SHA512CODE/sha512.cpp:629]   --->   Operation 35 'store' 'store_ln629' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln629 = store i64 11912009170470909681, i64 %d_V" [SHA512CODE/sha512.cpp:629]   --->   Operation 36 'store' 'store_ln629' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln629 = store i64 4354685564936845355, i64 %c_V" [SHA512CODE/sha512.cpp:629]   --->   Operation 37 'store' 'store_ln629' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln629 = store i64 13503953896175478587, i64 %b_V" [SHA512CODE/sha512.cpp:629]   --->   Operation 38 'store' 'store_ln629' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln629 = store i64 7640891576956012808, i64 %a_V" [SHA512CODE/sha512.cpp:629]   --->   Operation 39 'store' 'store_ln629' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln629 = br void %do.body" [SHA512CODE/sha512.cpp:629]   --->   Operation 40 'br' 'br_ln629' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln630 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1" [SHA512CODE/sha512.cpp:630]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.35ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm25" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'read' 'tmp' <Predicate = true> <Delay = 1.35> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln633 = br i1 %tmp, void %for.inc.preheader, void %do.end" [SHA512CODE/sha512.cpp:633]   --->   Operation 44 'br' 'br_ln633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%a_V_load = load i64 %a_V"   --->   Operation 45 'load' 'a_V_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%b_V_load = load i64 %b_V"   --->   Operation 46 'load' 'b_V_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%c_V_load = load i64 %c_V"   --->   Operation 47 'load' 'c_V_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%d_V_load = load i64 %d_V"   --->   Operation 48 'load' 'd_V_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%e_V_load = load i64 %e_V"   --->   Operation 49 'load' 'e_V_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%f_V_load = load i64 %f_V"   --->   Operation 50 'load' 'f_V_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%g_V_load = load i64 %g_V"   --->   Operation 51 'load' 'g_V_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%h_V_load = load i64 %h_V"   --->   Operation 52 'load' 'h_V_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 53 'wait' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (0.38ns)   --->   "%call_ln232 = call void @SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS, i64 %h_V_load, i64 %g_V_load, i64 %f_V_load, i64 %e_V_load, i64 %d_V_load, i64 %c_V_load, i64 %b_V_load, i64 %a_V_load, i64 %w_strm6, i64 %h_V_1_loc, i64 %g_V_3_loc, i64 %f_V_3_loc, i64 %e_V_3_loc, i64 %d_V_1_loc, i64 %c_V_3_loc, i64 %b_V_3_loc, i64 %a_V_3_loc"   --->   Operation 54 'call' 'call_ln232' <Predicate = (!tmp)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln232 = call void @SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS, i64 %h_V_load, i64 %g_V_load, i64 %f_V_load, i64 %e_V_load, i64 %d_V_load, i64 %c_V_load, i64 %b_V_load, i64 %a_V_load, i64 %w_strm6, i64 %h_V_1_loc, i64 %g_V_3_loc, i64 %f_V_3_loc, i64 %e_V_3_loc, i64 %d_V_1_loc, i64 %c_V_3_loc, i64 %b_V_3_loc, i64 %a_V_3_loc"   --->   Operation 55 'call' 'call_ln232' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.53>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%h_V_1_loc_load = load i64 %h_V_1_loc"   --->   Operation 56 'load' 'h_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%g_V_3_loc_load = load i64 %g_V_3_loc"   --->   Operation 57 'load' 'g_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%f_V_3_loc_load = load i64 %f_V_3_loc"   --->   Operation 58 'load' 'f_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%e_V_3_loc_load = load i64 %e_V_3_loc"   --->   Operation 59 'load' 'e_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%d_V_1_loc_load = load i64 %d_V_1_loc"   --->   Operation 60 'load' 'd_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%c_V_3_loc_load = load i64 %c_V_3_loc"   --->   Operation 61 'load' 'c_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%b_V_3_loc_load = load i64 %b_V_3_loc"   --->   Operation 62 'load' 'b_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%a_V_3_loc_load = load i64 %a_V_3_loc"   --->   Operation 63 'load' 'a_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_257 = wait i32 @_ssdm_op_Wait"   --->   Operation 64 'wait' 'empty_257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.14ns)   --->   "%add_ln232 = add i64 %a_V_3_loc_load, i64 %a_V_load"   --->   Operation 65 'add' 'add_ln232' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (1.14ns)   --->   "%add_ln232_3 = add i64 %b_V_3_loc_load, i64 %b_V_load"   --->   Operation 66 'add' 'add_ln232_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.14ns)   --->   "%add_ln232_4 = add i64 %c_V_3_loc_load, i64 %c_V_load"   --->   Operation 67 'add' 'add_ln232_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.14ns)   --->   "%add_ln232_5 = add i64 %d_V_1_loc_load, i64 %d_V_load"   --->   Operation 68 'add' 'add_ln232_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (1.14ns)   --->   "%add_ln232_6 = add i64 %e_V_3_loc_load, i64 %e_V_load"   --->   Operation 69 'add' 'add_ln232_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.14ns)   --->   "%add_ln232_7 = add i64 %f_V_3_loc_load, i64 %f_V_load"   --->   Operation 70 'add' 'add_ln232_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.14ns)   --->   "%add_ln232_8 = add i64 %g_V_3_loc_load, i64 %g_V_load"   --->   Operation 71 'add' 'add_ln232_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.14ns)   --->   "%add_ln232_9 = add i64 %h_V_1_loc_load, i64 %h_V_load"   --->   Operation 72 'add' 'add_ln232_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln694 = store i64 %add_ln232_9, i64 %h_V" [SHA512CODE/sha512.cpp:694]   --->   Operation 73 'store' 'store_ln694' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln694 = store i64 %add_ln232_8, i64 %g_V" [SHA512CODE/sha512.cpp:694]   --->   Operation 74 'store' 'store_ln694' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln694 = store i64 %add_ln232_7, i64 %f_V" [SHA512CODE/sha512.cpp:694]   --->   Operation 75 'store' 'store_ln694' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln694 = store i64 %add_ln232_6, i64 %e_V" [SHA512CODE/sha512.cpp:694]   --->   Operation 76 'store' 'store_ln694' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln694 = store i64 %add_ln232_5, i64 %d_V" [SHA512CODE/sha512.cpp:694]   --->   Operation 77 'store' 'store_ln694' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln694 = store i64 %add_ln232_4, i64 %c_V" [SHA512CODE/sha512.cpp:694]   --->   Operation 78 'store' 'store_ln694' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln694 = store i64 %add_ln232_3, i64 %b_V" [SHA512CODE/sha512.cpp:694]   --->   Operation 79 'store' 'store_ln694' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln694 = store i64 %add_ln232, i64 %a_V" [SHA512CODE/sha512.cpp:694]   --->   Operation 80 'store' 'store_ln694' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln695 = br void %do.body" [SHA512CODE/sha512.cpp:695]   --->   Operation 81 'br' 'br_ln695' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.86>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%a_V_load_1 = load i64 %a_V" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 82 'load' 'a_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%b_V_load_1 = load i64 %b_V" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'load' 'b_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%c_V_load_1 = load i64 %c_V" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'load' 'c_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%d_V_load_1 = load i64 %d_V" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'load' 'd_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%e_V_load_1 = load i64 %e_V" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 86 'load' 'e_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%f_V_load_1 = load i64 %f_V" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 87 'load' 'f_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%g_V_load_1 = load i64 %g_V" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 88 'load' 'g_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%h_V_load_1 = load i64 %h_V" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 89 'load' 'h_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.97ns)   --->   "%tmp_4 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %tkeep_strm7" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 90 'read' 'tmp_4' <Predicate = true> <Delay = 0.97> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.97> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_5 : Operation 91 [1/1] (1.40ns)   --->   "%tmp_5 = read i6 @_ssdm_op_Read.ap_fifo.volatile.i6P0A, i6 %tid_strm8" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'read' 'tmp_5' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 32> <FIFO>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i583 @_ssdm_op_BitConcatenate.i583.i1.i6.i64.i64.i64.i64.i64.i64.i64.i64.i64, i1 1, i6 %tmp_5, i64 %tmp_4, i64 %a_V_load_1, i64 %b_V_load_1, i64 %c_V_load_1, i64 %d_V_load_1, i64 %e_V_load_1, i64 %f_V_load_1, i64 %g_V_load_1, i64 %h_V_load_1" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 92 'bitconcatenate' 'p_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i583P0A, i583 %output2, i583 %p_s" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 93 'write' 'write_ln174' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 583> <Depth = 32> <FIFO>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln729 = ret" [SHA512CODE/sha512.cpp:729]   --->   Operation 94 'ret' 'ret_ln729' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w_strm6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ end_nblk_strm25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tkeep_strm7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tid_strm8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_V                     (alloca           ) [ 011111]
b_V                     (alloca           ) [ 011111]
c_V                     (alloca           ) [ 011111]
d_V                     (alloca           ) [ 011111]
e_V                     (alloca           ) [ 011111]
f_V                     (alloca           ) [ 011111]
g_V                     (alloca           ) [ 011111]
h_V                     (alloca           ) [ 011111]
a_V_3_loc               (alloca           ) [ 001110]
b_V_3_loc               (alloca           ) [ 001110]
c_V_3_loc               (alloca           ) [ 001110]
d_V_1_loc               (alloca           ) [ 001110]
e_V_3_loc               (alloca           ) [ 001110]
f_V_3_loc               (alloca           ) [ 001110]
g_V_3_loc               (alloca           ) [ 001110]
h_V_1_loc               (alloca           ) [ 001110]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
store_ln629             (store            ) [ 000000]
store_ln629             (store            ) [ 000000]
store_ln629             (store            ) [ 000000]
store_ln629             (store            ) [ 000000]
store_ln629             (store            ) [ 000000]
store_ln629             (store            ) [ 000000]
store_ln629             (store            ) [ 000000]
store_ln629             (store            ) [ 000000]
br_ln629                (br               ) [ 000000]
speclooptripcount_ln630 (speclooptripcount) [ 000000]
specloopname_ln0        (specloopname     ) [ 000000]
tmp                     (read             ) [ 001110]
br_ln633                (br               ) [ 000000]
a_V_load                (load             ) [ 000110]
b_V_load                (load             ) [ 000110]
c_V_load                (load             ) [ 000110]
d_V_load                (load             ) [ 000110]
e_V_load                (load             ) [ 000110]
f_V_load                (load             ) [ 000110]
g_V_load                (load             ) [ 000110]
h_V_load                (load             ) [ 000110]
empty                   (wait             ) [ 000000]
call_ln232              (call             ) [ 000000]
h_V_1_loc_load          (load             ) [ 000000]
g_V_3_loc_load          (load             ) [ 000000]
f_V_3_loc_load          (load             ) [ 000000]
e_V_3_loc_load          (load             ) [ 000000]
d_V_1_loc_load          (load             ) [ 000000]
c_V_3_loc_load          (load             ) [ 000000]
b_V_3_loc_load          (load             ) [ 000000]
a_V_3_loc_load          (load             ) [ 000000]
empty_257               (wait             ) [ 000000]
add_ln232               (add              ) [ 000000]
add_ln232_3             (add              ) [ 000000]
add_ln232_4             (add              ) [ 000000]
add_ln232_5             (add              ) [ 000000]
add_ln232_6             (add              ) [ 000000]
add_ln232_7             (add              ) [ 000000]
add_ln232_8             (add              ) [ 000000]
add_ln232_9             (add              ) [ 000000]
store_ln694             (store            ) [ 000000]
store_ln694             (store            ) [ 000000]
store_ln694             (store            ) [ 000000]
store_ln694             (store            ) [ 000000]
store_ln694             (store            ) [ 000000]
store_ln694             (store            ) [ 000000]
store_ln694             (store            ) [ 000000]
store_ln694             (store            ) [ 000000]
br_ln695                (br               ) [ 000000]
a_V_load_1              (load             ) [ 000000]
b_V_load_1              (load             ) [ 000000]
c_V_load_1              (load             ) [ 000000]
d_V_load_1              (load             ) [ 000000]
e_V_load_1              (load             ) [ 000000]
f_V_load_1              (load             ) [ 000000]
g_V_load_1              (load             ) [ 000000]
h_V_load_1              (load             ) [ 000000]
tmp_4                   (read             ) [ 000000]
tmp_5                   (read             ) [ 000000]
p_s                     (bitconcatenate   ) [ 000000]
write_ln174             (write            ) [ 000000]
ret_ln729               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w_strm6">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_strm6"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="end_nblk_strm25">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_nblk_strm25"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tkeep_strm7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tkeep_strm7"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tid_strm8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tid_strm8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i583.i1.i6.i64.i64.i64.i64.i64.i64.i64.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i583P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="a_V_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="b_V_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="c_V_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="d_V_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="e_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="f_V_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="g_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="h_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="a_V_3_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_V_3_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="b_V_3_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_V_3_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="c_V_3_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_V_3_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="d_V_1_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_V_1_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="e_V_3_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_V_3_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="f_V_3_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f_V_3_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="g_V_3_loc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_V_3_loc/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="h_V_1_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_V_1_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_4_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_5_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="6" slack="0"/>
<pin id="149" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln174_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="583" slack="0"/>
<pin id="155" dir="0" index="2" bw="583" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="0" index="2" bw="64" slack="0"/>
<pin id="163" dir="0" index="3" bw="64" slack="0"/>
<pin id="164" dir="0" index="4" bw="64" slack="0"/>
<pin id="165" dir="0" index="5" bw="64" slack="0"/>
<pin id="166" dir="0" index="6" bw="64" slack="0"/>
<pin id="167" dir="0" index="7" bw="64" slack="0"/>
<pin id="168" dir="0" index="8" bw="64" slack="0"/>
<pin id="169" dir="0" index="9" bw="64" slack="0"/>
<pin id="170" dir="0" index="10" bw="64" slack="1"/>
<pin id="171" dir="0" index="11" bw="64" slack="1"/>
<pin id="172" dir="0" index="12" bw="64" slack="1"/>
<pin id="173" dir="0" index="13" bw="64" slack="1"/>
<pin id="174" dir="0" index="14" bw="64" slack="1"/>
<pin id="175" dir="0" index="15" bw="64" slack="1"/>
<pin id="176" dir="0" index="16" bw="64" slack="1"/>
<pin id="177" dir="0" index="17" bw="64" slack="1"/>
<pin id="178" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln232/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="1"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_V_load/2 a_V_load_1/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="1"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_V_load/2 b_V_load_1/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_V_load/2 c_V_load_1/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="1"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_V_load/2 d_V_load_1/5 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="1"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_V_load/2 e_V_load_1/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="1"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_V_load/2 f_V_load_1/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="1"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_V_load/2 g_V_load_1/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_V_load/2 h_V_load_1/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln629_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="64" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln629/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln629_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="62" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln629/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln629_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln629/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln629_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln629/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln629_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln629/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln629_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="63" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln629/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln629_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="0" index="1" bw="64" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln629/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln629_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln629/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="h_V_1_loc_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="3"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_V_1_loc_load/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="g_V_3_loc_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="3"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_V_3_loc_load/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="f_V_3_loc_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="3"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_V_3_loc_load/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="e_V_3_loc_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="3"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_V_3_loc_load/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="d_V_1_loc_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="3"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_V_1_loc_load/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="c_V_3_loc_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="3"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_V_3_loc_load/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="b_V_3_loc_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="3"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_V_3_loc_load/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="a_V_3_loc_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="3"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_V_3_loc_load/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln232_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="2"/>
<pin id="280" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln232_3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="2"/>
<pin id="285" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232_3/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln232_4_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="2"/>
<pin id="290" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232_4/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln232_5_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="2"/>
<pin id="295" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232_5/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln232_6_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="0" index="1" bw="64" slack="2"/>
<pin id="300" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232_6/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln232_7_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="2"/>
<pin id="305" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232_7/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln232_8_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="0"/>
<pin id="309" dir="0" index="1" bw="64" slack="2"/>
<pin id="310" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232_8/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln232_9_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="2"/>
<pin id="315" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232_9/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln694_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="3"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln694/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln694_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="3"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln694/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln694_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="3"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln694/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln694_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="3"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln694/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln694_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="3"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln694/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln694_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="3"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln694/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln694_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="3"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln694/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln694_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="3"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln694/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_s_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="583" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="6" slack="0"/>
<pin id="361" dir="0" index="3" bw="64" slack="0"/>
<pin id="362" dir="0" index="4" bw="64" slack="0"/>
<pin id="363" dir="0" index="5" bw="64" slack="0"/>
<pin id="364" dir="0" index="6" bw="64" slack="0"/>
<pin id="365" dir="0" index="7" bw="64" slack="0"/>
<pin id="366" dir="0" index="8" bw="64" slack="0"/>
<pin id="367" dir="0" index="9" bw="64" slack="0"/>
<pin id="368" dir="0" index="10" bw="64" slack="0"/>
<pin id="369" dir="0" index="11" bw="64" slack="0"/>
<pin id="370" dir="1" index="12" bw="583" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/5 "/>
</bind>
</comp>

<comp id="384" class="1005" name="a_V_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="391" class="1005" name="b_V_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="b_V "/>
</bind>
</comp>

<comp id="398" class="1005" name="c_V_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="c_V "/>
</bind>
</comp>

<comp id="405" class="1005" name="d_V_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="d_V "/>
</bind>
</comp>

<comp id="412" class="1005" name="e_V_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="e_V "/>
</bind>
</comp>

<comp id="419" class="1005" name="f_V_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="f_V "/>
</bind>
</comp>

<comp id="426" class="1005" name="g_V_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="0"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="g_V "/>
</bind>
</comp>

<comp id="433" class="1005" name="h_V_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="h_V "/>
</bind>
</comp>

<comp id="440" class="1005" name="a_V_3_loc_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="1"/>
<pin id="442" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_V_3_loc "/>
</bind>
</comp>

<comp id="446" class="1005" name="b_V_3_loc_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="1"/>
<pin id="448" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b_V_3_loc "/>
</bind>
</comp>

<comp id="452" class="1005" name="c_V_3_loc_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="1"/>
<pin id="454" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_V_3_loc "/>
</bind>
</comp>

<comp id="458" class="1005" name="d_V_1_loc_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="1"/>
<pin id="460" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d_V_1_loc "/>
</bind>
</comp>

<comp id="464" class="1005" name="e_V_3_loc_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="1"/>
<pin id="466" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="e_V_3_loc "/>
</bind>
</comp>

<comp id="470" class="1005" name="f_V_3_loc_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="1"/>
<pin id="472" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="f_V_3_loc "/>
</bind>
</comp>

<comp id="476" class="1005" name="g_V_3_loc_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="1"/>
<pin id="478" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="g_V_3_loc "/>
</bind>
</comp>

<comp id="482" class="1005" name="h_V_1_loc_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="1"/>
<pin id="484" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="h_V_1_loc "/>
</bind>
</comp>

<comp id="491" class="1005" name="a_V_load_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="1"/>
<pin id="493" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_V_load "/>
</bind>
</comp>

<comp id="497" class="1005" name="b_V_load_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="1"/>
<pin id="499" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b_V_load "/>
</bind>
</comp>

<comp id="503" class="1005" name="c_V_load_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="1"/>
<pin id="505" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_V_load "/>
</bind>
</comp>

<comp id="509" class="1005" name="d_V_load_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="1"/>
<pin id="511" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d_V_load "/>
</bind>
</comp>

<comp id="515" class="1005" name="e_V_load_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="1"/>
<pin id="517" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="e_V_load "/>
</bind>
</comp>

<comp id="521" class="1005" name="f_V_load_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="1"/>
<pin id="523" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="f_V_load "/>
</bind>
</comp>

<comp id="527" class="1005" name="g_V_load_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="1"/>
<pin id="529" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="g_V_load "/>
</bind>
</comp>

<comp id="533" class="1005" name="h_V_load_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="1"/>
<pin id="535" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="h_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="54" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="60" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="62" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="68" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="179"><net_src comp="58" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="159" pin=9"/></net>

<net id="184"><net_src comp="181" pin="1"/><net_sink comp="159" pin=8"/></net>

<net id="188"><net_src comp="185" pin="1"/><net_sink comp="159" pin=7"/></net>

<net id="192"><net_src comp="189" pin="1"/><net_sink comp="159" pin=6"/></net>

<net id="196"><net_src comp="193" pin="1"/><net_sink comp="159" pin=5"/></net>

<net id="200"><net_src comp="197" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="204"><net_src comp="201" pin="1"/><net_sink comp="159" pin=3"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="271" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="268" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="265" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="262" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="259" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="256" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="253" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="307" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="302" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="297" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="292" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="287" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="282" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="277" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="371"><net_src comp="64" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="372"><net_src comp="66" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="373"><net_src comp="146" pin="2"/><net_sink comp="357" pin=2"/></net>

<net id="374"><net_src comp="140" pin="2"/><net_sink comp="357" pin=3"/></net>

<net id="375"><net_src comp="181" pin="1"/><net_sink comp="357" pin=4"/></net>

<net id="376"><net_src comp="185" pin="1"/><net_sink comp="357" pin=5"/></net>

<net id="377"><net_src comp="189" pin="1"/><net_sink comp="357" pin=6"/></net>

<net id="378"><net_src comp="193" pin="1"/><net_sink comp="357" pin=7"/></net>

<net id="379"><net_src comp="197" pin="1"/><net_sink comp="357" pin=8"/></net>

<net id="380"><net_src comp="201" pin="1"/><net_sink comp="357" pin=9"/></net>

<net id="381"><net_src comp="205" pin="1"/><net_sink comp="357" pin=10"/></net>

<net id="382"><net_src comp="209" pin="1"/><net_sink comp="357" pin=11"/></net>

<net id="383"><net_src comp="357" pin="12"/><net_sink comp="152" pin=2"/></net>

<net id="387"><net_src comp="70" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="394"><net_src comp="74" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="401"><net_src comp="78" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="408"><net_src comp="82" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="415"><net_src comp="86" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="422"><net_src comp="90" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="425"><net_src comp="419" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="429"><net_src comp="94" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="436"><net_src comp="98" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="443"><net_src comp="102" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="159" pin=17"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="449"><net_src comp="106" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="159" pin=16"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="455"><net_src comp="110" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="159" pin=15"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="461"><net_src comp="114" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="159" pin=14"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="467"><net_src comp="118" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="159" pin=13"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="473"><net_src comp="122" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="159" pin=12"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="479"><net_src comp="126" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="159" pin=11"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="485"><net_src comp="130" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="159" pin=10"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="494"><net_src comp="181" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="159" pin=8"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="500"><net_src comp="185" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="159" pin=7"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="506"><net_src comp="189" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="159" pin=6"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="512"><net_src comp="193" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="159" pin=5"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="518"><net_src comp="197" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="524"><net_src comp="201" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="159" pin=3"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="530"><net_src comp="205" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="536"><net_src comp="209" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="312" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output2 | {5 }
 - Input state : 
	Port: SHA512Digest<64u, 512u> : w_strm6 | {2 3 }
	Port: SHA512Digest<64u, 512u> : end_nblk_strm25 | {2 }
	Port: SHA512Digest<64u, 512u> : tkeep_strm7 | {5 }
	Port: SHA512Digest<64u, 512u> : tid_strm8 | {5 }
	Port: SHA512Digest<64u, 512u> : output2 | {}
  - Chain level:
	State 1
		store_ln629 : 1
		store_ln629 : 1
		store_ln629 : 1
		store_ln629 : 1
		store_ln629 : 1
		store_ln629 : 1
		store_ln629 : 1
		store_ln629 : 1
	State 2
		call_ln232 : 1
	State 3
	State 4
		add_ln232 : 1
		add_ln232_3 : 1
		add_ln232_4 : 1
		add_ln232_5 : 1
		add_ln232_6 : 1
		add_ln232_7 : 1
		add_ln232_8 : 1
		add_ln232_9 : 1
		store_ln694 : 2
		store_ln694 : 2
		store_ln694 : 2
		store_ln694 : 2
		store_ln694 : 2
		store_ln694 : 2
		store_ln694 : 2
		store_ln694 : 2
	State 5
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|
| Operation|                            Functional Unit                           |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|
|   call   | grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_159 |   719   |   1624  |
|----------|----------------------------------------------------------------------|---------|---------|
|          |                           add_ln232_fu_277                           |    0    |    71   |
|          |                          add_ln232_3_fu_282                          |    0    |    71   |
|          |                          add_ln232_4_fu_287                          |    0    |    71   |
|    add   |                          add_ln232_5_fu_292                          |    0    |    71   |
|          |                          add_ln232_6_fu_297                          |    0    |    71   |
|          |                          add_ln232_7_fu_302                          |    0    |    71   |
|          |                          add_ln232_8_fu_307                          |    0    |    71   |
|          |                          add_ln232_9_fu_312                          |    0    |    71   |
|----------|----------------------------------------------------------------------|---------|---------|
|          |                            tmp_read_fu_134                           |    0    |    0    |
|   read   |                           tmp_4_read_fu_140                          |    0    |    0    |
|          |                           tmp_5_read_fu_146                          |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|
|   write  |                       write_ln174_write_fu_152                       |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|
|bitconcatenate|                              p_s_fu_357                              |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|
|   Total  |                                                                      |   719   |   2192  |
|----------|----------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|a_V_3_loc_reg_440|   64   |
| a_V_load_reg_491|   64   |
|   a_V_reg_384   |   64   |
|b_V_3_loc_reg_446|   64   |
| b_V_load_reg_497|   64   |
|   b_V_reg_391   |   64   |
|c_V_3_loc_reg_452|   64   |
| c_V_load_reg_503|   64   |
|   c_V_reg_398   |   64   |
|d_V_1_loc_reg_458|   64   |
| d_V_load_reg_509|   64   |
|   d_V_reg_405   |   64   |
|e_V_3_loc_reg_464|   64   |
| e_V_load_reg_515|   64   |
|   e_V_reg_412   |   64   |
|f_V_3_loc_reg_470|   64   |
| f_V_load_reg_521|   64   |
|   f_V_reg_419   |   64   |
|g_V_3_loc_reg_476|   64   |
| g_V_load_reg_527|   64   |
|   g_V_reg_426   |   64   |
|h_V_1_loc_reg_482|   64   |
| h_V_load_reg_533|   64   |
|   h_V_reg_433   |   64   |
+-----------------+--------+
|      Total      |  1536  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                 Comp                                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_159 |  p1  |   2  |  64  |   128  ||    9    |
| grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_159 |  p2  |   2  |  64  |   128  ||    9    |
| grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_159 |  p3  |   2  |  64  |   128  ||    9    |
| grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_159 |  p4  |   2  |  64  |   128  ||    9    |
| grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_159 |  p5  |   2  |  64  |   128  ||    9    |
| grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_159 |  p6  |   2  |  64  |   128  ||    9    |
| grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_159 |  p7  |   2  |  64  |   128  ||    9    |
| grp_SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS_fu_159 |  p8  |   2  |  64  |   128  ||    9    |
|----------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                 Total                                |      |      |      |  1024  ||  3.096  ||    72   |
|----------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   719  |  2192  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |  1536  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  2255  |  2264  |
+-----------+--------+--------+--------+
