`timescale 1ns/1ns
module rh_tb();

reg clk = 1;
reg rst=1;
reg [7:0] count = 8'b0;
wire [7:0]signal;
rhomboid rh(count,count[3],signal);

//sine si(count,clk,rst,signal);
//square sq(count,signal);
//Reciprocal tr(count,signal);
//sawtooth sa(count,signal);
//rectified  re(count,clk,rst,signal);
//ModulatedSquarewave mo(clk,rst,count,signal);
always #10 clk = ~clk;
always @(posedge clk) begin
  if (count == 8'd255)
    count =8'b0;
  else
    count = count +1;
end
initial begin
  #10 rst=0;
  #60000
  $stop;
end 
endmodule



