/* Generated by Yosys 0.62+55 (git sha1 29a270c4b, g++ 11.5.0 -fPIC -O3) */

module TruthTables(x3, x2, x1, f);
  input x3;
  wire x3;
  input x2;
  wire x2;
  input x1;
  wire x1;
  output f;
  wire f;
  wire _0_;
  wire _1_;
  wire _2_;
  assign _0_ = x1 & x3;
  assign _1_ = _2_ & x2;
  assign f = _0_ | _1_;
  assign _2_ = ~x3;
endmodule
